Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 24 17:57:12 2025
| Host         : everlasting running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                53296        0.024        0.000                      0                53296        2.750        0.000                       0                 21520  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.319        0.000                      0                17404        0.024        0.000                      0                17404        2.750        0.000                       0                  7599  
clk_fpga_1          0.012        0.000                      0                29929        0.070        0.000                      0                29929        3.020        0.000                       0                 13921  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          1.500        0.000                      0                 4193        0.103        0.000                      0                 4193  
clk_fpga_0    clk_fpga_1          0.635        0.000                      0                 4537        0.025        0.000                      0                 4537  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.425        0.000                      0                  136        0.612        0.000                      0                  136  
**async_default**  clk_fpga_0         clk_fpga_1               0.643        0.000                      0                 5815        0.412        0.000                      0                 5815  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 3.886ns (51.162%)  route 3.709ns (48.838%))
  Logic Levels:           15  (CARRY4=10 LUT4=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 10.889 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X53Y104        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/Q
                         net (fo=4, routed)           0.941     4.522    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I2_O)        0.124     4.646 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.646    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.179 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.179    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.296 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.296    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.413 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.413    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.694 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=34, routed)          0.901     6.595    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X57Y104        LUT4 (Prop_lut4_I2_O)        0.367     6.962 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.626    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.740    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.854    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.302 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[1]
                         net (fo=2, routed)           0.607     8.909    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[21]
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.303     9.212 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7/O
                         net (fo=1, routed)           0.816    10.028    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.152 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.444    10.596    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.720 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    10.720    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_9
    SLICE_X56Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.710    10.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X56Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.247    11.136    
                         clock uncertainty           -0.125    11.011    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)        0.029    11.040    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 2.341ns (36.112%)  route 4.142ns (63.888%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.548     9.608    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 2.341ns (36.112%)  route 4.142ns (63.888%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.548     9.608    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 2.341ns (36.112%)  route 4.142ns (63.888%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.548     9.608    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 2.341ns (36.112%)  route 4.142ns (63.888%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.548     9.608    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.341ns (36.152%)  route 4.134ns (63.848%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.540     9.600    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X51Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.341ns (36.152%)  route 4.134ns (63.848%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.540     9.600    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X51Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.341ns (36.152%)  route 4.134ns (63.848%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.540     9.600    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X51Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.341ns (36.152%)  route 4.134ns (63.848%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.540     9.600    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X51Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.341ns (36.152%)  route 4.134ns (63.848%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 10.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.831     3.125    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     3.643 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=5, routed)           1.147     4.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=13, routed)          0.651     5.565    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.117     5.682 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.420     6.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.348     6.451 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.451    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.909 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.546     7.455    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.332     7.787 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.414     8.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X51Y109        LUT2 (Prop_lut2_I1_O)        0.118     8.318 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.416     8.734    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[16]
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.540     9.600    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]_0[0]
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.638    10.817    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/C
                         clock pessimism              0.281    11.098    
                         clock uncertainty           -0.125    10.973    
    SLICE_X51Y110        FDRE (Setup_fdre_C_R)       -0.429    10.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.549     0.885    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.232    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X38Y68         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y68         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.208    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.972%)  route 0.218ns (57.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.577     0.913    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X30Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.218     1.294    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[9]
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.072     1.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.552%)  route 0.117ns (45.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.641     0.977    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/Q
                         net (fo=1, routed)           0.117     1.235    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[40]
    SLICE_X32Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.826     1.192    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.052     1.209    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y74  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y68  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y68  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[23][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.427ns (32.428%)  route 5.057ns (67.572%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 10.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.694    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.023 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__2/O[3]
                         net (fo=128, routed)         1.385    10.408    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[15]
    SLICE_X37Y92         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[23][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.478    10.657    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[23][15]/C
                         clock pessimism              0.129    10.786    
                         clock uncertainty           -0.125    10.661    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)       -0.240    10.421    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[23][15]
  -------------------------------------------------------------------
                         required time                         10.421    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.313ns (30.754%)  route 5.208ns (69.246%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.909 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/O[3]
                         net (fo=128, routed)         1.536    10.445    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[11]
    SLICE_X31Y93         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.525    10.704    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X31Y93         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][11]/C
                         clock pessimism              0.129    10.833    
                         clock uncertainty           -0.125    10.708    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)       -0.249    10.459    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][11]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.427ns (32.457%)  route 5.051ns (67.543%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.694    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.023 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__2/O[3]
                         net (fo=128, routed)         1.378    10.402    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[15]
    SLICE_X39Y95         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.479    10.658    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[9][15]/C
                         clock pessimism              0.129    10.787    
                         clock uncertainty           -0.125    10.662    
    SLICE_X39Y95         FDCE (Setup_fdce_C_D)       -0.240    10.422    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[9][15]
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[67][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 2.332ns (31.133%)  route 5.158ns (68.867%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.928 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/O[1]
                         net (fo=128, routed)         1.486    10.414    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[9]
    SLICE_X28Y89         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[67][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.523    10.702    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X28Y89         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[67][9]/C
                         clock pessimism              0.129    10.831    
                         clock uncertainty           -0.125    10.706    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.246    10.460    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[67][9]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.218ns (29.698%)  route 5.251ns (70.302%))
  Logic Levels:           7  (CARRY4=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.699 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.814 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/O[1]
                         net (fo=128, routed)         1.578    10.393    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[5]
    SLICE_X28Y86         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.520    10.699    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X28Y86         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][5]/C
                         clock pessimism              0.129    10.828    
                         clock uncertainty           -0.125    10.703    
    SLICE_X28Y86         FDCE (Setup_fdce_C_D)       -0.260    10.443    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][5]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[78][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.332ns (31.158%)  route 5.152ns (68.842%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.928 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/O[1]
                         net (fo=128, routed)         1.480    10.408    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[9]
    SLICE_X29Y88         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[78][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.522    10.701    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X29Y88         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[78][9]/C
                         clock pessimism              0.129    10.830    
                         clock uncertainty           -0.125    10.705    
    SLICE_X29Y88         FDCE (Setup_fdce_C_D)       -0.240    10.465    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[78][9]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[70][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 2.332ns (31.250%)  route 5.130ns (68.750%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.928 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/O[1]
                         net (fo=128, routed)         1.458    10.386    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[9]
    SLICE_X29Y89         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.523    10.702    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X29Y89         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[70][9]/C
                         clock pessimism              0.129    10.831    
                         clock uncertainty           -0.125    10.706    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)       -0.260    10.446    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[70][9]
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 2.332ns (31.215%)  route 5.139ns (68.785%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.928 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/O[1]
                         net (fo=128, routed)         1.467    10.395    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[9]
    SLICE_X27Y89         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.519    10.698    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X27Y89         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][9]/C
                         clock pessimism              0.129    10.827    
                         clock uncertainty           -0.125    10.702    
    SLICE_X27Y89         FDCE (Setup_fdce_C_D)       -0.246    10.456    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64][9]
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[63][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 2.560ns (34.443%)  route 4.873ns (65.557%))
  Logic Levels:           10  (CARRY4=5 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 10.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.694    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.808    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.156 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__3/O[1]
                         net (fo=128, routed)         1.200    10.357    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[17]
    SLICE_X39Y91         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[63][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.478    10.657    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X39Y91         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[63][17]/C
                         clock pessimism              0.129    10.786    
                         clock uncertainty           -0.125    10.661    
    SLICE_X39Y91         FDCE (Setup_fdce_C_D)       -0.241    10.420    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[63][17]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[24][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 2.446ns (32.905%)  route 4.987ns (67.095%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.630     2.924    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X53Y82         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[9][1]/Q
                         net (fo=670, routed)         1.781     5.161    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg_n_0_[9][1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183/O
                         net (fo=1, routed)           0.000     5.285    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_183_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82/O
                         net (fo=1, routed)           0.000     5.494    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_82_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31/O
                         net (fo=1, routed)           1.125     6.707    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_31_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.319     7.026 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_i_9/O
                         net (fo=1, routed)           0.766     7.792    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[0][3]_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.916 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/channel_accum_reg[1]0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder_n_814
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.466 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.580    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.694    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.042 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]0_carry__2/O[1]
                         net (fo=128, routed)         1.315    10.357    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum2_out[13]
    SLICE_X35Y91         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[24][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.479    10.658    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X35Y91         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[24][13]/C
                         clock pessimism              0.129    10.787    
                         clock uncertainty           -0.125    10.662    
    SLICE_X35Y91         FDCE (Setup_fdce_C_D)       -0.237    10.425    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[24][13]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.354%)  route 0.247ns (63.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.555     0.891    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X41Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[3]/Q
                         net (fo=16, routed)          0.247     1.278    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/Q[3]
    SLICE_X50Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.818     1.184    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X50Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.060     1.209    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.230%)  route 0.254ns (60.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.555     0.891    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X42Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[5]/Q
                         net (fo=16, routed)          0.254     1.309    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/Q[5]
    SLICE_X50Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.818     1.184    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X50Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.064     1.213    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[10][5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[636]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][636]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.339%)  route 0.253ns (57.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.553     0.889    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X51Y16         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[636]/Q
                         net (fo=2, routed)           0.067     1.097    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg_n_0_[636]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.142 r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[0][636]_i_1/O
                         net (fo=4, routed)           0.186     1.328    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift04_out[636]
    SLICE_X47Y16         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.822     1.188    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X47Y16         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][636]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.072     1.225    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][636]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.465%)  route 0.307ns (68.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.555     0.891    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X41Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_1_i/pl_top_fc_0/inst/u_wrap/output_data_reg[3]/Q
                         net (fo=16, routed)          0.307     1.339    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/Q[3]
    SLICE_X51Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.818     1.184    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X51Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.075     1.224    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.576     0.912    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11][1]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11]_128[1]
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.844     1.210    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][1]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X65Y62         FDCE (Hold_fdce_C_D)         0.078     0.990    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.576     0.912    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11][0]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[11]_128[0]
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.844     1.210    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][0]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X65Y62         FDCE (Hold_fdce_C_D)         0.076     0.988    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/group_idx_dly_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[636]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[0][636]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.339%)  route 0.253ns (57.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.553     0.889    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X51Y16         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[636]/Q
                         net (fo=2, routed)           0.067     1.097    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg_n_0_[636]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.142 r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[0][636]_i_1/O
                         net (fo=4, routed)           0.186     1.328    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift04_out[636]
    SLICE_X46Y15         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[0][636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.823     1.189    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[0][636]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.053     1.207    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[0][636]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.576     0.912    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_r_reg/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_r
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.844     1.210    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X65Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_o_reg/C
                         clock pessimism             -0.298     0.912    
    SLICE_X65Y62         FDCE (Hold_fdce_C_D)         0.075     0.987    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/done_o_reg
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[11][1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.579     0.915    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X61Y94         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][1]/Q
                         net (fo=5, routed)           0.056     1.111    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10]_125[1]
    SLICE_X61Y94         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[11][1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.848     1.214    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X61Y94         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[11][1]_rep__1/C
                         clock pessimism             -0.299     0.915    
    SLICE_X61Y94         FDCE (Hold_fdce_C_D)         0.075     0.990    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[11][1]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/out_channel_dly_reg[13][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/done_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.523%)  route 0.070ns (27.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.573     0.909    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/core_clk
    SLICE_X59Y22         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/out_channel_dly_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/out_channel_dly_reg[13][0]/Q
                         net (fo=2, routed)           0.070     1.120    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/out_channel_dly_reg_n_0_[13][0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.165 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/done_r/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/done_r__0
    SLICE_X58Y22         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/done_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.839     1.205    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/core_clk
    SLICE_X58Y22         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/done_o_reg/C
                         clock pessimism             -0.284     0.922    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.120     1.041    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y0   design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y0   design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y5   design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y5   design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y11  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y11  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y14  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y14  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y13  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y13  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y67  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[7][5]_srl8_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y67  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[7][6]_srl8_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][0]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][0]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][1]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][1]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y33  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][2]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y33  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][2]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y33  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][3]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y33  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][3]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y85  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/bias_pipe_reg[6][0]_srl7_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y85  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/bias_pipe_reg[6][4]_srl7_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][0]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][1]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][4]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y29  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/bias_pipe_reg[5][6]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y25   design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/bias_pipe_reg[5][0]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y25   design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/bias_pipe_reg[5][2]_srl6_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y85  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/bias_pipe_reg[6][0]_srl7_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y79  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/bias_pipe_reg[6][1]_srl7_inst_u_wrap_u_core_u_fc_2_out_channel_dly_reg_c_5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.113ns (19.235%)  route 4.673ns (80.765%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.870     6.589    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.119     6.708 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1/O
                         net (fo=64, routed)          2.040     8.747    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.654    10.833    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X3Y36          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][5]/C
                         clock pessimism              0.000    10.833    
                         clock uncertainty           -0.173    10.660    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.413    10.247    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][5]
  -------------------------------------------------------------------
                         required time                         10.247    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 1.113ns (19.231%)  route 4.675ns (80.769%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.870     6.589    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.119     6.708 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1/O
                         net (fo=64, routed)          2.041     8.749    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.647    10.826    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X4Y30          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][6]/C
                         clock pessimism              0.000    10.826    
                         clock uncertainty           -0.173    10.653    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.377    10.276    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][6]
  -------------------------------------------------------------------
                         required time                         10.276    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 1.113ns (19.231%)  route 4.675ns (80.769%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.870     6.589    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.119     6.708 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1/O
                         net (fo=64, routed)          2.041     8.749    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.647    10.826    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X4Y30          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][8]/C
                         clock pessimism              0.000    10.826    
                         clock uncertainty           -0.173    10.653    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.377    10.276    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[9][8]
  -------------------------------------------------------------------
                         required time                         10.276    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.118ns (18.757%)  route 4.842ns (81.243%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.749     6.468    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.592 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[43][63]_i_1/O
                         net (fo=64, routed)          2.329     8.921    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[43][63]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.648    10.827    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X5Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][6]/C
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.173    10.654    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    10.449    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.118ns (18.757%)  route 4.842ns (81.243%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.749     6.468    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.592 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[43][63]_i_1/O
                         net (fo=64, routed)          2.329     8.921    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[43][63]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.648    10.827    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X5Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][8]/C
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.173    10.654    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    10.449    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][8]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.118ns (18.759%)  route 4.842ns (81.241%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.894     6.613    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.737 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1/O
                         net (fo=64, routed)          2.184     8.921    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.649    10.828    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X3Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][6]/C
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.173    10.655    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    10.450    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][6]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.118ns (18.759%)  route 4.842ns (81.241%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.894     6.613    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.737 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1/O
                         net (fo=64, routed)          2.184     8.921    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.649    10.828    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X3Y31          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][8]/C
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.173    10.655    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    10.450    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][8]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[20][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.118ns (18.930%)  route 4.788ns (81.070%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.793     6.512    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[20][63]_i_1/O
                         net (fo=64, routed)          2.231     8.867    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[20][63]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[20][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.648    10.827    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X1Y29          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[20][6]/C
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.173    10.654    
    SLICE_X1Y29          FDRE (Setup_fdre_C_CE)      -0.205    10.449    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[20][6]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.118ns (18.817%)  route 4.823ns (81.183%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.894     6.613    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.737 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1/O
                         net (fo=64, routed)          2.166     8.902    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.656    10.835    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X0Y38          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][4]/C
                         clock pessimism              0.000    10.835    
                         clock uncertainty           -0.173    10.662    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.169    10.493    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][4]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.118ns (18.817%)  route 4.823ns (81.183%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.667     2.961    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     3.479 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2_reg[0]/Q
                         net (fo=2, routed)           0.920     4.399    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_gray_d2[0]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.150     4.549 f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.393    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_tready_INST_0_i_3_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.326     5.719 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr[6]_i_1/O
                         net (fo=71, routed)          0.894     6.613    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.737 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1/O
                         net (fo=64, routed)          2.166     8.902    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.656    10.835    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X0Y38          FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][5]/C
                         clock pessimism              0.000    10.835    
                         clock uncertainty           -0.173    10.662    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.169    10.493    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[2][5]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  1.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.924%)  route 0.480ns (72.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.551     0.887    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X51Y57         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.480     1.508    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_ptr_reg__0[2]
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.553 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.553    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray[1]
    SLICE_X51Y58         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.819     1.185    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X51Y58         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[1]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.173     1.358    
    SLICE_X51Y58         FDCE (Hold_fdce_C_D)         0.091     1.449    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[13][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.269ns (37.283%)  route 0.453ns (62.717%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.552     0.888    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[13][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[13][11]/Q
                         net (fo=1, routed)           0.453     1.481    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[13]_136[11]
    SLICE_X46Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[11]_i_7/O
                         net (fo=1, routed)           0.000     1.526    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[11]_i_7_n_0
    SLICE_X46Y63         MUXF7 (Prop_muxf7_I1_O)      0.064     1.590 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]_i_3__0/O
                         net (fo=1, routed)           0.000     1.590    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]_i_3__0_n_0
    SLICE_X46Y63         MUXF8 (Prop_muxf8_I1_O)      0.019     1.609 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.609    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]_i_1_n_0
    SLICE_X46Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.819     1.185    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X46Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.173     1.358    
    SLICE_X46Y63         FDCE (Hold_fdce_C_D)         0.134     1.492    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[12][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.269ns (37.384%)  route 0.451ns (62.616%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.552     0.888    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[12][15]/Q
                         net (fo=1, routed)           0.451     1.479    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[12]_137[15]
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.524 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[15]_i_12/O
                         net (fo=1, routed)           0.000     1.524    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[15]_i_12_n_0
    SLICE_X46Y66         MUXF7 (Prop_muxf7_I1_O)      0.064     1.588 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]_i_6__0/O
                         net (fo=1, routed)           0.000     1.588    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]_i_6__0_n_0
    SLICE_X46Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     1.607 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.000     1.607    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]_i_2__0_n_0
    SLICE_X46Y66         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.817     1.183    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X46Y66         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.173     1.356    
    SLICE_X46Y66         FDCE (Hold_fdce_C_D)         0.134     1.490    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.280ns (40.429%)  route 0.413ns (59.571%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.552     0.888    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X47Y64         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3][7]/Q
                         net (fo=1, routed)           0.413     1.441    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3]_146[7]
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.486 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[7]_i_4/O
                         net (fo=1, routed)           0.000     1.486    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[7]_i_4_n_0
    SLICE_X44Y63         MUXF7 (Prop_muxf7_I0_O)      0.071     1.557 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.557    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]_i_2__0_n_0
    SLICE_X44Y63         MUXF8 (Prop_muxf8_I0_O)      0.023     1.580 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.580    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.819     1.185    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X44Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.173     1.358    
    SLICE_X44Y63         FDCE (Hold_fdce_C_D)         0.105     1.463    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.323ns (46.497%)  route 0.372ns (53.503%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.553     0.889    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X45Y62         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][8]/Q
                         net (fo=1, routed)           0.372     1.388    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4]_145[8]
    SLICE_X45Y60         LUT6 (Prop_lut6_I5_O)        0.098     1.486 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[8]_i_5/O
                         net (fo=1, routed)           0.000     1.486    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[8]_i_5_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.074     1.560 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]_i_2__0_n_0
    SLICE_X45Y60         MUXF8 (Prop_muxf8_I0_O)      0.023     1.583 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.583    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]_i_1_n_0
    SLICE_X45Y60         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.822     1.188    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X45Y60         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.173     1.361    
    SLICE_X45Y60         FDCE (Hold_fdce_C_D)         0.105     1.466    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.304ns (42.181%)  route 0.417ns (57.819%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.554     0.890    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X42Y61         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3][2]/Q
                         net (fo=1, routed)           0.417     1.470    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[3]_146[2]
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.515 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[2]_i_4/O
                         net (fo=1, routed)           0.000     1.515    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[2]_i_4_n_0
    SLICE_X42Y62         MUXF7 (Prop_muxf7_I0_O)      0.073     1.588 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000     1.588    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]_i_2__0_n_0
    SLICE_X42Y62         MUXF8 (Prop_muxf8_I0_O)      0.022     1.610 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.610    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]_i_1_n_0
    SLICE_X42Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.820     1.186    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X42Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.173     1.359    
    SLICE_X42Y62         FDCE (Hold_fdce_C_D)         0.134     1.493    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.324ns (46.818%)  route 0.368ns (53.182%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.553     0.889    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[6][9]/Q
                         net (fo=1, routed)           0.368     1.385    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[6]_143[9]
    SLICE_X43Y65         LUT6 (Prop_lut6_I1_O)        0.099     1.484 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[9]_i_5/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[9]_i_5_n_0
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.074     1.558 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.558    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]_i_2__0_n_0
    SLICE_X43Y65         MUXF8 (Prop_muxf8_I0_O)      0.023     1.581 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]_i_1_n_0
    SLICE_X43Y65         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.818     1.184    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X43Y65         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.173     1.357    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.105     1.462    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.323ns (46.667%)  route 0.369ns (53.333%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.550     0.886    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X51Y60         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][5]/Q
                         net (fo=1, routed)           0.369     1.383    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4]_145[5]
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.098     1.481 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[5]_i_5/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[5]_i_5_n_0
    SLICE_X51Y63         MUXF7 (Prop_muxf7_I1_O)      0.074     1.555 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.555    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]_i_2__0_n_0
    SLICE_X51Y63         MUXF8 (Prop_muxf8_I0_O)      0.023     1.578 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.578    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]_i_1_n_0
    SLICE_X51Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X51Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X51Y63         FDCE (Hold_fdce_C_D)         0.105     1.459    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.267ns (38.570%)  route 0.425ns (61.430%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.551     0.887    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X52Y59         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[8][1]/Q
                         net (fo=1, routed)           0.425     1.453    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[8]_141[1]
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.498 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[1]_i_6/O
                         net (fo=1, routed)           0.000     1.498    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[1]_i_6_n_0
    SLICE_X52Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.560 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]_i_3__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]_i_3__0_n_0
    SLICE_X52Y62         MUXF8 (Prop_muxf8_I1_O)      0.019     1.579 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.579    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]_i_1_n_0
    SLICE_X52Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.816     1.182    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X52Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.173     1.355    
    SLICE_X52Y62         FDCE (Hold_fdce_C_D)         0.105     1.460    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.283ns (40.894%)  route 0.409ns (59.106%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.553     0.889    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/core_clk
    SLICE_X45Y62         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4][13]/Q
                         net (fo=1, routed)           0.409     1.439    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram_reg[4]_145[13]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.484 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[13]_i_5/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout[13]_i_5_n_0
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.074     1.558 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000     1.558    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]_i_2__0_n_0
    SLICE_X45Y66         MUXF8 (Prop_muxf8_I0_O)      0.023     1.581 r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]_i_1_n_0
    SLICE_X45Y66         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.817     1.183    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X45Y66         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.173     1.356    
    SLICE_X45Y66         FDCE (Hold_fdce_C_D)         0.105     1.461    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 0.670ns (10.544%)  route 5.684ns (89.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 10.797 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.057     8.564    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_2
    SLICE_X9Y3           LUT2 (Prop_lut2_I0_O)        0.152     8.716 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.628     9.343    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.618    10.797    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.797    
                         clock uncertainty           -0.173    10.623    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.645     9.978    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][904]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.668ns (10.296%)  route 5.820ns (89.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         2.464     5.971    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.121 r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1/O
                         net (fo=1024, routed)        3.356     9.477    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1_n_0
    SLICE_X106Y67        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][904]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.675    10.854    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X106Y67        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][904]/C
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.173    10.680    
    SLICE_X106Y67        FDRE (Setup_fdre_C_CE)      -0.429    10.251    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][904]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.668ns (10.963%)  route 5.425ns (89.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         4.950     8.457    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_2
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.150     8.607 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_134_LOPT_REMAP/O
                         net (fo=1, routed)           0.476     9.082    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_69
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.606    10.785    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.173    10.611    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.647     9.964    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_bias_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.964    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][916]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.668ns (10.547%)  route 5.665ns (89.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         2.464     5.971    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.121 r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1/O
                         net (fo=1024, routed)        3.202     9.322    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1_n_0
    SLICE_X107Y67        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][916]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.675    10.854    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X107Y67        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][916]/C
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.173    10.680    
    SLICE_X107Y67        FDRE (Setup_fdre_C_CE)      -0.429    10.251    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][916]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][923]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.668ns (10.547%)  route 5.665ns (89.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         2.464     5.971    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.121 r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1/O
                         net (fo=1024, routed)        3.202     9.322    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1_n_0
    SLICE_X107Y67        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][923]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.675    10.854    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X107Y67        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][923]/C
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.173    10.680    
    SLICE_X107Y67        FDRE (Setup_fdre_C_CE)      -0.429    10.251    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][923]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][911]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.668ns (10.712%)  route 5.568ns (89.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 10.777 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         2.464     5.971    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.121 r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1/O
                         net (fo=1024, routed)        3.104     9.225    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1_n_0
    SLICE_X103Y70        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][911]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.598    10.777    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][911]/C
                         clock pessimism              0.000    10.777    
                         clock uncertainty           -0.173    10.603    
    SLICE_X103Y70        FDRE (Setup_fdre_C_CE)      -0.429    10.174    design_1_i/pl_top_fc_0/inst/u_wrap/input_buf_reg[2][911]
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.668ns (11.127%)  route 5.335ns (88.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         4.990     8.497    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_2
    SLICE_X55Y12         LUT2 (Prop_lut2_I0_O)        0.150     8.647 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ENBWREN_cooolgate_en_gate_121_LOPT_REMAP/O
                         net (fo=1, routed)           0.345     8.992    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ENBWREN_cooolgate_en_sig_62
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.588    10.767    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.767    
                         clock uncertainty           -0.173    10.593    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645     9.948    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 0.668ns (11.175%)  route 5.309ns (88.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 10.797 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         4.974     8.481    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_4
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.150     8.631 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_73_LOPT_REMAP/O
                         net (fo=1, routed)           0.336     8.966    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_38
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.618    10.797    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.797    
                         clock uncertainty           -0.173    10.623    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.645     9.978    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.668ns (11.276%)  route 5.256ns (88.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         4.911     8.418    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_2
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.150     8.568 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.345     8.913    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ENBWREN_cooolgate_en_sig_29
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.584    10.763    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.173    10.589    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647     9.942    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.668ns (11.270%)  route 5.259ns (88.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 10.794 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         4.547     8.054    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    SLICE_X8Y12          LUT2 (Prop_lut2_I0_O)        0.150     8.204 r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ENARDEN_cooolgate_en_gate_140_LOPT_REMAP/O
                         net (fo=1, routed)           0.712     8.916    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ENARDEN_cooolgate_en_sig_72
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.615    10.794    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.794    
                         clock uncertainty           -0.173    10.620    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     9.953    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_weight_ram_fc3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.379ns (64.423%)  route 0.209ns (35.577%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.588     0.924    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X25Y37         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[8][12]/Q
                         net (fo=1, routed)           0.110     1.175    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[8]_333[12]
    SLICE_X25Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.220 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[12]_i_28/O
                         net (fo=1, routed)           0.000     1.220    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[12]_i_28_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I0_O)      0.062     1.282 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]_i_13/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]_i_13_n_0
    SLICE_X25Y37         MUXF8 (Prop_muxf8_I1_O)      0.019     1.301 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]_i_5/O
                         net (fo=1, routed)           0.099     1.400    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]_i_5_n_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I5_O)        0.112     1.512 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[12]_i_1/O
                         net (fo=1, routed)           0.000     1.512    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[12]_i_1_n_0
    SLICE_X27Y37         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.855     1.221    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X27Y37         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.173     1.394    
    SLICE_X27Y37         FDCE (Hold_fdce_C_D)         0.092     1.486    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[55][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.396ns (66.506%)  route 0.199ns (33.494%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.579     0.915    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X59Y35         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[55][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[55][27]/Q
                         net (fo=1, routed)           0.054     1.110    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[55]_286[27]
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.155 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[27]_i_15/O
                         net (fo=1, routed)           0.000     1.155    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[27]_i_15_n_0
    SLICE_X58Y35         MUXF7 (Prop_muxf7_I1_O)      0.075     1.230 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]_i_6/O
                         net (fo=1, routed)           0.000     1.230    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]_i_6_n_0
    SLICE_X58Y35         MUXF8 (Prop_muxf8_I0_O)      0.022     1.252 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]_i_2/O
                         net (fo=1, routed)           0.145     1.397    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]_i_2_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.113     1.510 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[27]_i_1/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[27]_i_1_n_0
    SLICE_X59Y36         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.847     1.213    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X59Y36         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.173     1.386    
    SLICE_X59Y36         FDCE (Hold_fdce_C_D)         0.091     1.477    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.379ns (59.221%)  route 0.261ns (40.779%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.555     0.891    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X48Y54         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43][57]/Q
                         net (fo=1, routed)           0.053     1.085    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[43]_298[57]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[57]_i_20/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[57]_i_20_n_0
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I0_O)      0.062     1.192 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]_i_9/O
                         net (fo=1, routed)           0.000     1.192    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]_i_9_n_0
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I1_O)      0.019     1.211 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]_i_3/O
                         net (fo=1, routed)           0.208     1.419    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]_i_3_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.112     1.531 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[57]_i_1/O
                         net (fo=1, routed)           0.000     1.531    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[57]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.825     1.191    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X46Y52         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.173     1.364    
    SLICE_X46Y52         FDCE (Hold_fdce_C_D)         0.121     1.485    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[44][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.382ns (60.010%)  route 0.255ns (39.990%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.581     0.917    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X67Y34         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[44][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[44][30]/Q
                         net (fo=1, routed)           0.111     1.169    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[44]_297[30]
    SLICE_X67Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.214 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[30]_i_21/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[30]_i_21_n_0
    SLICE_X67Y34         MUXF7 (Prop_muxf7_I1_O)      0.065     1.279 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]_i_9/O
                         net (fo=1, routed)           0.000     1.279    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]_i_9_n_0
    SLICE_X67Y34         MUXF8 (Prop_muxf8_I1_O)      0.019     1.298 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]_i_3/O
                         net (fo=1, routed)           0.143     1.441    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]_i_3_n_0
    SLICE_X66Y32         LUT6 (Prop_lut6_I1_O)        0.112     1.553 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[30]_i_1/O
                         net (fo=1, routed)           0.000     1.553    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[30]_i_1_n_0
    SLICE_X66Y32         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.845     1.211    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X66Y32         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.173     1.384    
    SLICE_X66Y32         FDCE (Hold_fdce_C_D)         0.121     1.505    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[38][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.395ns (64.266%)  route 0.220ns (35.734%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.594     0.930    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X23Y40         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[38][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[38][37]/Q
                         net (fo=1, routed)           0.105     1.176    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[38]_303[37]
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.221 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[37]_i_19/O
                         net (fo=1, routed)           0.000     1.221    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[37]_i_19_n_0
    SLICE_X23Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     1.295 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]_i_8/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]_i_8_n_0
    SLICE_X23Y41         MUXF8 (Prop_muxf8_I0_O)      0.023     1.318 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]_i_3/O
                         net (fo=1, routed)           0.114     1.432    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]_i_3_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I1_O)        0.112     1.544 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[37]_i_1/O
                         net (fo=1, routed)           0.000     1.544    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[37]_i_1_n_0
    SLICE_X21Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.863     1.229    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X21Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.173     1.402    
    SLICE_X21Y41         FDCE (Hold_fdce_C_D)         0.091     1.493    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[5][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.396ns (60.234%)  route 0.261ns (39.766%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.576     0.912    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X67Y29         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[5][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[5][29]/Q
                         net (fo=1, routed)           0.089     1.142    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[5]_336[29]
    SLICE_X66Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.187 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[29]_i_27/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[29]_i_27_n_0
    SLICE_X66Y29         MUXF7 (Prop_muxf7_I1_O)      0.075     1.262 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]_i_12/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]_i_12_n_0
    SLICE_X66Y29         MUXF8 (Prop_muxf8_I0_O)      0.022     1.284 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]_i_5/O
                         net (fo=1, routed)           0.172     1.456    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]_i_5_n_0
    SLICE_X66Y32         LUT6 (Prop_lut6_I5_O)        0.113     1.569 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[29]_i_1/O
                         net (fo=1, routed)           0.000     1.569    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[29]_i_1_n_0
    SLICE_X66Y32         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.845     1.211    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X66Y32         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.173     1.384    
    SLICE_X66Y32         FDCE (Hold_fdce_C_D)         0.121     1.505    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.392ns (62.534%)  route 0.235ns (37.466%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.558     0.894    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X45Y36         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[0][0]/Q
                         net (fo=1, routed)           0.116     1.150    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[0]_341[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.195 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[0]_i_26/O
                         net (fo=1, routed)           0.000     1.195    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[0]_i_26_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I0_O)      0.071     1.266 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     1.266    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]_i_12_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I0_O)      0.023     1.289 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]_i_5/O
                         net (fo=1, routed)           0.119     1.408    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]_i_5_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.112     1.520 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[0]_i_1_n_0
    SLICE_X45Y35         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.824     1.190    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X45Y35         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.173     1.363    
    SLICE_X45Y35         FDCE (Hold_fdce_C_D)         0.091     1.454    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.392ns (61.797%)  route 0.242ns (38.203%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.596     0.932    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1][54]/Q
                         net (fo=1, routed)           0.142     1.215    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1]_340[54]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.260 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[54]_i_26/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[54]_i_26_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.071     1.331 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]_i_12/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]_i_12_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I0_O)      0.023     1.354 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]_i_5/O
                         net (fo=1, routed)           0.100     1.454    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]_i_5_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.112     1.566 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[54]_i_1/O
                         net (fo=1, routed)           0.000     1.566    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[54]_i_1_n_0
    SLICE_X15Y47         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.866     1.232    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X15Y47         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]/C
                         clock pessimism              0.000     1.232    
                         clock uncertainty            0.173     1.405    
    SLICE_X15Y47         FDCE (Hold_fdce_C_D)         0.091     1.496    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[27][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.379ns (56.997%)  route 0.286ns (43.003%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.562     0.898    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X49Y47         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[27][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[27][51]/Q
                         net (fo=1, routed)           0.106     1.145    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[27]_314[51]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.190 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[51]_i_24/O
                         net (fo=1, routed)           0.000     1.190    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[51]_i_24_n_0
    SLICE_X49Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     1.252 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]_i_11/O
                         net (fo=1, routed)           0.000     1.252    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]_i_11_n_0
    SLICE_X49Y48         MUXF8 (Prop_muxf8_I1_O)      0.019     1.271 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]_i_4/O
                         net (fo=1, routed)           0.180     1.450    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]_i_4_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.112     1.562 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[51]_i_1/O
                         net (fo=1, routed)           0.000     1.562    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[51]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.830     1.196    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X46Y48         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.173     1.369    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.121     1.490    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.415ns (65.238%)  route 0.221ns (34.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.582     0.918    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X54Y46         FDRE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1][50]/Q
                         net (fo=1, routed)           0.052     1.134    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram_reg[1]_340[50]
    SLICE_X55Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.179 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[50]_i_26/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[50]_i_26_n_0
    SLICE_X55Y46         MUXF7 (Prop_muxf7_I0_O)      0.071     1.250 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]_i_12/O
                         net (fo=1, routed)           0.000     1.250    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]_i_12_n_0
    SLICE_X55Y46         MUXF8 (Prop_muxf8_I0_O)      0.023     1.273 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]_i_5/O
                         net (fo=1, routed)           0.169     1.442    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]_i_5_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.112     1.554 r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[50]_i_1/O
                         net (fo=1, routed)           0.000     1.554    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout[50]_i_1_n_0
    SLICE_X55Y49         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.851     1.217    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/core_clk
    SLICE_X55Y49         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.173     1.390    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.091     1.481    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/dout_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.642ns (10.985%)  route 5.202ns (89.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.889     8.833    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/rd_addr_ptr_reg[0]_rep__6_0
    SLICE_X41Y41         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.494    10.674    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X41Y41         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[1]/C
                         clock pessimism              0.115    10.788    
                         clock uncertainty           -0.125    10.663    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.258    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.642ns (11.050%)  route 5.168ns (88.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.855     8.799    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/rd_addr_ptr_reg[0]_rep__6_0
    SLICE_X39Y42         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.494    10.674    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X39Y42         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[4]/C
                         clock pessimism              0.115    10.788    
                         clock uncertainty           -0.125    10.663    
    SLICE_X39Y42         FDCE (Recov_fdce_C_CLR)     -0.405    10.258    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.642ns (11.050%)  route 5.168ns (88.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.855     8.799    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/rd_addr_ptr_reg[0]_rep__6_0
    SLICE_X39Y42         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.494    10.674    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/s_axis_aclk
    SLICE_X39Y42         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[5]/C
                         clock pessimism              0.115    10.788    
                         clock uncertainty           -0.125    10.663    
    SLICE_X39Y42         FDCE (Recov_fdce_C_CLR)     -0.405    10.258    design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.642ns (11.118%)  route 5.133ns (88.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.820     8.764    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X47Y59         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.476    10.655    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X47Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[12]/C
                         clock pessimism              0.129    10.784    
                         clock uncertainty           -0.125    10.659    
    SLICE_X47Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.254    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.642ns (11.163%)  route 5.109ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 10.654 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.796     8.740    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X48Y59         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.475    10.654    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X48Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[6]/C
                         clock pessimism              0.129    10.783    
                         clock uncertainty           -0.125    10.658    
    SLICE_X48Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.253    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.642ns (11.172%)  route 5.105ns (88.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 10.654 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.792     8.736    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X49Y59         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.475    10.654    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X49Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[0]/C
                         clock pessimism              0.129    10.783    
                         clock uncertainty           -0.125    10.658    
    SLICE_X49Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.253    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.642ns (11.118%)  route 5.133ns (88.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.820     8.764    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X46Y59         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.476    10.655    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X46Y59         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[10]/C
                         clock pessimism              0.129    10.784    
                         clock uncertainty           -0.125    10.659    
    SLICE_X46Y59         FDCE (Recov_fdce_C_CLR)     -0.319    10.340    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.642ns (11.164%)  route 5.109ns (88.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 10.654 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.796     8.740    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X42Y62         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.475    10.654    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X42Y62         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]/C
                         clock pessimism              0.129    10.783    
                         clock uncertainty           -0.125    10.658    
    SLICE_X42Y62         FDCE (Recov_fdce_C_CLR)     -0.319    10.339    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.642ns (11.190%)  route 5.095ns (88.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.782     8.726    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X46Y63         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.473    10.652    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X46Y63         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]/C
                         clock pessimism              0.129    10.781    
                         clock uncertainty           -0.125    10.656    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.319    10.337    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.642ns (11.376%)  route 5.001ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        3.688     8.632    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/valid_reg_1
    SLICE_X49Y57         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.476    10.655    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/s_axis_aclk
    SLICE_X49Y57         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[3]/C
                         clock pessimism              0.129    10.784    
                         clock uncertainty           -0.125    10.659    
    SLICE_X49Y57         FDCE (Recov_fdce_C_CLR)     -0.405    10.254    design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_gray_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  1.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.550     0.886    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.200     1.227    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.173     1.444    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y68         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.550     0.886    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.200     1.227    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.173     1.444    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y68         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.550     0.886    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.200     1.227    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.173     1.444    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y68         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y68         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.550     0.886    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.200     1.227    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.173     1.444    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y68         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y68         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.828    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.550     0.886    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.200     1.227    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.173     1.444    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X42Y68         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X42Y68         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.828    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.550     0.886    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.200     1.227    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.173     1.444    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X42Y68         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.815     1.181    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X42Y68         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.828    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.435%)  route 0.406ns (68.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y47         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.158     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.276 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.248     1.523    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X18Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.435%)  route 0.406ns (68.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y47         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.158     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.276 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.248     1.523    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X18Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.435%)  route 0.406ns (68.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y47         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.158     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.276 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.248     1.523    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X18Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.435%)  route 0.406ns (68.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y47         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.158     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.276 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.248     1.523    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X18Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[528]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 0.642ns (9.844%)  route 5.880ns (90.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.567     9.511    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n_0
    SLICE_X56Y7          FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[528]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.553    10.733    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[528]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty           -0.173    10.559    
    SLICE_X56Y7          FDCE (Recov_fdce_C_CLR)     -0.405    10.154    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[528]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[530]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 0.642ns (9.844%)  route 5.880ns (90.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.567     9.511    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n_0
    SLICE_X56Y7          FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[530]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.553    10.733    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[530]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty           -0.173    10.559    
    SLICE_X56Y7          FDCE (Recov_fdce_C_CLR)     -0.405    10.154    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[530]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.642ns (9.873%)  route 5.860ns (90.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.547     9.491    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n_0
    SLICE_X11Y0          FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.582    10.762    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X11Y0          FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[11]/C
                         clock pessimism              0.000    10.762    
                         clock uncertainty           -0.173    10.588    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.405    10.183    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.642ns (9.873%)  route 5.860ns (90.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.547     9.491    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n_0
    SLICE_X11Y0          FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.582    10.762    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X11Y0          FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[26]/C
                         clock pessimism              0.000    10.762    
                         clock uncertainty           -0.173    10.588    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.405    10.183    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[26]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.642ns (9.909%)  route 5.837ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.524     9.468    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/sum_out_reg[15]_2
    SLICE_X11Y25         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.564    10.743    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/core_clk
    SLICE_X11Y25         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][12]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.173    10.570    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    10.165    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][12]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.642ns (9.909%)  route 5.837ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.524     9.468    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/sum_out_reg[15]_2
    SLICE_X11Y25         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.564    10.743    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/core_clk
    SLICE_X11Y25         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][13]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.173    10.570    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    10.165    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][13]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.642ns (9.909%)  route 5.837ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.524     9.468    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/sum_out_reg[15]_2
    SLICE_X11Y25         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.564    10.743    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/core_clk
    SLICE_X11Y25         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][14]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.173    10.570    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    10.165    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][14]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.642ns (9.909%)  route 5.837ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.524     9.468    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/sum_out_reg[15]_2
    SLICE_X11Y25         FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.564    10.743    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/core_clk
    SLICE_X11Y25         FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][15]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.173    10.570    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    10.165    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/u_adder2/s2_reg[1][15]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.642ns (9.891%)  route 5.849ns (90.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.536     9.480    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n_0
    SLICE_X9Y0           FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.581    10.760    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[18]/C
                         clock pessimism              0.000    10.760    
                         clock uncertainty           -0.173    10.587    
    SLICE_X9Y0           FDCE (Recov_fdce_C_CLR)     -0.405    10.182    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.642ns (9.891%)  route 5.849ns (90.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.313     4.820    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        4.536     9.480    design_1_i/pl_top_fc_0/inst/u_wrap/rst_n_0
    SLICE_X9Y0           FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       1.581    10.760    design_1_i/pl_top_fc_0/inst/u_wrap/core_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[25]/C
                         clock pessimism              0.000    10.760    
                         clock uncertainty           -0.173    10.587    
    SLICE_X9Y0           FDCE (Recov_fdce_C_CLR)     -0.405    10.182    design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  0.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[30][16]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.775%)  route 0.709ns (77.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.159     1.819    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X62Y100        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[30][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.935     1.301    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X62Y100        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[30][16]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.173     1.474    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.407    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[30][16]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.527%)  route 0.861ns (80.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.311     1.972    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X54Y102        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.932     1.298    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X54Y102        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][11]/C
                         clock pessimism              0.000     1.298    
                         clock uncertainty            0.173     1.471    
    SLICE_X54Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][11]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.527%)  route 0.861ns (80.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.311     1.972    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X54Y102        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.932     1.298    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X54Y102        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][12]/C
                         clock pessimism              0.000     1.298    
                         clock uncertainty            0.173     1.471    
    SLICE_X54Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98][12]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[92][12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.209ns (19.631%)  route 0.856ns (80.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.306     1.966    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X61Y100        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[92][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.935     1.301    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X61Y100        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[92][12]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.173     1.474    
    SLICE_X61Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[92][12]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[72][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.209ns (19.551%)  route 0.860ns (80.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.310     1.971    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X60Y100        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[72][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.935     1.301    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X60Y100        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[72][0]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.173     1.474    
    SLICE_X60Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[72][0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[109][12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.527%)  route 0.861ns (80.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.311     1.972    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X55Y102        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[109][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.932     1.298    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X55Y102        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[109][12]/C
                         clock pessimism              0.000     1.298    
                         clock uncertainty            0.173     1.471    
    SLICE_X55Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[109][12]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[93][12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.209ns (18.407%)  route 0.926ns (81.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.376     2.037    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X58Y100        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[93][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.934     1.300    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X58Y100        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[93][12]/C
                         clock pessimism              0.000     1.300    
                         clock uncertainty            0.173     1.473    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.406    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[93][12]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[82][12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.209ns (18.407%)  route 0.926ns (81.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.376     2.037    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X59Y100        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[82][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.934     1.300    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X59Y100        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[82][12]/C
                         clock pessimism              0.000     1.300    
                         clock uncertainty            0.173     1.473    
    SLICE_X59Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.381    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[82][12]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.191%)  route 0.940ns (81.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.390     2.051    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X63Y101        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.935     1.301    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X63Y101        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][4]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.173     1.474    
    SLICE_X63Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][4]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.191%)  route 0.940ns (81.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7601, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.550     1.616    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n
    SLICE_X63Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/dout[15]_i_3/O
                         net (fo=5855, routed)        0.390     2.051    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/rst_n_0
    SLICE_X63Y101        FDCE                                         f  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13920, routed)       0.935     1.301    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/core_clk
    SLICE_X63Y101        FDCE                                         r  design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][6]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.173     1.474    
    SLICE_X63Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel_dly_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.668    





