INFO-FLOW: Workspace C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1 opened at Tue Jun 24 19:12:41 +0100 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.063 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.155 sec.
Execute     create_clock -period 10.0 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -ldflags -Wl,-t -L C:/openCV/opencv/build_mingw/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv  ../../../../data/left_800x600.png  ../../../../data/right_800x600.png  
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,-t -L C:/openCV/opencv/build_mingw/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv  ../../../../data/left_800x600.png  ../../../../data/right_800x600.png  
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 41.693 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 64.465 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 64.465 seconds; current allocated memory: 0.957 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 988.039 MB.
Execute         set_directive_top stereolbm_axis_cambm -name=stereolbm_axis_cambm 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'xf_stereolbm_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling xf_stereolbm_accel.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang xf_stereolbm_accel.cpp -foptimization-record-file=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/all.directive.json -E -IC:/Xilinx/Vitis_Libraries/vision/L1/include -D__SDSVHLS__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.cpp.clang.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.cpp.clang.err.log
WARNING: [HLS 207-989] '_XF_EROSION_HPP__' is used as a header guard here, followed by #define of a different macro (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:17:9)
INFO: [HLS 207-923] '_XF_EROSION_HPP_' is defined here; did you mean '_XF_EROSION_HPP__'? (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:18:9)
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/clang.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp std=c++14 -target fpga  -directive=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.379 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp std=c++14 -target fpga  -directive=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.669 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.564 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (xf_stereolbm_accel.cpp:106:9)
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (xf_stereolbm_accel.cpp:106:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:470:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:800:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 4 xf_stereolbm_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file xf_stereolbm_accel.cpp
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp -IC:/Xilinx/Vitis_Libraries/vision/L1/include -D__SDSVHLS__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.clang.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter '_cm_size' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:241:41)
WARNING: [HLS 207-5292] unused parameter '_dc_size' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:242:41)
WARNING: [HLS 207-5292] unused parameter 't1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:45:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:48:52)
WARNING: [HLS 207-5292] unused parameter 'b1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:51:52)
WARNING: [HLS 207-5292] unused parameter 'm0' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:95:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:96:52)
WARNING: [HLS 207-5292] unused parameter 'm2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:97:52)
WARNING: [HLS 207-5292] unused parameter 'src_buf3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:573:54)
WARNING: [HLS 207-5292] unused parameter 'src_buf4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1267:54)
WARNING: [HLS 207-5292] unused parameter '_src_mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1564:72)
WARNING: [HLS 207-5292] unused parameter 'read_index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1580:26)
WARNING: [HLS 207-5292] unused parameter 'preFilterType' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:685:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.501 seconds; current allocated memory: 1004.996 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xf_stereolbm_accel.g.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.219 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.34 sec.
Execute         run_link_or_opt -opt -out C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=stereolbm_axis_cambm -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=stereolbm_axis_cambm -reflow-float-conversion -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.596 sec.
Execute         run_link_or_opt -out C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=stereolbm_axis_cambm 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.103 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=stereolbm_axis_cambm -mllvm -hls-db-dir -mllvm C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-273] In function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:688:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<3, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<7, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:272:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:271:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:261:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:260:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:257:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:256:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:447:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:446:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' into 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692:53)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' into 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695:56)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:163:29)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165:64)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165:29)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<2>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<2>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:515:21)
INFO: [HLS 214-131] Inlining function 'short xf::cv::xFSADComputeInc<15, 15, 30, unsigned char>(unsigned char (*) [15], unsigned char (*) [30], unsigned char, unsigned short, short*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446:36)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFInsertLeft<15, 30, unsigned char>(unsigned char (*) [30], unsigned char*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:442:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFInsertLeft<15, 15, unsigned char>(unsigned char (*) [15], unsigned char*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:441:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFShiftRight<unsigned char, 15, 30>(unsigned char (*) [30])' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:440:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFShiftRight<unsigned char, 15, 15>(unsigned char (*) [15])' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:439:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:436:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808:5)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806:5)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(double)' into 'log_reduce::log10(double)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:18:14)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, short>::Scalar()' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:7:27)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, unsigned char>::Scalar()' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:8:35)
INFO: [HLS 214-131] Inlining function 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::dilate_function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function_d<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:185:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function_d<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:328:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:92:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:93:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:94:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:142:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:95:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:137:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:96:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:132:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:97:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:99:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:100:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:101:50)
INFO: [HLS 214-377] Adding '_d' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:246:9)
INFO: [HLS 214-377] Adding '_s' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:246:9)
INFO: [HLS 214-210] Disaggregating variable '_d' (xf_stereolbm_accel.cpp:8:35)
INFO: [HLS 214-210] Disaggregating variable '_s' (xf_stereolbm_accel.cpp:7:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:140:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_4' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_5' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:163:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_6' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_7' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:179:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_8' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:180:35)
INFO: [HLS 214-291] Loop 'Apply_dilate_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:39:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_9' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:220:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_10' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:142:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_4' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_5' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:167:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_6' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_7' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:183:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_184_8' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:184:35)
INFO: [HLS 214-291] Loop 'Apply_dilate_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_9' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_10' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21)
INFO: [HLS 214-291] Loop 'Extract_pixels_loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:346:5)
INFO: [HLS 214-291] Loop 'loop_get_data_from_linebuff_with_offset' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:430:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_400_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:400:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_407_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:407:39)
INFO: [HLS 214-291] Loop 'loop_get_data_from_linebuff' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:423:21)
INFO: [HLS 214-291] Loop 'text_sum_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:157:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_177_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:177:23)
INFO: [HLS 214-291] Loop 'shift_right_loop2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5)
INFO: [HLS 214-291] Loop 'shift_right_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:201:9)
INFO: [HLS 214-291] Loop 'insert_right_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:216:5)
INFO: [HLS 214-291] Loop 'loop_sad_compute' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:445:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:235:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:243:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26)
INFO: [HLS 214-291] Loop 'loop_unique_search_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:553:29)
INFO: [HLS 214-291] Loop 'loop_unique_search_0' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:534:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_637_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:637:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_325_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:325:23)
INFO: [HLS 214-291] Loop 'Compute_Grad_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:153:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:158:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_375_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:375:35)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:112:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:107:23) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_155_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'init_boarder' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:307:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'read_lines' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:290:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_279_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:112:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:23) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_159_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'init_boarder' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:311:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'read_lines' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:294:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_283_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:107:23) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:112:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:140:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:163:31) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_175_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:39:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:179:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:180:35) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_9' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:220:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:23) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:112:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:142:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:167:31) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_179_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:183:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:184:35) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_9' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'Extract_pixels_loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:346:5) in function 'xf::cv::xfExtractPixels<1, 1, 0>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:337:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sad_init' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:372:13) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_377_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:377:35) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_get_data_from_linebuff_with_offset' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:430:21) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_400_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:400:39) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_407_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:407:39) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_get_data_from_linebuff' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:423:21) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'text_sum_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:157:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:177:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:201:9) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 29 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'insert_right_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:216:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sad_compute' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:445:17) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:243:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:235:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 8 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 8 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 4 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 4 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_unique_search_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:553:29) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_unique_search_0' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:534:29) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_637_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:637:31) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:621:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:325:23) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:153:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 4>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:158:20) in function 'xf::cv::xFSobel3x3<1, 1, 0, 4>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_375_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:375:35) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'int xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> xf::cv::xf_one_over_x_approx<32, 12, (ap_q_mode)5, (ap_o_mode)3>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void xf::cv::xFComputeUndistortCoordinates<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, 5>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:86:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<7, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<32>) (.354.366)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::write_float(int, float) (.351.363)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:699:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::write_float(int, float) (.351.363)' into 'void xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short, int) (.348.360.390.396.421.428.435)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:157:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> xf::cv::Mat<7, 600, 800, 1, 2>::read<2, (void*)0>(int) (.342.378)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::read_float(int) (.339.375)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:688:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::read_float(int) (.339.375)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short) (.136.145.160.172.305.314)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<3, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<16>) (.139.148)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short) (.136.145.160.172.305.314)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<3, 600, 800, 1, 2>::read<2, (void*)0>(int) (.130.154)' into 'void xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>(xf::cv::Mat<3, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:621:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<3, 600, 800, 1, 2>::read<2, (void*)0>(int) (.130.154)' into 'void xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>(xf::cv::Mat<3, 600, 800, 1, 2>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:663:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<2, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<16>)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:794:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFFindStereoCorrespondenceLBM<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' into 'void xf::cv::StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:909:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<2, 600, 800, 1, 2>::read<2, (void*)0>(int)' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'int xf::cv::xfMat2AXIvideo<8, 0, 600, 800, 1, 2>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:181:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::xFSBMState<15, 128, 16>::xFSBMState()' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_new': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'kernel_new.1': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'cameraMatrixHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:162:7)
INFO: [HLS 214-248] Applying array_partition to 'distCoeffsHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:163:10)
INFO: [HLS 214-248] Applying array_partition to 'iRnewCameraMatrixHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:164:10)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesX': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:319:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesY': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:321:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf1': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:328:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf2': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:329:9)
INFO: [HLS 214-248] Applying array_partition to 'src_buf3': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:330:9)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339:46)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:337:47)
INFO: [HLS 214-248] Applying array_partition to 'left_line_buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275:47)
INFO: [HLS 214-248] Applying array_partition to 'right_line_buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288:47)
INFO: [HLS 214-248] Applying array_partition to 'l_window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:302:19)
INFO: [HLS 214-248] Applying array_partition to 'r_window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:307:16)
INFO: [HLS 214-248] Applying array_partition to 'l_tmp': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:318:19)
INFO: [HLS 214-248] Applying array_partition to 'r_tmp': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:322:16)
INFO: [HLS 214-248] Applying array_partition to 'text_sum': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:326:6)
INFO: [HLS 214-248] Applying array_partition to 'sad': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:330:6)
INFO: [HLS 214-248] Applying array_partition to 'sad_cols': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:335:12)
INFO: [HLS 214-248] Applying array_partition to 'buf_cop.i': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:97:37)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:259:17)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275:40)
INFO: [HLS 214-248] Applying array_partition to 'buf_cop.i': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:97:37)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:255:17)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271:40)
INFO: [HLS 214-364] Automatically inlining function 'void xf::cv::xFComputeUndistortCoordinates<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, 5>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&)' to improve effectiveness of pipeline pragma in function 'void xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short, int) (.348.360.390.396.421.428.435)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.634 seconds; current allocated memory: 1008.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1008.887 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top stereolbm_axis_cambm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.0.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.595 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.1.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.486 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:434: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.024 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.g.1.bc to C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.1.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_279_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' automatically.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:252:9) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:252:9) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_315_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_311_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:156) automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:152) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_816_1_proc' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:816) to a process function for dataflow in function 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_46_1_proc' (xf_stereolbm_accel.cpp:46) to a process function for dataflow in function 'stereolbm_axis_cambm'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_55_2_proc' (xf_stereolbm_accel.cpp:55) to a process function for dataflow in function 'stereolbm_axis_cambm'.
WARNING: [HLS 200-805] An internal stream 'left_clipped' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:795) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'right_clipped' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:796) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream '_disp_strm' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:798) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:464:1), detected/extracted 2 process function(s): 
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc'
	 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:464:1), detected/extracted 2 process function(s): 
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc'
	 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692:1), detected/extracted 9 process function(s): 
	 'entry_proc'
	 'xf::cv::Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3'
	 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4'
	 'xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5'
	 'xf::cv::Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>'
	 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>'
	 'xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>'
	 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'
	 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>_Loop_VITIS_LOOP_816_1_proc13'.
INFO: [XFORM 203-712] Applying dataflow to function 'stereolbm_axis_cambm' (xf_stereolbm_accel.cpp:23:1), detected/extracted 17 process function(s): 
	 'Loop_VITIS_LOOP_46_1_proc'
	 'Loop_VITIS_LOOP_55_2_proc'
	 'Block_for.end72_proc'
	 'xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1'
	 'xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>'
	 'xf::cv::InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>'
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2'
	 'xf::cv::InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7'
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>'
	 'xf::cv::StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>'
	 'Block_for.end7235_proc'
	 'ConvertShiftAbs'
	 'Block_for.end7237_proc'
	 'xf::cv::erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>'
	 'Block_for.end7239_proc'
	 'xf::cv::dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>'
	 'xf::cv::xfMat2AXIvideo<8, 0, 600, 800, 1, 2>'.
Command           transform done; 2.013 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:318:19) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:482:38) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'... converting 60 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:484:37) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:575:25) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'... converting 100 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542:21) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444:13) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542:21) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444:13) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:203:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200:9) in function 'xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630:9) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630:9) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_stereolbm_accel.cpp:57:9) to (xf_stereolbm_accel.cpp:55:22) in function 'Loop_VITIS_LOOP_55_2_proc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_stereolbm_accel.cpp:48:9) to (xf_stereolbm_accel.cpp:46:22) in function 'Loop_VITIS_LOOP_46_1_proc'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51:37)...228 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:15:9)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:15:9)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFImageClipUtility<1>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:598:1)...3 expression(s) balanced.
Command           transform done; 0.822 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.838 seconds; current allocated memory: 1.072 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.2.bc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1898] Assuming tripcount of loop 'loop_col'(C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385:13) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' is always greater than zero so that the loop_flatten pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:391:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366:5) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_mux' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366:9) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195:5) in function 'xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225).
Execute             auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2xfMat<8, 0, 600, 800, 1, 2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command           transform done; 2.913 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.914 seconds; current allocated memory: 1.703 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.913 sec.
Command       elaborate done; 50.067 sec.
Execute       ap_eval exec zip -j C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'stereolbm_axis_cambm' ...
Execute         ap_set_top_model stereolbm_axis_cambm 
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end72_proc' to 'Block_for_end72_proc'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1' to 'AXIvideo2xfMat_8_0_600_800_1_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>' to 'AXIvideo2xfMat_8_0_600_800_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>' to 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7' to 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 4>' to 'xFGradientX3x3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 4>' to 'xFGradientY3x3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 4>' to 'xFSobel3x3_1_1_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3' to 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClipUtility<1>' to 'xFImageClipUtility_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip' to 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4' to 'xFImageClip_600_800_1_2_4_0_3_0_800_4'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip' to 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5' to 'xFReadOutStream_600_800_1_2_4_0_3_800_5'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>' to 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip' to 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>' to 'xFImageClip_600_800_1_2_4_0_3_0_800_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip' to 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>' to 'xFReadOutStream_600_800_1_2_4_0_3_800_s'.
WARNING: [SYN 201-103] Legalizing function name 'StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>' to 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7235_proc' to 'Block_for_end7235_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7237_proc' to 'Block_for_end7237_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2'.
WARNING: [SYN 201-103] Legalizing function name 'xfExtractPixels<1, 1, 0>' to 'xfExtractPixels_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>' to 'erode_0_0_600_800_0_3_3_1_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7239_proc' to 'Block_for_end7239_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>' to 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi' to 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>' to 'xfMat2AXIvideo_8_0_600_800_1_2_s'.
Command         ap_set_top_model done; 0.223 sec.
Execute         get_model_list stereolbm_axis_cambm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model stereolbm_axis_cambm 
Execute         preproc_iomode -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         preproc_iomode -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         preproc_iomode -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         preproc_iomode -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         preproc_iomode -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         preproc_iomode -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         preproc_iomode -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         preproc_iomode -model Block_for.end7239_proc 
Execute         preproc_iomode -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         preproc_iomode -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         preproc_iomode -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         preproc_iomode -model xfExtractPixels<1, 1, 0> 
Execute         preproc_iomode -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         preproc_iomode -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         preproc_iomode -model Block_for.end7237_proc 
Execute         preproc_iomode -model ConvertShiftAbs 
Execute         preproc_iomode -model ConvertShiftAbs_Pipeline_loop_width 
Execute         preproc_iomode -model Block_for.end7235_proc 
Execute         preproc_iomode -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         preproc_iomode -model xFFindStereoCorrespondenceLBMNO 
Execute         preproc_iomode -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         preproc_iomode -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         preproc_iomode -model xFSADBlockMatching 
Execute         preproc_iomode -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         preproc_iomode -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         preproc_iomode -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         preproc_iomode -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         preproc_iomode -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         preproc_iomode -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         preproc_iomode -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         preproc_iomode -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         preproc_iomode -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         preproc_iomode -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         preproc_iomode -model xFImageClipUtility<1> 
Execute         preproc_iomode -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         preproc_iomode -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         preproc_iomode -model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         preproc_iomode -model xFSobel3x3<1, 1, 0, 4> 
Execute         preproc_iomode -model xFGradientY3x3<0, 4> 
Execute         preproc_iomode -model xFGradientX3x3<0, 4> 
Execute         preproc_iomode -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         preproc_iomode -model entry_proc 
Execute         preproc_iomode -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         preproc_iomode -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         preproc_iomode -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         preproc_iomode -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         preproc_iomode -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         preproc_iomode -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         preproc_iomode -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         preproc_iomode -model xFInitUndistortRectifyMapInverseKernel 
Execute         preproc_iomode -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         preproc_iomode -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         preproc_iomode -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         preproc_iomode -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         preproc_iomode -model Block_for.end72_proc 
Execute         preproc_iomode -model Loop_VITIS_LOOP_55_2_proc 
Execute         preproc_iomode -model Loop_VITIS_LOOP_46_1_proc 
Execute         get_model_list stereolbm_axis_cambm -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc Block_for.end72_proc {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width xFInitUndistortRectifyMapInverseKernel {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2} {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>} entry_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 4>} {xFGradientY3x3<0, 4>} {xFSobel3x3<1, 1, 0, 4>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3} xFImageClipUtility<1> {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>} xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFSADBlockMatching xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO {StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>} Block_for.end7235_proc ConvertShiftAbs_Pipeline_loop_width ConvertShiftAbs Block_for.end7237_proc {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2} {xfExtractPixels<1, 1, 0>} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} Block_for.end7239_proc {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>} stereolbm_axis_cambm
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_46_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_46_1_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_46_1_proc 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_55_2_proc ...
Execute         set_default_model Loop_VITIS_LOOP_55_2_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_55_2_proc 
INFO-FLOW: Configuring Module : Block_for.end72_proc ...
Execute         set_default_model Block_for.end72_proc 
Execute         apply_spec_resource_limit Block_for.end72_proc 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
INFO-FLOW: Configuring Module : AXIvideo2xfMat<8, 0, 600, 800, 1, 2> ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         apply_spec_resource_limit AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
INFO-FLOW: Configuring Module : xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         apply_spec_resource_limit xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Configuring Module : xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         apply_spec_resource_limit xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
INFO-FLOW: Configuring Module : xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         apply_spec_resource_limit xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
INFO-FLOW: Configuring Module : xFInitUndistortRectifyMapInverseKernel ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel 
Execute         apply_spec_resource_limit xFInitUndistortRectifyMapInverseKernel 
INFO-FLOW: Configuring Module : InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> ...
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         apply_spec_resource_limit InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
INFO-FLOW: Configuring Module : remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         apply_spec_resource_limit remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
INFO-FLOW: Configuring Module : remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         apply_spec_resource_limit remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
INFO-FLOW: Configuring Module : InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 ...
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         apply_spec_resource_limit InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
INFO-FLOW: Configuring Module : remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         apply_spec_resource_limit remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
INFO-FLOW: Configuring Module : xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         apply_spec_resource_limit xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
INFO-FLOW: Configuring Module : remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         apply_spec_resource_limit remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : xFSobelFilter3x3_Pipeline_Clear_Row_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         apply_spec_resource_limit xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO-FLOW: Configuring Module : xFGradientX3x3<0, 4> ...
Execute         set_default_model xFGradientX3x3<0, 4> 
Execute         apply_spec_resource_limit xFGradientX3x3<0, 4> 
INFO-FLOW: Configuring Module : xFGradientY3x3<0, 4> ...
Execute         set_default_model xFGradientY3x3<0, 4> 
Execute         apply_spec_resource_limit xFGradientY3x3<0, 4> 
INFO-FLOW: Configuring Module : xFSobel3x3<1, 1, 0, 4> ...
Execute         set_default_model xFSobel3x3<1, 1, 0, 4> 
Execute         apply_spec_resource_limit xFSobel3x3<1, 1, 0, 4> 
INFO-FLOW: Configuring Module : xFSobelFilter3x3_Pipeline_Col_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         apply_spec_resource_limit xFSobelFilter3x3_Pipeline_Col_Loop 
INFO-FLOW: Configuring Module : xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> ...
Execute         set_default_model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         apply_spec_resource_limit xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
INFO-FLOW: Configuring Module : Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 ...
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         apply_spec_resource_limit Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
INFO-FLOW: Configuring Module : xFImageClipUtility<1> ...
Execute         set_default_model xFImageClipUtility<1> 
Execute         apply_spec_resource_limit xFImageClipUtility<1> 
INFO-FLOW: Configuring Module : xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         apply_spec_resource_limit xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
INFO-FLOW: Configuring Module : xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         apply_spec_resource_limit xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
INFO-FLOW: Configuring Module : xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         apply_spec_resource_limit xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
INFO-FLOW: Configuring Module : xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         apply_spec_resource_limit xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
INFO-FLOW: Configuring Module : Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> ...
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         apply_spec_resource_limit Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
INFO-FLOW: Configuring Module : xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         apply_spec_resource_limit xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
INFO-FLOW: Configuring Module : xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         apply_spec_resource_limit xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
INFO-FLOW: Configuring Module : xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         apply_spec_resource_limit xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
INFO-FLOW: Configuring Module : xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         apply_spec_resource_limit xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
INFO-FLOW: Configuring Module : xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col ...
Execute         set_default_model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         apply_spec_resource_limit xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
INFO-FLOW: Configuring Module : xFSADBlockMatching ...
Execute         set_default_model xFSADBlockMatching 
Execute         apply_spec_resource_limit xFSADBlockMatching 
INFO-FLOW: Configuring Module : xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP ...
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         apply_spec_resource_limit xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
INFO-FLOW: Configuring Module : xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 ...
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         apply_spec_resource_limit xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
INFO-FLOW: Configuring Module : xFFindStereoCorrespondenceLBMNO ...
Execute         set_default_model xFFindStereoCorrespondenceLBMNO 
Execute         apply_spec_resource_limit xFFindStereoCorrespondenceLBMNO 
INFO-FLOW: Configuring Module : StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> ...
Execute         set_default_model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         apply_spec_resource_limit StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
INFO-FLOW: Configuring Module : Block_for.end7235_proc ...
Execute         set_default_model Block_for.end7235_proc 
Execute         apply_spec_resource_limit Block_for.end7235_proc 
INFO-FLOW: Configuring Module : ConvertShiftAbs_Pipeline_loop_width ...
Execute         set_default_model ConvertShiftAbs_Pipeline_loop_width 
Execute         apply_spec_resource_limit ConvertShiftAbs_Pipeline_loop_width 
INFO-FLOW: Configuring Module : ConvertShiftAbs ...
Execute         set_default_model ConvertShiftAbs 
Execute         apply_spec_resource_limit ConvertShiftAbs 
INFO-FLOW: Configuring Module : Block_for.end7237_proc ...
Execute         set_default_model Block_for.end7237_proc 
Execute         apply_spec_resource_limit Block_for.end7237_proc 
INFO-FLOW: Configuring Module : xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         apply_spec_resource_limit xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
INFO-FLOW: Configuring Module : xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         apply_spec_resource_limit xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
INFO-FLOW: Configuring Module : xfExtractPixels<1, 1, 0> ...
Execute         set_default_model xfExtractPixels<1, 1, 0> 
Execute         apply_spec_resource_limit xfExtractPixels<1, 1, 0> 
INFO-FLOW: Configuring Module : xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         apply_spec_resource_limit xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO-FLOW: Configuring Module : xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         apply_spec_resource_limit xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO-FLOW: Configuring Module : erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> ...
Execute         set_default_model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         apply_spec_resource_limit erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO-FLOW: Configuring Module : Block_for.end7239_proc ...
Execute         set_default_model Block_for.end7239_proc 
Execute         apply_spec_resource_limit Block_for.end7239_proc 
INFO-FLOW: Configuring Module : xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         apply_spec_resource_limit xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
INFO-FLOW: Configuring Module : xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         apply_spec_resource_limit xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Configuring Module : xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         apply_spec_resource_limit xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO-FLOW: Configuring Module : xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         apply_spec_resource_limit xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO-FLOW: Configuring Module : dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> ...
Execute         set_default_model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         apply_spec_resource_limit dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO-FLOW: Configuring Module : xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi ...
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         apply_spec_resource_limit xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
INFO-FLOW: Configuring Module : xfMat2AXIvideo<8, 0, 600, 800, 1, 2> ...
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         apply_spec_resource_limit xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
INFO-FLOW: Configuring Module : stereolbm_axis_cambm ...
Execute         set_default_model stereolbm_axis_cambm 
Execute         apply_spec_resource_limit stereolbm_axis_cambm 
INFO-FLOW: Model list for preprocess: Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc Block_for.end72_proc {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width xFInitUndistortRectifyMapInverseKernel {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2} {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>} entry_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 4>} {xFGradientY3x3<0, 4>} {xFSobel3x3<1, 1, 0, 4>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3} xFImageClipUtility<1> {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>} xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFSADBlockMatching xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO {StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>} Block_for.end7235_proc ConvertShiftAbs_Pipeline_loop_width ConvertShiftAbs Block_for.end7237_proc {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2} {xfExtractPixels<1, 1, 0>} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} Block_for.end7239_proc {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>} stereolbm_axis_cambm
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_46_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_46_1_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_46_1_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_46_1_proc 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_55_2_proc ...
Execute         set_default_model Loop_VITIS_LOOP_55_2_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_55_2_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_55_2_proc 
INFO-FLOW: Preprocessing Module: Block_for.end72_proc ...
Execute         set_default_model Block_for.end72_proc 
Execute         cdfg_preprocess -model Block_for.end72_proc 
Execute         rtl_gen_preprocess Block_for.end72_proc 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat<8, 0, 600, 800, 1, 2> ...
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         cdfg_preprocess -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
INFO-FLOW: Preprocessing Module: xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         cdfg_preprocess -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Preprocessing Module: xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         cdfg_preprocess -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
INFO-FLOW: Preprocessing Module: xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         cdfg_preprocess -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
INFO-FLOW: Preprocessing Module: xFInitUndistortRectifyMapInverseKernel ...
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel 
Execute         cdfg_preprocess -model xFInitUndistortRectifyMapInverseKernel 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel 
INFO-FLOW: Preprocessing Module: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> ...
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         cdfg_preprocess -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         rtl_gen_preprocess InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
INFO-FLOW: Preprocessing Module: remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         cdfg_preprocess -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
INFO-FLOW: Preprocessing Module: remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         cdfg_preprocess -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
INFO-FLOW: Preprocessing Module: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 ...
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         cdfg_preprocess -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         rtl_gen_preprocess InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
INFO-FLOW: Preprocessing Module: remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         cdfg_preprocess -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> ...
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         cdfg_preprocess -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
INFO-FLOW: Preprocessing Module: remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> ...
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         cdfg_preprocess -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3_Pipeline_Clear_Row_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         cdfg_preprocess -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO-FLOW: Preprocessing Module: xFGradientX3x3<0, 4> ...
Execute         set_default_model xFGradientX3x3<0, 4> 
Execute         cdfg_preprocess -model xFGradientX3x3<0, 4> 
Execute         rtl_gen_preprocess xFGradientX3x3<0, 4> 
INFO-FLOW: Preprocessing Module: xFGradientY3x3<0, 4> ...
Execute         set_default_model xFGradientY3x3<0, 4> 
Execute         cdfg_preprocess -model xFGradientY3x3<0, 4> 
Execute         rtl_gen_preprocess xFGradientY3x3<0, 4> 
INFO-FLOW: Preprocessing Module: xFSobel3x3<1, 1, 0, 4> ...
Execute         set_default_model xFSobel3x3<1, 1, 0, 4> 
Execute         cdfg_preprocess -model xFSobel3x3<1, 1, 0, 4> 
Execute         rtl_gen_preprocess xFSobel3x3<1, 1, 0, 4> 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3_Pipeline_Col_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         cdfg_preprocess -model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Col_Loop 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> ...
Execute         set_default_model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         cdfg_preprocess -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         rtl_gen_preprocess xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
INFO-FLOW: Preprocessing Module: Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 ...
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         cdfg_preprocess -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         rtl_gen_preprocess Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
INFO-FLOW: Preprocessing Module: xFImageClipUtility<1> ...
Execute         set_default_model xFImageClipUtility<1> 
Execute         cdfg_preprocess -model xFImageClipUtility<1> 
Execute         rtl_gen_preprocess xFImageClipUtility<1> 
INFO-FLOW: Preprocessing Module: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         cdfg_preprocess -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
INFO-FLOW: Preprocessing Module: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         cdfg_preprocess -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
INFO-FLOW: Preprocessing Module: xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         cdfg_preprocess -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
INFO-FLOW: Preprocessing Module: xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         cdfg_preprocess -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
INFO-FLOW: Preprocessing Module: Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> ...
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         cdfg_preprocess -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
INFO-FLOW: Preprocessing Module: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         cdfg_preprocess -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
INFO-FLOW: Preprocessing Module: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> ...
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         cdfg_preprocess -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
INFO-FLOW: Preprocessing Module: xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         cdfg_preprocess -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
INFO-FLOW: Preprocessing Module: xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> ...
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         cdfg_preprocess -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
INFO-FLOW: Preprocessing Module: xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col ...
Execute         set_default_model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         cdfg_preprocess -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Command         cdfg_preprocess done; 0.973 sec.
Execute         rtl_gen_preprocess xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
INFO-FLOW: Preprocessing Module: xFSADBlockMatching ...
Execute         set_default_model xFSADBlockMatching 
Execute         cdfg_preprocess -model xFSADBlockMatching 
Execute         rtl_gen_preprocess xFSADBlockMatching 
INFO-FLOW: Preprocessing Module: xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP ...
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         cdfg_preprocess -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         rtl_gen_preprocess xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
INFO-FLOW: Preprocessing Module: xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 ...
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         cdfg_preprocess -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         rtl_gen_preprocess xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
INFO-FLOW: Preprocessing Module: xFFindStereoCorrespondenceLBMNO ...
Execute         set_default_model xFFindStereoCorrespondenceLBMNO 
Execute         cdfg_preprocess -model xFFindStereoCorrespondenceLBMNO 
Execute         rtl_gen_preprocess xFFindStereoCorrespondenceLBMNO 
INFO-FLOW: Preprocessing Module: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> ...
Execute         set_default_model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         cdfg_preprocess -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
INFO-FLOW: Preprocessing Module: Block_for.end7235_proc ...
Execute         set_default_model Block_for.end7235_proc 
Execute         cdfg_preprocess -model Block_for.end7235_proc 
Execute         rtl_gen_preprocess Block_for.end7235_proc 
INFO-FLOW: Preprocessing Module: ConvertShiftAbs_Pipeline_loop_width ...
Execute         set_default_model ConvertShiftAbs_Pipeline_loop_width 
Execute         cdfg_preprocess -model ConvertShiftAbs_Pipeline_loop_width 
Execute         rtl_gen_preprocess ConvertShiftAbs_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: ConvertShiftAbs ...
Execute         set_default_model ConvertShiftAbs 
Execute         cdfg_preprocess -model ConvertShiftAbs 
Execute         rtl_gen_preprocess ConvertShiftAbs 
INFO-FLOW: Preprocessing Module: Block_for.end7237_proc ...
Execute         set_default_model Block_for.end7237_proc 
Execute         cdfg_preprocess -model Block_for.end7237_proc 
Execute         rtl_gen_preprocess Block_for.end7237_proc 
INFO-FLOW: Preprocessing Module: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         cdfg_preprocess -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
INFO-FLOW: Preprocessing Module: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         cdfg_preprocess -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
INFO-FLOW: Preprocessing Module: xfExtractPixels<1, 1, 0> ...
Execute         set_default_model xfExtractPixels<1, 1, 0> 
Execute         cdfg_preprocess -model xfExtractPixels<1, 1, 0> 
Execute         rtl_gen_preprocess xfExtractPixels<1, 1, 0> 
INFO-FLOW: Preprocessing Module: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         cdfg_preprocess -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO-FLOW: Preprocessing Module: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> ...
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         cdfg_preprocess -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO-FLOW: Preprocessing Module: erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> ...
Execute         set_default_model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         cdfg_preprocess -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         rtl_gen_preprocess erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO-FLOW: Preprocessing Module: Block_for.end7239_proc ...
Execute         set_default_model Block_for.end7239_proc 
Execute         cdfg_preprocess -model Block_for.end7239_proc 
Execute         rtl_gen_preprocess Block_for.end7239_proc 
INFO-FLOW: Preprocessing Module: xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         cdfg_preprocess -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
INFO-FLOW: Preprocessing Module: xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         cdfg_preprocess -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Preprocessing Module: xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         cdfg_preprocess -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO-FLOW: Preprocessing Module: xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> ...
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         cdfg_preprocess -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO-FLOW: Preprocessing Module: dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> ...
Execute         set_default_model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         cdfg_preprocess -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         rtl_gen_preprocess dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO-FLOW: Preprocessing Module: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi ...
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         cdfg_preprocess -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         rtl_gen_preprocess xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
INFO-FLOW: Preprocessing Module: xfMat2AXIvideo<8, 0, 600, 800, 1, 2> ...
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         cdfg_preprocess -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         rtl_gen_preprocess xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
INFO-FLOW: Preprocessing Module: stereolbm_axis_cambm ...
Execute         set_default_model stereolbm_axis_cambm 
Execute         cdfg_preprocess -model stereolbm_axis_cambm 
Execute         rtl_gen_preprocess stereolbm_axis_cambm 
INFO-FLOW: Model list for synthesis: Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc Block_for.end72_proc {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width xFInitUndistortRectifyMapInverseKernel {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2} {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>} entry_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 4>} {xFGradientY3x3<0, 4>} {xFSobel3x3<1, 1, 0, 4>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3} xFImageClipUtility<1> {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>} xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFSADBlockMatching xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO {StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>} Block_for.end7235_proc ConvertShiftAbs_Pipeline_loop_width ConvertShiftAbs Block_for.end7237_proc {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2} {xfExtractPixels<1, 1, 0>} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} Block_for.end7239_proc {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>} stereolbm_axis_cambm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_46_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_46_1_proc 
Execute         schedule -model Loop_VITIS_LOOP_46_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.315 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 1.710 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_46_1_proc.
Execute         set_default_model Loop_VITIS_LOOP_46_1_proc 
Execute         bind -model Loop_VITIS_LOOP_46_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.712 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_46_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_55_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_55_2_proc 
Execute         schedule -model Loop_VITIS_LOOP_55_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.165 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.712 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_55_2_proc.
Execute         set_default_model Loop_VITIS_LOOP_55_2_proc 
Execute         bind -model Loop_VITIS_LOOP_55_2_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.712 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_55_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end72_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_for.end72_proc 
Execute         schedule -model Block_for.end72_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_for.end72_proc.
Execute         set_default_model Block_for.end72_proc 
Execute         bind -model Block_for.end72_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_for.end72_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.714 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.714 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.714 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.714 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.715 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.715 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.715 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.715 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         schedule -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.716 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.
Execute         set_default_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         bind -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.716 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         schedule -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.717 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.sched.adb -f 
INFO-FLOW: Finish scheduling xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         bind -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.717 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.bind.adb -f 
INFO-FLOW: Finish binding xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         schedule -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.717 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.sched.adb -f 
INFO-FLOW: Finish scheduling xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         bind -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.717 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.bind.adb -f 
INFO-FLOW: Finish binding xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         schedule -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_height_loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'loop_height_loop_width'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.618 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.720 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.149 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         bind -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.720 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.bind.adb -f 
INFO-FLOW: Finish binding xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel 
Execute         schedule -model xFInitUndistortRectifyMapInverseKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.sched.adb -f 
INFO-FLOW: Finish scheduling xFInitUndistortRectifyMapInverseKernel.
Execute         set_default_model xFInitUndistortRectifyMapInverseKernel 
Execute         bind -model xFInitUndistortRectifyMapInverseKernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.bind.adb -f 
INFO-FLOW: Finish binding xFInitUndistortRectifyMapInverseKernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         schedule -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         bind -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         schedule -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc.
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         bind -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.721 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=k00) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.446 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.724 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.724 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.724 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.724 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         schedule -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.724 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2.
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         bind -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.725 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.bind.adb -f 
INFO-FLOW: Finish binding remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         schedule -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.725 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.sched.adb -f 
INFO-FLOW: Finish scheduling InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7.
Execute         set_default_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         bind -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.725 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.bind.adb -f 
INFO-FLOW: Finish binding InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         schedule -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.725 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc.
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         bind -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.725 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.726 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.726 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.726 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.726 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=k00) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.728 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.728 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         schedule -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.729 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.
Execute         set_default_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         bind -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.729 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         schedule -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.729 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.
Execute         set_default_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         bind -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         schedule -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3_Pipeline_Clear_Row_Loop.
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         bind -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3_Pipeline_Clear_Row_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFGradientX3x3<0, 4> 
Execute         schedule -model xFGradientX3x3<0, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFGradientX3x3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFGradientX3x3<0, 4>.
Execute         set_default_model xFGradientX3x3<0, 4> 
Execute         bind -model xFGradientX3x3<0, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding xFGradientX3x3<0, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFGradientY3x3<0, 4> 
Execute         schedule -model xFGradientY3x3<0, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFGradientY3x3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFGradientY3x3<0, 4>.
Execute         set_default_model xFGradientY3x3<0, 4> 
Execute         bind -model xFGradientY3x3<0, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding xFGradientY3x3<0, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobel3x3<1, 1, 0, 4> 
Execute         schedule -model xFSobel3x3<1, 1, 0, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFSobel3x3<1, 1, 0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobel3x3<1, 1, 0, 4>.
Execute         set_default_model xFSobel3x3<1, 1, 0, 4> 
Execute         bind -model xFSobel3x3<1, 1, 0, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.730 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobel3x3<1, 1, 0, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         schedule -model xFSobelFilter3x3_Pipeline_Col_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.731 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3_Pipeline_Col_Loop.
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         bind -model xFSobelFilter3x3_Pipeline_Col_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3_Pipeline_Col_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         schedule -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>.
Execute         set_default_model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         bind -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         schedule -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3.
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         bind -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.bind.adb -f 
INFO-FLOW: Finish binding Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClipUtility_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFImageClipUtility<1> 
Execute         schedule -model xFImageClipUtility<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFImageClipUtility<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'xFImageClipUtility<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFImageClipUtility<1>.
Execute         set_default_model xFImageClipUtility<1> 
Execute         bind -model xFImageClipUtility<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.bind.adb -f 
INFO-FLOW: Finish binding xFImageClipUtility<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         schedule -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.sched.adb -f 
INFO-FLOW: Finish scheduling xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip.
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         bind -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.bind.adb -f 
INFO-FLOW: Finish binding xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         schedule -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.sched.adb -f 
INFO-FLOW: Finish scheduling xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4.
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         bind -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.bind.adb -f 
INFO-FLOW: Finish binding xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         schedule -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.sched.adb -f 
INFO-FLOW: Finish scheduling xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip.
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         bind -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.bind.adb -f 
INFO-FLOW: Finish binding xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         schedule -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.sched.adb -f 
INFO-FLOW: Finish scheduling xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5.
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         bind -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.bind.adb -f 
INFO-FLOW: Finish binding xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         schedule -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.
Execute         set_default_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         bind -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         schedule -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.734 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.sched.adb -f 
INFO-FLOW: Finish scheduling xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip.
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         bind -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.734 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.bind.adb -f 
INFO-FLOW: Finish binding xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         schedule -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.734 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.
Execute         set_default_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         bind -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.bind.adb -f 
INFO-FLOW: Finish binding xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         schedule -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.735 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.sched.adb -f 
INFO-FLOW: Finish scheduling xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip.
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         bind -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.735 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.bind.adb -f 
INFO-FLOW: Finish binding xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         schedule -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.735 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.
Execute         set_default_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         bind -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.bind.adb -f 
INFO-FLOW: Finish binding xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         schedule -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_row_loop_mux_loop_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'loop_row_loop_mux_loop_col'
WARNING: [HLS 200-871] Estimated clock period (7.570 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' consists of the following:
	'load' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) on local variable 'col' [1045]  (0.000 ns)
	'icmp' operation ('icmp_ln385', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) [1364]  (2.107 ns)
	'select' operation ('select_ln360_259', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360) [1892]  (0.993 ns)
	'select' operation ('select_ln366_256', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366) [2151]  (0.805 ns)
	'add' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) [5425]  (2.077 ns)
	'store' operation ('col_6_write_ln385', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) of variable 'col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385 on local variable 'col' [6139]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 12.435 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.478 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.421 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.sched.adb -f 
Command         db_write done; 0.582 sec.
INFO-FLOW: Finish scheduling xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.
Execute         set_default_model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         bind -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.7 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.705 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.458 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.bind.adb -f 
Command         db_write done; 0.718 sec.
INFO-FLOW: Finish binding xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSADBlockMatching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSADBlockMatching 
Execute         schedule -model xFSADBlockMatching 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.sched.adb -f 
INFO-FLOW: Finish scheduling xFSADBlockMatching.
Execute         set_default_model xFSADBlockMatching 
Execute         bind -model xFSADBlockMatching 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.195 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.bind.adb -f 
INFO-FLOW: Finish binding xFSADBlockMatching.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         schedule -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_816_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_816_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         bind -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         schedule -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.sched.adb -f 
INFO-FLOW: Finish scheduling xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.
Execute         set_default_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         bind -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.bind.adb -f 
INFO-FLOW: Finish binding xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFFindStereoCorrespondenceLBMNO 
Execute         schedule -model xFFindStereoCorrespondenceLBMNO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xFSADBlockMatching_U0 (from entry_proc_U0 to xFSADBlockMatching_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.sched.adb -f 
INFO-FLOW: Finish scheduling xFFindStereoCorrespondenceLBMNO.
Execute         set_default_model xFFindStereoCorrespondenceLBMNO 
Execute         bind -model xFFindStereoCorrespondenceLBMNO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.245 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.bind.adb -f 
INFO-FLOW: Finish binding xFFindStereoCorrespondenceLBMNO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         schedule -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>.
Execute         set_default_model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         bind -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.24 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7235_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_for.end7235_proc 
Execute         schedule -model Block_for.end7235_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_for.end7235_proc.
Execute         set_default_model Block_for.end7235_proc 
Execute         bind -model Block_for.end7235_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_for.end7235_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertShiftAbs_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvertShiftAbs_Pipeline_loop_width 
Execute         schedule -model ConvertShiftAbs_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertShiftAbs_Pipeline_loop_width.
Execute         set_default_model ConvertShiftAbs_Pipeline_loop_width 
Execute         bind -model ConvertShiftAbs_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding ConvertShiftAbs_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertShiftAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvertShiftAbs 
Execute         schedule -model ConvertShiftAbs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertShiftAbs.
Execute         set_default_model ConvertShiftAbs 
Execute         bind -model ConvertShiftAbs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.bind.adb -f 
INFO-FLOW: Finish binding ConvertShiftAbs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_for.end7237_proc 
Execute         schedule -model Block_for.end7237_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_for.end7237_proc.
Execute         set_default_model Block_for.end7237_proc 
Execute         bind -model Block_for.end7237_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_for.end7237_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         schedule -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_283_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.sched.adb -f 
INFO-FLOW: Finish scheduling xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1.
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         bind -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.bind.adb -f 
INFO-FLOW: Finish binding xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         schedule -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.sched.adb -f 
INFO-FLOW: Finish scheduling xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2.
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         bind -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.bind.adb -f 
INFO-FLOW: Finish binding xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfExtractPixels<1, 1, 0> 
Execute         schedule -model xfExtractPixels<1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels<1, 1, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xfExtractPixels<1, 1, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfExtractPixels<1, 1, 0>.
Execute         set_default_model xfExtractPixels<1, 1, 0> 
Execute         bind -model xfExtractPixels<1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding xfExtractPixels<1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         schedule -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop.
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         bind -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.bind.adb -f 
INFO-FLOW: Finish binding xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         schedule -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>.
Execute         set_default_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         bind -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.bind.adb -f 
INFO-FLOW: Finish binding xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erode_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         schedule -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>.
Execute         set_default_model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         bind -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7239_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_for.end7239_proc 
Execute         schedule -model Block_for.end7239_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_for.end7239_proc.
Execute         set_default_model Block_for.end7239_proc 
Execute         bind -model Block_for.end7239_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_for.end7239_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         schedule -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_279_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.sched.adb -f 
INFO-FLOW: Finish scheduling xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1.
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         bind -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.bind.adb -f 
INFO-FLOW: Finish binding xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         schedule -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.sched.adb -f 
INFO-FLOW: Finish scheduling xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2.
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         bind -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.bind.adb -f 
INFO-FLOW: Finish binding xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         schedule -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop.
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         bind -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.bind.adb -f 
INFO-FLOW: Finish binding xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         schedule -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>.
Execute         set_default_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         bind -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.bind.adb -f 
INFO-FLOW: Finish binding xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dilate_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         schedule -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>.
Execute         set_default_model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         bind -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         schedule -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi.
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         bind -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.bind.adb -f 
INFO-FLOW: Finish binding xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         schedule -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2AXIvideo<8, 0, 600, 800, 1, 2>.
Execute         set_default_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         bind -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2AXIvideo<8, 0, 600, 800, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stereolbm_axis_cambm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stereolbm_axis_cambm 
Execute         schedule -model stereolbm_axis_cambm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_preFilterCap (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_uniquenessRatio (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_textureThreshold (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO leftRemappedMat_rows (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO leftRemappedMat_cols (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO rightRemappedMat_rows (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO rightRemappedMat_cols (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_rows (from Block_for_end7235_proc_U0 to erode_0_0_600_800_0_3_3_1_1_2_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_cols (from Block_for_end7235_proc_U0 to erode_0_0_600_800_0_3_3_1_1_2_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_erode_rows (from Block_for_end7237_proc_U0 to dilate_0_0_600_800_0_3_3_1_1_2_2_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_erode_cols (from Block_for_end7237_proc_U0 to dilate_0_0_600_800_0_3_3_1_1_2_2_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_dilate_rows (from Block_for_end7239_proc_U0 to xfMat2AXIvideo_8_0_600_800_1_2_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_dilate_cols (from Block_for_end7239_proc_U0 to xfMat2AXIvideo_8_0_600_800_1_2_U0) to 8 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.249 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.sched.adb -f 
INFO-FLOW: Finish scheduling stereolbm_axis_cambm.
Execute         set_default_model stereolbm_axis_cambm 
Execute         bind -model stereolbm_axis_cambm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.887 GB.
Execute         syn_report -verbosereport -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.339 sec.
Execute         db_write -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.bind.adb -f 
INFO-FLOW: Finish binding stereolbm_axis_cambm.
Execute         get_model_list stereolbm_axis_cambm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_46_1_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_55_2_proc 
Execute         rtl_gen_preprocess Block_for.end72_proc 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt 
Execute         rtl_gen_preprocess AXIvideo2xfMat<8, 0, 600, 800, 1, 2> 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         rtl_gen_preprocess xFInitUndistortRectifyMapInverseKernel 
Execute         rtl_gen_preprocess InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 
Execute         rtl_gen_preprocess InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width 
Execute         rtl_gen_preprocess xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> 
Execute         rtl_gen_preprocess remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> 
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         rtl_gen_preprocess xFGradientX3x3<0, 4> 
Execute         rtl_gen_preprocess xFGradientY3x3<0, 4> 
Execute         rtl_gen_preprocess xFSobel3x3<1, 1, 0, 4> 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> 
Execute         rtl_gen_preprocess Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 
Execute         rtl_gen_preprocess xFImageClipUtility<1> 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 
Execute         rtl_gen_preprocess Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip 
Execute         rtl_gen_preprocess xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> 
Execute         rtl_gen_preprocess xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         rtl_gen_preprocess xFSADBlockMatching 
Execute         rtl_gen_preprocess xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         rtl_gen_preprocess xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         rtl_gen_preprocess xFFindStereoCorrespondenceLBMNO 
Execute         rtl_gen_preprocess StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess Block_for.end7235_proc 
Execute         rtl_gen_preprocess ConvertShiftAbs_Pipeline_loop_width 
Execute         rtl_gen_preprocess ConvertShiftAbs 
Execute         rtl_gen_preprocess Block_for.end7237_proc 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 
Execute         rtl_gen_preprocess xfExtractPixels<1, 1, 0> 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         rtl_gen_preprocess erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         rtl_gen_preprocess Block_for.end7239_proc 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> 
Execute         rtl_gen_preprocess dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> 
Execute         rtl_gen_preprocess xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi 
Execute         rtl_gen_preprocess xfMat2AXIvideo<8, 0, 600, 800, 1, 2> 
Execute         rtl_gen_preprocess stereolbm_axis_cambm 
INFO-FLOW: Model list for RTL generation: Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc Block_for.end72_proc {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width xFInitUndistortRectifyMapInverseKernel {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2} {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>} entry_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 4>} {xFGradientY3x3<0, 4>} {xFSobel3x3<1, 1, 0, 4>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3} xFImageClipUtility<1> {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>} xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFSADBlockMatching xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO {StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>} Block_for.end7235_proc ConvertShiftAbs_Pipeline_loop_width ConvertShiftAbs Block_for.end7237_proc {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2} {xfExtractPixels<1, 1, 0>} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} Block_for.end7239_proc {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>} stereolbm_axis_cambm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_46_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_46_1_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_46_1_proc' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_46_1_proc'.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_46_1_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc 
Execute         gen_rtl Loop_VITIS_LOOP_46_1_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_46_1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Loop_VITIS_LOOP_46_1_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_46_1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Loop_VITIS_LOOP_46_1_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_46_1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Loop_VITIS_LOOP_46_1_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.adb 
Execute         db_write -model Loop_VITIS_LOOP_46_1_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_46_1_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_55_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_55_2_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_55_2_proc' pipeline 'VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_55_2_proc'.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_55_2_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc 
Execute         gen_rtl Loop_VITIS_LOOP_55_2_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_55_2_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Loop_VITIS_LOOP_55_2_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_55_2_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Loop_VITIS_LOOP_55_2_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_55_2_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Loop_VITIS_LOOP_55_2_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.adb 
Execute         db_write -model Loop_VITIS_LOOP_55_2_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_55_2_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end72_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_for.end72_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end72_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_for.end72_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Block_for_end72_proc 
Execute         gen_rtl Block_for.end72_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Block_for_end72_proc 
Execute         syn_report -csynth -model Block_for.end72_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end72_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Block_for.end72_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end72_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Block_for.end72_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Block_for.end72_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.adb 
Execute         db_write -model Block_for.end72_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_for.end72_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_s 
Execute         gen_rtl AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_s 
Execute         syn_report -csynth -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/AXIvideo2xfMat_8_0_600_800_1_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.adb 
Execute         db_write -model AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2xfMat<8, 0, 600, 800, 1, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
Execute         syn_report -csynth -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.adb 
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' pipeline 'VITIS_LOOP_178_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
Execute         syn_report -csynth -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.adb 
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' pipeline 'loop_height_loop_width' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'loop_height_loop_width' in module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'. Estimated max control fanout for pipeline is 15410.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_32_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_52_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32s_52_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32s_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'.
Command         create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
Execute         syn_report -csynth -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.adb 
Command         db_write done; 0.136 sec.
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFInitUndistortRectifyMapInverseKernel -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel 
Execute         gen_rtl xFInitUndistortRectifyMapInverseKernel -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel 
Execute         syn_report -csynth -model xFInitUndistortRectifyMapInverseKernel -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFInitUndistortRectifyMapInverseKernel -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFInitUndistortRectifyMapInverseKernel_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFInitUndistortRectifyMapInverseKernel -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.adb 
Execute         db_write -model xFInitUndistortRectifyMapInverseKernel -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFInitUndistortRectifyMapInverseKernel -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s 
Execute         gen_rtl InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s 
Execute         syn_report -csynth -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.adb 
Execute         db_write -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc 
Execute         syn_report -csynth -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.adb 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.adb 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.adb 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'loop_width' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_3_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_3_RAMcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_4_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_4_RAMdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_5_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_5_RAMeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_11ns_11ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' using auto RAMs.
Command         create_rtl_model done; 0.267 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.182 sec.
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.139 sec.
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.adb 
Command         db_write done; 0.136 sec.
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.adb 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 
Execute         syn_report -csynth -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.adb 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 
Execute         gen_rtl InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 
Execute         syn_report -csynth -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.adb 
Execute         db_write -model InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc 
Execute         syn_report -csynth -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.adb 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.adb 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.adb 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'loop_width' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_RAM_AUTfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_5_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_5_RAM_Ag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_4_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_4_RAM_Ahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_3_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_3_RAM_Aibs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_11ns_11ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width'.
Command         create_rtl_model done; 0.246 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.182 sec.
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.141 sec.
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.adb 
Command         db_write done; 0.139 sec.
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s 
Execute         gen_rtl xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s 
Execute         syn_report -csynth -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.adb 
Execute         db_write -model xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s 
Execute         gen_rtl remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s 
Execute         syn_report -csynth -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.adb 
Execute         db_write -model remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_entry_proc 
Execute         syn_report -csynth -model entry_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model entry_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model entry_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model entry_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' pipeline 'Clear_Row_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Clear_Row_Loop -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Clear_Row_Loop -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         syn_report -csynth -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobelFilter3x3_Pipeline_Clear_Row_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobelFilter3x3_Pipeline_Clear_Row_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.adb 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobelFilter3x3_Pipeline_Clear_Row_Loop -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFGradientX3x3<0, 4> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFGradientX3x3<0, 4> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFGradientX3x3_0_4_s 
Execute         gen_rtl xFGradientX3x3<0, 4> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFGradientX3x3_0_4_s 
Execute         syn_report -csynth -model xFGradientX3x3<0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFGradientX3x3_0_4_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFGradientX3x3<0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFGradientX3x3_0_4_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFGradientX3x3<0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFGradientX3x3<0, 4> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.adb 
Execute         db_write -model xFGradientX3x3<0, 4> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFGradientX3x3<0, 4> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFGradientY3x3<0, 4> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFGradientY3x3<0, 4> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFGradientY3x3_0_4_s 
Execute         gen_rtl xFGradientY3x3<0, 4> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFGradientY3x3_0_4_s 
Execute         syn_report -csynth -model xFGradientY3x3<0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFGradientY3x3_0_4_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFGradientY3x3<0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFGradientY3x3_0_4_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFGradientY3x3<0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFGradientY3x3<0, 4> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.adb 
Execute         db_write -model xFGradientY3x3<0, 4> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFGradientY3x3<0, 4> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobel3x3<1, 1, 0, 4> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobel3x3<1, 1, 0, 4> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFSobel3x3_1_1_0_4_s 
Execute         gen_rtl xFSobel3x3<1, 1, 0, 4> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFSobel3x3_1_1_0_4_s 
Execute         syn_report -csynth -model xFSobel3x3<1, 1, 0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobel3x3_1_1_0_4_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFSobel3x3<1, 1, 0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobel3x3_1_1_0_4_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFSobel3x3<1, 1, 0, 4> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFSobel3x3<1, 1, 0, 4> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.adb 
Execute         db_write -model xFSobel3x3<1, 1, 0, 4> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobel3x3<1, 1, 0, 4> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobelFilter3x3_Pipeline_Col_Loop -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Col_Loop -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Col_Loop -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         syn_report -csynth -model xFSobelFilter3x3_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobelFilter3x3_Pipeline_Col_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFSobelFilter3x3_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobelFilter3x3_Pipeline_Col_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFSobelFilter3x3_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Col_Loop -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.adb 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Col_Loop -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobelFilter3x3_Pipeline_Col_Loop -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_1_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_1_RAM_S2P_BRAMkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_2_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_2_RAM_S2P_BRAMlbW' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s 
Execute         gen_rtl xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s 
Execute         syn_report -csynth -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.adb 
Execute         db_write -model xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_3 
Execute         gen_rtl Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_3 
Execute         syn_report -csynth -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.adb 
Execute         db_write -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClipUtility_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFImageClipUtility<1> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClipUtility_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFImageClipUtility<1> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFImageClipUtility_1_s 
Execute         gen_rtl xFImageClipUtility<1> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFImageClipUtility_1_s 
Execute         syn_report -csynth -model xFImageClipUtility<1> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClipUtility_1_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFImageClipUtility<1> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClipUtility_1_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFImageClipUtility<1> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFImageClipUtility<1> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.adb 
Execute         db_write -model xFImageClipUtility<1> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFImageClipUtility<1> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip 
Execute         syn_report -csynth -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.adb 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4 
Execute         syn_report -csynth -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_4_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_4_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.adb 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip 
Execute         syn_report -csynth -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.adb 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5 
Execute         syn_report -csynth -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_5_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_5_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.adb 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_s 
Execute         gen_rtl Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_s 
Execute         syn_report -csynth -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Sobel_0_3_0_3_600_800_1_false_2_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Sobel_0_3_0_3_600_800_1_false_2_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.adb 
Execute         db_write -model Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip 
Execute         syn_report -csynth -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.adb 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_s 
Execute         gen_rtl xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_s 
Execute         syn_report -csynth -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFImageClip_600_800_1_2_4_0_3_0_800_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.adb 
Execute         db_write -model xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip 
Execute         syn_report -csynth -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.adb 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_s 
Execute         gen_rtl xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_s 
Execute         syn_report -csynth -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFReadOutStream_600_800_1_2_4_0_3_800_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.adb 
Execute         db_write -model xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' pipeline 'loop_row_loop_mux_loop_col' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_1_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_1_RAM_AUncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_2_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_2_RAM_AUocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_3_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_3_RAM_AUpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_4_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_4_RAM_AUqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_5_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_5_RAM_AUrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_6_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_6_RAM_AUsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_7_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_7_RAM_AUtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_8_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_8_RAM_AUudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_9_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_9_RAM_AUvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_10_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_10_RAM_AwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_11_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_11_RAM_AxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_12_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_12_RAM_Ayd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_13_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_13_RAM_Azec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_14_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_14_RAM_AAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_1_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_1_RAM_1CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_2_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_2_RAM_1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_3_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_3_RAM_1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_4_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_4_RAM_1Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_5_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_5_RAM_1Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_6_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_6_RAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_7_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_7_RAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_8_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_8_RAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_9_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_9_RAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_10_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_10_RAM_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_11_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_11_RAM_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_12_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_12_RAM_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_13_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_13_RAM_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' is 15693 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_10_28_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW' using auto RAMs.
Command         create_rtl_model done; 1.811 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.928 seconds; current allocated memory: 1.926 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         gen_rtl xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
Execute         syn_report -csynth -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 1.598 sec.
Execute         syn_report -rtlxml -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.42 sec.
Execute         syn_report -verbosereport -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 1.942 sec.
Execute         db_write -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.adb 
Command         db_write done; 2.282 sec.
Execute         db_write -model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSADBlockMatching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSADBlockMatching -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_17ns_20ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSADBlockMatching'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 10.387 seconds; current allocated memory: 2.027 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSADBlockMatching -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFSADBlockMatching 
Execute         gen_rtl xFSADBlockMatching -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFSADBlockMatching 
Execute         syn_report -csynth -model xFSADBlockMatching -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSADBlockMatching_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFSADBlockMatching -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFSADBlockMatching_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFSADBlockMatching -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 1.227 sec.
Execute         db_write -model xFSADBlockMatching -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.adb 
Execute         db_write -model xFSADBlockMatching -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSADBlockMatching -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' pipeline 'VITIS_LOOP_816_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 2.027 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         gen_rtl xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
Execute         syn_report -csynth -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.adb 
Execute         db_write -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 2.027 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         gen_rtl xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
Execute         syn_report -csynth -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.adb 
Execute         db_write -model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFFindStereoCorrespondenceLBMNO -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO'.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c18_U(stereolbm_axis_cambm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c19_U(stereolbm_axis_cambm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_textureThreshold_c_U(stereolbm_axis_cambm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_uniquenessRatio_c_U(stereolbm_axis_cambm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c21_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c22_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c23_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c24_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c26_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c27_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c28_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c29_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_x_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_y_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'left_clipped_U(stereolbm_axis_cambm_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c_U(stereolbm_axis_cambm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c20_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c25_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_x_data_1_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_y_data_1_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'right_clipped_U(stereolbm_axis_cambm_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_disp_strm_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0_U(stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0_U(stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0_U(stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0_U(stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFSADBlockMatching_U0_U(stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0_U(stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0)' using Shift Registers.
Command         create_rtl_model done; 0.528 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 2.027 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFFindStereoCorrespondenceLBMNO -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO 
Execute         gen_rtl xFFindStereoCorrespondenceLBMNO -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO 
Execute         syn_report -csynth -model xFFindStereoCorrespondenceLBMNO -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFFindStereoCorrespondenceLBMNO_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xFFindStereoCorrespondenceLBMNO -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xFFindStereoCorrespondenceLBMNO_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xFFindStereoCorrespondenceLBMNO -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.268 sec.
Execute         db_write -model xFFindStereoCorrespondenceLBMNO -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.adb 
Execute         db_write -model xFFindStereoCorrespondenceLBMNO -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFFindStereoCorrespondenceLBMNO -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 2.027 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s 
Execute         gen_rtl StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s 
Execute         syn_report -csynth -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.246 sec.
Execute         db_write -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.adb 
Execute         db_write -model StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7235_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_for.end7235_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7235_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 2.027 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_for.end7235_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Block_for_end7235_proc 
Execute         gen_rtl Block_for.end7235_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Block_for_end7235_proc 
Execute         syn_report -csynth -model Block_for.end7235_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end7235_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Block_for.end7235_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end7235_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Block_for.end7235_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Block_for.end7235_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.adb 
Execute         db_write -model Block_for.end7235_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_for.end7235_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertShiftAbs_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvertShiftAbs_Pipeline_loop_width -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertShiftAbs_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertShiftAbs_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 2.028 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvertShiftAbs_Pipeline_loop_width -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_ConvertShiftAbs_Pipeline_loop_width 
Execute         gen_rtl ConvertShiftAbs_Pipeline_loop_width -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_ConvertShiftAbs_Pipeline_loop_width 
Execute         syn_report -csynth -model ConvertShiftAbs_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/ConvertShiftAbs_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model ConvertShiftAbs_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/ConvertShiftAbs_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model ConvertShiftAbs_Pipeline_loop_width -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model ConvertShiftAbs_Pipeline_loop_width -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.adb 
Execute         db_write -model ConvertShiftAbs_Pipeline_loop_width -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvertShiftAbs_Pipeline_loop_width -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertShiftAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvertShiftAbs -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertShiftAbs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 2.028 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvertShiftAbs -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_ConvertShiftAbs 
Execute         gen_rtl ConvertShiftAbs -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_ConvertShiftAbs 
Execute         syn_report -csynth -model ConvertShiftAbs -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/ConvertShiftAbs_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model ConvertShiftAbs -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/ConvertShiftAbs_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model ConvertShiftAbs -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model ConvertShiftAbs -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.adb 
Execute         db_write -model ConvertShiftAbs -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvertShiftAbs -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_for.end7237_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7237_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 2.028 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_for.end7237_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Block_for_end7237_proc 
Execute         gen_rtl Block_for.end7237_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Block_for_end7237_proc 
Execute         syn_report -csynth -model Block_for.end7237_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end7237_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Block_for.end7237_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end7237_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Block_for.end7237_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Block_for.end7237_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.adb 
Execute         db_write -model Block_for.end7237_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_for.end7237_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.028 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 
Execute         syn_report -csynth -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.adb 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' pipeline 'VITIS_LOOP_298_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 2.029 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 
Execute         syn_report -csynth -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.adb 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfExtractPixels<1, 1, 0> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels_1_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 2.029 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfExtractPixels<1, 1, 0> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfExtractPixels_1_1_0_s 
Execute         gen_rtl xfExtractPixels<1, 1, 0> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfExtractPixels_1_1_0_s 
Execute         syn_report -csynth -model xfExtractPixels<1, 1, 0> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfExtractPixels_1_1_0_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfExtractPixels<1, 1, 0> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfExtractPixels_1_1_0_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfExtractPixels<1, 1, 0> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfExtractPixels<1, 1, 0> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.adb 
Execute         db_write -model xfExtractPixels<1, 1, 0> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfExtractPixels<1, 1, 0> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 2.030 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop 
Execute         syn_report -csynth -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.adb 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 2.030 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s 
Execute         gen_rtl xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s 
Execute         syn_report -csynth -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xferode_600_800_1_0_1_2_2_0_801_3_3_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.adb 
Execute         db_write -model xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erode_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'erode_0_0_600_800_0_3_3_1_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.229 seconds; current allocated memory: 2.032 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_erode_0_0_600_800_0_3_3_1_1_2_2_s 
Execute         gen_rtl erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_erode_0_0_600_800_0_3_3_1_1_2_2_s 
Execute         syn_report -csynth -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/erode_0_0_600_800_0_3_3_1_1_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/erode_0_0_600_800_0_3_3_1_1_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.adb 
Execute         db_write -model erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7239_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_for.end7239_proc -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7239_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 2.034 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_for.end7239_proc -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_Block_for_end7239_proc 
Execute         gen_rtl Block_for.end7239_proc -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_Block_for_end7239_proc 
Execute         syn_report -csynth -model Block_for.end7239_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end7239_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Block_for.end7239_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/Block_for_end7239_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Block_for.end7239_proc -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Block_for.end7239_proc -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.adb 
Execute         db_write -model Block_for.end7239_proc -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_for.end7239_proc -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.034 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 
Execute         syn_report -csynth -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.adb 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' pipeline 'VITIS_LOOP_294_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 2.035 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 
Execute         syn_report -csynth -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.adb 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2 -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 2.035 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop 
Execute         syn_report -csynth -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.adb 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 2.036 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s 
Execute         gen_rtl xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s 
Execute         syn_report -csynth -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.adb 
Execute         db_write -model xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dilate_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 2.039 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s 
Execute         gen_rtl dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s 
Execute         syn_report -csynth -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/dilate_0_0_600_800_0_3_3_1_1_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/dilate_0_0_600_800_0_3_3_1_1_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.adb 
Execute         db_write -model dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 2.040 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi 
Execute         gen_rtl xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi 
Execute         syn_report -csynth -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.adb 
Execute         db_write -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -top_prefix stereolbm_axis_cambm_ -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_8_0_600_800_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 2.041 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_s 
Execute         gen_rtl xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_s 
Execute         syn_report -csynth -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfMat2AXIvideo_8_0_600_800_1_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/xfMat2AXIvideo_8_0_600_800_1_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.adb 
Execute         db_write -model xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfMat2AXIvideo<8, 0, 600, 800, 1, 2> -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stereolbm_axis_cambm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stereolbm_axis_cambm -top_prefix  -sub_prefix stereolbm_axis_cambm_ -mg_file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/preFilterCap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/uniquenessRatio' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/textureThreshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stereolbm_axis_cambm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'preFilterCap', 'uniquenessRatio', 'textureThreshold' and 'return' to AXI-Lite port Ctrl.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stereolbm_axis_cambm'.
INFO: [HLS 200-741] Implementing PIPO stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_rows_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_cols_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_rows_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_cols_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_rows_c59_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_cols_c60_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_rows_c61_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_cols_c62_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_preFilterCap_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_uniquenessRatio_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_textureThreshold_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_rows_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_cols_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_rows_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_cols_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_rows_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_cols_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_rows_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_cols_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapyLMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapyRMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp16u_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_rows_U(stereolbm_axis_cambm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_cols_U(stereolbm_axis_cambm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_rows_U(stereolbm_axis_cambm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_cols_U(stereolbm_axis_cambm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_rows_U(stereolbm_axis_cambm_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_cols_U(stereolbm_axis_cambm_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0_U(stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0_U(stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertShiftAbs_U0_U(stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0)' using Shift Registers.
Command         create_rtl_model done; 1.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 2.042 GB.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         gen_rtl stereolbm_axis_cambm -istop -style xilinx -f -lang vhdl -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/vhdl/stereolbm_axis_cambm 
Command         gen_rtl done; 0.286 sec.
Execute         gen_rtl stereolbm_axis_cambm -istop -style xilinx -f -lang vlog -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/verilog/stereolbm_axis_cambm 
Command         gen_rtl done; 0.145 sec.
Execute         syn_report -csynth -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/stereolbm_axis_cambm_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.153 sec.
Execute         syn_report -rtlxml -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/stereolbm_axis_cambm_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.149 sec.
Execute         syn_report -verbosereport -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.558 sec.
Execute         db_write -model stereolbm_axis_cambm -f -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.adb 
Command         db_write done; 0.162 sec.
Execute         db_write -model stereolbm_axis_cambm -bindview -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stereolbm_axis_cambm -p C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm 
Execute         export_constraint_db -f -tool general -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.constraint.tcl 
Execute         syn_report -designview -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.design.xml 
Command         syn_report done; 3.449 sec.
Execute         syn_report -csynthDesign -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/csynth.rpt -MHOut C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model stereolbm_axis_cambm -o C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.protoinst 
Execute         sc_get_clocks stereolbm_axis_cambm 
Execute         sc_get_portdomain stereolbm_axis_cambm 
INFO-FLOW: Model list for RTL component generation: Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc Block_for.end72_proc {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt} {AXIvideo2xfMat<8, 0, 600, 800, 1, 2>} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width xFInitUndistortRectifyMapInverseKernel {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2} {InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width} {xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>} {remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>} entry_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 4>} {xFGradientY3x3<0, 4>} {xFSobel3x3<1, 1, 0, 4>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3} xFImageClipUtility<1> {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5} {Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip} {xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip} {xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>} xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFSADBlockMatching xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO {StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>} Block_for.end7235_proc ConvertShiftAbs_Pipeline_loop_width ConvertShiftAbs Block_for.end7237_proc {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2} {xfExtractPixels<1, 1, 0>} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} Block_for.end7239_proc {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop} {xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>} {dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi} {xfMat2AXIvideo<8, 0, 600, 800, 1, 2>} stereolbm_axis_cambm
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_46_1_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R.
INFO-FLOW: Append model stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R
INFO-FLOW: Found component stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R.
INFO-FLOW: Append model stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R
INFO-FLOW: Found component stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R.
INFO-FLOW: Append model stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_55_2_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R.
INFO-FLOW: Append model stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R
INFO-FLOW: Found component stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R.
INFO-FLOW: Append model stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe
INFO-FLOW: Handling components in module [Block_for_end72_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_1] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2xfMat_8_0_600_800_1_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Handling components in module [xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_mul_32s_11ns_32_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_32s_11ns_32_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_32s_32s_52_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_32s_32s_52_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_33s_32s_52_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_33s_32s_52_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_34s_32s_52_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_34s_32s_52_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_34s_32s_65_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_34s_32s_65_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_frp_fifoout.
INFO-FLOW: Append model stereolbm_axis_cambm_frp_fifoout
INFO-FLOW: Found component stereolbm_axis_cambm_frp_pipeline_valid.
INFO-FLOW: Append model stereolbm_axis_cambm_frp_pipeline_valid
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFInitUndistortRectifyMapInverseKernel] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_16ns_16ns_32_1_1
INFO-FLOW: Handling components in module [InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_8s_10ns_15_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_8s_10ns_15_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_6ns_5ns_11_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_6ns_5ns_11_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_5ns_5ns_10_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_5ns_5ns_10_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_11ns_8ns_18_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_11ns_8ns_18_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1.
INFO-FLOW: Append model stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1
INFO-FLOW: Found component stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1
INFO-FLOW: Found component stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb.
INFO-FLOW: Append model stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1.
INFO-FLOW: Append model stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S
INFO-FLOW: Handling components in module [InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.compgen.tcl 
INFO-FLOW: Handling components in module [remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobelFilter3x3_Pipeline_Clear_Row_Loop] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFGradientX3x3_0_4_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFGradientY3x3_0_4_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobel3x3_1_1_0_4_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobelFilter3x3_Pipeline_Col_Loop] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_mux_3_2_8_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mux_3_2_8_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC
INFO-FLOW: Handling components in module [Sobel_0_3_0_3_600_800_1_false_2_2_2_3] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.compgen.tcl 
INFO-FLOW: Handling components in module [xFImageClipUtility_1_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFImageClip_600_800_1_2_4_0_3_0_800_4] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.compgen.tcl 
INFO-FLOW: Handling components in module [xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFReadOutStream_600_800_1_2_4_0_3_800_5] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.compgen.tcl 
INFO-FLOW: Handling components in module [Sobel_0_3_0_3_600_800_1_false_2_2_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFImageClip_600_800_1_2_4_0_3_0_800_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFReadOutStream_600_800_1_2_4_0_3_800_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_mul_32s_29s_32_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_32s_29s_32_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_32s_32s_32_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_32s_32s_32_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mul_32s_34ns_65_2_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_32s_34ns_65_2_1
INFO-FLOW: Found component stereolbm_axis_cambm_mux_16_4_29_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mux_16_4_29_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_mux_16_4_29_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mux_16_4_29_1_1
INFO-FLOW: Found component stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.
INFO-FLOW: Append model stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W
INFO-FLOW: Found component stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW.
INFO-FLOW: Append model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFSADBlockMatching] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_mul_17ns_20ns_37_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_17ns_20ns_37_1_1
INFO-FLOW: Handling components in module [xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_mul_16s_16s_32_1_1.
INFO-FLOW: Append model stereolbm_axis_cambm_mul_16s_16s_32_1_1
INFO-FLOW: Handling components in module [xFFindStereoCorrespondenceLBMNO] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d3_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x0.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0
INFO-FLOW: Handling components in module [StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_for_end7235_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertShiftAbs_Pipeline_loop_width] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertShiftAbs] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.compgen.tcl 
INFO-FLOW: Handling components in module [Block_for_end7237_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfExtractPixels_1_1_0_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xferode_600_800_1_0_1_2_2_0_801_3_3_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.compgen.tcl 
INFO-FLOW: Handling components in module [erode_0_0_600_800_0_3_3_1_1_2_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_for_end7239_proc] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfdilate_600_800_1_0_1_2_2_0_801_3_3_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dilate_0_0_600_800_0_3_3_1_1_2_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfMat2AXIvideo_8_0_600_800_1_2_s] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Found component stereolbm_axis_cambm_regslice_both.
INFO-FLOW: Append model stereolbm_axis_cambm_regslice_both
INFO-FLOW: Handling components in module [stereolbm_axis_cambm] ... 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.tcl 
INFO-FLOW: Found component stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W
INFO-FLOW: Found component stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W.
INFO-FLOW: Append model stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d4_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w16_d2_S_x1.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w16_d2_S_x1
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d6_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d6_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d6_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d6_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d7_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d7_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d7_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d7_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d8_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d8_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w32_d8_S.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w32_d8_S
INFO-FLOW: Found component stereolbm_axis_cambm_fifo_w8_d2_S_x.
INFO-FLOW: Append model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0
INFO-FLOW: Found component stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0.
INFO-FLOW: Append model stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0
INFO-FLOW: Found component stereolbm_axis_cambm_Ctrl_s_axi.
INFO-FLOW: Append model stereolbm_axis_cambm_Ctrl_s_axi
INFO-FLOW: Append model Loop_VITIS_LOOP_46_1_proc
INFO-FLOW: Append model Loop_VITIS_LOOP_55_2_proc
INFO-FLOW: Append model Block_for_end72_proc
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_1
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt
INFO-FLOW: Append model AXIvideo2xfMat_8_0_600_800_1_2_s
INFO-FLOW: Append model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: Append model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2
INFO-FLOW: Append model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
INFO-FLOW: Append model xFInitUndistortRectifyMapInverseKernel
INFO-FLOW: Append model InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s
INFO-FLOW: Append model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6
INFO-FLOW: Append model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2
INFO-FLOW: Append model InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7
INFO-FLOW: Append model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width
INFO-FLOW: Append model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s
INFO-FLOW: Append model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model xFSobelFilter3x3_Pipeline_Clear_Row_Loop
INFO-FLOW: Append model xFGradientX3x3_0_4_s
INFO-FLOW: Append model xFGradientY3x3_0_4_s
INFO-FLOW: Append model xFSobel3x3_1_1_0_4_s
INFO-FLOW: Append model xFSobelFilter3x3_Pipeline_Col_Loop
INFO-FLOW: Append model xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s
INFO-FLOW: Append model Sobel_0_3_0_3_600_800_1_false_2_2_2_3
INFO-FLOW: Append model xFImageClipUtility_1_s
INFO-FLOW: Append model xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip
INFO-FLOW: Append model xFImageClip_600_800_1_2_4_0_3_0_800_4
INFO-FLOW: Append model xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip
INFO-FLOW: Append model xFReadOutStream_600_800_1_2_4_0_3_800_5
INFO-FLOW: Append model Sobel_0_3_0_3_600_800_1_false_2_2_2_s
INFO-FLOW: Append model xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip
INFO-FLOW: Append model xFImageClip_600_800_1_2_4_0_3_0_800_s
INFO-FLOW: Append model xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip
INFO-FLOW: Append model xFReadOutStream_600_800_1_2_4_0_3_800_s
INFO-FLOW: Append model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col
INFO-FLOW: Append model xFSADBlockMatching
INFO-FLOW: Append model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP
INFO-FLOW: Append model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13
INFO-FLOW: Append model xFFindStereoCorrespondenceLBMNO
INFO-FLOW: Append model StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s
INFO-FLOW: Append model Block_for_end7235_proc
INFO-FLOW: Append model ConvertShiftAbs_Pipeline_loop_width
INFO-FLOW: Append model ConvertShiftAbs
INFO-FLOW: Append model Block_for_end7237_proc
INFO-FLOW: Append model xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1
INFO-FLOW: Append model xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2
INFO-FLOW: Append model xfExtractPixels_1_1_0_s
INFO-FLOW: Append model xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
INFO-FLOW: Append model xferode_600_800_1_0_1_2_2_0_801_3_3_s
INFO-FLOW: Append model erode_0_0_600_800_0_3_3_1_1_2_2_s
INFO-FLOW: Append model Block_for_end7239_proc
INFO-FLOW: Append model xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1
INFO-FLOW: Append model xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: Append model xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
INFO-FLOW: Append model xfdilate_600_800_1_0_1_2_2_0_801_3_3_s
INFO-FLOW: Append model dilate_0_0_600_800_0_3_3_1_1_2_2_s
INFO-FLOW: Append model xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi
INFO-FLOW: Append model xfMat2AXIvideo_8_0_600_800_1_2_s
INFO-FLOW: Append model stereolbm_axis_cambm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1 stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R stereolbm_axis_cambm_flow_control_loop_pipe stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R stereolbm_axis_cambm_flow_control_loop_pipe stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_mul_32s_11ns_32_2_1 stereolbm_axis_cambm_mul_32s_32s_52_2_1 stereolbm_axis_cambm_mul_33s_32s_52_2_1 stereolbm_axis_cambm_mul_34s_32s_52_2_1 stereolbm_axis_cambm_mul_34s_32s_65_2_1 stereolbm_axis_cambm_frp_fifoout stereolbm_axis_cambm_frp_pipeline_valid stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_mul_16ns_16ns_32_1_1 stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1 stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1 stereolbm_axis_cambm_mul_8s_10ns_15_1_1 stereolbm_axis_cambm_mul_6ns_5ns_11_1_1 stereolbm_axis_cambm_mul_5ns_5ns_10_1_1 stereolbm_axis_cambm_mul_11ns_8ns_18_1_1 stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1 stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1 stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1 stereolbm_axis_cambm_mul_6ns_10ns_15_1_1 stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W stereolbm_axis_cambm_fifo_w16_d2_S stereolbm_axis_cambm_fifo_w16_d2_S stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W stereolbm_axis_cambm_fifo_w16_d2_S_x stereolbm_axis_cambm_fifo_w16_d2_S_x stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_mux_3_2_8_1_1 stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_mul_32s_29s_32_2_1 stereolbm_axis_cambm_mul_32s_32s_32_2_1 stereolbm_axis_cambm_mul_32s_34ns_65_2_1 stereolbm_axis_cambm_mux_16_4_29_1_1 stereolbm_axis_cambm_mux_16_4_29_1_1 stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1 stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6 stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_mul_17ns_20ns_37_1_1 stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_mul_16s_16s_32_1_1 stereolbm_axis_cambm_fifo_w32_d3_S stereolbm_axis_cambm_fifo_w32_d3_S stereolbm_axis_cambm_fifo_w32_d4_S stereolbm_axis_cambm_fifo_w32_d4_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w8_d2_S stereolbm_axis_cambm_fifo_w32_d2_S stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w8_d2_S stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0 stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0 stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0 stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0 stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0 stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0 stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w16_d2_S_x1 stereolbm_axis_cambm_fifo_w32_d6_S stereolbm_axis_cambm_fifo_w32_d6_S stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w32_d7_S stereolbm_axis_cambm_fifo_w32_d7_S stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w32_d8_S stereolbm_axis_cambm_fifo_w32_d8_S stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0 stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0 stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0 stereolbm_axis_cambm_Ctrl_s_axi Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc Block_for_end72_proc AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt AXIvideo2xfMat_8_0_600_800_1_2_1 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt AXIvideo2xfMat_8_0_600_800_1_2_s xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width xFInitUndistortRectifyMapInverseKernel InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s entry_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop xFGradientX3x3_0_4_s xFGradientY3x3_0_4_s xFSobel3x3_1_1_0_4_s xFSobelFilter3x3_Pipeline_Col_Loop xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s Sobel_0_3_0_3_600_800_1_false_2_2_2_3 xFImageClipUtility_1_s xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip xFImageClip_600_800_1_2_4_0_3_0_800_4 xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip xFReadOutStream_600_800_1_2_4_0_3_800_5 Sobel_0_3_0_3_600_800_1_false_2_2_2_s xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip xFImageClip_600_800_1_2_4_0_3_0_800_s xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip xFReadOutStream_600_800_1_2_4_0_3_800_s xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFSADBlockMatching xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s Block_for_end7235_proc ConvertShiftAbs_Pipeline_loop_width ConvertShiftAbs Block_for_end7237_proc xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 xfExtractPixels_1_1_0_s xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop xferode_600_800_1_0_1_2_2_0_801_3_3_s erode_0_0_600_800_0_3_3_1_1_2_2_s Block_for_end7239_proc xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop xfdilate_600_800_1_0_1_2_2_0_801_3_3_s dilate_0_0_600_800_0_3_3_1_1_2_2_s xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi xfMat2AXIvideo_8_0_600_800_1_2_s stereolbm_axis_cambm
INFO-FLOW: Generating C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R
INFO-FLOW: To file: write model stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R
INFO-FLOW: To file: write model stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe
INFO-FLOW: To file: write model stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R
INFO-FLOW: To file: write model stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_32s_11ns_32_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_32s_32s_52_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_33s_32s_52_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_34s_32s_52_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_34s_32s_65_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_frp_fifoout
INFO-FLOW: To file: write model stereolbm_axis_cambm_frp_pipeline_valid
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_8s_10ns_15_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_6ns_5ns_11_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_5ns_5ns_10_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_11ns_8ns_18_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_mux_3_2_8_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_32s_29s_32_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_32s_34ns_65_2_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mux_16_4_29_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_mux_16_4_29_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_17ns_20ns_37_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_mul_16s_16s_32_1_1
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d3_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_regslice_both
INFO-FLOW: To file: write model stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d4_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w16_d2_S_x1
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d6_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d6_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d7_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d7_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d8_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w32_d8_S
INFO-FLOW: To file: write model stereolbm_axis_cambm_fifo_w8_d2_S_x
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0
INFO-FLOW: To file: write model stereolbm_axis_cambm_Ctrl_s_axi
INFO-FLOW: To file: write model Loop_VITIS_LOOP_46_1_proc
INFO-FLOW: To file: write model Loop_VITIS_LOOP_55_2_proc
INFO-FLOW: To file: write model Block_for_end72_proc
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_1
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt
INFO-FLOW: To file: write model AXIvideo2xfMat_8_0_600_800_1_2_s
INFO-FLOW: To file: write model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: To file: write model xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2
INFO-FLOW: To file: write model xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
INFO-FLOW: To file: write model xFInitUndistortRectifyMapInverseKernel
INFO-FLOW: To file: write model InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s
INFO-FLOW: To file: write model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6
INFO-FLOW: To file: write model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2
INFO-FLOW: To file: write model InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7
INFO-FLOW: To file: write model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width
INFO-FLOW: To file: write model xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s
INFO-FLOW: To file: write model remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model xFSobelFilter3x3_Pipeline_Clear_Row_Loop
INFO-FLOW: To file: write model xFGradientX3x3_0_4_s
INFO-FLOW: To file: write model xFGradientY3x3_0_4_s
INFO-FLOW: To file: write model xFSobel3x3_1_1_0_4_s
INFO-FLOW: To file: write model xFSobelFilter3x3_Pipeline_Col_Loop
INFO-FLOW: To file: write model xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s
INFO-FLOW: To file: write model Sobel_0_3_0_3_600_800_1_false_2_2_2_3
INFO-FLOW: To file: write model xFImageClipUtility_1_s
INFO-FLOW: To file: write model xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip
INFO-FLOW: To file: write model xFImageClip_600_800_1_2_4_0_3_0_800_4
INFO-FLOW: To file: write model xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip
INFO-FLOW: To file: write model xFReadOutStream_600_800_1_2_4_0_3_800_5
INFO-FLOW: To file: write model Sobel_0_3_0_3_600_800_1_false_2_2_2_s
INFO-FLOW: To file: write model xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip
INFO-FLOW: To file: write model xFImageClip_600_800_1_2_4_0_3_0_800_s
INFO-FLOW: To file: write model xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip
INFO-FLOW: To file: write model xFReadOutStream_600_800_1_2_4_0_3_800_s
INFO-FLOW: To file: write model xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col
INFO-FLOW: To file: write model xFSADBlockMatching
INFO-FLOW: To file: write model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP
INFO-FLOW: To file: write model xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13
INFO-FLOW: To file: write model xFFindStereoCorrespondenceLBMNO
INFO-FLOW: To file: write model StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s
INFO-FLOW: To file: write model Block_for_end7235_proc
INFO-FLOW: To file: write model ConvertShiftAbs_Pipeline_loop_width
INFO-FLOW: To file: write model ConvertShiftAbs
INFO-FLOW: To file: write model Block_for_end7237_proc
INFO-FLOW: To file: write model xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1
INFO-FLOW: To file: write model xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2
INFO-FLOW: To file: write model xfExtractPixels_1_1_0_s
INFO-FLOW: To file: write model xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
INFO-FLOW: To file: write model xferode_600_800_1_0_1_2_2_0_801_3_3_s
INFO-FLOW: To file: write model erode_0_0_600_800_0_3_3_1_1_2_2_s
INFO-FLOW: To file: write model Block_for_end7239_proc
INFO-FLOW: To file: write model xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1
INFO-FLOW: To file: write model xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: To file: write model xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
INFO-FLOW: To file: write model xfdilate_600_800_1_0_1_2_2_0_801_3_3_s
INFO-FLOW: To file: write model dilate_0_0_600_800_0_3_3_1_1_2_2_s
INFO-FLOW: To file: write model xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi
INFO-FLOW: To file: write model xfMat2AXIvideo_8_0_600_800_1_2_s
INFO-FLOW: To file: write model stereolbm_axis_cambm
INFO-FLOW: Generating C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/vhdl' dstVlogDir='C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/vlog' tclDir='C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db' modelList='stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R
stereolbm_axis_cambm_flow_control_loop_pipe
stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R
stereolbm_axis_cambm_flow_control_loop_pipe
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_32s_11ns_32_2_1
stereolbm_axis_cambm_mul_32s_32s_52_2_1
stereolbm_axis_cambm_mul_33s_32s_52_2_1
stereolbm_axis_cambm_mul_34s_32s_52_2_1
stereolbm_axis_cambm_mul_34s_32s_65_2_1
stereolbm_axis_cambm_frp_fifoout
stereolbm_axis_cambm_frp_pipeline_valid
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_16ns_16ns_32_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1
stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1
stereolbm_axis_cambm_mul_8s_10ns_15_1_1
stereolbm_axis_cambm_mul_6ns_5ns_11_1_1
stereolbm_axis_cambm_mul_5ns_5ns_10_1_1
stereolbm_axis_cambm_mul_11ns_8ns_18_1_1
stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1
stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1
stereolbm_axis_cambm_mul_6ns_10ns_15_1_1
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w16_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w16_d2_S_x
stereolbm_axis_cambm_fifo_w16_d2_S_x
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mux_3_2_8_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_32s_29s_32_2_1
stereolbm_axis_cambm_mul_32s_32s_32_2_1
stereolbm_axis_cambm_mul_32s_34ns_65_2_1
stereolbm_axis_cambm_mux_16_4_29_1_1
stereolbm_axis_cambm_mux_16_4_29_1_1
stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_17ns_20ns_37_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_16s_16s_32_1_1
stereolbm_axis_cambm_fifo_w32_d3_S
stereolbm_axis_cambm_fifo_w32_d3_S
stereolbm_axis_cambm_fifo_w32_d4_S
stereolbm_axis_cambm_fifo_w32_d4_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w8_d2_S
stereolbm_axis_cambm_fifo_w32_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w8_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0
stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0
stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0
stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0
stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0
stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore
stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W
stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore
stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w16_d2_S_x1
stereolbm_axis_cambm_fifo_w32_d6_S
stereolbm_axis_cambm_fifo_w32_d6_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d7_S
stereolbm_axis_cambm_fifo_w32_d7_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d8_S
stereolbm_axis_cambm_fifo_w32_d8_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0
stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0
stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0
stereolbm_axis_cambm_Ctrl_s_axi
Loop_VITIS_LOOP_46_1_proc
Loop_VITIS_LOOP_55_2_proc
Block_for_end72_proc
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt
AXIvideo2xfMat_8_0_600_800_1_2_1
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt
AXIvideo2xfMat_8_0_600_800_1_2_s
xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1
xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2
xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
xFInitUndistortRectifyMapInverseKernel
InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2
InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s
entry_proc
xFSobelFilter3x3_Pipeline_Clear_Row_Loop
xFGradientX3x3_0_4_s
xFGradientY3x3_0_4_s
xFSobel3x3_1_1_0_4_s
xFSobelFilter3x3_Pipeline_Col_Loop
xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s
Sobel_0_3_0_3_600_800_1_false_2_2_2_3
xFImageClipUtility_1_s
xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip
xFImageClip_600_800_1_2_4_0_3_0_800_4
xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip
xFReadOutStream_600_800_1_2_4_0_3_800_5
Sobel_0_3_0_3_600_800_1_false_2_2_2_s
xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip
xFImageClip_600_800_1_2_4_0_3_0_800_s
xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip
xFReadOutStream_600_800_1_2_4_0_3_800_s
xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col
xFSADBlockMatching
xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP
xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13
xFFindStereoCorrespondenceLBMNO
StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s
Block_for_end7235_proc
ConvertShiftAbs_Pipeline_loop_width
ConvertShiftAbs
Block_for_end7237_proc
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2
xfExtractPixels_1_1_0_s
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
xferode_600_800_1_0_1_2_2_0_801_3_3_s
erode_0_0_600_800_0_3_3_1_1_2_2_s
Block_for_end7239_proc
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
xfdilate_600_800_1_0_1_2_2_0_801_3_3_s
dilate_0_0_600_800_0_3_3_1_1_2_2_s
xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi
xfMat2AXIvideo_8_0_600_800_1_2_s
stereolbm_axis_cambm
' expOnly='0'
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Command         ap_source done; 0.104 sec.
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.compgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.tcl 
Execute           source ./Ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.366 seconds; current allocated memory: 2.050 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='stereolbm_axis_cambm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Block_for_end72_proc
INFO-FLOW: No bind nodes found for module_name AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt
INFO-FLOW: No bind nodes found for module_name AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt
INFO-FLOW: No bind nodes found for module_name AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt
INFO-FLOW: No bind nodes found for module_name AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt
INFO-FLOW: No bind nodes found for module_name InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s
INFO-FLOW: No bind nodes found for module_name remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc
INFO-FLOW: No bind nodes found for module_name InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7
INFO-FLOW: No bind nodes found for module_name remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name xFSobel3x3_1_1_0_4_s
INFO-FLOW: No bind nodes found for module_name Sobel_0_3_0_3_600_800_1_false_2_2_2_3
INFO-FLOW: No bind nodes found for module_name Sobel_0_3_0_3_600_800_1_false_2_2_2_s
INFO-FLOW: No bind nodes found for module_name StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s
INFO-FLOW: No bind nodes found for module_name Block_for_end7235_proc
INFO-FLOW: No bind nodes found for module_name Block_for_end7237_proc
INFO-FLOW: No bind nodes found for module_name xfExtractPixels_1_1_0_s
INFO-FLOW: No bind nodes found for module_name erode_0_0_600_800_0_3_3_1_1_2_2_s
INFO-FLOW: No bind nodes found for module_name Block_for_end7239_proc
INFO-FLOW: No bind nodes found for module_name dilate_0_0_600_800_0_3_3_1_1_2_2_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R
stereolbm_axis_cambm_flow_control_loop_pipe
stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R
stereolbm_axis_cambm_flow_control_loop_pipe
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_32s_11ns_32_2_1
stereolbm_axis_cambm_mul_32s_32s_52_2_1
stereolbm_axis_cambm_mul_33s_32s_52_2_1
stereolbm_axis_cambm_mul_34s_32s_52_2_1
stereolbm_axis_cambm_mul_34s_32s_65_2_1
stereolbm_axis_cambm_frp_fifoout
stereolbm_axis_cambm_frp_pipeline_valid
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_16ns_16ns_32_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1
stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1
stereolbm_axis_cambm_mul_8s_10ns_15_1_1
stereolbm_axis_cambm_mul_6ns_5ns_11_1_1
stereolbm_axis_cambm_mul_5ns_5ns_10_1_1
stereolbm_axis_cambm_mul_11ns_8ns_18_1_1
stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1
stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1
stereolbm_axis_cambm_mul_6ns_10ns_15_1_1
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w16_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w16_d2_S_x
stereolbm_axis_cambm_fifo_w16_d2_S_x
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mux_3_2_8_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_32s_29s_32_2_1
stereolbm_axis_cambm_mul_32s_32s_32_2_1
stereolbm_axis_cambm_mul_32s_34ns_65_2_1
stereolbm_axis_cambm_mux_16_4_29_1_1
stereolbm_axis_cambm_mux_16_4_29_1_1
stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_17ns_20ns_37_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_16s_16s_32_1_1
stereolbm_axis_cambm_fifo_w32_d3_S
stereolbm_axis_cambm_fifo_w32_d3_S
stereolbm_axis_cambm_fifo_w32_d4_S
stereolbm_axis_cambm_fifo_w32_d4_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w8_d2_S
stereolbm_axis_cambm_fifo_w32_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w8_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0
stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0
stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0
stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0
stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0
stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore
stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W
stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore
stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w16_d2_S_x1
stereolbm_axis_cambm_fifo_w32_d6_S
stereolbm_axis_cambm_fifo_w32_d6_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d7_S
stereolbm_axis_cambm_fifo_w32_d7_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d8_S
stereolbm_axis_cambm_fifo_w32_d8_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0
stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0
stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0
stereolbm_axis_cambm_Ctrl_s_axi
Loop_VITIS_LOOP_46_1_proc
Loop_VITIS_LOOP_55_2_proc
Block_for_end72_proc
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt
AXIvideo2xfMat_8_0_600_800_1_2_1
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt
AXIvideo2xfMat_8_0_600_800_1_2_s
xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1
xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2
xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
xFInitUndistortRectifyMapInverseKernel
InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2
InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s
entry_proc
xFSobelFilter3x3_Pipeline_Clear_Row_Loop
xFGradientX3x3_0_4_s
xFGradientY3x3_0_4_s
xFSobel3x3_1_1_0_4_s
xFSobelFilter3x3_Pipeline_Col_Loop
xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s
Sobel_0_3_0_3_600_800_1_false_2_2_2_3
xFImageClipUtility_1_s
xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip
xFImageClip_600_800_1_2_4_0_3_0_800_4
xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip
xFReadOutStream_600_800_1_2_4_0_3_800_5
Sobel_0_3_0_3_600_800_1_false_2_2_2_s
xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip
xFImageClip_600_800_1_2_4_0_3_0_800_s
xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip
xFReadOutStream_600_800_1_2_4_0_3_800_s
xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col
xFSADBlockMatching
xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP
xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13
xFFindStereoCorrespondenceLBMNO
StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s
Block_for_end7235_proc
ConvertShiftAbs_Pipeline_loop_width
ConvertShiftAbs
Block_for_end7237_proc
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2
xfExtractPixels_1_1_0_s
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
xferode_600_800_1_0_1_2_2_0_801_3_3_s
erode_0_0_600_800_0_3_3_1_1_2_2_s
Block_for_end7239_proc
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
xfdilate_600_800_1_0_1_2_2_0_801_3_3_s
dilate_0_0_600_800_0_3_3_1_1_2_2_s
xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi
xfMat2AXIvideo_8_0_600_800_1_2_s
stereolbm_axis_cambm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.constraint.tcl 
Execute         sc_get_clocks stereolbm_axis_cambm 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME Ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE stereolbm_axis_cambm LOOP {} BUNDLEDNAME Ctrl DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST stereolbm_axis_cambm MODULE2INSTS {stereolbm_axis_cambm stereolbm_axis_cambm Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_46_1_proc_U0 Loop_VITIS_LOOP_55_2_proc Loop_VITIS_LOOP_55_2_proc_U0 Block_for_end72_proc Block_for_end72_proc_U0 AXIvideo2xfMat_8_0_600_800_1_2_1 AXIvideo2xfMat_8_0_600_800_1_2_1_U0 AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185 AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205 AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232 AXIvideo2xfMat_8_0_600_800_1_2_s AXIvideo2xfMat_8_0_600_800_1_2_U0 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0 xFInitUndistortRectifyMapInverseKernel {grp_xFInitUndistortRectifyMapInverseKernel_fu_40 grp_xFInitUndistortRectifyMapInverseKernel_fu_40} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 {grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 {grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141} xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width {grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152} InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104 StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0 xFFindStereoCorrespondenceLBMNO grp_xFFindStereoCorrespondenceLBMNO_fu_76 Sobel_0_3_0_3_600_800_1_false_2_2_2_3 Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0 xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s {grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36 grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36} xFSobelFilter3x3_Pipeline_Clear_Row_Loop {grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148 grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148} xFSobelFilter3x3_Pipeline_Col_Loop {grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157} xFSobel3x3_1_1_0_4_s {grp_xFSobel3x3_1_1_0_4_s_fu_316 grp_xFSobel3x3_1_1_0_4_s_fu_316} xFGradientX3x3_0_4_s {GradientvaluesX_xFGradientX3x3_0_4_s_fu_72 ref_tmp_xFGradientX3x3_0_4_s_fu_181 GradientvaluesX_xFGradientX3x3_0_4_s_fu_72 ref_tmp_xFGradientX3x3_0_4_s_fu_181} xFGradientY3x3_0_4_s {grp_xFGradientY3x3_0_4_s_fu_88 grp_xFGradientY3x3_0_4_s_fu_194 grp_xFGradientY3x3_0_4_s_fu_88 grp_xFGradientY3x3_0_4_s_fu_194} Sobel_0_3_0_3_600_800_1_false_2_2_2_s Sobel_0_3_0_3_600_800_1_false_2_2_2_U0 entry_proc entry_proc_U0 xFImageClip_600_800_1_2_4_0_3_0_800_4 xFImageClip_600_800_1_2_4_0_3_0_800_4_U0 xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108 xFImageClipUtility_1_s {pix_1_xFImageClipUtility_1_s_fu_115 pix_1_xFImageClipUtility_1_s_fu_115} xFReadOutStream_600_800_1_2_4_0_3_800_5 xFReadOutStream_600_800_1_2_4_0_3_800_5_U0 xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62 xFImageClip_600_800_1_2_4_0_3_0_800_s xFImageClip_600_800_1_2_4_0_3_0_800_U0 xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74 xFReadOutStream_600_800_1_2_4_0_3_800_s xFReadOutStream_600_800_1_2_4_0_3_800_U0 xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62 xFSADBlockMatching xFSADBlockMatching_U0 xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0 xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46 ConvertShiftAbs ConvertShiftAbs_U0 ConvertShiftAbs_Pipeline_loop_width grp_ConvertShiftAbs_Pipeline_loop_width_fu_38 Block_for_end7235_proc Block_for_end7235_proc_U0 erode_0_0_600_800_0_3_3_1_1_2_2_s erode_0_0_600_800_0_3_3_1_1_2_2_U0 xferode_600_800_1_0_1_2_2_0_801_3_3_s grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155 xfExtractPixels_1_1_0_s {src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289 src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295 src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301 src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289 src_buf_temp_copy_extract_0_7_xfExtractPixels_1_1_0_s_fu_295 src_buf_temp_copy_extract_0_8_xfExtractPixels_1_1_0_s_fu_301} Block_for_end7237_proc Block_for_end7237_proc_U0 dilate_0_0_600_800_0_3_3_1_1_2_2_s dilate_0_0_600_800_0_3_3_1_1_2_2_U0 xfdilate_600_800_1_0_1_2_2_0_801_3_3_s grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155 Block_for_end7239_proc Block_for_end7239_proc_U0 xfMat2AXIvideo_8_0_600_800_1_2_s xfMat2AXIvideo_8_0_600_800_1_2_U0 xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86} INST2MODULE {stereolbm_axis_cambm stereolbm_axis_cambm Loop_VITIS_LOOP_46_1_proc_U0 Loop_VITIS_LOOP_46_1_proc Loop_VITIS_LOOP_55_2_proc_U0 Loop_VITIS_LOOP_55_2_proc Block_for_end72_proc_U0 Block_for_end72_proc AXIvideo2xfMat_8_0_600_800_1_2_1_U0 AXIvideo2xfMat_8_0_600_800_1_2_1 grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185 AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205 AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232 AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt AXIvideo2xfMat_8_0_600_800_1_2_U0 AXIvideo2xfMat_8_0_600_800_1_2_s grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232 AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s grp_xFInitUndistortRectifyMapInverseKernel_fu_40 xFInitUndistortRectifyMapInverseKernel grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141 xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152 xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0 StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s grp_xFFindStereoCorrespondenceLBMNO_fu_76 xFFindStereoCorrespondenceLBMNO Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0 Sobel_0_3_0_3_600_800_1_false_2_2_2_3 grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36 xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148 xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobel3x3_1_1_0_4_s_fu_316 xFSobel3x3_1_1_0_4_s GradientvaluesX_xFGradientX3x3_0_4_s_fu_72 xFGradientX3x3_0_4_s grp_xFGradientY3x3_0_4_s_fu_88 xFGradientY3x3_0_4_s ref_tmp_xFGradientX3x3_0_4_s_fu_181 xFGradientX3x3_0_4_s grp_xFGradientY3x3_0_4_s_fu_194 xFGradientY3x3_0_4_s Sobel_0_3_0_3_600_800_1_false_2_2_2_U0 Sobel_0_3_0_3_600_800_1_false_2_2_2_s entry_proc_U0 entry_proc xFImageClip_600_800_1_2_4_0_3_0_800_4_U0 xFImageClip_600_800_1_2_4_0_3_0_800_4 grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108 xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip pix_1_xFImageClipUtility_1_s_fu_115 xFImageClipUtility_1_s xFReadOutStream_600_800_1_2_4_0_3_800_5_U0 xFReadOutStream_600_800_1_2_4_0_3_800_5 grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62 xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip xFImageClip_600_800_1_2_4_0_3_0_800_U0 xFImageClip_600_800_1_2_4_0_3_0_800_s grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74 xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip xFReadOutStream_600_800_1_2_4_0_3_800_U0 xFReadOutStream_600_800_1_2_4_0_3_800_s grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62 xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip xFSADBlockMatching_U0 xFSADBlockMatching grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0 xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46 xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP ConvertShiftAbs_U0 ConvertShiftAbs grp_ConvertShiftAbs_Pipeline_loop_width_fu_38 ConvertShiftAbs_Pipeline_loop_width Block_for_end7235_proc_U0 Block_for_end7235_proc erode_0_0_600_800_0_3_3_1_1_2_2_U0 erode_0_0_600_800_0_3_3_1_1_2_2_s grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 xferode_600_800_1_0_1_2_2_0_801_3_3_s grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155 xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289 xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295 xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301 xfExtractPixels_1_1_0_s Block_for_end7237_proc_U0 Block_for_end7237_proc dilate_0_0_600_800_0_3_3_1_1_2_2_U0 dilate_0_0_600_800_0_3_3_1_1_2_2_s grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 xfdilate_600_800_1_0_1_2_2_0_801_3_3_s grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155 xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop src_buf_temp_copy_extract_0_7_xfExtractPixels_1_1_0_s_fu_295 xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_0_8_xfExtractPixels_1_1_0_s_fu_301 xfExtractPixels_1_1_0_s Block_for_end7239_proc_U0 Block_for_end7239_proc xfMat2AXIvideo_8_0_600_800_1_2_U0 xfMat2AXIvideo_8_0_600_800_1_2_s grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86 xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi} INSTDATA {stereolbm_axis_cambm {DEPTH 1 CHILDREN {Loop_VITIS_LOOP_46_1_proc_U0 Loop_VITIS_LOOP_55_2_proc_U0 Block_for_end72_proc_U0 AXIvideo2xfMat_8_0_600_800_1_2_1_U0 AXIvideo2xfMat_8_0_600_800_1_2_U0 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0 InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0 remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0 StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0 ConvertShiftAbs_U0 Block_for_end7235_proc_U0 erode_0_0_600_800_0_3_3_1_1_2_2_U0 Block_for_end7237_proc_U0 dilate_0_0_600_800_0_3_3_1_1_2_2_U0 Block_for_end7239_proc_U0 xfMat2AXIvideo_8_0_600_800_1_2_U0}} Loop_VITIS_LOOP_46_1_proc_U0 {DEPTH 2 CHILDREN {}} Loop_VITIS_LOOP_55_2_proc_U0 {DEPTH 2 CHILDREN {}} Block_for_end72_proc_U0 {DEPTH 2 CHILDREN {}} AXIvideo2xfMat_8_0_600_800_1_2_1_U0 {DEPTH 2 CHILDREN {grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185 grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205 grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232}} grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185 {DEPTH 3 CHILDREN {}} grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205 {DEPTH 3 CHILDREN {}} grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232 {DEPTH 3 CHILDREN {}} AXIvideo2xfMat_8_0_600_800_1_2_U0 {DEPTH 2 CHILDREN {grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185 grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205 grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232}} grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185 {DEPTH 3 CHILDREN {}} grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205 {DEPTH 3 CHILDREN {}} grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232 {DEPTH 3 CHILDREN {}} InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0 {DEPTH 2 CHILDREN grp_xFInitUndistortRectifyMapInverseKernel_fu_40} grp_xFInitUndistortRectifyMapInverseKernel_fu_40 {DEPTH 3 CHILDREN {grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152}} grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120 {DEPTH 4 CHILDREN {}} grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141 {DEPTH 4 CHILDREN {}} grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152 {DEPTH 4 CHILDREN {}} InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0 {DEPTH 2 CHILDREN grp_xFInitUndistortRectifyMapInverseKernel_fu_40} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0 {DEPTH 2 CHILDREN {remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0 {DEPTH 3 CHILDREN {}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0 {DEPTH 3 CHILDREN {grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104}} grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92 {DEPTH 4 CHILDREN {}} grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98 {DEPTH 4 CHILDREN {}} grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 {DEPTH 4 CHILDREN {}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0 {DEPTH 2 CHILDREN {remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0 xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0 {DEPTH 3 CHILDREN {}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0 {DEPTH 3 CHILDREN {grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98 grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104}} grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92 {DEPTH 4 CHILDREN {}} grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98 {DEPTH 4 CHILDREN {}} grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104 {DEPTH 4 CHILDREN {}} StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0 {DEPTH 2 CHILDREN grp_xFFindStereoCorrespondenceLBMNO_fu_76} grp_xFFindStereoCorrespondenceLBMNO_fu_76 {DEPTH 3 CHILDREN {Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0 Sobel_0_3_0_3_600_800_1_false_2_2_2_U0 entry_proc_U0 xFImageClip_600_800_1_2_4_0_3_0_800_4_U0 xFReadOutStream_600_800_1_2_4_0_3_800_5_U0 xFImageClip_600_800_1_2_4_0_3_0_800_U0 xFReadOutStream_600_800_1_2_4_0_3_800_U0 xFSADBlockMatching_U0 xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0}} Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0 {DEPTH 4 CHILDREN grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36} grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36 {DEPTH 5 CHILDREN {grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148 grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 ref_tmp_xFGradientX3x3_0_4_s_fu_181 grp_xFGradientY3x3_0_4_s_fu_194}} grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148 {DEPTH 6 CHILDREN {}} grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 {DEPTH 6 CHILDREN grp_xFSobel3x3_1_1_0_4_s_fu_316} grp_xFSobel3x3_1_1_0_4_s_fu_316 {DEPTH 7 CHILDREN {GradientvaluesX_xFGradientX3x3_0_4_s_fu_72 grp_xFGradientY3x3_0_4_s_fu_88}} GradientvaluesX_xFGradientX3x3_0_4_s_fu_72 {DEPTH 8 CHILDREN {}} grp_xFGradientY3x3_0_4_s_fu_88 {DEPTH 8 CHILDREN {}} ref_tmp_xFGradientX3x3_0_4_s_fu_181 {DEPTH 6 CHILDREN {}} grp_xFGradientY3x3_0_4_s_fu_194 {DEPTH 6 CHILDREN {}} Sobel_0_3_0_3_600_800_1_false_2_2_2_U0 {DEPTH 4 CHILDREN grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36} entry_proc_U0 {DEPTH 4 CHILDREN {}} xFImageClip_600_800_1_2_4_0_3_0_800_4_U0 {DEPTH 4 CHILDREN grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108} grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108 {DEPTH 5 CHILDREN pix_1_xFImageClipUtility_1_s_fu_115} pix_1_xFImageClipUtility_1_s_fu_115 {DEPTH 6 CHILDREN {}} xFReadOutStream_600_800_1_2_4_0_3_800_5_U0 {DEPTH 4 CHILDREN grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62} grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62 {DEPTH 5 CHILDREN {}} xFImageClip_600_800_1_2_4_0_3_0_800_U0 {DEPTH 4 CHILDREN grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74} grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74 {DEPTH 5 CHILDREN pix_1_xFImageClipUtility_1_s_fu_115} xFReadOutStream_600_800_1_2_4_0_3_800_U0 {DEPTH 4 CHILDREN grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62} grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62 {DEPTH 5 CHILDREN {}} xFSADBlockMatching_U0 {DEPTH 4 CHILDREN grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106} grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 {DEPTH 5 CHILDREN {}} xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0 {DEPTH 4 CHILDREN grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46} grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46 {DEPTH 5 CHILDREN {}} ConvertShiftAbs_U0 {DEPTH 2 CHILDREN grp_ConvertShiftAbs_Pipeline_loop_width_fu_38} grp_ConvertShiftAbs_Pipeline_loop_width_fu_38 {DEPTH 3 CHILDREN {}} Block_for_end7235_proc_U0 {DEPTH 2 CHILDREN {}} erode_0_0_600_800_0_3_3_1_1_2_2_U0 {DEPTH 2 CHILDREN grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34} grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 {DEPTH 3 CHILDREN {grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139 grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146 grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155}} grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139 {DEPTH 4 CHILDREN {}} grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146 {DEPTH 4 CHILDREN {}} grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155 {DEPTH 4 CHILDREN {src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289 src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295 src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301}} src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289 {DEPTH 5 CHILDREN {}} src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295 {DEPTH 5 CHILDREN {}} src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301 {DEPTH 5 CHILDREN {}} Block_for_end7237_proc_U0 {DEPTH 2 CHILDREN {}} dilate_0_0_600_800_0_3_3_1_1_2_2_U0 {DEPTH 2 CHILDREN grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34} grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 {DEPTH 3 CHILDREN {grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139 grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146 grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155}} grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139 {DEPTH 4 CHILDREN {}} grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146 {DEPTH 4 CHILDREN {}} grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155 {DEPTH 4 CHILDREN {src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289 src_buf_temp_copy_extract_0_7_xfExtractPixels_1_1_0_s_fu_295 src_buf_temp_copy_extract_0_8_xfExtractPixels_1_1_0_s_fu_301}} src_buf_temp_copy_extract_0_7_xfExtractPixels_1_1_0_s_fu_295 {DEPTH 5 CHILDREN {}} src_buf_temp_copy_extract_0_8_xfExtractPixels_1_1_0_s_fu_301 {DEPTH 5 CHILDREN {}} Block_for_end7239_proc_U0 {DEPTH 2 CHILDREN {}} xfMat2AXIvideo_8_0_600_800_1_2_U0 {DEPTH 2 CHILDREN grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86} grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86 {DEPTH 3 CHILDREN {}}} MODULEDATA {Loop_VITIS_LOOP_46_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_218_p2 SOURCE xf_stereolbm_accel.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_fu_371_p2 SOURCE xf_stereolbm_accel.cpp:50 VARIABLE sub_ln50 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_1_fu_389_p2 SOURCE xf_stereolbm_accel.cpp:50 VARIABLE sub_ln50_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_401_p2 SOURCE xf_stereolbm_accel.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_2_fu_407_p2 SOURCE xf_stereolbm_accel.cpp:50 VARIABLE sub_ln50_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_fu_461_p2 SOURCE xf_stereolbm_accel.cpp:51 VARIABLE sub_ln51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_1_fu_479_p2 SOURCE xf_stereolbm_accel.cpp:51 VARIABLE sub_ln51_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_491_p2 SOURCE xf_stereolbm_accel.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_2_fu_497_p2 SOURCE xf_stereolbm_accel.cpp:51 VARIABLE sub_ln51_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_fu_551_p2 SOURCE xf_stereolbm_accel.cpp:52 VARIABLE sub_ln52 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_1_fu_569_p2 SOURCE xf_stereolbm_accel.cpp:52 VARIABLE sub_ln52_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_581_p2 SOURCE xf_stereolbm_accel.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_2_fu_587_p2 SOURCE xf_stereolbm_accel.cpp:52 VARIABLE sub_ln52_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_641_p2 SOURCE xf_stereolbm_accel.cpp:53 VARIABLE sub_ln53 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_1_fu_659_p2 SOURCE xf_stereolbm_accel.cpp:53 VARIABLE sub_ln53_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_671_p2 SOURCE xf_stereolbm_accel.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_2_fu_677_p2 SOURCE xf_stereolbm_accel.cpp:53 VARIABLE sub_ln53_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cameraMA_l_U SOURCE {} VARIABLE cameraMA_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cameraMA_r_U SOURCE {} VARIABLE cameraMA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME irA_l_U SOURCE {} VARIABLE irA_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME irA_r_U SOURCE {} VARIABLE irA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_55_2_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_150_p2 SOURCE xf_stereolbm_accel.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_241_p2 SOURCE xf_stereolbm_accel.cpp:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_1_fu_259_p2 SOURCE xf_stereolbm_accel.cpp:59 VARIABLE sub_ln59_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_271_p2 SOURCE xf_stereolbm_accel.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_2_fu_277_p2 SOURCE xf_stereolbm_accel.cpp:59 VARIABLE sub_ln59_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln60_fu_331_p2 SOURCE xf_stereolbm_accel.cpp:60 VARIABLE sub_ln60 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln60_1_fu_349_p2 SOURCE xf_stereolbm_accel.cpp:60 VARIABLE sub_ln60_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_361_p2 SOURCE xf_stereolbm_accel.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln60_2_fu_367_p2 SOURCE xf_stereolbm_accel.cpp:60 VARIABLE sub_ln60_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME distC_l_U SOURCE {} VARIABLE distC_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME distC_r_U SOURCE {} VARIABLE distC_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_203_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133} VARIABLE j_14 LOOP loop_col_zxi2mat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_297_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129} VARIABLE i_17 LOOP loop_row_axi2mat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_203_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133} VARIABLE j_12 LOOP loop_col_zxi2mat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_19_fu_297_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129} VARIABLE i_19 LOOP loop_row_axi2mat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_255_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:171} VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_128_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:178} VARIABLE add_ln178 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_463_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195} VARIABLE add_ln195 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_475_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195} VARIABLE i LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U153 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112} VARIABLE mul_ln112 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U154 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112} VARIABLE mul_ln112_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U155 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113} VARIABLE mul_ln113 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U156 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113} VARIABLE mul_ln113_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U157 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120} VARIABLE mul_ln120 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U158 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120} VARIABLE mul_ln120_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_fu_561_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120} VARIABLE sub_ln120 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U159 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122} VARIABLE mul_ln122 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U160 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:123} VARIABLE mul_ln123 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U161 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126} VARIABLE x2t LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U162 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126} VARIABLE y2t LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33s_32s_52_2_1_U170 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127} VARIABLE mul_ln127 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_639_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:128} VARIABLE add_ln128 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U163 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131} VARIABLE mul_ln131 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_709_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131} VARIABLE add_ln131 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U164 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131} VARIABLE mul_ln131_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_1_fu_755_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131} VARIABLE add_ln131_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U165 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131} VARIABLE mul_ln131_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_2_fu_796_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131} VARIABLE add_ln131_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U166 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE mul_ln136 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U167 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE mul_ln136_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_867_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE add_ln136 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_671_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE add_ln136_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_34s_32s_52_2_1_U171 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE mul_ln136_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_880_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE add_ln136_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_34s_32s_65_2_1_U173 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE mul_ln136_3 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_3_fu_930_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE add_ln136_3 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_4_fu_973_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136} VARIABLE add_ln136_4 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U168 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE mul_ln137 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_688_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE add_ln137 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_34s_32s_52_2_1_U172 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE mul_ln137_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_892_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE add_ln137_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_52_2_1_U169 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE mul_ln137_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_905_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE add_ln137_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_34s_32s_65_2_1_U174 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE mul_ln137_3 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_1048_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE add_ln137_3 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_4_fu_1091_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137} VARIABLE add_ln137_4 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln219_fu_1359_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE sub_ln219 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln219_1_fu_1419_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE sub_ln219_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_1535_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE add_ln219 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln219_4_fu_1433_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE sub_ln219_4 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_1_fu_1439_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE add_ln219_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_2_fu_1624_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE add_ln219_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln219_2_fu_1639_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE sub_ln219_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_3_fu_1781_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219} VARIABLE add_ln219_3 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln220_fu_1373_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE sub_ln220 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln220_1_fu_1497_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE sub_ln220_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_1654_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE add_ln220 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln220_4_fu_1511_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE sub_ln220_4 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_1_fu_1517_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE add_ln220_1 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_2_fu_1743_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE add_ln220_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln220_2_fu_1758_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE sub_ln220_2 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_3_fu_1813_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220} VARIABLE add_ln220_3 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_510_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200} VARIABLE j_7 LOOP loop_height_loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 76 BRAM 0 URAM 0}} xFInitUndistortRectifyMapInverseKernel {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U203 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:163} VARIABLE mul_ln163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 77 BRAM 0 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_58_p2 SOURCE {} VARIABLE empty_156 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_58_p2 SOURCE {} VARIABLE empty_155 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_3_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_4_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_5_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_534_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259} VARIABLE j_6 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln314_fu_566_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314} VARIABLE add_ln314 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U224 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327} VARIABLE dc LOOP loop_width BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_866_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_880_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_9_fu_1113_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_9 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U223 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330} VARIABLE dc_2 LOOP loop_width BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_744_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_1_fu_758_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_10_fu_898_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_10 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ynext_fu_1559_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338} VARIABLE ynext LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_1_fu_1545_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338} VARIABLE add_ln338_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_fu_1242_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE sub_ln368 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_1_fu_1258_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE sub_ln368_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_3_fu_1290_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE sub_ln368_3 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xa0_fu_1343_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE xa0 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_fu_1013_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_1_fu_1033_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_3_fu_1081_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_3 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln370_fu_1124_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE add_ln370 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_4_fu_1142_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_5_fu_1160_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_5 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln371_fu_1177_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE sub_ln371 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln371_1_fu_1194_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE sub_ln371_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_10ns_15_1_1_U227 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE empty LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_1348_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE empty_150 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_1358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE empty_151 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_10ns_15_1_1_U228 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE empty_152 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_1367_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE empty_153 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_1377_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE empty_154 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i682_i_fu_1394_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE sub_i_i682_i LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5ns_11_1_1_U229 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE k01 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i569_i_fu_1418_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341} VARIABLE sub_i_i569_i LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5ns_11_1_1_U230 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341} VARIABLE k10 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_5ns_10_1_1_U231 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE mul_i_i LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE k00 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_8ns_18_1_1_U232 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439_1 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_8ns_18_1_1_U233 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439_2 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_18ns_18_4_1_U235 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439_3 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE add_ln439 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_18ns_18_4_1_U235 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE add_ln439_1 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_2_fu_1655_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE add_ln439_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME r1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224} VARIABLE r1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME r2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225} VARIABLE r2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_fu_171_p2 SOURCE {} VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_i_fu_176_p2 SOURCE {} VARIABLE add106_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub284_i_fu_146_p2 SOURCE {} VARIABLE sub284_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub300_i_fu_152_p2 SOURCE {} VARIABLE sub300_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_221_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:249} VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10ns_15_1_1_U267 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314} VARIABLE mul_ln314 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 10 BRAM 66 URAM 0}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_loc_channel_U SOURCE {} VARIABLE rows_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_loc_channel_U SOURCE {} VARIABLE cols_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 10 BRAM 66 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_58_p2 SOURCE {} VARIABLE empty_149 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_58_p2 SOURCE {} VARIABLE empty_148 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_5_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_4_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buf_3_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187} VARIABLE buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_534_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259} VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln314_fu_566_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314} VARIABLE add_ln314 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U297 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327} VARIABLE dc LOOP loop_width BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_866_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_880_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_1113_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U296 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330} VARIABLE dc_1 LOOP loop_width BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_744_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_1_fu_758_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_3_fu_898_p2 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_3 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ynext_fu_1559_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338} VARIABLE ynext LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_1_fu_1545_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338} VARIABLE add_ln338_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_fu_1242_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE sub_ln368 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_1_fu_1258_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE sub_ln368_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_2_fu_1290_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE sub_ln368_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xa0_fu_1343_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368} VARIABLE xa0 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_fu_1013_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_1_fu_1033_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_2_fu_1081_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln370_fu_1124_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE add_ln370 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_3_fu_1142_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_3 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln370_4_fu_1160_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE sub_ln370_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln371_fu_1177_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE sub_ln371 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln371_1_fu_1194_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE sub_ln371_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_10ns_15_1_1_U300 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE empty LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_1348_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE empty_143 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_1358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370} VARIABLE empty_144 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_10ns_15_1_1_U301 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE empty_145 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_1367_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE empty_146 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_1377_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371} VARIABLE empty_147 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i682_i_fu_1394_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE sub_i_i682_i LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5ns_11_1_1_U302 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE k01 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i569_i_fu_1418_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341} VARIABLE sub_i_i569_i LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5ns_11_1_1_U303 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341} VARIABLE k10 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_5ns_10_1_1_U304 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE mul_i_i LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342} VARIABLE k00 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_8ns_18_1_1_U305 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439_1 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_8ns_18_1_1_U306 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439_2 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_18ns_18_4_1_U308 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE mul_ln439_3 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE add_ln439 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_18ns_18_4_1_U308 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE add_ln439_1 LOOP loop_width BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_2_fu_1655_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439} VARIABLE add_ln439_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME r1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224} VARIABLE r1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME r2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225} VARIABLE r2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_fu_171_p2 SOURCE {} VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_i_fu_176_p2 SOURCE {} VARIABLE add106_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub284_i_fu_146_p2 SOURCE {} VARIABLE sub284_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub300_i_fu_152_p2 SOURCE {} VARIABLE sub300_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_221_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:249} VARIABLE i_6 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10ns_15_1_1_U331 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314} VARIABLE mul_ln314 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 10 BRAM 66 URAM 0}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_loc_channel_U SOURCE {} VARIABLE rows_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_loc_channel_U SOURCE {} VARIABLE cols_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 10 BRAM 66 URAM 0}} xFSobelFilter3x3_Pipeline_Clear_Row_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_7_fu_120_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:354} VARIABLE col_7 LOOP Clear_Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFGradientX3x3_0_4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME A00_fu_86_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61} VARIABLE A00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME S00_fu_104_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62} VARIABLE S00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_pix_5_fu_114_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65} VARIABLE out_pix_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} xFGradientY3x3_0_4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME A00_fu_74_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:109} VARIABLE A00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME S00_fu_88_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:110} VARIABLE S00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_98_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:113} VARIABLE add_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFSobelFilter3x3_Pipeline_Col_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_5_fu_376_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225} VARIABLE col_5 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339} VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339} VARIABLE buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339} VARIABLE buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_ind_11_fu_358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:457} VARIABLE row_ind_11 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_7_fu_378_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366} VARIABLE row_7 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} xFImageClipUtility_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln602_fu_72_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:602} VARIABLE add_ln602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln603_fu_90_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:603} VARIABLE add_ln603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_142_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630} VARIABLE add_ln630 LOOP loop_col_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln645_fu_157_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645} VARIABLE add_ln645 LOOP loop_col_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFImageClip_600_800_1_2_4_0_3_0_800_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub25_i_fu_122_p2 SOURCE {} VARIABLE sub25_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln623_fu_150_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623} VARIABLE add_ln623 LOOP loop_row_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln671_fu_68_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671} VARIABLE add_ln671 LOOP loop_col_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFReadOutStream_600_800_1_2_4_0_3_800_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_86_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:665} VARIABLE i_8 LOOP loop_row_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_142_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630} VARIABLE add_ln630 LOOP loop_col_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln645_fu_157_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645} VARIABLE add_ln645 LOOP loop_col_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFImageClip_600_800_1_2_4_0_3_0_800_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub25_i_fu_88_p2 SOURCE {} VARIABLE sub25_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln623_fu_116_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623} VARIABLE add_ln623 LOOP loop_row_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln671_fu_68_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671} VARIABLE add_ln671 LOOP loop_col_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFReadOutStream_600_800_1_2_4_0_3_800_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_86_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:665} VARIABLE i_9 LOOP loop_row_clip BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_3_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_4_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_5_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_6_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_7_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_8_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_9_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_10_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_11_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_12_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_13_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME left_line_buf_14_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275} VARIABLE left_line_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_3_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_4_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_5_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_6_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_7_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_8_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_9_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_10_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_11_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_12_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME right_line_buf_13_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME right_line_buf_14_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288} VARIABLE right_line_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME minsad_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:340} VARIABLE minsad LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mind_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:346} VARIABLE mind LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME skip_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:352} VARIABLE skip LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME skip_val_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:450} VARIABLE skip_val LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME edge_neighbor_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:456} VARIABLE edge_neighbor LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME edge_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:462} VARIABLE edge LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME minsad_p_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:468} VARIABLE minsad_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME minsad_n_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:474} VARIABLE minsad_n LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln360_fu_5893_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE add_ln360 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_8_fu_5951_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE row_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sweep_1_fu_5988_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366} VARIABLE sweep_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add226_fu_6037_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE add226 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub275_fu_27564_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366} VARIABLE sub275 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub170_fu_6325_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366} VARIABLE sub170 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_fu_6756_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_fu_13091_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_1_fu_6765_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_2_fu_13108_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME col_sums_1_fu_13120_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE col_sums_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_2_fu_13138_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_4_fu_13149_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_4 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_3_fu_23183_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:163} VARIABLE col_sums_3 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_3_fu_13167_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_3 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_6_fu_13178_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_6 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_4_fu_13196_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_4 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_8_fu_23225_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_5_fu_13205_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_5 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_10_fu_23242_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_10 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_1_fu_23254_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_7_fu_25746_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366} VARIABLE col_sums_7 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_6_fu_23264_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_6 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_12_fu_23275_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_12 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_7_fu_23293_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_7 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_14_fu_23304_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_14 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_2_fu_25762_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_9_fu_25778_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_9 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_8_fu_23314_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_16_fu_23325_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_16 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_9_fu_23343_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_9 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_18_fu_25796_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_18 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_3_fu_25808_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_3 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_11_fu_26473_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_11 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_10_fu_25817_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_10 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_20_fu_25828_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_20 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_11_fu_25846_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_11 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_22_fu_25857_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_22 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_4_fu_26489_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_4 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_13_fu_26505_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_13 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_12_fu_25867_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_12 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_24_fu_25878_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_24 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_13_fu_25896_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_13 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_26_fu_26523_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_26 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_5_fu_26535_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_5 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_15_fu_27016_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_15 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_14_fu_26544_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_14 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_28_fu_26555_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_28 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_15_fu_26573_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_15 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_30_fu_26584_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_30 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_6_fu_27032_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_6 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_17_fu_27048_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_17 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_16_fu_26594_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_16 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_32_fu_26605_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_32 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_17_fu_26623_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_17 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_34_fu_27066_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_34 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_7_fu_27078_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_7 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_19_fu_27728_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_19 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_18_fu_27087_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_18 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_36_fu_27098_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_36 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_19_fu_27116_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_19 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_38_fu_27127_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_38 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_8_fu_27744_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_21_fu_27760_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_21 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_20_fu_27137_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_20 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_40_fu_27148_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_40 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_21_fu_27166_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_21 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_42_fu_27778_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_42 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_9_fu_27790_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_9 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_23_fu_28397_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_23 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_22_fu_27799_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_22 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_44_fu_27810_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_44 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_23_fu_27828_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_23 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_46_fu_27839_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_46 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_10_fu_28413_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_10 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_25_fu_28429_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_25 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_24_fu_27849_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_24 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_48_fu_27860_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_48 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_25_fu_27878_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_25 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_50_fu_28447_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_50 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_11_fu_28459_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_11 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_27_fu_28881_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_27 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_26_fu_28468_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_26 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_52_fu_28479_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_52 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_27_fu_28497_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_27 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_54_fu_28508_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_54 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_12_fu_28897_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_12 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_29_fu_28913_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_29 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_28_fu_28518_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_28 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_56_fu_28529_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_56 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA yes RTLNAME x_29_fu_28547_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51} VARIABLE x_29 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_58_fu_28931_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59} VARIABLE r_58 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln165_13_fu_28943_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165} VARIABLE sub_ln165_13 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sums_31_fu_29011_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360} VARIABLE col_sums_31 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME text_sum_2_fu_29029_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:185} VARIABLE text_sum_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_fu_13214_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_1_fu_13228_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_2_fu_13254_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_3_fu_13268_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_3 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_4_fu_13294_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_4 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_5_fu_13308_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_5 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_6_fu_13334_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_6 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_7_fu_13348_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_7 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_8_fu_13374_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_9_fu_13388_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_9 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_10_fu_13414_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_10 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_11_fu_13428_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_11 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_12_fu_13454_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_12 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_13_fu_13468_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_13 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_14_fu_6778_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_14 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_15_fu_6792_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_15 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_16_fu_6818_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_16 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_17_fu_6832_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_17 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_18_fu_6858_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_18 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_19_fu_6872_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_19 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_20_fu_6898_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_20 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_21_fu_6912_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_21 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_22_fu_6934_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_22 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_23_fu_6948_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_23 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_24_fu_6974_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_24 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_25_fu_6988_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_25 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_26_fu_7014_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_26 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_27_fu_7028_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_27 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_28_fu_7054_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_28 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_29_fu_7068_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_29 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_7086_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_7096_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_2_fu_7106_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_4_fu_7112_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_4 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_5_fu_7122_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_5 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_7_fu_13511_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_7 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_8_fu_13517_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_10_fu_13523_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_10 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_11_fu_13533_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_11 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_12_fu_13543_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_12 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_fu_23374_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_32_fu_25904_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_32 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_30_fu_13553_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_30 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_31_fu_13567_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_31 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_32_fu_13589_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_32 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_33_fu_13603_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_33 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_34_fu_13625_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_34 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_35_fu_13639_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_35 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_36_fu_13661_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_36 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_37_fu_13675_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_37 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_38_fu_13697_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_38 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_39_fu_13711_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_39 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_40_fu_13733_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_40 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_41_fu_13747_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_41 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_42_fu_13769_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_42 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_43_fu_13783_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_43 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_44_fu_7132_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_44 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_45_fu_7146_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_45 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_46_fu_7168_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_46 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_47_fu_7182_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_47 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_48_fu_7204_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_48 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_49_fu_7218_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_49 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_50_fu_7240_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_50 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_51_fu_7254_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_51 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_52_fu_7272_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_52 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_53_fu_7286_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_53 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_54_fu_7308_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_54 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_55_fu_7322_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_55 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_56_fu_7344_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_56 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_57_fu_7358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_57 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_58_fu_7380_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_58 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_59_fu_7394_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_59 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_14_fu_7412_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_14 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_15_fu_7422_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_15 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_16_fu_7432_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_16 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_18_fu_7438_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_18 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_19_fu_7448_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_19 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_21_fu_13826_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_21 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_22_fu_13832_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_22 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_24_fu_13838_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_24 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_25_fu_13848_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_25 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_26_fu_13858_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_26 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_1_fu_23414_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_33_fu_25913_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_33 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_60_fu_13868_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_60 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_61_fu_13882_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_61 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_62_fu_13904_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_62 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_63_fu_13918_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_63 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_64_fu_13940_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_64 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_65_fu_13954_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_65 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_66_fu_13976_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_66 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_67_fu_13990_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_67 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_68_fu_14012_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_68 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_69_fu_14026_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_69 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_70_fu_14048_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_70 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_71_fu_14062_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_71 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_72_fu_14084_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_72 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_73_fu_14098_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_73 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_74_fu_7458_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_74 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_75_fu_7472_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_75 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_76_fu_7494_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_76 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_77_fu_7508_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_77 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_78_fu_7530_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_78 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_79_fu_7544_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_79 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_80_fu_7566_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_80 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_81_fu_7580_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_81 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_82_fu_7598_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_82 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_83_fu_7612_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_83 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_84_fu_7634_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_84 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_85_fu_7648_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_85 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_86_fu_7670_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_86 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_87_fu_7684_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_87 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_88_fu_7706_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_88 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_89_fu_7720_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_89 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_28_fu_7738_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_28 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_29_fu_7748_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_29 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_30_fu_7758_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_30 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_32_fu_7764_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_32 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_33_fu_7774_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_33 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_35_fu_14141_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_35 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_36_fu_14147_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_36 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_38_fu_14153_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_38 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_39_fu_14163_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_39 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_40_fu_14173_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_40 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_2_fu_23464_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_34_fu_25922_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_34 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_90_fu_14183_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_90 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_91_fu_14197_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_91 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_92_fu_14219_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_92 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_93_fu_14233_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_93 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_94_fu_14255_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_94 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_95_fu_14269_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_95 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_96_fu_14291_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_96 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_97_fu_14305_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_97 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_98_fu_14327_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_98 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_99_fu_14341_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_99 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_100_fu_14363_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_100 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_101_fu_14377_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_101 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_102_fu_14399_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_102 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_103_fu_14413_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_103 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_104_fu_7784_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_104 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_105_fu_7798_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_105 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_106_fu_7820_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_106 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_107_fu_7834_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_107 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_108_fu_7856_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_108 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_109_fu_7870_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_109 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_110_fu_7892_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_110 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_111_fu_7906_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_111 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_112_fu_7924_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_112 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_113_fu_7938_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_113 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_114_fu_7960_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_114 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_115_fu_7974_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_115 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_116_fu_7996_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_116 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_117_fu_8010_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_117 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_118_fu_8032_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_118 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_119_fu_8046_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_119 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_42_fu_8064_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_42 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_43_fu_8074_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_43 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_44_fu_8084_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_44 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_46_fu_8090_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_46 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_47_fu_8100_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_47 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_49_fu_14456_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_49 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_50_fu_14462_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_50 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_52_fu_14468_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_52 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_53_fu_14478_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_53 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_54_fu_14488_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_54 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_3_fu_23504_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_3 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_35_fu_25931_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_35 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_120_fu_14498_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_120 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_121_fu_14512_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_121 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_122_fu_14534_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_122 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_123_fu_14548_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_123 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_124_fu_14570_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_124 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_125_fu_14584_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_125 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_126_fu_14606_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_126 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_127_fu_14620_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_127 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_128_fu_14642_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_128 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_129_fu_14656_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_129 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_130_fu_14678_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_130 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_131_fu_14692_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_131 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_132_fu_14714_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_132 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_133_fu_14728_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_133 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_134_fu_8110_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_134 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_135_fu_8124_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_135 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_136_fu_8146_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_136 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_137_fu_8160_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_137 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_138_fu_8182_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_138 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_139_fu_8196_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_139 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_140_fu_8218_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_140 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_141_fu_8232_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_141 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_142_fu_8250_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_142 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_143_fu_8264_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_143 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_144_fu_8286_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_144 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_145_fu_8300_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_145 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_146_fu_8322_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_146 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_147_fu_8336_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_147 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_148_fu_8358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_148 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_149_fu_8372_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_149 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_56_fu_8390_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_56 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_57_fu_8400_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_57 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_58_fu_8410_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_58 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_60_fu_8416_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_60 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_61_fu_8426_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_61 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_63_fu_14771_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_63 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_64_fu_14777_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_64 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_66_fu_14783_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_66 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_67_fu_14793_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_67 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_68_fu_14803_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_68 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_4_fu_23554_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_4 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_36_fu_25940_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_36 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_150_fu_14813_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_150 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_151_fu_14827_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_151 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_152_fu_14849_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_152 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_153_fu_14863_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_153 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_154_fu_14885_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_154 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_155_fu_14899_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_155 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_156_fu_14921_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_156 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_157_fu_14935_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_157 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_158_fu_14957_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_158 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_159_fu_14971_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_159 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_160_fu_14993_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_160 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_161_fu_15007_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_161 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_162_fu_15029_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_162 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_163_fu_15043_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_163 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_164_fu_8436_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_164 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_165_fu_8450_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_165 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_166_fu_8472_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_166 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_167_fu_8486_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_167 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_168_fu_8508_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_168 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_169_fu_8522_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_169 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_170_fu_8544_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_170 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_171_fu_8558_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_171 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_172_fu_8576_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_172 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_173_fu_8590_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_173 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_174_fu_8612_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_174 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_175_fu_8626_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_175 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_176_fu_8648_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_176 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_177_fu_8662_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_177 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_178_fu_8684_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_178 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_179_fu_8698_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_179 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_70_fu_8716_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_70 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_71_fu_8726_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_71 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_72_fu_8736_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_72 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_74_fu_8742_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_74 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_75_fu_8752_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_75 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_77_fu_15086_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_77 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_78_fu_15092_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_78 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_80_fu_15098_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_80 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_81_fu_15108_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_81 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_82_fu_15118_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_82 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_5_fu_23594_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_5 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_37_fu_25949_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_37 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_180_fu_15128_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_180 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_181_fu_15142_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_181 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_182_fu_15164_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_182 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_183_fu_15178_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_183 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_184_fu_15200_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_184 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_185_fu_15214_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_185 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_186_fu_15236_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_186 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_187_fu_15250_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_187 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_188_fu_15272_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_188 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_189_fu_15286_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_189 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_190_fu_15308_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_190 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_191_fu_15322_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_191 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_192_fu_15344_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_192 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_193_fu_15358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_193 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_194_fu_8762_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_194 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_195_fu_8776_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_195 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_196_fu_8798_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_196 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_197_fu_8812_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_197 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_198_fu_8834_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_198 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_199_fu_8848_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_199 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_200_fu_8870_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_200 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_201_fu_8884_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_201 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_202_fu_8902_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_202 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_203_fu_8916_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_203 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_204_fu_8938_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_204 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_205_fu_8952_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_205 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_206_fu_8974_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_206 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_207_fu_8988_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_207 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_208_fu_9010_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_208 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_209_fu_9024_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_209 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_84_fu_9042_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_84 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_85_fu_9052_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_85 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_86_fu_9062_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_86 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_88_fu_9068_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_88 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_89_fu_9078_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_89 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_91_fu_15401_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_91 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_92_fu_15407_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_92 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_94_fu_15413_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_94 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_95_fu_15423_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_95 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_96_fu_15433_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_96 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_6_fu_23634_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_6 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_38_fu_25958_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_38 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_210_fu_15443_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_210 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_211_fu_15457_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_211 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_212_fu_15479_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_212 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_213_fu_15493_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_213 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_214_fu_15515_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_214 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_215_fu_15529_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_215 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_216_fu_15551_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_216 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_217_fu_15565_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_217 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_218_fu_15587_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_218 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_219_fu_15601_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_219 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_220_fu_15623_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_220 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_221_fu_15637_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_221 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_222_fu_15659_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_222 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_223_fu_15673_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_223 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_224_fu_9088_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_224 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_225_fu_9102_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_225 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_226_fu_9124_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_226 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_227_fu_9138_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_227 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_228_fu_9160_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_228 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_229_fu_9174_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_229 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_230_fu_9196_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_230 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_231_fu_9210_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_231 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_232_fu_9228_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_232 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_233_fu_9242_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_233 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_234_fu_9264_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_234 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_235_fu_9278_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_235 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_236_fu_9300_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_236 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_237_fu_9314_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_237 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_238_fu_9336_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_238 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_239_fu_9350_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_239 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_98_fu_9368_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_98 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_99_fu_9378_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_99 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_100_fu_9388_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_100 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_102_fu_9394_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_102 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_103_fu_9404_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_103 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_105_fu_15716_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_105 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_106_fu_15722_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_106 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_108_fu_15728_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_108 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_109_fu_15738_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_109 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_110_fu_15748_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_110 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_7_fu_23674_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_7 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_39_fu_25967_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_39 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_240_fu_15758_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_240 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_241_fu_15772_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_241 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_242_fu_15794_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_242 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_243_fu_15808_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_243 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_244_fu_15830_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_244 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_245_fu_15844_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_245 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_246_fu_15866_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_246 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_247_fu_15880_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_247 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_248_fu_15902_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_248 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_249_fu_15916_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_249 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_250_fu_15938_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_250 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_251_fu_15952_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_251 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_252_fu_15974_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_252 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_253_fu_15988_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_253 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_254_fu_9414_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_254 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_255_fu_9428_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_255 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_256_fu_9450_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_256 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_257_fu_9464_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_257 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_258_fu_9486_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_258 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_259_fu_9500_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_259 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_260_fu_9522_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_260 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_261_fu_9536_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_261 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_262_fu_9554_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_262 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_263_fu_9568_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_263 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_264_fu_9590_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_264 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_265_fu_9604_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_265 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_266_fu_9626_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_266 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_267_fu_9640_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_267 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_268_fu_9662_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_268 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_269_fu_9676_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_269 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_112_fu_9694_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_112 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_113_fu_9704_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_113 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_114_fu_9714_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_114 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_116_fu_9720_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_116 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_117_fu_9730_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_117 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_119_fu_16031_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_119 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_120_fu_16037_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_120 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_122_fu_16043_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_122 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_123_fu_16053_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_123 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_124_fu_16063_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_124 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_8_fu_23724_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_8 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_40_fu_25976_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_40 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_270_fu_16073_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_270 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_271_fu_16087_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_271 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_272_fu_16109_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_272 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_273_fu_16123_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_273 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_274_fu_16145_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_274 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_275_fu_16159_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_275 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_276_fu_16181_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_276 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_277_fu_16195_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_277 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_278_fu_16217_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_278 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_279_fu_16231_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_279 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_280_fu_16253_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_280 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_281_fu_16267_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_281 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_282_fu_16289_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_282 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_283_fu_16303_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_283 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_284_fu_9740_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_284 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_285_fu_9754_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_285 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_286_fu_9776_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_286 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_287_fu_9790_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_287 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_288_fu_9812_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_288 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_289_fu_9826_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_289 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_290_fu_9848_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_290 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_291_fu_9862_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_291 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_292_fu_9880_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_292 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_293_fu_9894_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_293 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_294_fu_9916_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_294 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_295_fu_9930_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_295 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_296_fu_9952_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_296 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_297_fu_9966_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_297 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_298_fu_9988_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_298 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_299_fu_10002_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_299 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_126_fu_10020_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_126 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_127_fu_10030_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_127 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_128_fu_10040_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_128 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_130_fu_10046_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_130 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_131_fu_10056_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_131 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_133_fu_16346_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_133 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_134_fu_16352_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_134 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_136_fu_16358_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_136 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_137_fu_16368_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_137 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_138_fu_16378_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_138 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_9_fu_23764_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_9 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_41_fu_25985_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_41 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_300_fu_16388_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_300 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_301_fu_16402_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_301 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_302_fu_16424_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_302 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_303_fu_16438_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_303 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_304_fu_16460_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_304 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_305_fu_16474_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_305 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_306_fu_16496_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_306 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_307_fu_16510_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_307 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_308_fu_16532_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_308 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_309_fu_16546_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_309 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_310_fu_16568_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_310 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_311_fu_16582_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_311 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_312_fu_16604_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_312 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_313_fu_16618_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_313 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_314_fu_10066_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_314 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_315_fu_10080_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_315 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_316_fu_10102_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_316 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_317_fu_10116_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_317 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_318_fu_10138_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_318 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_319_fu_10152_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_319 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_320_fu_10174_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_320 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_321_fu_10188_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_321 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_322_fu_10206_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_322 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_323_fu_10220_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_323 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_324_fu_10242_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_324 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_325_fu_10256_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_325 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_326_fu_10278_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_326 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_327_fu_10292_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_327 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_328_fu_10314_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_328 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_329_fu_10328_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_329 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_140_fu_10346_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_140 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_141_fu_10356_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_141 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_142_fu_10366_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_142 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_144_fu_10372_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_144 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_145_fu_10382_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_145 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_147_fu_16661_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_147 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_148_fu_16667_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_148 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_150_fu_16673_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_150 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_151_fu_16683_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_151 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_152_fu_16693_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_152 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_10_fu_23804_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_10 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_42_fu_25994_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_42 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_330_fu_16703_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_330 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_331_fu_16717_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_331 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_332_fu_16739_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_332 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_333_fu_16753_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_333 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_334_fu_16775_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_334 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_335_fu_16789_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_335 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_336_fu_16811_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_336 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_337_fu_16825_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_337 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_338_fu_16847_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_338 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_339_fu_16861_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_339 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_340_fu_16883_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_340 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_341_fu_16897_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_341 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_342_fu_16919_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_342 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_343_fu_16933_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_343 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_344_fu_10392_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_344 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_345_fu_10406_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_345 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_346_fu_10428_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_346 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_347_fu_10442_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_347 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_348_fu_10464_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_348 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_349_fu_10478_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_349 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_350_fu_10500_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_350 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_351_fu_10514_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_351 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_352_fu_10532_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_352 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_353_fu_10546_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_353 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_354_fu_10568_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_354 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_355_fu_10582_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_355 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_356_fu_10604_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_356 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_357_fu_10618_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_357 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_358_fu_10640_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_358 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_359_fu_10654_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_359 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_154_fu_10672_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_154 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_155_fu_10682_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_155 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_156_fu_10692_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_156 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_158_fu_10698_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_158 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_159_fu_10708_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_159 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_161_fu_16976_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_161 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_162_fu_16982_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_162 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_164_fu_16988_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_164 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_165_fu_16998_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_165 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_166_fu_17008_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_166 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_11_fu_23844_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_11 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_43_fu_26003_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_43 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_360_fu_17018_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_360 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_361_fu_17032_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_361 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_362_fu_17054_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_362 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_363_fu_17068_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_363 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_364_fu_17090_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_364 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_365_fu_17104_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_365 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_366_fu_17126_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_366 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_367_fu_17140_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_367 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_368_fu_17162_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_368 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_369_fu_17176_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_369 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_370_fu_17198_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_370 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_371_fu_17212_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_371 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_372_fu_17234_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_372 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_373_fu_17248_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_373 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_374_fu_10718_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_374 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_375_fu_10732_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_375 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_376_fu_10754_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_376 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_377_fu_10768_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_377 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_378_fu_10790_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_378 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_379_fu_10804_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_379 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_380_fu_10826_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_380 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_381_fu_10840_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_381 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_382_fu_10858_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_382 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_383_fu_10872_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_383 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_384_fu_10894_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_384 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_385_fu_10908_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_385 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_386_fu_10930_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_386 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_387_fu_10944_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_387 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_388_fu_10966_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_388 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_389_fu_10980_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_389 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_168_fu_10998_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_168 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_169_fu_11008_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_169 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_170_fu_11018_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_170 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_172_fu_11024_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_172 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_173_fu_11034_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_173 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_175_fu_17291_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_175 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_176_fu_17297_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_176 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_178_fu_17303_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_178 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_179_fu_17313_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_179 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_180_fu_17323_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_180 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_12_fu_23884_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_12 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_44_fu_26012_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_44 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_390_fu_17333_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_390 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_391_fu_17347_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_391 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_392_fu_17369_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_392 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_393_fu_17383_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_393 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_394_fu_17405_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_394 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_395_fu_17419_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_395 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_396_fu_17441_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_396 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_397_fu_17455_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_397 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_398_fu_17477_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_398 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_399_fu_17491_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_399 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_400_fu_17513_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_400 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_401_fu_17527_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_401 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_402_fu_17549_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_402 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_403_fu_17563_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_403 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_404_fu_11044_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_404 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_405_fu_11058_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_405 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_406_fu_11080_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_406 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_407_fu_11094_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_407 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_408_fu_11116_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_408 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_409_fu_11130_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_409 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_410_fu_11152_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_410 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_411_fu_11166_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_411 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_412_fu_11184_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_412 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_413_fu_11198_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_413 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_414_fu_11220_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_414 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_415_fu_11234_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_415 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_416_fu_11256_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_416 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_417_fu_11270_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_417 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_418_fu_11292_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_418 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_419_fu_11306_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_419 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_182_fu_11324_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_182 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_183_fu_11334_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_183 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_184_fu_11344_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_184 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_186_fu_11350_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_186 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_187_fu_11360_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_187 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_189_fu_17606_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_189 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_190_fu_17612_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_190 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_192_fu_17618_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_192 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_193_fu_17628_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_193 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_194_fu_17638_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_194 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_13_fu_23924_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_13 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_45_fu_26021_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_45 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_420_fu_17648_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_420 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_421_fu_17662_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_421 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_422_fu_17684_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_422 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_423_fu_17698_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_423 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_424_fu_17720_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_424 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_425_fu_17734_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_425 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_426_fu_17756_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_426 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_427_fu_17770_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_427 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_428_fu_17792_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_428 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_429_fu_17806_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_429 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_430_fu_17828_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_430 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_431_fu_17842_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_431 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_432_fu_17864_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_432 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_433_fu_17878_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_433 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_434_fu_11370_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_434 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_435_fu_11384_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_435 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_436_fu_11406_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_436 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_437_fu_11420_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_437 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_438_fu_11442_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_438 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_439_fu_11456_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_439 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_440_fu_11478_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_440 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_441_fu_11492_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_441 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_442_fu_11510_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_442 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_443_fu_11524_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_443 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_444_fu_11546_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_444 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_445_fu_11560_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_445 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_446_fu_11582_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_446 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_447_fu_11596_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_447 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_448_fu_11618_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_448 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_449_fu_11632_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_449 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_196_fu_11650_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_196 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_197_fu_11660_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_197 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_198_fu_11670_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_198 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_200_fu_11676_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_200 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_201_fu_11686_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_201 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_203_fu_17921_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_203 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_204_fu_17927_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_204 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_206_fu_17933_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_206 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_207_fu_17943_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_207 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_208_fu_17953_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_208 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_14_fu_23964_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_14 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_46_fu_26030_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_46 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_450_fu_17963_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_450 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_451_fu_17977_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_451 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_452_fu_17999_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_452 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_453_fu_18013_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_453 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_454_fu_18035_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_454 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_455_fu_18049_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_455 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_456_fu_18071_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_456 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_457_fu_18085_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_457 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_458_fu_18107_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_458 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_459_fu_18121_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_459 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_460_fu_18143_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_460 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_461_fu_18157_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_461 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_462_fu_18179_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_462 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_463_fu_18193_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_463 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_464_fu_11696_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_464 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_465_fu_11710_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_465 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_466_fu_11732_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_466 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_467_fu_11746_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_467 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_468_fu_11768_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_468 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_469_fu_11782_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_469 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_470_fu_11804_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_470 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_471_fu_11818_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_471 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_472_fu_11836_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_472 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_473_fu_11850_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_473 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_474_fu_11872_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_474 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_475_fu_11886_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_475 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_476_fu_11908_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_476 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_477_fu_11922_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_477 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_478_fu_11944_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_478 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln236_479_fu_11958_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE sub_ln236_479 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_210_fu_11976_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_210 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_211_fu_11986_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_211 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_212_fu_11996_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_212 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_214_fu_12002_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_214 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_215_fu_12012_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_215 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_217_fu_18236_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_217 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_218_fu_18242_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_218 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_220_fu_18248_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_220 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_221_fu_18258_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_221 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_222_fu_18268_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236} VARIABLE add_ln236_222 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_15_fu_23998_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249} VARIABLE sub_ln249_15 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sad_47_fu_26040_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446} VARIABLE sad_47 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln487_fu_24004_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:487} VARIABLE add_ln487 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U470 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551} VARIABLE mul_ln551 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_2_1_U472 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551} VARIABLE mul_ln551_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln551_fu_29187_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551} VARIABLE sub_ln551 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln551_1_fu_29212_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551} VARIABLE sub_ln551_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME thresh_fu_29377_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551} VARIABLE thresh LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i242_fu_27922_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366} VARIABLE add_i_i242 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_29s_32_2_1_U469 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520} VARIABLE mul_ln520 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_2_1_U471 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520} VARIABLE mul_ln520_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln520_fu_29089_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520} VARIABLE sub_ln520 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln520_1_fu_29114_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520} VARIABLE sub_ln520_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME thresh_1_fu_29223_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520} VARIABLE thresh_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i432_fu_29480_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:542} VARIABLE sub_i_i432 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i401_fu_29631_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:542} VARIABLE add_i_i401 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln546_fu_28096_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:546} VARIABLE add_ln546 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln578_fu_28661_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:578} VARIABLE sub_ln578 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln578_1_fu_28967_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:578} VARIABLE sub_ln578_1 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln578_2_fu_28978_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:578} VARIABLE sub_ln578_2 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln581_fu_28994_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:581} VARIABLE sub_ln581 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln584_fu_31111_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:584} VARIABLE add_ln584 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_fu_6293_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385} VARIABLE col LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_5909_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366} VARIABLE add_ln366 LOOP loop_row_loop_mux_loop_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 43 URAM 0}} xFSADBlockMatching {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_136_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub57_fu_146_p2 SOURCE {} VARIABLE sub57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add103_fu_172_p2 SOURCE {} VARIABLE add103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add111_fu_178_p2 SOURCE {} VARIABLE add111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub233_fu_184_p2 SOURCE {} VARIABLE sub233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub246_fu_190_p2 SOURCE {} VARIABLE sub246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17ns_20ns_37_1_1_U504 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 15 BRAM 43 URAM 0}} xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln816_fu_84_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:816} VARIABLE add_ln816 LOOP VITIS_LOOP_816_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U519 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} xFFindStereoCorrespondenceLBMNO {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_c29_U SOURCE {} VARIABLE width_c29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_c28_U SOURCE {} VARIABLE width_c28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_c27_U SOURCE {} VARIABLE width_c27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_c26_U SOURCE {} VARIABLE width_c26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_c25_U SOURCE {} VARIABLE width_c25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_c_U SOURCE {} VARIABLE width_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_c24_U SOURCE {} VARIABLE height_c24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_c23_U SOURCE {} VARIABLE height_c23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_c22_U SOURCE {} VARIABLE height_c22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_c21_U SOURCE {} VARIABLE height_c21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_c20_U SOURCE {} VARIABLE height_c20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_c_U SOURCE {} VARIABLE height_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sbmstate_uniquenessRatio_c_U SOURCE {} VARIABLE sbmstate_uniquenessRatio_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sbmstate_textureThreshold_c_U SOURCE {} VARIABLE sbmstate_textureThreshold_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sbmstate_preFilterCap_c19_U SOURCE {} VARIABLE sbmstate_preFilterCap_c19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sbmstate_preFilterCap_c18_U SOURCE {} VARIABLE sbmstate_preFilterCap_c18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sbmstate_preFilterCap_c_U SOURCE {} VARIABLE sbmstate_preFilterCap_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_sobel_x_data_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692} VARIABLE in_sobel_x_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_sobel_y_data_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695} VARIABLE in_sobel_y_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_sobel_x_data_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692} VARIABLE in_sobel_x_data_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_sobel_y_data_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695} VARIABLE in_sobel_y_data_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME left_clipped_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:795} VARIABLE left_clipped LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME right_clipped_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:796} VARIABLE right_clipped LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_disp_strm_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:798} VARIABLE p_disp_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 16 BRAM 49 URAM 0}} ConvertShiftAbs_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_10_fu_81_p2 SOURCE xf_stereolbm_accel.cpp:10 VARIABLE j_10 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_112_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542} VARIABLE neg LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertShiftAbs {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_60_p2 SOURCE xf_stereolbm_accel.cpp:9 VARIABLE i_15 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME init_row_ind_fu_83_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283} VARIABLE init_row_ind LOOP VITIS_LOOP_283_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_col_2_fu_102_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:298} VARIABLE i_col_2 LOOP VITIS_LOOP_298_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_2_fu_355_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124} VARIABLE col_2 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xferode_600_800_1_0_1_2_2_0_801_3_3_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275} VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275} VARIABLE buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275} VARIABLE buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_col_3_fu_203_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315} VARIABLE i_col_3 LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_3_fu_278_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326} VARIABLE row_3 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME init_row_ind_fu_83_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279} VARIABLE init_row_ind LOOP VITIS_LOOP_279_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_col_5_fu_102_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294} VARIABLE i_col_5 LOOP VITIS_LOOP_294_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_4_fu_355_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:123} VARIABLE col_4 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xfdilate_600_800_1_0_1_2_2_0_801_3_3_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271} VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_1_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271} VARIABLE buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_2_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271} VARIABLE buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_col_6_fu_203_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311} VARIABLE i_col_6 LOOP VITIS_LOOP_311_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_5_fu_278_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322} VARIABLE row_5 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_158_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199} VARIABLE j_2 LOOP loop_col_mat2axi BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xfMat2AXIvideo_8_0_600_800_1_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_113_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_147_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197} VARIABLE i_2 LOOP loop_row_mat2axi BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} stereolbm_axis_cambm {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgR_in_cols_c_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgR_in_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgR_in_rows_c_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgR_in_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgL_in_cols_c_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgL_in_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgL_in_rows_c_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgL_in_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapxLMat_data_U SOURCE xf_stereolbm_accel.cpp:92 VARIABLE mapxLMat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapyLMat_data_U SOURCE xf_stereolbm_accel.cpp:93 VARIABLE mapyLMat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapxRMat_data_U SOURCE xf_stereolbm_accel.cpp:94 VARIABLE mapxRMat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapyRMat_data_U SOURCE xf_stereolbm_accel.cpp:95 VARIABLE mapyRMat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME leftRemappedMat_data_U SOURCE xf_stereolbm_accel.cpp:96 VARIABLE leftRemappedMat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rightRemappedMat_data_U SOURCE xf_stereolbm_accel.cpp:97 VARIABLE rightRemappedMat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgL_in_data_U SOURCE xf_stereolbm_accel.cpp:99 VARIABLE imgL_in_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgR_in_data_U SOURCE xf_stereolbm_accel.cpp:100 VARIABLE imgR_in_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp16u_data_U SOURCE xf_stereolbm_accel.cpp:101 VARIABLE img_disp16u_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_data_U SOURCE xf_stereolbm_accel.cpp:132 VARIABLE img_disp8u_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_erode_data_U SOURCE xf_stereolbm_accel.cpp:137 VARIABLE img_disp8u_erode_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_dilate_data_U SOURCE xf_stereolbm_accel.cpp:142 VARIABLE img_disp8u_dilate_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cameraMA_l_fix_U SOURCE xf_stereolbm_accel.cpp:42 VARIABLE cameraMA_l_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cameraMA_r_fix_U SOURCE xf_stereolbm_accel.cpp:42 VARIABLE cameraMA_r_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME distC_l_fix_U SOURCE xf_stereolbm_accel.cpp:43 VARIABLE distC_l_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME distC_r_fix_U SOURCE xf_stereolbm_accel.cpp:43 VARIABLE distC_r_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME irA_l_fix_U SOURCE xf_stereolbm_accel.cpp:44 VARIABLE irA_l_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME irA_r_fix_U SOURCE xf_stereolbm_accel.cpp:44 VARIABLE irA_r_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapxLMat_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE mapxLMat_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapxLMat_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE mapxLMat_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapxRMat_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE mapxRMat_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mapxRMat_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE mapxRMat_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgL_in_rows_c59_channel_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgL_in_rows_c59_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgL_in_cols_c60_channel_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgL_in_cols_c60_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgR_in_rows_c61_channel_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgR_in_rows_c61_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgR_in_cols_c62_channel_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE imgR_in_cols_c62_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bmState_preFilterCap_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE bmState_preFilterCap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bmState_uniquenessRatio_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE bmState_uniquenessRatio LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bmState_textureThreshold_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE bmState_textureThreshold LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME leftRemappedMat_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE leftRemappedMat_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME leftRemappedMat_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE leftRemappedMat_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rightRemappedMat_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE rightRemappedMat_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rightRemappedMat_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE rightRemappedMat_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE img_disp8u_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE img_disp8u_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_erode_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE img_disp8u_erode_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_erode_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE img_disp8u_erode_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_dilate_rows_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE img_disp8u_dilate_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_disp8u_dilate_cols_U SOURCE xf_stereolbm_accel.cpp:106 VARIABLE img_disp8u_dilate_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 190 BRAM 187 URAM 0}} Block_for_end72_proc {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt {AREA {DSP 0 BRAM 0 URAM 0}} InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s {AREA {DSP 77 BRAM 0 URAM 0}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc {AREA {DSP 0 BRAM 0 URAM 0}} InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7 {AREA {DSP 77 BRAM 0 URAM 0}} remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} xFSobel3x3_1_1_0_4_s {AREA {DSP 0 BRAM 0 URAM 0}} Sobel_0_3_0_3_600_800_1_false_2_2_2_3 {AREA {DSP 0 BRAM 3 URAM 0}} Sobel_0_3_0_3_600_800_1_false_2_2_2_s {AREA {DSP 0 BRAM 3 URAM 0}} StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s {AREA {DSP 16 BRAM 49 URAM 0}} Block_for_end7235_proc {AREA {DSP 0 BRAM 0 URAM 0}} Block_for_end7237_proc {AREA {DSP 0 BRAM 0 URAM 0}} xfExtractPixels_1_1_0_s {AREA {DSP 0 BRAM 0 URAM 0}} erode_0_0_600_800_0_3_3_1_1_2_2_s {AREA {DSP 0 BRAM 3 URAM 0}} Block_for_end7239_proc {AREA {DSP 0 BRAM 0 URAM 0}} dilate_0_0_600_800_0_3_3_1_1_2_2_s {AREA {DSP 0 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.5 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.267 seconds; current allocated memory: 2.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for stereolbm_axis_cambm.
INFO: [VLOG 209-307] Generating Verilog RTL for stereolbm_axis_cambm.
Execute         syn_report -model stereolbm_axis_cambm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.11 MHz
Command       autosyn done; 78.647 sec.
Command     csynth_design done; 128.823 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 79 seconds. CPU system time: 10 seconds. Elapsed time: 128.823 seconds; current allocated memory: 1.112 GB.
Execute     export_design -flow impl -rtl verilog -format ip_catalog -display_name stereolbm_axis_cambm 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog -display_name stereolbm_axis_cambm 
Execute       config_export -display_name=stereolbm_axis_cambm -flow=impl -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow impl -rtl verilog -display_name stereolbm_axis_cambm
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=stereolbm_axis_cambm xml_exists=0
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to stereolbm_axis_cambm
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=26
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=249 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R
stereolbm_axis_cambm_flow_control_loop_pipe
stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R
stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R
stereolbm_axis_cambm_flow_control_loop_pipe
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_32s_11ns_32_2_1
stereolbm_axis_cambm_mul_32s_32s_52_2_1
stereolbm_axis_cambm_mul_33s_32s_52_2_1
stereolbm_axis_cambm_mul_34s_32s_52_2_1
stereolbm_axis_cambm_mul_34s_32s_65_2_1
stereolbm_axis_cambm_frp_fifoout
stereolbm_axis_cambm_frp_pipeline_valid
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_16ns_16ns_32_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1
stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1
stereolbm_axis_cambm_mul_8s_10ns_15_1_1
stereolbm_axis_cambm_mul_6ns_5ns_11_1_1
stereolbm_axis_cambm_mul_5ns_5ns_10_1_1
stereolbm_axis_cambm_mul_11ns_8ns_18_1_1
stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1
stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1
stereolbm_axis_cambm_mul_6ns_10ns_15_1_1
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w16_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w16_d2_S_x
stereolbm_axis_cambm_fifo_w16_d2_S_x
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mux_3_2_8_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_32s_29s_32_2_1
stereolbm_axis_cambm_mul_32s_32s_32_2_1
stereolbm_axis_cambm_mul_32s_34ns_65_2_1
stereolbm_axis_cambm_mux_16_4_29_1_1
stereolbm_axis_cambm_mux_16_4_29_1_1
stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W
stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_17ns_20ns_37_1_1
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_mul_16s_16s_32_1_1
stereolbm_axis_cambm_fifo_w32_d3_S
stereolbm_axis_cambm_fifo_w32_d3_S
stereolbm_axis_cambm_fifo_w32_d4_S
stereolbm_axis_cambm_fifo_w32_d4_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d3_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w8_d2_S
stereolbm_axis_cambm_fifo_w32_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w8_d2_S
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_fifo_w16_d2_S_x0
stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0
stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0
stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0
stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0
stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0
stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_regslice_both
stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore
stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W
stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore
stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w32_d4_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w32_d2_S_x
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w16_d2_S_x1
stereolbm_axis_cambm_fifo_w32_d6_S
stereolbm_axis_cambm_fifo_w32_d6_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d7_S
stereolbm_axis_cambm_fifo_w32_d7_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_fifo_w32_d8_S
stereolbm_axis_cambm_fifo_w32_d8_S
stereolbm_axis_cambm_fifo_w8_d2_S_x
stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0
stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0
stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0
stereolbm_axis_cambm_Ctrl_s_axi
Loop_VITIS_LOOP_46_1_proc
Loop_VITIS_LOOP_55_2_proc
Block_for_end72_proc
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat
AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt
AXIvideo2xfMat_8_0_600_800_1_2_1
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat
AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt
AXIvideo2xfMat_8_0_600_800_1_2_s
xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1
xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2
xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
xFInitUndistortRectifyMapInverseKernel
InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2
InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width
xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s
remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s
entry_proc
xFSobelFilter3x3_Pipeline_Clear_Row_Loop
xFGradientX3x3_0_4_s
xFGradientY3x3_0_4_s
xFSobel3x3_1_1_0_4_s
xFSobelFilter3x3_Pipeline_Col_Loop
xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s
Sobel_0_3_0_3_600_800_1_false_2_2_2_3
xFImageClipUtility_1_s
xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip
xFImageClip_600_800_1_2_4_0_3_0_800_4
xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip
xFReadOutStream_600_800_1_2_4_0_3_800_5
Sobel_0_3_0_3_600_800_1_false_2_2_2_s
xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip
xFImageClip_600_800_1_2_4_0_3_0_800_s
xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip
xFReadOutStream_600_800_1_2_4_0_3_800_s
xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col
xFSADBlockMatching
xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP
xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13
xFFindStereoCorrespondenceLBMNO
StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s
Block_for_end7235_proc
ConvertShiftAbs_Pipeline_loop_width
ConvertShiftAbs
Block_for_end7237_proc
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2
xfExtractPixels_1_1_0_s
xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
xferode_600_800_1_0_1_2_2_0_801_3_3_s
erode_0_0_600_800_0_3_3_1_1_2_2_s
Block_for_end7239_proc
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2
xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop
xfdilate_600_800_1_0_1_2_2_0_801_3_3_s
dilate_0_0_600_800_0_3_3_1_1_2_2_s
xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi
xfMat2AXIvideo_8_0_600_800_1_2_s
stereolbm_axis_cambm
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_46_1_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Loop_VITIS_LOOP_55_2_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end72_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_1.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/AXIvideo2xfMat_8_0_600_800_1_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFInitUndistortRectifyMapInverseKernel.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientX3x3_0_4_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFGradientY3x3_0_4_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobel3x3_1_1_0_4_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_3.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClipUtility_1_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_4.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_5.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Sobel_0_3_0_3_600_800_1_false_2_2_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFImageClip_600_800_1_2_4_0_3_0_800_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFReadOutStream_600_800_1_2_4_0_3_800_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFSADBlockMatching.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xFFindStereoCorrespondenceLBMNO.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7235_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs_Pipeline_loop_width.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/ConvertShiftAbs.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7237_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfExtractPixels_1_1_0_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xferode_600_800_1_0_1_2_2_0_801_3_3_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/erode_0_0_600_800_0_3_3_1_1_2_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/Block_for_end7239_proc.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfdilate_600_800_1_0_1_2_2_0_801_3_3_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/dilate_0_0_600_800_0_3_3_1_1_2_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/xfMat2AXIvideo_8_0_600_800_1_2_s.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.constraint.tcl 
Execute       sc_get_clocks stereolbm_axis_cambm 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/misc/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to stereolbm_axis_cambm
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.compgen.dataonly.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=stereolbm_axis_cambm
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.constraint.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.constraint.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/stereolbm_axis_cambm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix stereolbm_axis_cambm_ TopModuleNoPrefix stereolbm_axis_cambm TopModuleWithPrefix stereolbm_axis_cambm' export_design_flow='impl' impl_dir='C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000028692C77F14' export_design_flow='impl' export_rpt='C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000002869306E9BC' export_design_flow='syn' export_rpt='C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s stereolbm_axis_cambm.prj/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file stereolbm_axis_cambm.prj/sol1/impl/export.zip
Command     export_design done; 849.808 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 849.808 seconds; current allocated memory: 23.359 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.146 sec.
