// Seed: 2517757192
module module_0 ();
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign modCall_1.type_13 = 0;
  wand id_2 = id_1;
  wire id_3;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  wand  id_1,
    output tri   id_2,
    output logic id_3
);
  assign id_3 = id_0;
  wire id_5, id_6;
  module_0 modCall_1 ();
  always id_3 <= id_0;
  parameter id_7 = 1'b0;
  wire id_8;
  wire id_9, id_10;
endmodule
program module_2 ();
  assign id_1 = id_1;
  id_2(
      .id_0(id_1 || -1),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_1),
      .id_4(),
      .id_5(-1'b0),
      .id_6(id_1),
      .id_7(1),
      .id_8(-1),
      .id_9(id_1),
      .id_10(id_1),
      .id_11(-1),
      .id_12(id_1 + -1),
      .id_13(id_1),
      .id_14(-1),
      .id_15(id_3 ? id_4 == -1 : 1),
      .id_16(-1),
      .id_17(id_4),
      .id_18(),
      .id_19(id_5),
      .id_20(1'b0)
  );
  for (id_6 = 1; -1 < id_4; id_1 = id_3) wire id_7;
  wire id_8;
  wire id_9 = id_3 != id_4 == -1'd0 + id_6;
endmodule
