{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741300908737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741300908737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 06 17:41:48 2025 " "Processing started: Thu Mar 06 17:41:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741300908737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300908737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300908737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741300909003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741300909003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "Tester.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915190 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915205 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915205 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/HVAC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915221 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/HVAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-gates " "Found design unit 1: Compx1-gates" {  } { { "Compx1.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915221 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-gates " "Found design unit 1: Compx4-gates" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915221 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915236 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_inverters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_Inverters-gates " "Found design unit 1: PB_Inverters-gates" {  } { { "PB_Inverters.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/PB_Inverters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915252 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_Inverters " "Found entity 1: PB_Inverters" {  } { { "PB_Inverters.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/PB_Inverters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file energy_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_Monitor-one " "Found design unit 1: Energy_Monitor-one" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915252 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_Monitor " "Found entity 1: Energy_Monitor" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODE_SELECT-mux_logic " "Found design unit 1: MODE_SELECT-mux_logic" {  } { { "MODE_SELECT.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/MODE_SELECT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915252 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODE_SELECT " "Found entity 1: MODE_SELECT" {  } { { "MODE_SELECT.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/MODE_SELECT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300915252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741300915283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Inverters PB_Inverters:inst9 " "Elaborating entity \"PB_Inverters\" for hierarchy \"PB_Inverters:inst9\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst9" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:inst1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:inst1\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst1" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:inst3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:inst3\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst3" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:inst4 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:inst4\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst4" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A3LTB3 Compx4.vhd(34) " "Verilog HDL or VHDL warning at Compx4.vhd(34): object \"A3LTB3\" assigned a value but never read" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741300915330 "|LogicalStep_Lab3_top|Compx4:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2LTB2 Compx4.vhd(39) " "Verilog HDL or VHDL warning at Compx4.vhd(39): object \"A2LTB2\" assigned a value but never read" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741300915330 "|LogicalStep_Lab3_top|Compx4:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1LTB1 Compx4.vhd(43) " "Verilog HDL or VHDL warning at Compx4.vhd(43): object \"A1LTB1\" assigned a value but never read" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741300915330 "|LogicalStep_Lab3_top|Compx4:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0LTB0 Compx4.vhd(47) " "Verilog HDL or VHDL warning at Compx4.vhd(47): object \"A0LTB0\" assigned a value but never read" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741300915330 "|LogicalStep_Lab3_top|Compx4:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:inst4\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:inst4\|Compx1:INST1\"" {  } { { "Compx4.vhd" "INST1" { Text "N:/ECE124/Lab3 New/Lab3 New/Compx4.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODE_SELECT MODE_SELECT:inst5 " "Elaborating entity \"MODE_SELECT\" for hierarchy \"MODE_SELECT:inst5\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst5" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:INST6 " "Elaborating entity \"Tester\" for hierarchy \"Tester:INST6\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST6" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EQ_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"EQ_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741300915346 "|LogicalStep_Lab3_top|Tester:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GT_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"GT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741300915346 "|LogicalStep_Lab3_top|Tester:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LT_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"LT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741300915346 "|LogicalStep_Lab3_top|Tester:INST6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVAC HVAC:inst7 " "Elaborating entity \"HVAC\" for hierarchy \"HVAC:inst7\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst7" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk HVAC.vhd(47) " "VHDL Process Statement warning at HVAC.vhd(47): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/HVAC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|HVAC:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz HVAC.vhd(49) " "VHDL Process Statement warning at HVAC.vhd(49): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/HVAC.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|HVAC:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_Monitor Energy_Monitor:inst8 " "Elaborating entity \"Energy_Monitor\" for hierarchy \"Energy_Monitor:inst8\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst8" { Text "N:/ECE124/Lab3 New/Lab3 New/LogicalStep_Lab3_top.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "increase Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"increase\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decrease Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"decrease\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "at_temp Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"at_temp\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AC Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"AC\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "furnace Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"furnace\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blower Energy_Monitor.vhd(39) " "VHDL Process Statement warning at Energy_Monitor.vhd(39): inferring latch(es) for signal or variable \"blower\", which holds its previous value in one or more paths through the process" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blower Energy_Monitor.vhd(39) " "Inferred latch for \"blower\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "furnace Energy_Monitor.vhd(39) " "Inferred latch for \"furnace\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC Energy_Monitor.vhd(39) " "Inferred latch for \"AC\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "at_temp Energy_Monitor.vhd(39) " "Inferred latch for \"at_temp\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrease Energy_Monitor.vhd(39) " "Inferred latch for \"decrease\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase Energy_Monitor.vhd(39) " "Inferred latch for \"increase\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run Energy_Monitor.vhd(39) " "Inferred latch for \"run\" at Energy_Monitor.vhd(39)" {  } { { "Energy_Monitor.vhd" "" { Text "N:/ECE124/Lab3 New/Lab3 New/Energy_Monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300915361 "|LogicalStep_Lab3_top|Energy_Monitor:inst8"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741300915752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741300916252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300916252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741300916346 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741300916346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741300916346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741300916346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741300916393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 06 17:41:56 2025 " "Processing ended: Thu Mar 06 17:41:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741300916393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741300916393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741300916393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300916393 ""}
