00000000 W __heap_end
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
00000068 t __c.1844
00000078 t __c.1850
0000007f t __c.1977
0000008a T __ctors_end
0000008a T __ctors_start
0000008a T __dtors_end
0000008a T __dtors_start
0000008a W __init
0000008a T __trampolines_end
0000008a T __trampolines_start
00000096 T __do_copy_data
000000ac T __do_clear_bss
000000b4 t .do_clear_bss_loop
000000b6 t .do_clear_bss_start
000000c4 T __bad_interrupt
000000c4 W __vector_1
000000c4 W __vector_10
000000c4 W __vector_15
000000c4 W __vector_16
000000c4 W __vector_2
000000c4 W __vector_20
000000c4 W __vector_22
000000c4 W __vector_23
000000c4 W __vector_24
000000c4 W __vector_25
000000c4 W __vector_3
000000c4 W __vector_4
000000c4 W __vector_5
000000c4 W __vector_6
000000c8 T __vector_14
0000011a W port_switch
00000178 W port_halt
0000017c T _port_thread_start
0000018a T _idle_thread
0000019c T chSysInit
000001ee T chSysTimerHandlerI
00000298 T _vt_init
000002be T chVTSetI
00000336 T chVTResetI
0000037e T chTimeIsWithin
000003aa t wakeup
00000442 T _scheduler_init
00000468 T chSchReadyI
000004ac T chSchGoSleepS
000004ee T chSchGoSleepTimeoutS
00000560 T chSchWakeupS
000005fc T chSchIsPreemptionRequired
00000628 T chSchDoRescheduleBehind
000006a6 T chSchDoRescheduleAhead
0000071c T chSchRescheduleS
0000073c T chSchDoReschedule
00000750 T _thread_init
000007ae T chThdCreateI
00000852 T chThdCreateStatic
00000870 T chThdSetPriority
00000898 T chThdResume
000008b6 T chThdTerminate
000008c4 T chThdSleep
000008d2 T chThdSleepUntil
000008ee T chThdYield
000008ff W __stack
00000912 T chThdExitS
0000097a T chThdExit
00000980 T chThdWait
000009b4 T chRegFirstThread
000009c2 T chRegNextThread
000009de T chSemInit
000009ec T chSemResetI
00000a3a T chSemReset
00000a48 T chSemWaitS
00000aa8 T chSemWait
00000ab2 T chSemWaitTimeoutS
00000b12 T chSemWaitTimeout
00000b1c T chSemSignal
00000b5c T chSemSignalI
00000b94 T chSemAddCounterI
00000bda T chSemSignalWait
00000c7c T chMtxInit
00000c8c T chMtxLockS
00000e0c T chMtxLock
00000e16 T chMtxTryLock
00000e52 T chMtxTryLockS
00000e88 T chMtxUnlock
00000f26 T chMtxUnlockS
00000fba T chMtxUnlockAll
00001058 T chCondInit
00001064 T chCondSignal
00001098 T chCondSignalI
000010ca T chCondBroadcastI
0000110e T chCondBroadcast
0000111c T chCondWaitS
00001198 T chCondWait
000011a2 T chCondWaitTimeoutS
0000123c T chCondWaitTimeout
00001246 T chEvtRegisterMask
0000126e T chEvtUnregister
00001294 T chEvtGetAndClearEvents
000012ae T chEvtAddEvents
000012c2 T chEvtGetAndClearFlags
000012ce T chEvtSignalI
00001300 T chEvtSignal
0000130e T chEvtBroadcastFlagsI
00001350 T chEvtBroadcastFlags
0000135e T chEvtGetAndClearFlagsI
00001366 T chEvtDispatch
000013c8 T chEvtWaitOne
00001408 T chEvtWaitAny
00001440 T chEvtWaitAll
00001478 T chEvtWaitOneTimeout
000014d6 T chEvtWaitAnyTimeout
0000152e T chEvtWaitAllTimeout
00001580 T chMsgSend
000015ce T chMsgWait
00001628 T chMsgRelease
00001632 T chMBInit
00001668 T chMBReset
000016a6 T chMBPostS
00001700 T chMBPost
0000170a T chMBPostI
0000174c T chMBPostAheadS
000017aa T chMBPostAhead
000017b4 T chMBPostAheadI
000017fa T chMBFetchS
0000185a T chMBFetch
00001864 T chMBFetchI
000018b4 t qwait
000018f4 T chIQInit
00001928 T chIQResetI
0000197c T chIQPutI
00001a0e T chIQGetTimeout
00001a7c T chIQReadTimeout
00001b20 T chOQInit
00001b54 T chOQResetI
00001bb0 T chOQPutTimeout
00001c2a T chOQGetI
00001cac T chOQWriteTimeout
00001d54 T halInit
00001d74 T adcInit
00001d78 T adcObjectInit
00001d9a T adcStart
00001db6 T adcStop
00001dce T adcStartConversion
00001dea T adcStartConversionI
00001e00 T adcStopConversion
00001e38 T adcStopConversionI
00001e76 T adcConvert
00001eba T adcAcquireBus
00001ec0 T adcReleaseBus
00001ec4 T palReadBus
00001ee0 T palWriteBus
00001f12 T palSetBusMode
00001f30 T pwmInit
00001f34 T pwmObjectInit
00001f40 T pwmStart
00001f68 T pwmStop
00001f80 T pwmChangePeriod
00001f90 T pwmEnableChannel
00001f9a T pwmDisableChannel
00001fa4 t readt
00001faa t read
00001fb4 t writet
00001fba t write
00001fc4 t gett
00001fca t get
00001fd4 t putt
00001fda t put
00001fe4 T sdInit
00001fe8 T sdObjectInit
00002042 T sdStart
0000205a T sdStop
00002086 T sdIncomingDataI
000020d6 T sdRequestDataI
0000210e T spiInit
00002112 T spiObjectInit
00002126 T spiStart
0000214c T spiStop
00002174 T spiSelect
00002182 T spiUnselect
00002190 T spiStartIgnore
000021a2 T spiStartExchange
000021b4 T spiStartSend
000021c6 T spiStartReceive
000021d8 T spiIgnore
00002206 T spiExchange
00002234 T spiSend
00002262 T spiReceive
00002290 T spiAcquireBus
00002296 T spiReleaseBus
0000229a T hal_lld_init
00002300 T _pal_lld_init
0000231c T _pal_lld_setgroupmode
00002364 t notify1
00002370 T __vector_18
000023f0 T __vector_19
0000245a T sd_lld_init
0000246a T sd_lld_start
000024d6 T sd_lld_stop
000024ec T __vector_21
0000274a T adc_lld_init
00002762 T adc_lld_start
00002794 T adc_lld_stop
000027aa T adc_lld_start_conversion
00002800 T adc_lld_stop_conversion
0000280c T getTimerIndex
00002818 T __vector_13
0000287a T __vector_11
000028dc T __vector_12
0000293e T __vector_9
000029a0 T __vector_7
00002a02 T __vector_8
00002a64 T pwm_lld_init
00002a8c T pwm_lld_start
00002ad6 T pwm_lld_stop
00002af0 T pwm_lld_change_period
00002af2 T pwm_lld_enable_channel
00002d36 T pwm_lld_disable_channel
00002da2 t spi_start_transmission
00002dea T __vector_17
00002ee4 T spi_lld_init
00002eec T spi_lld_start
00002f2e T spi_lld_stop
00002f44 T spi_lld_select
00002f52 T spi_lld_unselect
00002f60 T spi_lld_ignore
00002f72 T spi_lld_exchange
00002f84 T spi_lld_send
00002f96 T spi_lld_receive
00002fa8 T spi_lld_polled_exchange
00002fd0 T findBestPrescaler
000030ec T boardInit
000030ee t tmrcb
00003110 T evtStart
00003132 T evtStop
00003146 t long_to_string_with_divisor.constprop.0
0000322e T chprintf
00003604 T main
0000364a T vfprintf
000038b4 t putval
000038cc t mulacc
00003924 t skip_spaces
00003956 t conv_int
00003a4c T vfscanf
00003c5c T __umulhisi3
00003c74 T __mulsi3
00003c94 T __udivmodhi4
00003c9c t __udivmodhi4_loop
00003caa t __udivmodhi4_ep
00003cbc T __udivmodsi4
00003cc8 t __udivmodsi4_loop
00003ce2 t __udivmodsi4_ep
00003d00 T __divmodsi4
00003d18 t __divmodsi4_neg1
00003d28 t __divmodsi4_neg2
00003d36 t __divmodsi4_exit
00003d38 T __prologue_saves__
00003d70 T __epilogue_restores__
00003da6 T __muluhisi3
00003dbc T isspace
00003dcc T strchr_P
00003de2 T fgetc
00003e62 T fputc
00003eba T ungetc
00003ef4 T __ultoa_invert
00003fb0 T __ctype_isfalse
00003fb4 T __ctype_istrue
00003fb6 T _exit
00003fb6 W exit
00003fb8 t __stop_program
00003fba A __data_load_start
00003fba T _etext
00004054 A __data_load_end
00800100 D __data_start
00800100 D timer_registers_table
00800130 D clock_source_extended
00800137 D ratio_extended
00800145 D clock_source_base
0080014a D ratio_base
00800154 D ch_debug
0080016a d vmt
0080017a d default_config
0080017d D pal_default_config
0080019a B __bss_start
0080019a D __data_end
0080019a D _edata
0080019a b mainthread.1935
008001ba B _idle_thread_wa
00800227 B vtlist
0080022f B rlist
0080023c B SD1
00800285 B ADCD1
0080029a B PWMD2
0080029f B PWMD1
008002a4 B SPID1
008002b7 B __bss_end
008002b7 N _end
00810000 N __eeprom_end
