$date
	Thu Dec 16 11:06:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$scope module P1 $end
$var wire 1 " clk $end
$var wire 4 $ in [3:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b1 $
b1 #
0"
bx !
$end
#1
b1 !
b1 %
1"
#2
0"
b10 #
b10 $
#3
b10 !
b10 %
1"
#4
0"
b1100 #
b1100 $
#5
b1111 !
b1111 %
1"
b1111 #
b1111 $
#6
0"
#7
1"
#8
0"
#9
1"
