
                         Lattice Mapping Report File

Design:  lab2_wc
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Sat Sep  6 19:12:55 2025

Design Information
------------------

Command line:   map -pdc C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/radiant_p
     roject/lab2_wc/pins.pdc -i lab2_wc_impl_1_syn.udb -o lab2_wc_impl_1_map.udb
     -mp lab2_wc_impl_1.mrp -hierrpt -gui -msgset C:/Users/wchan/Documents/GitHu
     b/e155Lab2/fpga/radiant_project/lab2_wc/promote.xml

Design Summary
--------------

   Number of slice registers:  19 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            23 out of  5280 (<1%)
      Number of logic LUT4s:               3
      Number of ripple logic:             10 (20 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net int_osc: 10 loads, 10 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 4 loads
      Net select: 3 loads
      Net n111: 2 loads
      Net n113: 2 loads
      Net n115: 2 loads
      Net n117: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net n371: 2 loads
      Net n374: 2 loads
      Net n377: 2 loads
      Net n380: 2 loads





   Number of warnings:  16
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'switch_1[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_1[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'switch_2[0]' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_out[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| seg_out[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_out[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_out[3]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[4]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| leds[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_out[4]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_out[5]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| anodes[1]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| anodes[0]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_out[6]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 15
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: bcd5c662d2c095e6b185f01816ec1dbd1209e8b7


                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
