# 1 "arch/arm64/boot/dts/freescale/imx8qxp-mek.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-mek.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-clock.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/imx/rsrc.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8qxp.h" 1
# 13 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  gpio0 = &lsio_gpio0;
  gpio1 = &lsio_gpio1;
  gpio2 = &lsio_gpio2;
  gpio3 = &lsio_gpio3;
  gpio4 = &lsio_gpio4;
  gpio5 = &lsio_gpio5;
  gpio6 = &lsio_gpio6;
  gpio7 = &lsio_gpio7;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mu1 = &lsio_mu1;
  serial0 = &adma_lpuart0;
  serial1 = &adma_lpuart1;
  serial2 = &adma_lpuart2;
  serial3 = &adma_lpuart3;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;


  A35_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 a35_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <150000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xc0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dsp_reserved: dsp@92400000 {
   reg = <0 0x92400000 0 0x2000000>;
   no-map;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 scu {
  compatible = "fsl,imx-scu";
  mbox-names = "tx0", "tx1", "tx2", "tx3",
        "rx0", "rx1", "rx2", "rx3",
        "gip3";
  mboxes = <&lsio_mu1 0 0
     &lsio_mu1 0 1
     &lsio_mu1 0 2
     &lsio_mu1 0 3
     &lsio_mu1 1 0
     &lsio_mu1 1 1
     &lsio_mu1 1 2
     &lsio_mu1 1 3
     &lsio_mu1 3 3>;

  clk: clock-controller {
   compatible = "fsl,imx8qxp-clk";
   #clock-cells = <1>;
   clocks = <&xtal32k &xtal24m>;
   clock-names = "xtal_32KHz", "xtal_24Mhz";
  };

  iomuxc: pinctrl {
   compatible = "fsl,imx8qxp-iomuxc";
  };

  ocotp: imx8qx-ocotp {
   compatible = "fsl,imx8qxp-scu-ocotp";
   #address-cells = <1>;
   #size-cells = <1>;
  };

  pd: imx8qx-pd {
   compatible = "fsl,imx8qxp-scu-pd";
   #power-domain-cells = <1>;
  };

  rtc: rtc {
   compatible = "fsl,imx8qxp-sc-rtc";
  };

  watchdog {
   compatible = "fsl,imx8qxp-sc-wdt", "fsl,imx-sc-wdt";
   timeout-sec = <60>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 xtal32k: clock-xtal32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xtal_32KHz";
 };

 xtal24m: clock-xtal24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xtal_24MHz";
 };

 adma_subsys: bus@59000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x59000000 0x0 0x59000000 0x2000000>;

  adma_lpcg: clock-controller@59000000 {
   compatible = "fsl,imx8qxp-lpcg-adma";
   reg = <0x59000000 0x2000000>;
   #clock-cells = <1>;
  };

  adma_dsp: dsp@596e8000 {
   compatible = "fsl,imx8qxp-dsp";
   reg = <0x596e8000 0x88000>;
   clocks = <&adma_lpcg 42>,
    <&adma_lpcg 44>,
    <&adma_lpcg 43>;
   clock-names = "ipg", "ocram", "core";
   power-domains = <&pd 226>,
    <&pd 235>,
    <&pd 512>,
    <&pd 513>;
   mbox-names = "txdb0", "txdb1",
    "rxdb0", "rxdb1";
   mboxes = <&lsio_mu13 2 0>,
    <&lsio_mu13 2 1>,
    <&lsio_mu13 3 0>,
    <&lsio_mu13 3 1>;
   memory-region = <&dsp_reserved>;
   status = "disabled";
  };

  adma_lpuart0: serial@5a060000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a060000 0x1000>;
   interrupts = <0 225 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 0>,
     <&adma_lpcg 1>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 57>;
   status = "disabled";
  };

  adma_lpuart1: serial@5a070000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a070000 0x1000>;
   interrupts = <0 226 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 2>,
     <&adma_lpcg 3>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 58>;
   status = "disabled";
  };

  adma_lpuart2: serial@5a080000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a080000 0x1000>;
   interrupts = <0 227 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 4>,
     <&adma_lpcg 5>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 59>;
   status = "disabled";
  };

  adma_lpuart3: serial@5a090000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a090000 0x1000>;
   interrupts = <0 228 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 6>,
     <&adma_lpcg 7>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 60>;
   status = "disabled";
  };

  adma_i2c0: i2c@5a800000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a800000 0x4000>;
   interrupts = <0 220 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 25>;
   clock-names = "per";
   assigned-clocks = <&clk 181>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 96>;
   status = "disabled";
  };

  adma_i2c1: i2c@5a810000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a810000 0x4000>;
   interrupts = <0 221 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 26>;
   clock-names = "per";
   assigned-clocks = <&clk 182>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 97>;
   status = "disabled";
  };

  adma_i2c2: i2c@5a820000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a820000 0x4000>;
   interrupts = <0 222 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 27>;
   clock-names = "per";
   assigned-clocks = <&clk 183>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 98>;
   status = "disabled";
  };

  adma_i2c3: i2c@5a830000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a830000 0x4000>;
   interrupts = <0 223 4>;
   interrupt-parent = <&gic>;
   clocks = <&adma_lpcg 28>;
   clock-names = "per";
   assigned-clocks = <&clk 184>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 99>;
   status = "disabled";
  };
 };

 conn_subsys: bus@5b000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

  conn_lpcg: clock-controller@5b200000 {
   compatible = "fsl,imx8qxp-lpcg-conn";
   reg = <0x5b200000 0xb0000>;
   #clock-cells = <1>;
  };

  usdhc1: mmc@5b010000 {
   compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
   interrupt-parent = <&gic>;
   interrupts = <0 232 4>;
   reg = <0x5b010000 0x10000>;
   clocks = <&conn_lpcg 0>,
     <&conn_lpcg 1>,
     <&conn_lpcg 2>;
   clock-names = "ipg", "per", "ahb";
   assigned-clocks = <&clk 40>;
   assigned-clock-rates = <200000000>;
   power-domains = <&pd 248>;
   status = "disabled";
  };

  usdhc2: mmc@5b020000 {
   compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
   interrupt-parent = <&gic>;
   interrupts = <0 233 4>;
   reg = <0x5b020000 0x10000>;
   clocks = <&conn_lpcg 3>,
     <&conn_lpcg 4>,
     <&conn_lpcg 5>;
   clock-names = "ipg", "per", "ahb";
   assigned-clocks = <&clk 41>;
   assigned-clock-rates = <200000000>;
   power-domains = <&pd 249>;
   fsl,tuning-start-tap = <20>;
   fsl,tuning-step= <2>;
   status = "disabled";
  };

  usdhc3: mmc@5b030000 {
   compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
   interrupt-parent = <&gic>;
   interrupts = <0 234 4>;
   reg = <0x5b030000 0x10000>;
   clocks = <&conn_lpcg 6>,
     <&conn_lpcg 7>,
     <&conn_lpcg 8>;
   clock-names = "ipg", "per", "ahb";
   assigned-clocks = <&clk 42>;
   assigned-clock-rates = <200000000>;
   power-domains = <&pd 250>;
   status = "disabled";
  };

  fec1: ethernet@5b040000 {
   compatible = "fsl,imx8qxp-fec", "fsl,imx6sx-fec";
   reg = <0x5b040000 0x10000>;
   interrupts = <0 258 4>,
         <0 256 4>,
         <0 257 4>,
         <0 259 4>;
   clocks = <&conn_lpcg 18>,
     <&conn_lpcg 16>,
     <&conn_lpcg 15>,
     <&conn_lpcg 14>;
   clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
   fsl,num-tx-queues=<3>;
   fsl,num-rx-queues=<3>;
   power-domains = <&pd 251>;
   status = "disabled";
  };

  fec2: ethernet@5b050000 {
   compatible = "fsl,imx8qxp-fec", "fsl,imx6sx-fec";
   reg = <0x5b050000 0x10000>;
   interrupts = <0 262 4>,
     <0 260 4>,
     <0 261 4>,
     <0 263 4>;
   clocks = <&conn_lpcg 23>,
     <&conn_lpcg 21>,
     <&conn_lpcg 20>,
     <&conn_lpcg 19>;
   clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
   fsl,num-tx-queues=<3>;
   fsl,num-rx-queues=<3>;
   power-domains = <&pd 252>;
   status = "disabled";
  };
 };

 ddr_subsyss: bus@5c000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5c000000 0x0 0x5c000000 0x1000000>;

  ddr-pmu@5c020000 {
   compatible = "fsl,imx8-ddr-pmu";
   reg = <0x5c020000 0x10000>;
   interrupt-parent = <&gic>;
   interrupts = <0 131 4>;
  };
 };

 lsio_subsys: bus@5d000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5d000000 0x0 0x5d000000 0x1000000>;

  lsio_gpio0: gpio@5d080000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d080000 0x10000>;
   interrupts = <0 136 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 199>;
  };

  lsio_gpio1: gpio@5d090000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d090000 0x10000>;
   interrupts = <0 137 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 200>;
  };

  lsio_gpio2: gpio@5d0a0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0a0000 0x10000>;
   interrupts = <0 138 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 201>;
  };

  lsio_gpio3: gpio@5d0b0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0b0000 0x10000>;
   interrupts = <0 139 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 202>;
  };

  lsio_gpio4: gpio@5d0c0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0c0000 0x10000>;
   interrupts = <0 140 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 203>;
  };

  lsio_gpio5: gpio@5d0d0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0d0000 0x10000>;
   interrupts = <0 141 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 204>;
  };

  lsio_gpio6: gpio@5d0e0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0e0000 0x10000>;
   interrupts = <0 142 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 205>;
  };

  lsio_gpio7: gpio@5d0f0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0f0000 0x10000>;
   interrupts = <0 143 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 206>;
  };

  lsio_mu0: mailbox@5d1b0000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1b0000 0x10000>;
   interrupts = <0 176 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu1: mailbox@5d1c0000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1c0000 0x10000>;
   interrupts = <0 177 4>;
   #mbox-cells = <2>;
  };

  lsio_mu2: mailbox@5d1d0000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1d0000 0x10000>;
   interrupts = <0 178 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu3: mailbox@5d1e0000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1e0000 0x10000>;
   interrupts = <0 179 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu4: mailbox@5d1f0000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1f0000 0x10000>;
   interrupts = <0 180 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu13: mailbox@5d280000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d280000 0x10000>;
   interrupts = <0 192 4>;
   #mbox-cells = <2>;
   power-domains = <&pd 226>;
  };

  lsio_lpcg: clock-controller@5d400000 {
   compatible = "fsl,imx8qxp-lpcg-lsio";
   reg = <0x5d400000 0x400000>;
   #clock-cells = <1>;
  };
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8qxp-mek.dts" 2

/ {
 model = "Freescale i.MX8QXP MEK";
 compatible = "fsl,imx8qxp-mek", "fsl,imx8qxp";

 chosen {
  stdout-path = &adma_lpuart0;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x40000000>;
 };

 reg_usdhc2_vmmc: usdhc2-vmmc {
  compatible = "regulator-fixed";
  regulator-name = "SD1_SPWR";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
  gpio = <&lsio_gpio4 19 0>;
  enable-active-high;
 };
};

&adma_lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
 status = "okay";
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
  };
 };
};

&adma_i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c1 &pinctrl_ioexp_rst>;
 status = "okay";

 i2c-switch@71 {
  compatible = "nxp,pca9646", "nxp,pca9546";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x71>;
  reset-gpios = <&lsio_gpio1 1 1>;

  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;

   max7322: gpio@68 {
    compatible = "maxim,max7322";
    reg = <0x68>;
    gpio-controller;
    #gpio-cells = <2>;
   };
  };

  i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
  };

  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;

   pressure-sensor@60 {
    compatible = "fsl,mpl3115";
    reg = <0x60>;
   };
  };

  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <3>;

   pca9557_a: gpio@1a {
    compatible = "nxp,pca9557";
    reg = <0x1a>;
    gpio-controller;
    #gpio-cells = <2>;
   };

   pca9557_b: gpio@1d {
    compatible = "nxp,pca9557";
    reg = <0x1d>;
    gpio-controller;
    #gpio-cells = <2>;
   };

   light-sensor@44 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_isl29023>;
    compatible = "isil,isl29023";
    reg = <0x44>;
    interrupt-parent = <&lsio_gpio1>;
    interrupts = <2 2>;
   };
  };
 };
};

&usdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc1>;
 bus-width = <8>;
 no-sd;
 no-sdio;
 non-removable;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc2>;
 bus-width = <4>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 cd-gpios = <&lsio_gpio4 22 1>;
 wp-gpios = <&lsio_gpio4 21 0>;
 status = "okay";
};

&iomuxc {
 pinctrl_fec1: fec1grp {
  fsl,pins = <
   53 0 0x06000020
   52 0 0x06000020
   38 0 0x06000020
   37 0 0x06000020
   39 0 0x06000020
   40 0 0x06000020
   41 0 0x06000020
   42 0 0x06000020
   44 0 0x06000020
   45 0 0x06000020
   46 0 0x06000020
   47 0 0x06000020
   48 0 0x06000020
   49 0 0x06000020
  >;
 };

 pinctrl_ioexp_rst: ioexp_rst_grp {
  fsl,pins = <
   90 4 0x06000021
  >;
 };

 pinctrl_isl29023: isl29023grp {
  fsl,pins = <
   91 4 0x00000021
  >;
 };

 pinctrl_lpi2c1: lpi2c1grp {
  fsl,pins = <
   5 0 0x06000021
   7 0 0x06000021
  >;
 };

 pinctrl_lpuart0: lpuart0grp {
  fsl,pins = <
   111 0 0x06000020
   112 0 0x06000020
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   9 0 0x06000041
   10 0 0x00000021
   11 0 0x00000021
   12 0 0x00000021
   13 0 0x00000021
   14 0 0x00000021
   16 0 0x00000021
   17 0 0x00000021
   18 0 0x00000021
   19 0 0x00000021
   20 0 0x00000041
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   30 0 0x06000041
   31 0 0x00000021
   32 0 0x00000021
   33 0 0x00000021
   34 0 0x00000021
   35 0 0x00000021
   24 0 0x00000021
  >;
 };
};

&adma_dsp {
 status = "okay";
};
