/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 408 128)
	(text "Ram_grande_rtl" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 96 20 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "PortAClk" (rect 0 0 37 12)(font "Arial" ))
		(text "PortAClk" (rect 21 27 58 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "PortAAddr[(ADDRWIDTH-1)..0]" (rect 0 0 138 12)(font "Arial" ))
		(text "PortAAddr[(ADDRWIDTH-1)..0]" (rect 21 43 159 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "PortADataIn[(DATAWIDTH-1)..0]" (rect 0 0 141 12)(font "Arial" ))
		(text "PortADataIn[(DATAWIDTH-1)..0]" (rect 21 59 162 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "PortAWriteEnable" (rect 0 0 74 12)(font "Arial" ))
		(text "PortAWriteEnable" (rect 21 75 95 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 392 32)
		(output)
		(text "PortADataOut[(DATAWIDTH-1)..0]" (rect 0 0 148 12)(font "Arial" ))
		(text "PortADataOut[(DATAWIDTH-1)..0]" (rect 223 27 371 39)(font "Arial" ))
		(line (pt 392 32)(pt 376 32)(line_width 3))
	)
	(parameter
		"DATAWIDTH"
		"11"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDRWIDTH"
		"11"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"MEMDEPTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"SPRAM"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"READ_MODE_A"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"READ_WRITE_A"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ENABLE_WR_PORTA"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REGISTER_RD_ADDR_PORTA"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REGISTER_OUTPUT_PORTA"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ENABLE_OUTPUT_REG_PORTA"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"RESET_OUTPUT_REG_PORTA"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"READ_MODE_B"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"READ_WRITE_B"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ENABLE_WR_PORTB"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REGISTER_RD_ADDR_PORTB"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REGISTER_OUTPUT_PORTB"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ENABLE_OUTPUT_REG_PORTB"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"RESET_OUTPUT_REG_PORTB"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 376 96)(line_width 1))
	)
	(annotation_block (parameter)(rect 408 -64 508 16))
)
