// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module AXI4Fragmenter(	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  output        auto_in_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_in_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [36:0] auto_in_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_in_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_in_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_in_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_in_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_in_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_in_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_in_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_in_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_in_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_in_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_in_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_in_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_in_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_in_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [36:0] auto_in_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_in_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_in_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_in_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_in_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_in_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_in_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_in_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_in_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_in_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_in_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_in_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_in_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [36:0] auto_out_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_out_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_aw_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_out_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [7:0]  auto_out_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_out_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_out_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_b_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [36:0] auto_out_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_out_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_ar_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_out_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_out_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_out_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_r_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_r_bits_last	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
);

  wire             nodeOut_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33]
  wire             w_idle;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:30]
  wire             in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35]
  wire             _in_w_deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire             _in_w_deq_q_io_deq_bits_last;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire             _deq_q_1_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _deq_q_1_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [7:0]       _deq_q_1_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [2:0]       _deq_q_1_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [1:0]       _deq_q_1_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire             _deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _deq_q_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [7:0]       _deq_q_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [2:0]       _deq_q_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [1:0]       _deq_q_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg              busy;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
  reg  [36:0]      r_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25]
  reg  [7:0]       r_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25]
  wire [7:0]       len = busy ? r_len : _deq_q_io_deq_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _out_bits_addr_T = ~addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28]
  wire [9:0]       _out_bits_addr_T_1 = 10'h7 << _deq_q_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg              busy_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
  reg  [36:0]      r_addr_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25]
  reg  [7:0]       r_len_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25]
  wire [7:0]       len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _out_bits_addr_T_6 = ~addr_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28]
  wire [9:0]       _out_bits_addr_T_7 = 10'h7 << _deq_q_1_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg              wbeats_latched;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35]
  wire             _in_aw_ready_T = w_idle | wbeats_latched;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :167:52, :177:30]
  wire             nodeOut_aw_valid = _deq_q_1_io_deq_valid & _in_aw_ready_T;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign in_aw_ready = auto_out_aw_ready & _in_aw_ready_T;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:52, :168:35]
  wire             wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :169:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [8:0]       w_counter;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30]
  assign w_idle = w_counter == 9'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :177:30]
  wire [8:0]       w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :176:30, :177:30, :178:{23,35}]
  wire             w_last = w_todo == 9'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :179:27]
  wire             _w_counter_T = auto_out_w_ready & nodeOut_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign nodeOut_w_valid = _in_w_deq_q_io_deq_valid & (~w_idle | wbeats_valid);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
      if (~reset & {~_w_counter_T, w_todo} == 10'h0) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :181:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
          $error("Assertion failed\n    at Fragmenter.scala:181 assert (!out.w.fire || w_todo =/= 0.U) // underflow impossible\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
      end
      if (~reset & ~(~nodeOut_w_valid | ~_in_w_deq_q_io_deq_bits_last | w_last)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:179:27, :181:14, :185:33, :190:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
          $error("Assertion failed\n    at Fragmenter.scala:190 assert (!out.w.valid || !in_w.bits.last || w_last)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             nodeOut_b_ready = auto_in_b_ready | ~auto_out_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:{33,36}]
  reg  [1:0]       error_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_4;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_5;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_8;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_9;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_10;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_11;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_12;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_13;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_14;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  reg  [1:0]       error_15;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  wire [15:0][1:0] _GEN = {{error_15}, {error_14}, {error_13}, {error_12}, {error_11}, {error_10}, {error_9}, {error_8}, {error_7}, {error_6}, {error_5}, {error_4}, {error_3}, {error_2}, {error_1}, {error_0}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :212:41]
  wire             _GEN_0 = nodeOut_b_ready & auto_out_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [36:0]      _inc_addr_T_1 = addr + {21'h0, 16'h1 << _deq_q_io_deq_bits_size};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [22:0]      _wrapMask_T_1 = {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _inc_addr_T_3 = addr_1 + {21'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [22:0]      _wrapMask_T_3 = {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [36:0]      _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire             _GEN_1 = auto_out_ar_ready & _deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  wire             _GEN_2 = in_aw_ready & _deq_q_1_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      busy <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
      busy_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
      wbeats_latched <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35]
      w_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30]
      error_0 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_1 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_2 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_3 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_4 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_5 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_6 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_7 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_8 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_9 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_10 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_11 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_12 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_13 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_14 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
      error_15 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      if (_GEN_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        busy <= |len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :118:27]
      if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        busy_1 <= |len_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :118:27]
      wbeats_latched <= ~(auto_out_aw_ready & nodeOut_aw_valid) & (wbeats_valid & w_idle | wbeats_latched);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :163:{26,43,60}, :164:{26,43}, :167:35, :169:35, :177:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      w_counter <= w_todo - {8'h0, _w_counter_T};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :178:23, :180:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (auto_out_b_bits_id == 4'h0 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_0 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_0 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h1 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_1 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_1 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h2 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_2 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_2 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h3 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_3 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_3 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h4 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_4 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_4 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h5 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_5 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_5 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h6 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_6 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_6 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h7 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_7 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_7 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h8 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_8 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_8 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'h9 & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_9 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_9 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'hA & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_10 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_10 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'hB & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_11 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_11 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'hC & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_12 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_12 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'hD & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_13 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_13 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if (auto_out_b_bits_id == 4'hE & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_14 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_14 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
      if ((&auto_out_b_bits_id) & _GEN_0)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_15 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_15 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:{46,64}]
    end
    if (_GEN_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      r_addr <= _deq_q_io_deq_bits_burst == 2'h0 ? _deq_q_io_deq_bits_addr : _deq_q_io_deq_bits_burst == 2'h2 ? {22'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]} | ~{_mux_addr_T_1[36:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]} : _inc_addr_T_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, :100:34, :108:29, :110:35, :111:{28,59}, :112:{20,33,45,47,49,62}, :114:60, :115:20, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      r_len <= len - 8'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25]
    end
    if (_GEN_2) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      r_addr_1 <= _deq_q_1_io_deq_bits_burst == 2'h0 ? _deq_q_1_io_deq_bits_addr : _deq_q_1_io_deq_bits_burst == 2'h2 ? {22'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]} | ~{_mux_addr_T_6[36:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]} : _inc_addr_T_3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, :100:34, :108:29, :110:35, :111:{28,59}, :112:{20,33,45,47,49,62}, :114:60, :115:20, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      r_len_1 <= len_1 - 8'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        end	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        busy = _RANDOM[3'h0][0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29]
        r_addr = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][5:0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :69:25]
        r_len = _RANDOM[3'h1][13:6];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25]
        busy_1 = _RANDOM[3'h1][14];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :69:25]
        r_addr_1 = {_RANDOM[3'h1][31:15], _RANDOM[3'h2][19:0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25]
        r_len_1 = _RANDOM[3'h2][27:20];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25]
        wbeats_latched = _RANDOM[3'h2][28];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :160:35]
        w_counter = {_RANDOM[3'h2][31:29], _RANDOM[3'h3][5:0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :176:30]
        error_0 = _RANDOM[3'h3][7:6];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_1 = _RANDOM[3'h3][9:8];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_2 = _RANDOM[3'h3][11:10];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_3 = _RANDOM[3'h3][13:12];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_4 = _RANDOM[3'h3][15:14];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_5 = _RANDOM[3'h3][17:16];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_6 = _RANDOM[3'h3][19:18];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_7 = _RANDOM[3'h3][21:20];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_8 = _RANDOM[3'h3][23:22];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_9 = _RANDOM[3'h3][25:24];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_10 = _RANDOM[3'h3][27:26];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_11 = _RANDOM[3'h3][29:28];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_12 = _RANDOM[3'h3][31:30];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :176:30, :211:26]
        error_13 = _RANDOM[3'h4][1:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26]
        error_14 = _RANDOM[3'h4][3:2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26]
        error_15 = _RANDOM[3'h4][5:4];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_AXI4BundleAR deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_ar_ready),
    .io_enq_valid      (auto_in_ar_valid),
    .io_enq_bits_id    (auto_in_ar_bits_id),
    .io_enq_bits_addr  (auto_in_ar_bits_addr),
    .io_enq_bits_len   (auto_in_ar_bits_len),
    .io_enq_bits_size  (auto_in_ar_bits_size),
    .io_enq_bits_burst (auto_in_ar_bits_burst),
    .io_enq_bits_lock  (auto_in_ar_bits_lock),
    .io_enq_bits_cache (auto_in_ar_bits_cache),
    .io_enq_bits_prot  (auto_in_ar_bits_prot),
    .io_enq_bits_qos   (auto_in_ar_bits_qos),
    .io_deq_ready      (auto_out_ar_ready & ~(|len)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :118:27, :119:30]
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_ar_bits_id),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst),
    .io_deq_bits_lock  (auto_out_ar_bits_lock),
    .io_deq_bits_cache (auto_out_ar_bits_cache),
    .io_deq_bits_prot  (auto_out_ar_bits_prot),
    .io_deq_bits_qos   (auto_out_ar_bits_qos)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_AXI4BundleAW deq_q_1 (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_aw_ready),
    .io_enq_valid      (auto_in_aw_valid),
    .io_enq_bits_id    (auto_in_aw_bits_id),
    .io_enq_bits_addr  (auto_in_aw_bits_addr),
    .io_enq_bits_len   (auto_in_aw_bits_len),
    .io_enq_bits_size  (auto_in_aw_bits_size),
    .io_enq_bits_burst (auto_in_aw_bits_burst),
    .io_enq_bits_lock  (auto_in_aw_bits_lock),
    .io_enq_bits_cache (auto_in_aw_bits_cache),
    .io_enq_bits_prot  (auto_in_aw_bits_prot),
    .io_enq_bits_qos   (auto_in_aw_bits_qos),
    .io_deq_ready      (in_aw_ready & ~(|len_1)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :118:27, :119:30, :168:35]
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_aw_bits_id),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst),
    .io_deq_bits_lock  (auto_out_aw_bits_lock),
    .io_deq_bits_cache (auto_out_aw_bits_cache),
    .io_deq_bits_prot  (auto_out_aw_bits_prot),
    .io_deq_bits_qos   (auto_out_aw_bits_qos)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_AXI4BundleW_TestHarness_UNIQUIFIED in_w_deq_q(	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready & (~w_idle | wbeats_valid)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:37, :186:{33,51}]
    .io_deq_valid     (_in_w_deq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (_in_w_deq_q_io_deq_bits_last)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_in_b_valid = auto_out_b_valid & auto_out_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :207:33]
  assign auto_in_b_bits_id = auto_out_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_b_bits_resp = auto_out_b_bits_resp | _GEN[auto_out_b_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :212:41]
  assign auto_in_r_valid = auto_out_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_id = auto_out_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_data = auto_out_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_last = auto_out_r_bits_last & auto_out_r_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :198:41]
  assign auto_out_aw_valid = nodeOut_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :167:35]
  assign auto_out_aw_bits_addr = ~{_out_bits_addr_T_6[36:3], _out_bits_addr_T_6[2:0] | ~(_out_bits_addr_T_7[2:0])};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  assign auto_out_aw_bits_size = _deq_q_1_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_aw_bits_burst = _deq_q_1_io_deq_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_aw_bits_echo_real_last = ~(|len_1);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :72:23, :118:27]
  assign auto_out_w_valid = nodeOut_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :185:33]
  assign auto_out_w_bits_last = w_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :179:27]
  assign auto_out_b_ready = nodeOut_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :208:33]
  assign auto_out_ar_valid = _deq_q_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_ar_bits_addr = ~{_out_bits_addr_T[36:3], _out_bits_addr_T[2:0] | ~(_out_bits_addr_T_1[2:0])};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  assign auto_out_ar_bits_size = _deq_q_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_ar_bits_burst = _deq_q_io_deq_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_ar_bits_echo_real_last = ~(|len);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :72:23, :118:27]
  assign auto_out_r_ready = auto_in_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
endmodule

