\hypertarget{_p_e___l_d_d_8h}{}\section{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\+P\+E\+\_\+\+L\+DD.h File Reference}
\label{_p_e___l_d_d_8h}\index{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\+P\+E\+\_\+\+L\+D\+D.\+h@{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\+P\+E\+\_\+\+L\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Pins1.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+S1.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+Serial\+Ldd1.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+S2.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+Serial\+Ldd2.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}T\+I1.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Timer\+Int\+Ldd1.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}T\+U1.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}L\+E\+D\+\_\+\+R\+O\+J\+O.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}L\+E\+D\+\_\+\+A\+Z\+U\+L.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}L\+E\+D\+\_\+\+V\+E\+R\+D\+E.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+S3.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+Serial\+Ldd3.\+h\char`\"{}}\\*
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___p_e___l_d_d__module_ga6cb22864b71fd00f200c9fb3375f4e29}{P\+E\+\_\+\+Fill\+Memory} (register void $\ast$Source\+Address\+Ptr, register uint8\+\_\+t c, register uint32\+\_\+t len)
\begin{DoxyCompactList}\small\item\em Fills a memory area block by a specified value. \end{DoxyCompactList}\item 
bool \hyperlink{group___p_e___l_d_d__module_ga9e049b01a45212fe5b6a8476fe124b59}{P\+E\+\_\+\+Peripheral\+Used} (uint32\+\_\+t Prph\+Base\+Address)
\begin{DoxyCompactList}\small\item\em Returns information whether a peripheral is allocated by P\+Ex or not. \end{DoxyCompactList}\item 
void \hyperlink{group___p_e___l_d_d__module_ga7fe8a131453ba765c5e85130a282eafb}{L\+D\+D\+\_\+\+Set\+Clock\+Configuration} (\hyperlink{group___p_e___types__module_ga369bcaf7f00caad5f994c72ac2629a37}{L\+D\+D\+\_\+\+T\+Clock\+Configuration} Clock\+Configuration)
\begin{DoxyCompactList}\small\item\em Changes the clock configuration of all L\+DD components in a project. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\subparagraph*{}

T\+H\+IS C\+O\+M\+P\+O\+N\+E\+NT M\+O\+D\+U\+LE IS G\+E\+N\+E\+R\+A\+T\+ED BY T\+HE T\+O\+OL. DO N\+OT M\+O\+D\+I\+FY IT. Filename \+: \hyperlink{_p_e___l_d_d_8h}{P\+E\+\_\+\+L\+D\+D.\+h} Project \+: Control\+Motor Processor \+: M\+K64\+F\+N1\+M0\+V\+L\+Q12 Version \+: Component 01.\+045, Driver 01.\+00, C\+PU db\+: 3.\+00.\+000 Compiler \+: G\+NU C Compiler Date/\+Time \+: 2016-\/04-\/08, 18\+:19, \# Code\+Gen\+: 42

Copyright \+: 1997 -\/ 2014 Freescale Semiconductor, Inc. All Rights Reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:

o Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

o Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

o Neither the name of Freescale Semiconductor, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE.

http\+: www.\+freescale.\+com mail\+: \href{mailto:support@freescale.com}{\tt support@freescale.\+com} \subparagraph*{}

\begin{DoxyVersion}{Version}
01.\+00 
\end{DoxyVersion}
