// Seed: 4239062029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  wire id_6;
endmodule
module module_1 (
    input  wand  id_0,
    output wand  id_1,
    input  wire  id_2,
    inout  logic id_3,
    output tri   id_4,
    input  wand  id_5,
    output wand  id_6,
    output tri0  id_7,
    output wor   id_8
    , id_10
);
  always begin
    id_3 <= 1;
  end
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
endmodule
