
carwasher_board_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08005fd4  08005fd4  00015fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006314  08006314  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08006314  08006314  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006314  08006314  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006314  08006314  00016314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006318  08006318  00016318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0800631c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000009c  080063b8  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  080063b8  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c85  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ed1  00000000  00000000  00031d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c8  00000000  00000000  00034c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001080  00000000  00000000  00035de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001979f  00000000  00000000  00036e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013bb6  00000000  00000000  00050607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fef5  00000000  00000000  000641bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f40b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c84  00000000  00000000  000f4108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005fbc 	.word	0x08005fbc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08005fbc 	.word	0x08005fbc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b3c      	ldr	r3, [pc, #240]	; (8000264 <MX_GPIO_Init+0x108>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a3b      	ldr	r2, [pc, #236]	; (8000264 <MX_GPIO_Init+0x108>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b39      	ldr	r3, [pc, #228]	; (8000264 <MX_GPIO_Init+0x108>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b36      	ldr	r3, [pc, #216]	; (8000264 <MX_GPIO_Init+0x108>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a35      	ldr	r2, [pc, #212]	; (8000264 <MX_GPIO_Init+0x108>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b33      	ldr	r3, [pc, #204]	; (8000264 <MX_GPIO_Init+0x108>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b30      	ldr	r3, [pc, #192]	; (8000264 <MX_GPIO_Init+0x108>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a2f      	ldr	r2, [pc, #188]	; (8000264 <MX_GPIO_Init+0x108>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b2d      	ldr	r3, [pc, #180]	; (8000264 <MX_GPIO_Init+0x108>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b2a      	ldr	r3, [pc, #168]	; (8000264 <MX_GPIO_Init+0x108>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a29      	ldr	r2, [pc, #164]	; (8000264 <MX_GPIO_Init+0x108>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b27      	ldr	r3, [pc, #156]	; (8000264 <MX_GPIO_Init+0x108>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_1_Pin|OUT_2_Pin|OUT_6_Pin|MAX7219_CS_Pin
 80001d0:	2200      	movs	r2, #0
 80001d2:	f245 3103 	movw	r1, #21251	; 0x5303
 80001d6:	4824      	ldr	r0, [pc, #144]	; (8000268 <MX_GPIO_Init+0x10c>)
 80001d8:	f002 fd49 	bl	8002c6e <HAL_GPIO_WritePin>
                          |OUT_4_Pin|OUT_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_3_Pin|ALIVE_LED_Pin, GPIO_PIN_RESET);
 80001dc:	2200      	movs	r2, #0
 80001de:	f44f 6110 	mov.w	r1, #2304	; 0x900
 80001e2:	4822      	ldr	r0, [pc, #136]	; (800026c <MX_GPIO_Init+0x110>)
 80001e4:	f002 fd43 	bl	8002c6e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USER_SEL_Pin|MODE_SW_Pin|FRONT_SW_1_Pin|FRONT_SW_2_Pin
 80001e8:	f248 03fe 	movw	r3, #33022	; 0x80fe
 80001ec:	613b      	str	r3, [r7, #16]
                          |FRONT_SW_3_Pin|FRONT_SW_4_Pin|FRONT_SW_5_Pin|CREDIT_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001ee:	2300      	movs	r3, #0
 80001f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80001f2:	2302      	movs	r3, #2
 80001f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001f6:	f107 0310 	add.w	r3, r7, #16
 80001fa:	4619      	mov	r1, r3
 80001fc:	481b      	ldr	r0, [pc, #108]	; (800026c <MX_GPIO_Init+0x110>)
 80001fe:	f002 fb9b 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = OUT_1_Pin|OUT_2_Pin|OUT_6_Pin|OUT_4_Pin
 8000202:	f241 3303 	movw	r3, #4867	; 0x1303
 8000206:	613b      	str	r3, [r7, #16]
                          |OUT_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000208:	2301      	movs	r3, #1
 800020a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800020c:	2300      	movs	r3, #0
 800020e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000210:	2302      	movs	r3, #2
 8000212:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000214:	f107 0310 	add.w	r3, r7, #16
 8000218:	4619      	mov	r1, r3
 800021a:	4813      	ldr	r0, [pc, #76]	; (8000268 <MX_GPIO_Init+0x10c>)
 800021c:	f002 fb8c 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAX7219_CS_Pin;
 8000220:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000226:	2301      	movs	r3, #1
 8000228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800022a:	2302      	movs	r3, #2
 800022c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800022e:	2302      	movs	r3, #2
 8000230:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MAX7219_CS_GPIO_Port, &GPIO_InitStruct);
 8000232:	f107 0310 	add.w	r3, r7, #16
 8000236:	4619      	mov	r1, r3
 8000238:	480b      	ldr	r0, [pc, #44]	; (8000268 <MX_GPIO_Init+0x10c>)
 800023a:	f002 fb7d 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_3_Pin|ALIVE_LED_Pin;
 800023e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8000242:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000244:	2301      	movs	r3, #1
 8000246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000248:	2300      	movs	r3, #0
 800024a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800024c:	2302      	movs	r3, #2
 800024e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000250:	f107 0310 	add.w	r3, r7, #16
 8000254:	4619      	mov	r1, r3
 8000256:	4805      	ldr	r0, [pc, #20]	; (800026c <MX_GPIO_Init+0x110>)
 8000258:	f002 fb6e 	bl	8002938 <HAL_GPIO_Init>

}
 800025c:	bf00      	nop
 800025e:	3720      	adds	r7, #32
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40021000 	.word	0x40021000
 8000268:	40010c00 	.word	0x40010c00
 800026c:	40010800 	.word	0x40010800

08000270 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000276:	f002 f9cb 	bl	8002610 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800027a:	f000 f86d 	bl	8000358 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800027e:	f7ff ff6d 	bl	800015c <MX_GPIO_Init>
	MX_RTC_Init();
 8000282:	f001 fdf9 	bl	8001e78 <MX_RTC_Init>
	MX_SPI2_Init();
 8000286:	f001 fe65 	bl	8001f54 <MX_SPI2_Init>
	MX_TIM2_Init();
 800028a:	f001 ff83 	bl	8002194 <MX_TIM2_Init>
	MX_TIM3_Init();
 800028e:	f001 ffcd 	bl	800222c <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8000292:	f002 f8bb 	bl	800240c <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8000296:	f002 f8e3 	bl	8002460 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	reset_all_pins();
 800029a:	f000 fde7 	bl	8000e6c <reset_all_pins>
	read_settings_from_eeprom();
 800029e:	f001 fb0f 	bl	80018c0 <read_settings_from_eeprom>
	init_display();
 80002a2:	f000 fdd5 	bl	8000e50 <init_display>
	HAL_TIM_Base_Start_IT(&htim2);
 80002a6:	4825      	ldr	r0, [pc, #148]	; (800033c <main+0xcc>)
 80002a8:	f004 f92c 	bl	8004504 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80002ac:	2100      	movs	r1, #0
 80002ae:	4824      	ldr	r0, [pc, #144]	; (8000340 <main+0xd0>)
 80002b0:	f004 fa00 	bl	80046b4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80002b4:	2104      	movs	r1, #4
 80002b6:	4822      	ldr	r0, [pc, #136]	; (8000340 <main+0xd0>)
 80002b8:	f004 f9fc 	bl	80046b4 <HAL_TIM_IC_Start_IT>
	reset_all_pins();
 80002bc:	f000 fdd6 	bl	8000e6c <reset_all_pins>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		uint8_t btn_read = read_button();
 80002c0:	f000 fe7e 	bl	8000fc0 <read_button>
 80002c4:	4603      	mov	r3, r0
 80002c6:	71fb      	strb	r3, [r7, #7]
		if(btn_read == 6){ // credit reset is press
 80002c8:	79fb      	ldrb	r3, [r7, #7]
 80002ca:	2b06      	cmp	r3, #6
 80002cc:	d108      	bne.n	80002e0 <main+0x70>
			reset_all_state();
 80002ce:	f000 fc15 	bl	8000afc <reset_all_state>
			store_credit_eeprom(credit); // save last credit value
 80002d2:	4b1c      	ldr	r3, [pc, #112]	; (8000344 <main+0xd4>)
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	4618      	mov	r0, r3
 80002da:	f000 f96d 	bl	80005b8 <store_credit_eeprom>
			continue;
 80002de:	e02b      	b.n	8000338 <main+0xc8>
		}
		if(btn_read == 7){ // mode button is pressed
 80002e0:	79fb      	ldrb	r3, [r7, #7]
 80002e2:	2b07      	cmp	r3, #7
 80002e4:	d105      	bne.n	80002f2 <main+0x82>
			setting_mode = 1;
 80002e6:	4b18      	ldr	r3, [pc, #96]	; (8000348 <main+0xd8>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	701a      	strb	r2, [r3, #0]
			setting_menu_loop();
 80002ec:	f000 f928 	bl	8000540 <setting_menu_loop>
			continue;
 80002f0:	e022      	b.n	8000338 <main+0xc8>
		}
		if(btn_read != 0){
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d00f      	beq.n	8000318 <main+0xa8>
			if(btn_read == pressed_button){
 80002f8:	4b14      	ldr	r3, [pc, #80]	; (800034c <main+0xdc>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	79fa      	ldrb	r2, [r7, #7]
 80002fe:	429a      	cmp	r2, r3
 8000300:	d103      	bne.n	800030a <main+0x9a>
				pressed_button = 0;
 8000302:	4b12      	ldr	r3, [pc, #72]	; (800034c <main+0xdc>)
 8000304:	2200      	movs	r2, #0
 8000306:	701a      	strb	r2, [r3, #0]
 8000308:	e006      	b.n	8000318 <main+0xa8>
			}else{
				if(pressed_button == 0 ){
 800030a:	4b10      	ldr	r3, [pc, #64]	; (800034c <main+0xdc>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d102      	bne.n	8000318 <main+0xa8>
					pressed_button = btn_read;
 8000312:	4a0e      	ldr	r2, [pc, #56]	; (800034c <main+0xdc>)
 8000314:	79fb      	ldrb	r3, [r7, #7]
 8000316:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if(is_operation_running){
 8000318:	4b0d      	ldr	r3, [pc, #52]	; (8000350 <main+0xe0>)
 800031a:	781b      	ldrb	r3, [r3, #0]
 800031c:	b2db      	uxtb	r3, r3
 800031e:	2b00      	cmp	r3, #0
 8000320:	d005      	beq.n	800032e <main+0xbe>
			is_standby = false;
 8000322:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <main+0xe4>)
 8000324:	2200      	movs	r2, #0
 8000326:	701a      	strb	r2, [r3, #0]
			do_operation();
 8000328:	f000 fe2e 	bl	8000f88 <do_operation>
 800032c:	e7c8      	b.n	80002c0 <main+0x50>
		}else{
			pressed_button = 0;
 800032e:	4b07      	ldr	r3, [pc, #28]	; (800034c <main+0xdc>)
 8000330:	2200      	movs	r2, #0
 8000332:	701a      	strb	r2, [r3, #0]
			reset_all_pins();
 8000334:	f000 fd9a 	bl	8000e6c <reset_all_pins>
	{
 8000338:	e7c2      	b.n	80002c0 <main+0x50>
 800033a:	bf00      	nop
 800033c:	200001c0 	.word	0x200001c0
 8000340:	20000178 	.word	0x20000178
 8000344:	200000d2 	.word	0x200000d2
 8000348:	200000d5 	.word	0x200000d5
 800034c:	200000d4 	.word	0x200000d4
 8000350:	200000d0 	.word	0x200000d0
 8000354:	20000000 	.word	0x20000000

08000358 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b094      	sub	sp, #80	; 0x50
 800035c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000362:	2228      	movs	r2, #40	; 0x28
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f005 f9e6 	bl	8005738 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800036c:	f107 0314 	add.w	r3, r7, #20
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	605a      	str	r2, [r3, #4]
 8000376:	609a      	str	r2, [r3, #8]
 8000378:	60da      	str	r2, [r3, #12]
 800037a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000388:	230a      	movs	r3, #10
 800038a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038c:	2301      	movs	r3, #1
 800038e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000390:	2310      	movs	r3, #16
 8000392:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000394:	2301      	movs	r3, #1
 8000396:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000398:	2302      	movs	r3, #2
 800039a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800039c:	2300      	movs	r3, #0
 800039e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80003a0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80003a4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003aa:	4618      	mov	r0, r3
 80003ac:	f002 fc9c 	bl	8002ce8 <HAL_RCC_OscConfig>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <SystemClock_Config+0x62>
	{
		Error_Handler();
 80003b6:	f001 fbd1 	bl	8001b5c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ba:	230f      	movs	r3, #15
 80003bc:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003be:	2302      	movs	r3, #2
 80003c0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003ca:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003cc:	2300      	movs	r3, #0
 80003ce:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003d0:	f107 0314 	add.w	r3, r7, #20
 80003d4:	2102      	movs	r1, #2
 80003d6:	4618      	mov	r0, r3
 80003d8:	f002 ff06 	bl	80031e8 <HAL_RCC_ClockConfig>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 80003e2:	f001 fbbb 	bl	8001b5c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80003e6:	2301      	movs	r3, #1
 80003e8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80003ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80003ee:	60bb      	str	r3, [r7, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003f0:	1d3b      	adds	r3, r7, #4
 80003f2:	4618      	mov	r0, r3
 80003f4:	f003 f892 	bl	800351c <HAL_RCCEx_PeriphCLKConfig>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <SystemClock_Config+0xaa>
	{
		Error_Handler();
 80003fe:	f001 fbad 	bl	8001b5c <Error_Handler>
	}
}
 8000402:	bf00      	nop
 8000404:	3750      	adds	r7, #80	; 0x50
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
	...

0800040c <send_iot_status>:

/* USER CODE BEGIN 4 */
void send_iot_status(uint8_t money_event){
 800040c:	b580      	push	{r7, lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
 8000412:	4603      	mov	r3, r0
 8000414:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t*)">>>>>>>>> sending iot package\r\n", 31,HAL_MAX_DELAY);
 8000416:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800041a:	221f      	movs	r2, #31
 800041c:	4915      	ldr	r1, [pc, #84]	; (8000474 <send_iot_status+0x68>)
 800041e:	4816      	ldr	r0, [pc, #88]	; (8000478 <send_iot_status+0x6c>)
 8000420:	f004 fff5 	bl	800540e <HAL_UART_Transmit>
	uint8_t iot_serial_package[8];
	iot_serial_package[0] = 0x02; // STX start flag
 8000424:	2302      	movs	r3, #2
 8000426:	723b      	strb	r3, [r7, #8]
	iot_serial_package[1] = credit;  // credit hi bits
 8000428:	4b14      	ldr	r3, [pc, #80]	; (800047c <send_iot_status+0x70>)
 800042a:	881b      	ldrh	r3, [r3, #0]
 800042c:	b29b      	uxth	r3, r3
 800042e:	b2db      	uxtb	r3, r3
 8000430:	727b      	strb	r3, [r7, #9]
	iot_serial_package[2] = 0;  // credit lo bits
 8000432:	2300      	movs	r3, #0
 8000434:	72bb      	strb	r3, [r7, #10]
	iot_serial_package[3] = pressed_button;  // mode
 8000436:	4b12      	ldr	r3, [pc, #72]	; (8000480 <send_iot_status+0x74>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	72fb      	strb	r3, [r7, #11]
	iot_serial_package[4] = money_event;  // money in event
 800043c:	79fb      	ldrb	r3, [r7, #7]
 800043e:	733b      	strb	r3, [r7, #12]
	iot_serial_package[5] = 0x03; // ETX stop flag
 8000440:	2303      	movs	r3, #3
 8000442:	737b      	strb	r3, [r7, #13]
	iot_serial_package[6] = 0x0D; // newline
 8000444:	230d      	movs	r3, #13
 8000446:	73bb      	strb	r3, [r7, #14]
	iot_serial_package[7] = 0x0A; // carriage return
 8000448:	230a      	movs	r3, #10
 800044a:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, (uint8_t *)iot_serial_package, 8, HAL_MAX_DELAY);
 800044c:	f107 0108 	add.w	r1, r7, #8
 8000450:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000454:	2208      	movs	r2, #8
 8000456:	4808      	ldr	r0, [pc, #32]	; (8000478 <send_iot_status+0x6c>)
 8000458:	f004 ffd9 	bl	800540e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t *)iot_serial_package, 8, HAL_MAX_DELAY);
 800045c:	f107 0108 	add.w	r1, r7, #8
 8000460:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000464:	2208      	movs	r2, #8
 8000466:	4807      	ldr	r0, [pc, #28]	; (8000484 <send_iot_status+0x78>)
 8000468:	f004 ffd1 	bl	800540e <HAL_UART_Transmit>
}
 800046c:	bf00      	nop
 800046e:	3710      	adds	r7, #16
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	08005fd4 	.word	0x08005fd4
 8000478:	2000024c 	.word	0x2000024c
 800047c:	200000d2 	.word	0x200000d2
 8000480:	200000d4 	.word	0x200000d4
 8000484:	20000208 	.word	0x20000208

08000488 <display_menu>:
void display_menu(uint8_t selected_menu){
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	4603      	mov	r3, r0
 8000490:	71fb      	strb	r3, [r7, #7]
	switch (selected_menu) {
 8000492:	79fb      	ldrb	r3, [r7, #7]
 8000494:	3b01      	subs	r3, #1
 8000496:	2b04      	cmp	r3, #4
 8000498:	d843      	bhi.n	8000522 <display_menu+0x9a>
 800049a:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <display_menu+0x18>)
 800049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a0:	080004b5 	.word	0x080004b5
 80004a4:	080004c7 	.word	0x080004c7
 80004a8:	080004d9 	.word	0x080004d9
 80004ac:	080004f5 	.word	0x080004f5
 80004b0:	08000511 	.word	0x08000511
	case 1:
		segment_display_function_settings(selected_menu,F1_DURATION);
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	4a1d      	ldr	r2, [pc, #116]	; (800052c <display_menu+0xa4>)
 80004b8:	7812      	ldrb	r2, [r2, #0]
 80004ba:	b2d2      	uxtb	r2, r2
 80004bc:	4611      	mov	r1, r2
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fa1a 	bl	80008f8 <segment_display_function_settings>
		break;
 80004c4:	e02d      	b.n	8000522 <display_menu+0x9a>
	case 2:
		segment_display_function_settings(selected_menu,F2_DURATION);
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	4a19      	ldr	r2, [pc, #100]	; (8000530 <display_menu+0xa8>)
 80004ca:	7812      	ldrb	r2, [r2, #0]
 80004cc:	b2d2      	uxtb	r2, r2
 80004ce:	4611      	mov	r1, r2
 80004d0:	4618      	mov	r0, r3
 80004d2:	f000 fa11 	bl	80008f8 <segment_display_function_settings>
		break;
 80004d6:	e024      	b.n	8000522 <display_menu+0x9a>
	case 3:
		max7219_PrintDigit(DIGIT_3,18,true);
 80004d8:	2201      	movs	r2, #1
 80004da:	2112      	movs	r1, #18
 80004dc:	2003      	movs	r0, #3
 80004de:	f001 fbe7 	bl	8001cb0 <max7219_PrintDigit>
		segment_display_function_settings(selected_menu,F3_DURATION);
 80004e2:	79fb      	ldrb	r3, [r7, #7]
 80004e4:	4a13      	ldr	r2, [pc, #76]	; (8000534 <display_menu+0xac>)
 80004e6:	7812      	ldrb	r2, [r2, #0]
 80004e8:	b2d2      	uxtb	r2, r2
 80004ea:	4611      	mov	r1, r2
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 fa03 	bl	80008f8 <segment_display_function_settings>
		break;
 80004f2:	e016      	b.n	8000522 <display_menu+0x9a>
	case 4:
		max7219_PrintDigit(DIGIT_3,19,true);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2113      	movs	r1, #19
 80004f8:	2003      	movs	r0, #3
 80004fa:	f001 fbd9 	bl	8001cb0 <max7219_PrintDigit>
		segment_display_function_settings(selected_menu,F4_DURATION);
 80004fe:	79fb      	ldrb	r3, [r7, #7]
 8000500:	4a0d      	ldr	r2, [pc, #52]	; (8000538 <display_menu+0xb0>)
 8000502:	7812      	ldrb	r2, [r2, #0]
 8000504:	b2d2      	uxtb	r2, r2
 8000506:	4611      	mov	r1, r2
 8000508:	4618      	mov	r0, r3
 800050a:	f000 f9f5 	bl	80008f8 <segment_display_function_settings>
		break;
 800050e:	e008      	b.n	8000522 <display_menu+0x9a>
	case 5:
		segment_display_function_settings(selected_menu,F5_DURATION);
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	4a0a      	ldr	r2, [pc, #40]	; (800053c <display_menu+0xb4>)
 8000514:	7812      	ldrb	r2, [r2, #0]
 8000516:	b2d2      	uxtb	r2, r2
 8000518:	4611      	mov	r1, r2
 800051a:	4618      	mov	r0, r3
 800051c:	f000 f9ec 	bl	80008f8 <segment_display_function_settings>
		break;
 8000520:	bf00      	nop
	}
}
 8000522:	bf00      	nop
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000001 	.word	0x20000001
 8000530:	20000002 	.word	0x20000002
 8000534:	20000003 	.word	0x20000003
 8000538:	20000004 	.word	0x20000004
 800053c:	20000005 	.word	0x20000005

08000540 <setting_menu_loop>:
void setting_menu_loop(){
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
	reset_all_state();
 8000546:	f000 fad9 	bl	8000afc <reset_all_state>
	is_standby = false;
 800054a:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <setting_menu_loop+0x70>)
 800054c:	2200      	movs	r2, #0
 800054e:	701a      	strb	r2, [r3, #0]
	while(setting_mode != 0){
 8000550:	e027      	b.n	80005a2 <setting_menu_loop+0x62>
		uint8_t btn_read = read_button();
 8000552:	f000 fd35 	bl	8000fc0 <read_button>
 8000556:	4603      	mov	r3, r0
 8000558:	71fb      	strb	r3, [r7, #7]
		if(btn_read == 7){
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	2b07      	cmp	r3, #7
 800055e:	d10f      	bne.n	8000580 <setting_menu_loop+0x40>
			setting_mode += 1;
 8000560:	4b14      	ldr	r3, [pc, #80]	; (80005b4 <setting_menu_loop+0x74>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	3301      	adds	r3, #1
 8000566:	b2da      	uxtb	r2, r3
 8000568:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <setting_menu_loop+0x74>)
 800056a:	701a      	strb	r2, [r3, #0]
			if(setting_mode >= 6){
 800056c:	4b11      	ldr	r3, [pc, #68]	; (80005b4 <setting_menu_loop+0x74>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b05      	cmp	r3, #5
 8000572:	d916      	bls.n	80005a2 <setting_menu_loop+0x62>
				setting_mode = 0;
 8000574:	4b0f      	ldr	r3, [pc, #60]	; (80005b4 <setting_menu_loop+0x74>)
 8000576:	2200      	movs	r2, #0
 8000578:	701a      	strb	r2, [r3, #0]
				reset_all_state();
 800057a:	f000 fabf 	bl	8000afc <reset_all_state>
				return;
 800057e:	e014      	b.n	80005aa <setting_menu_loop+0x6a>
			}
			continue;
		}else if(btn_read == 1){
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	2b01      	cmp	r3, #1
 8000584:	d105      	bne.n	8000592 <setting_menu_loop+0x52>
			set_add_duration_of_function(setting_mode);
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <setting_menu_loop+0x74>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4618      	mov	r0, r3
 800058c:	f000 f884 	bl	8000698 <set_add_duration_of_function>
 8000590:	e007      	b.n	80005a2 <setting_menu_loop+0x62>
		}else if(btn_read == 2){
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	2b02      	cmp	r3, #2
 8000596:	d104      	bne.n	80005a2 <setting_menu_loop+0x62>
			set_substract_duration_of_function(setting_mode);
 8000598:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <setting_menu_loop+0x74>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	4618      	mov	r0, r3
 800059e:	f000 f913 	bl	80007c8 <set_substract_duration_of_function>
	while(setting_mode != 0){
 80005a2:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <setting_menu_loop+0x74>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d1d3      	bne.n	8000552 <setting_menu_loop+0x12>
		}
	}
}
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	20000000 	.word	0x20000000
 80005b4:	200000d5 	.word	0x200000d5

080005b8 <store_credit_eeprom>:
void store_credit_eeprom(uint16_t store_credit){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	80fb      	strh	r3, [r7, #6]
	uint8_t hbits=store_credit & 0xff;
 80005c2:	88fb      	ldrh	r3, [r7, #6]
 80005c4:	73fb      	strb	r3, [r7, #15]
	uint8_t lbits=(store_credit >> 8);
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	0a1b      	lsrs	r3, r3, #8
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	73bb      	strb	r3, [r7, #14]
	eeprom_write(CREDIT_HI_BYTE, hbits);
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	4619      	mov	r1, r3
 80005d2:	2006      	movs	r0, #6
 80005d4:	f000 f80a 	bl	80005ec <eeprom_write>
	eeprom_write(CREDIT_LO_BYTE, lbits);
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	4619      	mov	r1, r3
 80005dc:	2007      	movs	r0, #7
 80005de:	f000 f805 	bl	80005ec <eeprom_write>
}
 80005e2:	bf00      	nop
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
	...

080005ec <eeprom_write>:
void eeprom_write(uint8_t addr, uint8_t data){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	460a      	mov	r2, r1
 80005f6:	71fb      	strb	r3, [r7, #7]
 80005f8:	4613      	mov	r3, r2
 80005fa:	71bb      	strb	r3, [r7, #6]
	 *   0x05   |  F5_DURATION
	 *
	 *	 0x06   |  credit
	 *
	 * */
	switch(addr){
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	3b01      	subs	r3, #1
 8000600:	2b06      	cmp	r3, #6
 8000602:	d842      	bhi.n	800068a <eeprom_write+0x9e>
 8000604:	a201      	add	r2, pc, #4	; (adr r2, 800060c <eeprom_write+0x20>)
 8000606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800060a:	bf00      	nop
 800060c:	08000629 	.word	0x08000629
 8000610:	08000637 	.word	0x08000637
 8000614:	08000645 	.word	0x08000645
 8000618:	08000653 	.word	0x08000653
 800061c:	08000661 	.word	0x08000661
 8000620:	0800066f 	.word	0x0800066f
 8000624:	0800067d 	.word	0x0800067d
	case 0x01:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, data);
 8000628:	79bb      	ldrb	r3, [r7, #6]
 800062a:	461a      	mov	r2, r3
 800062c:	2101      	movs	r1, #1
 800062e:	4819      	ldr	r0, [pc, #100]	; (8000694 <eeprom_write+0xa8>)
 8000630:	f003 fc7c 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 8000634:	e029      	b.n	800068a <eeprom_write+0x9e>
	case 0x02:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, data);
 8000636:	79bb      	ldrb	r3, [r7, #6]
 8000638:	461a      	mov	r2, r3
 800063a:	2102      	movs	r1, #2
 800063c:	4815      	ldr	r0, [pc, #84]	; (8000694 <eeprom_write+0xa8>)
 800063e:	f003 fc75 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 8000642:	e022      	b.n	800068a <eeprom_write+0x9e>
	case 0x03:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, data);
 8000644:	79bb      	ldrb	r3, [r7, #6]
 8000646:	461a      	mov	r2, r3
 8000648:	2103      	movs	r1, #3
 800064a:	4812      	ldr	r0, [pc, #72]	; (8000694 <eeprom_write+0xa8>)
 800064c:	f003 fc6e 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 8000650:	e01b      	b.n	800068a <eeprom_write+0x9e>
	case 0x04:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, data);
 8000652:	79bb      	ldrb	r3, [r7, #6]
 8000654:	461a      	mov	r2, r3
 8000656:	2104      	movs	r1, #4
 8000658:	480e      	ldr	r0, [pc, #56]	; (8000694 <eeprom_write+0xa8>)
 800065a:	f003 fc67 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 800065e:	e014      	b.n	800068a <eeprom_write+0x9e>
	case 0x05:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, data);
 8000660:	79bb      	ldrb	r3, [r7, #6]
 8000662:	461a      	mov	r2, r3
 8000664:	2105      	movs	r1, #5
 8000666:	480b      	ldr	r0, [pc, #44]	; (8000694 <eeprom_write+0xa8>)
 8000668:	f003 fc60 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 800066c:	e00d      	b.n	800068a <eeprom_write+0x9e>
	case 0x06:  /// credit hi bit
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR6, data);
 800066e:	79bb      	ldrb	r3, [r7, #6]
 8000670:	461a      	mov	r2, r3
 8000672:	2106      	movs	r1, #6
 8000674:	4807      	ldr	r0, [pc, #28]	; (8000694 <eeprom_write+0xa8>)
 8000676:	f003 fc59 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 800067a:	e006      	b.n	800068a <eeprom_write+0x9e>
	case 0x07:  /// credit lo bit
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR7, data);
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	461a      	mov	r2, r3
 8000680:	2107      	movs	r1, #7
 8000682:	4804      	ldr	r0, [pc, #16]	; (8000694 <eeprom_write+0xa8>)
 8000684:	f003 fc52 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		break;
 8000688:	bf00      	nop
	}

}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	2000010c 	.word	0x2000010c

08000698 <set_add_duration_of_function>:
void set_add_duration_of_function(uint8_t _selected_menu){
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
	if(_selected_menu > 0){
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d075      	beq.n	8000794 <set_add_duration_of_function+0xfc>
		switch (_selected_menu) {
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	3b01      	subs	r3, #1
 80006ac:	2b04      	cmp	r3, #4
 80006ae:	d87c      	bhi.n	80007aa <set_add_duration_of_function+0x112>
 80006b0:	a201      	add	r2, pc, #4	; (adr r2, 80006b8 <set_add_duration_of_function+0x20>)
 80006b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b6:	bf00      	nop
 80006b8:	080006cd 	.word	0x080006cd
 80006bc:	080006f5 	.word	0x080006f5
 80006c0:	0800071d 	.word	0x0800071d
 80006c4:	08000745 	.word	0x08000745
 80006c8:	0800076d 	.word	0x0800076d
		case 1:
			if(F1_DURATION < 99){
 80006cc:	4b39      	ldr	r3, [pc, #228]	; (80007b4 <set_add_duration_of_function+0x11c>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	2b62      	cmp	r3, #98	; 0x62
 80006d4:	d860      	bhi.n	8000798 <set_add_duration_of_function+0x100>
				F1_DURATION += 1;
 80006d6:	4b37      	ldr	r3, [pc, #220]	; (80007b4 <set_add_duration_of_function+0x11c>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	3301      	adds	r3, #1
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b34      	ldr	r3, [pc, #208]	; (80007b4 <set_add_duration_of_function+0x11c>)
 80006e2:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x01,F1_DURATION);
 80006e4:	4b33      	ldr	r3, [pc, #204]	; (80007b4 <set_add_duration_of_function+0x11c>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	4619      	mov	r1, r3
 80006ec:	2001      	movs	r0, #1
 80006ee:	f7ff ff7d 	bl	80005ec <eeprom_write>
			}
			break;
 80006f2:	e051      	b.n	8000798 <set_add_duration_of_function+0x100>
		case 2:
			if(F2_DURATION < 99){
 80006f4:	4b30      	ldr	r3, [pc, #192]	; (80007b8 <set_add_duration_of_function+0x120>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	2b62      	cmp	r3, #98	; 0x62
 80006fc:	d84e      	bhi.n	800079c <set_add_duration_of_function+0x104>
				F2_DURATION += 1;
 80006fe:	4b2e      	ldr	r3, [pc, #184]	; (80007b8 <set_add_duration_of_function+0x120>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	b2db      	uxtb	r3, r3
 8000704:	3301      	adds	r3, #1
 8000706:	b2da      	uxtb	r2, r3
 8000708:	4b2b      	ldr	r3, [pc, #172]	; (80007b8 <set_add_duration_of_function+0x120>)
 800070a:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x02,F2_DURATION);
 800070c:	4b2a      	ldr	r3, [pc, #168]	; (80007b8 <set_add_duration_of_function+0x120>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	b2db      	uxtb	r3, r3
 8000712:	4619      	mov	r1, r3
 8000714:	2002      	movs	r0, #2
 8000716:	f7ff ff69 	bl	80005ec <eeprom_write>
			}
			break;
 800071a:	e03f      	b.n	800079c <set_add_duration_of_function+0x104>
		case 3:
			if(F3_DURATION < 99){
 800071c:	4b27      	ldr	r3, [pc, #156]	; (80007bc <set_add_duration_of_function+0x124>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	b2db      	uxtb	r3, r3
 8000722:	2b62      	cmp	r3, #98	; 0x62
 8000724:	d83c      	bhi.n	80007a0 <set_add_duration_of_function+0x108>
				F3_DURATION += 1;
 8000726:	4b25      	ldr	r3, [pc, #148]	; (80007bc <set_add_duration_of_function+0x124>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	3301      	adds	r3, #1
 800072e:	b2da      	uxtb	r2, r3
 8000730:	4b22      	ldr	r3, [pc, #136]	; (80007bc <set_add_duration_of_function+0x124>)
 8000732:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x03,F3_DURATION);
 8000734:	4b21      	ldr	r3, [pc, #132]	; (80007bc <set_add_duration_of_function+0x124>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	b2db      	uxtb	r3, r3
 800073a:	4619      	mov	r1, r3
 800073c:	2003      	movs	r0, #3
 800073e:	f7ff ff55 	bl	80005ec <eeprom_write>
			}
			break;
 8000742:	e02d      	b.n	80007a0 <set_add_duration_of_function+0x108>
		case 4:
			if(F4_DURATION < 99){
 8000744:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <set_add_duration_of_function+0x128>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2b62      	cmp	r3, #98	; 0x62
 800074c:	d82a      	bhi.n	80007a4 <set_add_duration_of_function+0x10c>
				F4_DURATION += 1;
 800074e:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <set_add_duration_of_function+0x128>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	3301      	adds	r3, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <set_add_duration_of_function+0x128>)
 800075a:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x04,F4_DURATION);
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <set_add_duration_of_function+0x128>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	4619      	mov	r1, r3
 8000764:	2004      	movs	r0, #4
 8000766:	f7ff ff41 	bl	80005ec <eeprom_write>
			}
			break;
 800076a:	e01b      	b.n	80007a4 <set_add_duration_of_function+0x10c>
		case 5:
			if(F5_DURATION < 99){
 800076c:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <set_add_duration_of_function+0x12c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	2b62      	cmp	r3, #98	; 0x62
 8000774:	d818      	bhi.n	80007a8 <set_add_duration_of_function+0x110>
				F5_DURATION += 1;
 8000776:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <set_add_duration_of_function+0x12c>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	b2db      	uxtb	r3, r3
 800077c:	3301      	adds	r3, #1
 800077e:	b2da      	uxtb	r2, r3
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <set_add_duration_of_function+0x12c>)
 8000782:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x05,F5_DURATION);
 8000784:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <set_add_duration_of_function+0x12c>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	2005      	movs	r0, #5
 800078e:	f7ff ff2d 	bl	80005ec <eeprom_write>
			}
			break;
 8000792:	e009      	b.n	80007a8 <set_add_duration_of_function+0x110>
		}
	}
 8000794:	bf00      	nop
 8000796:	e008      	b.n	80007aa <set_add_duration_of_function+0x112>
			break;
 8000798:	bf00      	nop
 800079a:	e006      	b.n	80007aa <set_add_duration_of_function+0x112>
			break;
 800079c:	bf00      	nop
 800079e:	e004      	b.n	80007aa <set_add_duration_of_function+0x112>
			break;
 80007a0:	bf00      	nop
 80007a2:	e002      	b.n	80007aa <set_add_duration_of_function+0x112>
			break;
 80007a4:	bf00      	nop
 80007a6:	e000      	b.n	80007aa <set_add_duration_of_function+0x112>
			break;
 80007a8:	bf00      	nop
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000001 	.word	0x20000001
 80007b8:	20000002 	.word	0x20000002
 80007bc:	20000003 	.word	0x20000003
 80007c0:	20000004 	.word	0x20000004
 80007c4:	20000005 	.word	0x20000005

080007c8 <set_substract_duration_of_function>:

void set_substract_duration_of_function(uint8_t _selected_menu){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	71fb      	strb	r3, [r7, #7]
	if(_selected_menu > 0){
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d075      	beq.n	80008c4 <set_substract_duration_of_function+0xfc>
		switch (_selected_menu) {
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	3b01      	subs	r3, #1
 80007dc:	2b04      	cmp	r3, #4
 80007de:	d87c      	bhi.n	80008da <set_substract_duration_of_function+0x112>
 80007e0:	a201      	add	r2, pc, #4	; (adr r2, 80007e8 <set_substract_duration_of_function+0x20>)
 80007e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e6:	bf00      	nop
 80007e8:	080007fd 	.word	0x080007fd
 80007ec:	08000825 	.word	0x08000825
 80007f0:	0800084d 	.word	0x0800084d
 80007f4:	08000875 	.word	0x08000875
 80007f8:	0800089d 	.word	0x0800089d
		case 1:
			if(F1_DURATION >0){
 80007fc:	4b39      	ldr	r3, [pc, #228]	; (80008e4 <set_substract_duration_of_function+0x11c>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b2db      	uxtb	r3, r3
 8000802:	2b00      	cmp	r3, #0
 8000804:	d060      	beq.n	80008c8 <set_substract_duration_of_function+0x100>
				F1_DURATION -= 1;
 8000806:	4b37      	ldr	r3, [pc, #220]	; (80008e4 <set_substract_duration_of_function+0x11c>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	3b01      	subs	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	4b34      	ldr	r3, [pc, #208]	; (80008e4 <set_substract_duration_of_function+0x11c>)
 8000812:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x01,F1_DURATION);
 8000814:	4b33      	ldr	r3, [pc, #204]	; (80008e4 <set_substract_duration_of_function+0x11c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	4619      	mov	r1, r3
 800081c:	2001      	movs	r0, #1
 800081e:	f7ff fee5 	bl	80005ec <eeprom_write>
			}
			break;
 8000822:	e051      	b.n	80008c8 <set_substract_duration_of_function+0x100>
		case 2:
			if(F2_DURATION >0){
 8000824:	4b30      	ldr	r3, [pc, #192]	; (80008e8 <set_substract_duration_of_function+0x120>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2b00      	cmp	r3, #0
 800082c:	d04e      	beq.n	80008cc <set_substract_duration_of_function+0x104>
				F2_DURATION -= 1;
 800082e:	4b2e      	ldr	r3, [pc, #184]	; (80008e8 <set_substract_duration_of_function+0x120>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	b2db      	uxtb	r3, r3
 8000834:	3b01      	subs	r3, #1
 8000836:	b2da      	uxtb	r2, r3
 8000838:	4b2b      	ldr	r3, [pc, #172]	; (80008e8 <set_substract_duration_of_function+0x120>)
 800083a:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x02,F2_DURATION);
 800083c:	4b2a      	ldr	r3, [pc, #168]	; (80008e8 <set_substract_duration_of_function+0x120>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	b2db      	uxtb	r3, r3
 8000842:	4619      	mov	r1, r3
 8000844:	2002      	movs	r0, #2
 8000846:	f7ff fed1 	bl	80005ec <eeprom_write>
			}
			break;
 800084a:	e03f      	b.n	80008cc <set_substract_duration_of_function+0x104>
		case 3:
			if(F3_DURATION >0){
 800084c:	4b27      	ldr	r3, [pc, #156]	; (80008ec <set_substract_duration_of_function+0x124>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d03c      	beq.n	80008d0 <set_substract_duration_of_function+0x108>
				F3_DURATION -= 1;
 8000856:	4b25      	ldr	r3, [pc, #148]	; (80008ec <set_substract_duration_of_function+0x124>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	3b01      	subs	r3, #1
 800085e:	b2da      	uxtb	r2, r3
 8000860:	4b22      	ldr	r3, [pc, #136]	; (80008ec <set_substract_duration_of_function+0x124>)
 8000862:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x03,F3_DURATION);
 8000864:	4b21      	ldr	r3, [pc, #132]	; (80008ec <set_substract_duration_of_function+0x124>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	4619      	mov	r1, r3
 800086c:	2003      	movs	r0, #3
 800086e:	f7ff febd 	bl	80005ec <eeprom_write>
			}
			break;
 8000872:	e02d      	b.n	80008d0 <set_substract_duration_of_function+0x108>
		case 4:
			if(F4_DURATION >0){
 8000874:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <set_substract_duration_of_function+0x128>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	b2db      	uxtb	r3, r3
 800087a:	2b00      	cmp	r3, #0
 800087c:	d02a      	beq.n	80008d4 <set_substract_duration_of_function+0x10c>
				F4_DURATION -= 1;
 800087e:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <set_substract_duration_of_function+0x128>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	b2db      	uxtb	r3, r3
 8000884:	3b01      	subs	r3, #1
 8000886:	b2da      	uxtb	r2, r3
 8000888:	4b19      	ldr	r3, [pc, #100]	; (80008f0 <set_substract_duration_of_function+0x128>)
 800088a:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x04,F4_DURATION);
 800088c:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <set_substract_duration_of_function+0x128>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	4619      	mov	r1, r3
 8000894:	2004      	movs	r0, #4
 8000896:	f7ff fea9 	bl	80005ec <eeprom_write>
			}
			break;
 800089a:	e01b      	b.n	80008d4 <set_substract_duration_of_function+0x10c>
		case 5:
			if(F5_DURATION >0){
 800089c:	4b15      	ldr	r3, [pc, #84]	; (80008f4 <set_substract_duration_of_function+0x12c>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d018      	beq.n	80008d8 <set_substract_duration_of_function+0x110>
				F5_DURATION -= 1;
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <set_substract_duration_of_function+0x12c>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	3b01      	subs	r3, #1
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	4b10      	ldr	r3, [pc, #64]	; (80008f4 <set_substract_duration_of_function+0x12c>)
 80008b2:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x05,F5_DURATION);
 80008b4:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <set_substract_duration_of_function+0x12c>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	4619      	mov	r1, r3
 80008bc:	2005      	movs	r0, #5
 80008be:	f7ff fe95 	bl	80005ec <eeprom_write>
			}
			break;
 80008c2:	e009      	b.n	80008d8 <set_substract_duration_of_function+0x110>
		}
	}
 80008c4:	bf00      	nop
 80008c6:	e008      	b.n	80008da <set_substract_duration_of_function+0x112>
			break;
 80008c8:	bf00      	nop
 80008ca:	e006      	b.n	80008da <set_substract_duration_of_function+0x112>
			break;
 80008cc:	bf00      	nop
 80008ce:	e004      	b.n	80008da <set_substract_duration_of_function+0x112>
			break;
 80008d0:	bf00      	nop
 80008d2:	e002      	b.n	80008da <set_substract_duration_of_function+0x112>
			break;
 80008d4:	bf00      	nop
 80008d6:	e000      	b.n	80008da <set_substract_duration_of_function+0x112>
			break;
 80008d8:	bf00      	nop
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000001 	.word	0x20000001
 80008e8:	20000002 	.word	0x20000002
 80008ec:	20000003 	.word	0x20000003
 80008f0:	20000004 	.word	0x20000004
 80008f4:	20000005 	.word	0x20000005

080008f8 <segment_display_function_settings>:
void segment_display_function_settings(int func_number,int value){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
	max7219_Decode_On();
 8000902:	f001 f9c5 	bl	8001c90 <max7219_Decode_On>
	max7219_Clean ();
 8000906:	f001 f961 	bl	8001bcc <max7219_Clean>
	if(value < 10){
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	2b09      	cmp	r3, #9
 800090e:	dc04      	bgt.n	800091a <segment_display_function_settings+0x22>
		max7219_PrintItos (DIGIT_1, value );
 8000910:	6839      	ldr	r1, [r7, #0]
 8000912:	2001      	movs	r0, #1
 8000914:	f001 fa26 	bl	8001d64 <max7219_PrintItos>
 8000918:	e009      	b.n	800092e <segment_display_function_settings+0x36>
	}else if(value >= 10 && value < 100){
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	2b09      	cmp	r3, #9
 800091e:	dd06      	ble.n	800092e <segment_display_function_settings+0x36>
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	2b63      	cmp	r3, #99	; 0x63
 8000924:	dc03      	bgt.n	800092e <segment_display_function_settings+0x36>
		max7219_PrintItos (DIGIT_2, value );
 8000926:	6839      	ldr	r1, [r7, #0]
 8000928:	2002      	movs	r0, #2
 800092a:	f001 fa1b 	bl	8001d64 <max7219_PrintItos>
	}
	max7219_PrintDigit(DIGIT_3,func_number,true);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	2201      	movs	r2, #1
 8000934:	4619      	mov	r1, r3
 8000936:	2003      	movs	r0, #3
 8000938:	f001 f9ba 	bl	8001cb0 <max7219_PrintDigit>
}
 800093c:	bf00      	nop
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b08c      	sub	sp, #48	; 0x30
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000954:	d177      	bne.n	8000a46 <HAL_TIM_PeriodElapsedCallback+0x102>
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"timer2 tick!\r\n", 14,HAL_MAX_DELAY);
		tim2_counter += 1;
 8000956:	4b3e      	ldr	r3, [pc, #248]	; (8000a50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	4a3c      	ldr	r2, [pc, #240]	; (8000a50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800095e:	6013      	str	r3, [r2, #0]
		tim2_500ms_counter += 1;
 8000960:	4b3c      	ldr	r3, [pc, #240]	; (8000a54 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	3301      	adds	r3, #1
 8000966:	4a3b      	ldr	r2, [pc, #236]	; (8000a54 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000968:	6013      	str	r3, [r2, #0]
		tim2_300ms_counter += 1;
 800096a:	4b3b      	ldr	r3, [pc, #236]	; (8000a58 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	4a39      	ldr	r2, [pc, #228]	; (8000a58 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000972:	6013      	str	r3, [r2, #0]
		tim2_400ms_counter += 1;
 8000974:	4b39      	ldr	r3, [pc, #228]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	3301      	adds	r3, #1
 800097a:	4a38      	ldr	r2, [pc, #224]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x118>)
 800097c:	6013      	str	r3, [r2, #0]
		tim2_200ms_counter += 1;
 800097e:	4b38      	ldr	r3, [pc, #224]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	3301      	adds	r3, #1
 8000984:	4a36      	ldr	r2, [pc, #216]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000986:	6013      	str	r3, [r2, #0]
		if(tim2_counter % 10 == 0){ /// 100 ms tick
 8000988:	4b31      	ldr	r3, [pc, #196]	; (8000a50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800098a:	6819      	ldr	r1, [r3, #0]
 800098c:	4b35      	ldr	r3, [pc, #212]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800098e:	fb83 2301 	smull	r2, r3, r3, r1
 8000992:	109a      	asrs	r2, r3, #2
 8000994:	17cb      	asrs	r3, r1, #31
 8000996:	1ad2      	subs	r2, r2, r3
 8000998:	4613      	mov	r3, r2
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	4413      	add	r3, r2
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	1aca      	subs	r2, r1, r3
 80009a2:	2a00      	cmp	r2, #0
 80009a4:	d122      	bne.n	80009ec <HAL_TIM_PeriodElapsedCallback+0xa8>
			char tmp_msg[35];
			sprintf(tmp_msg,"pressed button : %d \r\n",pressed_button);
 80009a6:	4b30      	ldr	r3, [pc, #192]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	461a      	mov	r2, r3
 80009ac:	f107 030c 	add.w	r3, r7, #12
 80009b0:	492e      	ldr	r1, [pc, #184]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80009b2:	4618      	mov	r0, r3
 80009b4:	f004 fec8 	bl	8005748 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fbc5 	bl	800014c <strlen>
 80009c2:	4603      	mov	r3, r0
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	f107 010c 	add.w	r1, r7, #12
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009ce:	4828      	ldr	r0, [pc, #160]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80009d0:	f004 fd1d 	bl	800540e <HAL_UART_Transmit>
			if(setting_mode != 0){
 80009d4:	4b27      	ldr	r3, [pc, #156]	; (8000a74 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d007      	beq.n	80009ec <HAL_TIM_PeriodElapsedCallback+0xa8>
				is_standby = false;
 80009dc:	4b26      	ldr	r3, [pc, #152]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80009de:	2200      	movs	r2, #0
 80009e0:	701a      	strb	r2, [r3, #0]
				display_menu(setting_mode);
 80009e2:	4b24      	ldr	r3, [pc, #144]	; (8000a74 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fd4e 	bl	8000488 <display_menu>
			}
		}

		if(tim2_counter >= 100){
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b63      	cmp	r3, #99	; 0x63
 80009f2:	dd04      	ble.n	80009fe <HAL_TIM_PeriodElapsedCallback+0xba>
			tim2_counter = 0;
 80009f4:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
			do_1sec_tick();
 80009fa:	f000 f933 	bl	8000c64 <do_1sec_tick>
		}
		if(tim2_500ms_counter >= 50){
 80009fe:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b31      	cmp	r3, #49	; 0x31
 8000a04:	dd04      	ble.n	8000a10 <HAL_TIM_PeriodElapsedCallback+0xcc>
			tim2_500ms_counter = 0;
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
			do_500ms_tick();
 8000a0c:	f000 f98e 	bl	8000d2c <do_500ms_tick>
		}
		if(tim2_200ms_counter >= 20){
 8000a10:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b13      	cmp	r3, #19
 8000a16:	dd04      	ble.n	8000a22 <HAL_TIM_PeriodElapsedCallback+0xde>
			tim2_200ms_counter = 0;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
			do_200ms_tick();
 8000a1e:	f000 f98b 	bl	8000d38 <do_200ms_tick>
		}
		if(tim2_300ms_counter >= 30){
 8000a22:	4b0d      	ldr	r3, [pc, #52]	; (8000a58 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2b1d      	cmp	r3, #29
 8000a28:	dd04      	ble.n	8000a34 <HAL_TIM_PeriodElapsedCallback+0xf0>
			tim2_300ms_counter = 0;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	; (8000a58 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
			do_300ms_tick();
 8000a30:	f000 f9c0 	bl	8000db4 <do_300ms_tick>
		}
		if(tim2_400ms_counter >= 40){
 8000a34:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b27      	cmp	r3, #39	; 0x27
 8000a3a:	dd04      	ble.n	8000a46 <HAL_TIM_PeriodElapsedCallback+0x102>
			tim2_400ms_counter = 0;
 8000a3c:	4b07      	ldr	r3, [pc, #28]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
			do_400ms_tick();
 8000a42:	f000 f9cb 	bl	8000ddc <do_400ms_tick>
		}
	}
}
 8000a46:	bf00      	nop
 8000a48:	3730      	adds	r7, #48	; 0x30
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200000b8 	.word	0x200000b8
 8000a54:	200000c8 	.word	0x200000c8
 8000a58:	200000bc 	.word	0x200000bc
 8000a5c:	200000c4 	.word	0x200000c4
 8000a60:	200000c0 	.word	0x200000c0
 8000a64:	66666667 	.word	0x66666667
 8000a68:	200000d4 	.word	0x200000d4
 8000a6c:	08005ff4 	.word	0x08005ff4
 8000a70:	2000024c 	.word	0x2000024c
 8000a74:	200000d5 	.word	0x200000d5
 8000a78:	20000000 	.word	0x20000000

08000a7c <get_function_duration>:
uint8_t get_function_duration(uint8_t selected_mode){
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
	uint8_t duration_per_1credit = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	73fb      	strb	r3, [r7, #15]
	switch(selected_mode){
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	2b04      	cmp	r3, #4
 8000a90:	d820      	bhi.n	8000ad4 <get_function_duration+0x58>
 8000a92:	a201      	add	r2, pc, #4	; (adr r2, 8000a98 <get_function_duration+0x1c>)
 8000a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a98:	08000aad 	.word	0x08000aad
 8000a9c:	08000ab5 	.word	0x08000ab5
 8000aa0:	08000abd 	.word	0x08000abd
 8000aa4:	08000ac5 	.word	0x08000ac5
 8000aa8:	08000acd 	.word	0x08000acd
	case 1:
		duration_per_1credit = F1_DURATION;
 8000aac:	4b0e      	ldr	r3, [pc, #56]	; (8000ae8 <get_function_duration+0x6c>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	73fb      	strb	r3, [r7, #15]
		break;
 8000ab2:	e012      	b.n	8000ada <get_function_duration+0x5e>
	case 2:
		duration_per_1credit = F2_DURATION;
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <get_function_duration+0x70>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	73fb      	strb	r3, [r7, #15]
		break;
 8000aba:	e00e      	b.n	8000ada <get_function_duration+0x5e>
	case 3:
		duration_per_1credit = F3_DURATION;
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <get_function_duration+0x74>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	73fb      	strb	r3, [r7, #15]
		break;
 8000ac2:	e00a      	b.n	8000ada <get_function_duration+0x5e>
	case 4:
		duration_per_1credit = F4_DURATION;
 8000ac4:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <get_function_duration+0x78>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	73fb      	strb	r3, [r7, #15]
		break;
 8000aca:	e006      	b.n	8000ada <get_function_duration+0x5e>
	case 5:
		duration_per_1credit = F5_DURATION;
 8000acc:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <get_function_duration+0x7c>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	73fb      	strb	r3, [r7, #15]
		break;
 8000ad2:	e002      	b.n	8000ada <get_function_duration+0x5e>
	default:
		duration_per_1credit = 10;
 8000ad4:	230a      	movs	r3, #10
 8000ad6:	73fb      	strb	r3, [r7, #15]
		break;
 8000ad8:	bf00      	nop
	}
	return duration_per_1credit;
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3714      	adds	r7, #20
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	20000001 	.word	0x20000001
 8000aec:	20000002 	.word	0x20000002
 8000af0:	20000003 	.word	0x20000003
 8000af4:	20000004 	.word	0x20000004
 8000af8:	20000005 	.word	0x20000005

08000afc <reset_all_state>:
void reset_all_state(){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim2);
 8000b00:	481a      	ldr	r0, [pc, #104]	; (8000b6c <reset_all_state+0x70>)
 8000b02:	f003 fd51 	bl	80045a8 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000b06:	4b19      	ldr	r3, [pc, #100]	; (8000b6c <reset_all_state+0x70>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8000b0e:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <reset_all_state+0x70>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f06f 0201 	mvn.w	r2, #1
 8000b16:	611a      	str	r2, [r3, #16]
	reset_all_pins();
 8000b18:	f000 f9a8 	bl	8000e6c <reset_all_pins>
	consume_credit = false;
 8000b1c:	4b14      	ldr	r3, [pc, #80]	; (8000b70 <reset_all_state+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	701a      	strb	r2, [r3, #0]
	credit = 0;
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <reset_all_state+0x78>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	801a      	strh	r2, [r3, #0]
	is_standby = true;
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <reset_all_state+0x7c>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
	is_operation_running = false;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <reset_all_state+0x80>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
	pressed_button = 0;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <reset_all_state+0x84>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
	max7219_Turn_On();
 8000b3a:	f001 f895 	bl	8001c68 <max7219_Turn_On>
	max7219_Clean();
 8000b3e:	f001 f845 	bl	8001bcc <max7219_Clean>
	tim2_counter = 0;
 8000b42:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <reset_all_state+0x88>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
	tim2_500ms_counter = 0;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <reset_all_state+0x8c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
	tim2_300ms_counter = 0;
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <reset_all_state+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
	tim2_400ms_counter = 0;
 8000b54:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <reset_all_state+0x94>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
	tim2_200ms_counter = 0;
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <reset_all_state+0x98>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);
 8000b60:	4802      	ldr	r0, [pc, #8]	; (8000b6c <reset_all_state+0x70>)
 8000b62:	f003 fccf 	bl	8004504 <HAL_TIM_Base_Start_IT>
}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200001c0 	.word	0x200001c0
 8000b70:	200000d8 	.word	0x200000d8
 8000b74:	200000d2 	.word	0x200000d2
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	200000d0 	.word	0x200000d0
 8000b80:	200000d4 	.word	0x200000d4
 8000b84:	200000b8 	.word	0x200000b8
 8000b88:	200000c8 	.word	0x200000c8
 8000b8c:	200000bc 	.word	0x200000bc
 8000b90:	200000c4 	.word	0x200000c4
 8000b94:	200000c0 	.word	0x200000c0

08000b98 <decrease_credit>:
void decrease_credit(){
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	; 0x28
 8000b9c:	af00      	add	r7, sp, #0
	if(consume_credit){
 8000b9e:	4b2a      	ldr	r3, [pc, #168]	; (8000c48 <decrease_credit+0xb0>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d04b      	beq.n	8000c40 <decrease_credit+0xa8>
		credit_consume_counter += 1;
 8000ba8:	4b28      	ldr	r3, [pc, #160]	; (8000c4c <decrease_credit+0xb4>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	3301      	adds	r3, #1
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b26      	ldr	r3, [pc, #152]	; (8000c4c <decrease_credit+0xb4>)
 8000bb4:	701a      	strb	r2, [r3, #0]
		char tmp_msg[35];
		sprintf(tmp_msg,"Consuming counter: %d \r\n",credit_consume_counter);
 8000bb6:	4b25      	ldr	r3, [pc, #148]	; (8000c4c <decrease_credit+0xb4>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4923      	ldr	r1, [pc, #140]	; (8000c50 <decrease_credit+0xb8>)
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f004 fdc0 	bl	8005748 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fabe 	bl	800014c <strlen>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	1d39      	adds	r1, r7, #4
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bda:	481e      	ldr	r0, [pc, #120]	; (8000c54 <decrease_credit+0xbc>)
 8000bdc:	f004 fc17 	bl	800540e <HAL_UART_Transmit>
		uint8_t duration = get_function_duration(pressed_button);
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <decrease_credit+0xc0>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ff49 	bl	8000a7c <get_function_duration>
 8000bea:	4603      	mov	r3, r0
 8000bec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(credit_consume_counter >= duration){
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <decrease_credit+0xb4>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d81a      	bhi.n	8000c34 <decrease_credit+0x9c>
			credit_consume_counter = 0;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <decrease_credit+0xb4>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"Consuming 1 credit\r\n", 20,HAL_MAX_DELAY);
 8000c04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c08:	2214      	movs	r2, #20
 8000c0a:	4914      	ldr	r1, [pc, #80]	; (8000c5c <decrease_credit+0xc4>)
 8000c0c:	4811      	ldr	r0, [pc, #68]	; (8000c54 <decrease_credit+0xbc>)
 8000c0e:	f004 fbfe 	bl	800540e <HAL_UART_Transmit>
			credit -= 1; // decrease money
 8000c12:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <decrease_credit+0xc8>)
 8000c14:	881b      	ldrh	r3, [r3, #0]
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	b29a      	uxth	r2, r3
 8000c1c:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <decrease_credit+0xc8>)
 8000c1e:	801a      	strh	r2, [r3, #0]
			if(credit <= 0){
 8000c20:	4b0f      	ldr	r3, [pc, #60]	; (8000c60 <decrease_credit+0xc8>)
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d104      	bne.n	8000c34 <decrease_credit+0x9c>
				credit = 0;
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <decrease_credit+0xc8>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	801a      	strh	r2, [r3, #0]
				reset_all_state();
 8000c30:	f7ff ff64 	bl	8000afc <reset_all_state>
			}
		}
		store_credit_eeprom(credit);
 8000c34:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <decrease_credit+0xc8>)
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fcbc 	bl	80005b8 <store_credit_eeprom>
	}
}
 8000c40:	bf00      	nop
 8000c42:	3728      	adds	r7, #40	; 0x28
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200000d8 	.word	0x200000d8
 8000c4c:	200000de 	.word	0x200000de
 8000c50:	0800600c 	.word	0x0800600c
 8000c54:	2000024c 	.word	0x2000024c
 8000c58:	200000d4 	.word	0x200000d4
 8000c5c:	08006028 	.word	0x08006028
 8000c60:	200000d2 	.word	0x200000d2

08000c64 <do_1sec_tick>:
void do_1sec_tick(){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	; 0x28
 8000c68:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)"1sec tick\r\n", 11,HAL_MAX_DELAY);
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c6e:	220b      	movs	r2, #11
 8000c70:	4926      	ldr	r1, [pc, #152]	; (8000d0c <do_1sec_tick+0xa8>)
 8000c72:	4827      	ldr	r0, [pc, #156]	; (8000d10 <do_1sec_tick+0xac>)
 8000c74:	f004 fbcb 	bl	800540e <HAL_UART_Transmit>
	char tmp_msg[35];
	sprintf(tmp_msg,"#### current credit: %d, mode: %d\r\n",credit,pressed_button);
 8000c78:	4b26      	ldr	r3, [pc, #152]	; (8000d14 <do_1sec_tick+0xb0>)
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	461a      	mov	r2, r3
 8000c80:	4b25      	ldr	r3, [pc, #148]	; (8000d18 <do_1sec_tick+0xb4>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	1d38      	adds	r0, r7, #4
 8000c86:	4925      	ldr	r1, [pc, #148]	; (8000d1c <do_1sec_tick+0xb8>)
 8000c88:	f004 fd5e 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000c8c:	1d3b      	adds	r3, r7, #4
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fa5c 	bl	800014c <strlen>
 8000c94:	4603      	mov	r3, r0
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	1d39      	adds	r1, r7, #4
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c9e:	481c      	ldr	r0, [pc, #112]	; (8000d10 <do_1sec_tick+0xac>)
 8000ca0:	f004 fbb5 	bl	800540e <HAL_UART_Transmit>
	decrease_credit(); // logic runner funtion
 8000ca4:	f7ff ff78 	bl	8000b98 <decrease_credit>
	iot_round_counter += 1;
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	; (8000d20 <do_1sec_tick+0xbc>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	3301      	adds	r3, #1
 8000cae:	4a1c      	ldr	r2, [pc, #112]	; (8000d20 <do_1sec_tick+0xbc>)
 8000cb0:	6013      	str	r3, [r2, #0]
	if(iot_round_counter >= IOT_SEND_INTERVAL){
 8000cb2:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <do_1sec_tick+0xbc>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b04      	cmp	r3, #4
 8000cb8:	dd23      	ble.n	8000d02 <do_1sec_tick+0x9e>
		max7219_DisableDisplayTest(); /// keep disable display test to prevent 888
 8000cba:	f000 ff7f 	bl	8001bbc <max7219_DisableDisplayTest>
		iot_round_counter = 0;
 8000cbe:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <do_1sec_tick+0xbc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
		send_iot_status(0);
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f7ff fba1 	bl	800040c <send_iot_status>
		if(last_coin_money != 0){
 8000cca:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <do_1sec_tick+0xc0>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d008      	beq.n	8000ce6 <do_1sec_tick+0x82>
			send_iot_status(last_coin_money);
 8000cd4:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <do_1sec_tick+0xc0>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff fb96 	bl	800040c <send_iot_status>
			last_coin_money = 0;
 8000ce0:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <do_1sec_tick+0xc0>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	701a      	strb	r2, [r3, #0]
		}
		if(last_note_money != 0){
 8000ce6:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <do_1sec_tick+0xc4>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d008      	beq.n	8000d02 <do_1sec_tick+0x9e>
			send_iot_status(last_note_money);
 8000cf0:	4b0d      	ldr	r3, [pc, #52]	; (8000d28 <do_1sec_tick+0xc4>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fb88 	bl	800040c <send_iot_status>
			last_note_money = 0;
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <do_1sec_tick+0xc4>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000d02:	bf00      	nop
 8000d04:	3728      	adds	r7, #40	; 0x28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	08006040 	.word	0x08006040
 8000d10:	2000024c 	.word	0x2000024c
 8000d14:	200000d2 	.word	0x200000d2
 8000d18:	200000d4 	.word	0x200000d4
 8000d1c:	0800604c 	.word	0x0800604c
 8000d20:	200000cc 	.word	0x200000cc
 8000d24:	200000fe 	.word	0x200000fe
 8000d28:	200000fd 	.word	0x200000fd

08000d2c <do_500ms_tick>:
void do_500ms_tick(){
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <do_200ms_tick>:
void do_200ms_tick(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	; 0x28
 8000d3c:	af00      	add	r7, sp, #0
	if(front_button_reset_credit_press){
 8000d3e:	4b18      	ldr	r3, [pc, #96]	; (8000da0 <do_200ms_tick+0x68>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d007      	beq.n	8000d58 <do_200ms_tick+0x20>
		front_button_reset_credit_counter += 1;
 8000d48:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <do_200ms_tick+0x6c>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	3301      	adds	r3, #1
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <do_200ms_tick+0x6c>)
 8000d54:	801a      	strh	r2, [r3, #0]
 8000d56:	e002      	b.n	8000d5e <do_200ms_tick+0x26>
	}else{
		front_button_reset_credit_counter = 0;
 8000d58:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <do_200ms_tick+0x6c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	801a      	strh	r2, [r3, #0]
	}
	char tmp_msg[35];
	sprintf(tmp_msg,"===== front button counter: %d\r\n",front_button_reset_credit_counter);
 8000d5e:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <do_200ms_tick+0x6c>)
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	461a      	mov	r2, r3
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	490f      	ldr	r1, [pc, #60]	; (8000da8 <do_200ms_tick+0x70>)
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f004 fcec 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff f9ea 	bl	800014c <strlen>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	1d39      	adds	r1, r7, #4
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d82:	480a      	ldr	r0, [pc, #40]	; (8000dac <do_200ms_tick+0x74>)
 8000d84:	f004 fb43 	bl	800540e <HAL_UART_Transmit>
	if(is_standby){
 8000d88:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <do_200ms_tick+0x78>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <do_200ms_tick+0x5e>
		segment_display_standby();
 8000d92:	f000 fa29 	bl	80011e8 <segment_display_standby>
	}
}
 8000d96:	bf00      	nop
 8000d98:	3728      	adds	r7, #40	; 0x28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	200000da 	.word	0x200000da
 8000da4:	200000dc 	.word	0x200000dc
 8000da8:	08006070 	.word	0x08006070
 8000dac:	2000024c 	.word	0x2000024c
 8000db0:	20000000 	.word	0x20000000

08000db4 <do_300ms_tick>:
void do_300ms_tick(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	store_credit_eeprom(credit);
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <do_300ms_tick+0x20>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fbfa 	bl	80005b8 <store_credit_eeprom>
	HAL_GPIO_TogglePin(ALIVE_LED_GPIO_Port, ALIVE_LED_Pin);
 8000dc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dc8:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <do_300ms_tick+0x24>)
 8000dca:	f001 ff68 	bl	8002c9e <HAL_GPIO_TogglePin>
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200000d2 	.word	0x200000d2
 8000dd8:	40010800 	.word	0x40010800

08000ddc <do_400ms_tick>:

void do_400ms_tick(){
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
	if(is_operation_running){
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <do_400ms_tick+0x64>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d025      	beq.n	8000e36 <do_400ms_tick+0x5a>
		display_binking = !display_binking;
 8000dea:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <do_400ms_tick+0x68>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	bf14      	ite	ne
 8000df4:	2301      	movne	r3, #1
 8000df6:	2300      	moveq	r3, #0
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	f083 0301 	eor.w	r3, r3, #1
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <do_400ms_tick+0x68>)
 8000e08:	701a      	strb	r2, [r3, #0]
		if(display_binking && (current_out_port != 0)){
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <do_400ms_tick+0x68>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d007      	beq.n	8000e24 <do_400ms_tick+0x48>
 8000e14:	4b0c      	ldr	r3, [pc, #48]	; (8000e48 <do_400ms_tick+0x6c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <do_400ms_tick+0x48>
			max7219_Turn_Off();
 8000e1e:	f000 ff2d 	bl	8001c7c <max7219_Turn_Off>
		}

	}else{
		max7219_Turn_On();
	}
}
 8000e22:	e00a      	b.n	8000e3a <do_400ms_tick+0x5e>
			max7219_Turn_On();
 8000e24:	f000 ff20 	bl	8001c68 <max7219_Turn_On>
			segment_display_int(credit);
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <do_400ms_tick+0x70>)
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f000 f9b0 	bl	8001194 <segment_display_int>
}
 8000e34:	e001      	b.n	8000e3a <do_400ms_tick+0x5e>
		max7219_Turn_On();
 8000e36:	f000 ff17 	bl	8001c68 <max7219_Turn_On>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200000d0 	.word	0x200000d0
 8000e44:	200000d9 	.word	0x200000d9
 8000e48:	200000d6 	.word	0x200000d6
 8000e4c:	200000d2 	.word	0x200000d2

08000e50 <init_display>:

void init_display(){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	max7219_DisableDisplayTest();
 8000e54:	f000 feb2 	bl	8001bbc <max7219_DisableDisplayTest>
	HAL_Delay(100);
 8000e58:	2064      	movs	r0, #100	; 0x64
 8000e5a:	f001 fc3b 	bl	80026d4 <HAL_Delay>
	max7219_Init ( 5 );
 8000e5e:	2005      	movs	r0, #5
 8000e60:	f000 fe81 	bl	8001b66 <max7219_Init>
	max7219_Decode_On ();
 8000e64:	f000 ff14 	bl	8001c90 <max7219_Decode_On>
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <reset_all_pins>:
void reset_all_pins(){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_1_GPIO_Port, OUT_1_Pin, GPIO_PIN_RESET); // pin b0 --> out 1
 8000e70:	2200      	movs	r2, #0
 8000e72:	2101      	movs	r1, #1
 8000e74:	4812      	ldr	r0, [pc, #72]	; (8000ec0 <reset_all_pins+0x54>)
 8000e76:	f001 fefa 	bl	8002c6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_2_GPIO_Port, OUT_2_Pin, GPIO_PIN_RESET); // pin b1 --> out 2
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2102      	movs	r1, #2
 8000e7e:	4810      	ldr	r0, [pc, #64]	; (8000ec0 <reset_all_pins+0x54>)
 8000e80:	f001 fef5 	bl	8002c6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_3_GPIO_Port, OUT_3_Pin, GPIO_PIN_RESET); // pin a8 --> out 3
 8000e84:	2200      	movs	r2, #0
 8000e86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e8a:	480e      	ldr	r0, [pc, #56]	; (8000ec4 <reset_all_pins+0x58>)
 8000e8c:	f001 feef 	bl	8002c6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_4_GPIO_Port, OUT_4_Pin, GPIO_PIN_RESET); // pin b8 --> out 4
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e96:	480a      	ldr	r0, [pc, #40]	; (8000ec0 <reset_all_pins+0x54>)
 8000e98:	f001 fee9 	bl	8002c6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_5_GPIO_Port, OUT_5_Pin, GPIO_PIN_RESET); // pin b9 --> out 5
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ea2:	4807      	ldr	r0, [pc, #28]	; (8000ec0 <reset_all_pins+0x54>)
 8000ea4:	f001 fee3 	bl	8002c6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_6_GPIO_Port, OUT_6_Pin, GPIO_PIN_RESET); // pin b12 --> out 6
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <reset_all_pins+0x54>)
 8000eb0:	f001 fedd 	bl	8002c6e <HAL_GPIO_WritePin>
	current_out_port = 0;
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <reset_all_pins+0x5c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40010c00 	.word	0x40010c00
 8000ec4:	40010800 	.word	0x40010800
 8000ec8:	200000d6 	.word	0x200000d6

08000ecc <set_output_to>:

void set_output_to(uint8_t pin){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
	if(current_out_port == pin){
 8000ed6:	4b29      	ldr	r3, [pc, #164]	; (8000f7c <set_output_to+0xb0>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	79fa      	ldrb	r2, [r7, #7]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d048      	beq.n	8000f74 <set_output_to+0xa8>
		return;
	}
	reset_all_pins();
 8000ee2:	f7ff ffc3 	bl	8000e6c <reset_all_pins>
	switch(pin){
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	2b04      	cmp	r3, #4
 8000eec:	d83c      	bhi.n	8000f68 <set_output_to+0x9c>
 8000eee:	a201      	add	r2, pc, #4	; (adr r2, 8000ef4 <set_output_to+0x28>)
 8000ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef4:	08000f09 	.word	0x08000f09
 8000ef8:	08000f1b 	.word	0x08000f1b
 8000efc:	08000f2d 	.word	0x08000f2d
 8000f00:	08000f41 	.word	0x08000f41
 8000f04:	08000f55 	.word	0x08000f55
	case 1:
		HAL_GPIO_WritePin(OUT_1_GPIO_Port, OUT_1_Pin, GPIO_PIN_SET); // pin b0 --> out 1
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	481c      	ldr	r0, [pc, #112]	; (8000f80 <set_output_to+0xb4>)
 8000f0e:	f001 feae 	bl	8002c6e <HAL_GPIO_WritePin>
		current_out_port = 1;
 8000f12:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <set_output_to+0xb0>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"SET OUTPUT TO PORT1\r\n", 21,HAL_MAX_DELAY);
		break;
 8000f18:	e02d      	b.n	8000f76 <set_output_to+0xaa>
	case 2:
		HAL_GPIO_WritePin(OUT_2_GPIO_Port, OUT_2_Pin, GPIO_PIN_SET); // pin b1 --> out 2
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	2102      	movs	r1, #2
 8000f1e:	4818      	ldr	r0, [pc, #96]	; (8000f80 <set_output_to+0xb4>)
 8000f20:	f001 fea5 	bl	8002c6e <HAL_GPIO_WritePin>
		current_out_port = 2;
 8000f24:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <set_output_to+0xb0>)
 8000f26:	2202      	movs	r2, #2
 8000f28:	701a      	strb	r2, [r3, #0]
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"SET OUTPUT TO PORT2\r\n", 21,HAL_MAX_DELAY);
		break;
 8000f2a:	e024      	b.n	8000f76 <set_output_to+0xaa>
	case 3:
		HAL_GPIO_WritePin(OUT_3_GPIO_Port, OUT_3_Pin, GPIO_PIN_SET); // pin a8 --> out 3
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f32:	4814      	ldr	r0, [pc, #80]	; (8000f84 <set_output_to+0xb8>)
 8000f34:	f001 fe9b 	bl	8002c6e <HAL_GPIO_WritePin>
		current_out_port = 3;
 8000f38:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <set_output_to+0xb0>)
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	701a      	strb	r2, [r3, #0]
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"SET OUTPUT TO PORT3\r\n", 21,HAL_MAX_DELAY);
		break;
 8000f3e:	e01a      	b.n	8000f76 <set_output_to+0xaa>
	case 4:
		HAL_GPIO_WritePin(OUT_4_GPIO_Port, OUT_4_Pin, GPIO_PIN_SET); // pin b8 --> out 4
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f46:	480e      	ldr	r0, [pc, #56]	; (8000f80 <set_output_to+0xb4>)
 8000f48:	f001 fe91 	bl	8002c6e <HAL_GPIO_WritePin>
		current_out_port = 4;
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <set_output_to+0xb0>)
 8000f4e:	2204      	movs	r2, #4
 8000f50:	701a      	strb	r2, [r3, #0]
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"SET OUTPUT TO PORT4\r\n", 21,HAL_MAX_DELAY);
		break;
 8000f52:	e010      	b.n	8000f76 <set_output_to+0xaa>
	case 5:
		HAL_GPIO_WritePin(OUT_5_GPIO_Port, OUT_5_Pin, GPIO_PIN_SET); // pin b9 --> out 5
 8000f54:	2201      	movs	r2, #1
 8000f56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f5a:	4809      	ldr	r0, [pc, #36]	; (8000f80 <set_output_to+0xb4>)
 8000f5c:	f001 fe87 	bl	8002c6e <HAL_GPIO_WritePin>
		current_out_port = 5;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <set_output_to+0xb0>)
 8000f62:	2205      	movs	r2, #5
 8000f64:	701a      	strb	r2, [r3, #0]
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"SET OUTPUT TO PORT5\r\n", 21,HAL_MAX_DELAY);
		break;
 8000f66:	e006      	b.n	8000f76 <set_output_to+0xaa>
	default:
		reset_all_pins();
 8000f68:	f7ff ff80 	bl	8000e6c <reset_all_pins>
		current_out_port = 0;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <set_output_to+0xb0>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
		break;
 8000f72:	e000      	b.n	8000f76 <set_output_to+0xaa>
		return;
 8000f74:	bf00      	nop
	}
}
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200000d6 	.word	0x200000d6
 8000f80:	40010c00 	.word	0x40010c00
 8000f84:	40010800 	.word	0x40010800

08000f88 <do_operation>:

void do_operation(){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	set_output_to(pressed_button);
 8000f8c:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <do_operation+0x2c>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff9b 	bl	8000ecc <set_output_to>
	if(current_out_port != 0){
 8000f96:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <do_operation+0x30>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d003      	beq.n	8000fa8 <do_operation+0x20>
		consume_credit = true;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <do_operation+0x34>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]
	}else{
		consume_credit = false;
	}
}
 8000fa6:	e002      	b.n	8000fae <do_operation+0x26>
		consume_credit = false;
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <do_operation+0x34>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	200000d4 	.word	0x200000d4
 8000fb8:	200000d6 	.word	0x200000d6
 8000fbc:	200000d8 	.word	0x200000d8

08000fc0 <read_button>:

uint8_t read_button(){
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(FRONT_SW_1_GPIO_Port, FRONT_SW_1_Pin)){
 8000fc4:	2108      	movs	r1, #8
 8000fc6:	4868      	ldr	r0, [pc, #416]	; (8001168 <read_button+0x1a8>)
 8000fc8:	f001 fe3a 	bl	8002c40 <HAL_GPIO_ReadPin>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d013      	beq.n	8000ffa <read_button+0x3a>
		HAL_Delay(SW_DEBOUNCE_TIME);
 8000fd2:	2050      	movs	r0, #80	; 0x50
 8000fd4:	f001 fb7e 	bl	80026d4 <HAL_Delay>
		while(HAL_GPIO_ReadPin(FRONT_SW_1_GPIO_Port, FRONT_SW_1_Pin));
 8000fd8:	bf00      	nop
 8000fda:	2108      	movs	r1, #8
 8000fdc:	4862      	ldr	r0, [pc, #392]	; (8001168 <read_button+0x1a8>)
 8000fde:	f001 fe2f 	bl	8002c40 <HAL_GPIO_ReadPin>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1f8      	bne.n	8000fda <read_button+0x1a>
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button1!\r\n", 18,HAL_MAX_DELAY);
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fec:	2212      	movs	r2, #18
 8000fee:	495f      	ldr	r1, [pc, #380]	; (800116c <read_button+0x1ac>)
 8000ff0:	485f      	ldr	r0, [pc, #380]	; (8001170 <read_button+0x1b0>)
 8000ff2:	f004 fa0c 	bl	800540e <HAL_UART_Transmit>
		return 1;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e0b3      	b.n	8001162 <read_button+0x1a2>
	}else if(HAL_GPIO_ReadPin(FRONT_SW_2_GPIO_Port, FRONT_SW_2_Pin)){
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	485a      	ldr	r0, [pc, #360]	; (8001168 <read_button+0x1a8>)
 8000ffe:	f001 fe1f 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d013      	beq.n	8001030 <read_button+0x70>
		HAL_Delay(SW_DEBOUNCE_TIME);
 8001008:	2050      	movs	r0, #80	; 0x50
 800100a:	f001 fb63 	bl	80026d4 <HAL_Delay>
		while(HAL_GPIO_ReadPin(FRONT_SW_2_GPIO_Port, FRONT_SW_2_Pin));
 800100e:	bf00      	nop
 8001010:	2110      	movs	r1, #16
 8001012:	4855      	ldr	r0, [pc, #340]	; (8001168 <read_button+0x1a8>)
 8001014:	f001 fe14 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d1f8      	bne.n	8001010 <read_button+0x50>
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button2!\r\n", 18,HAL_MAX_DELAY);
 800101e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001022:	2212      	movs	r2, #18
 8001024:	4953      	ldr	r1, [pc, #332]	; (8001174 <read_button+0x1b4>)
 8001026:	4852      	ldr	r0, [pc, #328]	; (8001170 <read_button+0x1b0>)
 8001028:	f004 f9f1 	bl	800540e <HAL_UART_Transmit>
		return 2;
 800102c:	2302      	movs	r3, #2
 800102e:	e098      	b.n	8001162 <read_button+0x1a2>
	}else if(HAL_GPIO_ReadPin(FRONT_SW_3_GPIO_Port, FRONT_SW_3_Pin)){
 8001030:	2120      	movs	r1, #32
 8001032:	484d      	ldr	r0, [pc, #308]	; (8001168 <read_button+0x1a8>)
 8001034:	f001 fe04 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d013      	beq.n	8001066 <read_button+0xa6>
		HAL_Delay(SW_DEBOUNCE_TIME);
 800103e:	2050      	movs	r0, #80	; 0x50
 8001040:	f001 fb48 	bl	80026d4 <HAL_Delay>
		while(HAL_GPIO_ReadPin(FRONT_SW_3_GPIO_Port, FRONT_SW_3_Pin));
 8001044:	bf00      	nop
 8001046:	2120      	movs	r1, #32
 8001048:	4847      	ldr	r0, [pc, #284]	; (8001168 <read_button+0x1a8>)
 800104a:	f001 fdf9 	bl	8002c40 <HAL_GPIO_ReadPin>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1f8      	bne.n	8001046 <read_button+0x86>
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button3!\r\n", 18,HAL_MAX_DELAY);
 8001054:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001058:	2212      	movs	r2, #18
 800105a:	4947      	ldr	r1, [pc, #284]	; (8001178 <read_button+0x1b8>)
 800105c:	4844      	ldr	r0, [pc, #272]	; (8001170 <read_button+0x1b0>)
 800105e:	f004 f9d6 	bl	800540e <HAL_UART_Transmit>
		return 3;
 8001062:	2303      	movs	r3, #3
 8001064:	e07d      	b.n	8001162 <read_button+0x1a2>
	}else if(HAL_GPIO_ReadPin(FRONT_SW_4_GPIO_Port, FRONT_SW_4_Pin)){
 8001066:	2140      	movs	r1, #64	; 0x40
 8001068:	483f      	ldr	r0, [pc, #252]	; (8001168 <read_button+0x1a8>)
 800106a:	f001 fde9 	bl	8002c40 <HAL_GPIO_ReadPin>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d013      	beq.n	800109c <read_button+0xdc>
		HAL_Delay(SW_DEBOUNCE_TIME);
 8001074:	2050      	movs	r0, #80	; 0x50
 8001076:	f001 fb2d 	bl	80026d4 <HAL_Delay>
		while(HAL_GPIO_ReadPin(FRONT_SW_4_GPIO_Port, FRONT_SW_4_Pin));
 800107a:	bf00      	nop
 800107c:	2140      	movs	r1, #64	; 0x40
 800107e:	483a      	ldr	r0, [pc, #232]	; (8001168 <read_button+0x1a8>)
 8001080:	f001 fdde 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f8      	bne.n	800107c <read_button+0xbc>
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button4!\r\n", 18,HAL_MAX_DELAY);
 800108a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800108e:	2212      	movs	r2, #18
 8001090:	493a      	ldr	r1, [pc, #232]	; (800117c <read_button+0x1bc>)
 8001092:	4837      	ldr	r0, [pc, #220]	; (8001170 <read_button+0x1b0>)
 8001094:	f004 f9bb 	bl	800540e <HAL_UART_Transmit>
		return 4;
 8001098:	2304      	movs	r3, #4
 800109a:	e062      	b.n	8001162 <read_button+0x1a2>
	}else if(HAL_GPIO_ReadPin(FRONT_SW_5_GPIO_Port, FRONT_SW_5_Pin)){
 800109c:	2180      	movs	r1, #128	; 0x80
 800109e:	4832      	ldr	r0, [pc, #200]	; (8001168 <read_button+0x1a8>)
 80010a0:	f001 fdce 	bl	8002c40 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d022      	beq.n	80010f0 <read_button+0x130>
		HAL_Delay(SW_DEBOUNCE_TIME);
 80010aa:	2050      	movs	r0, #80	; 0x50
 80010ac:	f001 fb12 	bl	80026d4 <HAL_Delay>
		front_button_reset_credit_press = true;
 80010b0:	4b33      	ldr	r3, [pc, #204]	; (8001180 <read_button+0x1c0>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(FRONT_SW_5_GPIO_Port, FRONT_SW_5_Pin)){
 80010b6:	e008      	b.n	80010ca <read_button+0x10a>
			if(front_button_reset_credit_counter >= 60){
 80010b8:	4b32      	ldr	r3, [pc, #200]	; (8001184 <read_button+0x1c4>)
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	b29b      	uxth	r3, r3
 80010be:	2b3b      	cmp	r3, #59	; 0x3b
 80010c0:	d903      	bls.n	80010ca <read_button+0x10a>
				reset_all_state();
 80010c2:	f7ff fd1b 	bl	8000afc <reset_all_state>
				return 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	e04b      	b.n	8001162 <read_button+0x1a2>
		while(HAL_GPIO_ReadPin(FRONT_SW_5_GPIO_Port, FRONT_SW_5_Pin)){
 80010ca:	2180      	movs	r1, #128	; 0x80
 80010cc:	4826      	ldr	r0, [pc, #152]	; (8001168 <read_button+0x1a8>)
 80010ce:	f001 fdb7 	bl	8002c40 <HAL_GPIO_ReadPin>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1ef      	bne.n	80010b8 <read_button+0xf8>
			}
		}
		front_button_reset_credit_press = false;
 80010d8:	4b29      	ldr	r3, [pc, #164]	; (8001180 <read_button+0x1c0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button5!\r\n", 18,HAL_MAX_DELAY);
 80010de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010e2:	2212      	movs	r2, #18
 80010e4:	4928      	ldr	r1, [pc, #160]	; (8001188 <read_button+0x1c8>)
 80010e6:	4822      	ldr	r0, [pc, #136]	; (8001170 <read_button+0x1b0>)
 80010e8:	f004 f991 	bl	800540e <HAL_UART_Transmit>
		return 5;
 80010ec:	2305      	movs	r3, #5
 80010ee:	e038      	b.n	8001162 <read_button+0x1a2>
	}else if(HAL_GPIO_ReadPin(CREDIT_RESET_GPIO_Port, CREDIT_RESET_Pin)){
 80010f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010f4:	481c      	ldr	r0, [pc, #112]	; (8001168 <read_button+0x1a8>)
 80010f6:	f001 fda3 	bl	8002c40 <HAL_GPIO_ReadPin>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d014      	beq.n	800112a <read_button+0x16a>
		HAL_Delay(SW_DEBOUNCE_TIME);
 8001100:	2050      	movs	r0, #80	; 0x50
 8001102:	f001 fae7 	bl	80026d4 <HAL_Delay>
		while(HAL_GPIO_ReadPin(CREDIT_RESET_GPIO_Port, CREDIT_RESET_Pin));
 8001106:	bf00      	nop
 8001108:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800110c:	4816      	ldr	r0, [pc, #88]	; (8001168 <read_button+0x1a8>)
 800110e:	f001 fd97 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1f7      	bne.n	8001108 <read_button+0x148>
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button credit reset!\r\n", 30,HAL_MAX_DELAY);
 8001118:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800111c:	221e      	movs	r2, #30
 800111e:	491b      	ldr	r1, [pc, #108]	; (800118c <read_button+0x1cc>)
 8001120:	4813      	ldr	r0, [pc, #76]	; (8001170 <read_button+0x1b0>)
 8001122:	f004 f974 	bl	800540e <HAL_UART_Transmit>
		return 6;
 8001126:	2306      	movs	r3, #6
 8001128:	e01b      	b.n	8001162 <read_button+0x1a2>
	}else if(HAL_GPIO_ReadPin(MODE_SW_GPIO_Port, MODE_SW_Pin)){
 800112a:	2104      	movs	r1, #4
 800112c:	480e      	ldr	r0, [pc, #56]	; (8001168 <read_button+0x1a8>)
 800112e:	f001 fd87 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d013      	beq.n	8001160 <read_button+0x1a0>
		HAL_Delay(SW_DEBOUNCE_TIME);
 8001138:	2050      	movs	r0, #80	; 0x50
 800113a:	f001 facb 	bl	80026d4 <HAL_Delay>
		while(HAL_GPIO_ReadPin(MODE_SW_GPIO_Port, MODE_SW_Pin));
 800113e:	bf00      	nop
 8001140:	2104      	movs	r1, #4
 8001142:	4809      	ldr	r0, [pc, #36]	; (8001168 <read_button+0x1a8>)
 8001144:	f001 fd7c 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1f8      	bne.n	8001140 <read_button+0x180>
		HAL_UART_Transmit(&huart1, (uint8_t*)"pressed button mode!\r\n", 22,HAL_MAX_DELAY);
 800114e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001152:	2216      	movs	r2, #22
 8001154:	490e      	ldr	r1, [pc, #56]	; (8001190 <read_button+0x1d0>)
 8001156:	4806      	ldr	r0, [pc, #24]	; (8001170 <read_button+0x1b0>)
 8001158:	f004 f959 	bl	800540e <HAL_UART_Transmit>
		return 7;
 800115c:	2307      	movs	r3, #7
 800115e:	e000      	b.n	8001162 <read_button+0x1a2>
	}else{
		return 0;
 8001160:	2300      	movs	r3, #0
	}
}
 8001162:	4618      	mov	r0, r3
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40010800 	.word	0x40010800
 800116c:	08006094 	.word	0x08006094
 8001170:	2000024c 	.word	0x2000024c
 8001174:	080060a8 	.word	0x080060a8
 8001178:	080060bc 	.word	0x080060bc
 800117c:	080060d0 	.word	0x080060d0
 8001180:	200000da 	.word	0x200000da
 8001184:	200000dc 	.word	0x200000dc
 8001188:	080060e4 	.word	0x080060e4
 800118c:	080060f8 	.word	0x080060f8
 8001190:	08006118 	.word	0x08006118

08001194 <segment_display_int>:

void segment_display_int(int number){
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	max7219_Turn_Off();
 800119c:	f000 fd6e 	bl	8001c7c <max7219_Turn_Off>
	max7219_Init(5);
 80011a0:	2005      	movs	r0, #5
 80011a2:	f000 fce0 	bl	8001b66 <max7219_Init>
	max7219_Clean ();
 80011a6:	f000 fd11 	bl	8001bcc <max7219_Clean>
	max7219_Decode_On();
 80011aa:	f000 fd71 	bl	8001c90 <max7219_Decode_On>
	max7219_Clean ();
 80011ae:	f000 fd0d 	bl	8001bcc <max7219_Clean>
	if(number < 10){
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b09      	cmp	r3, #9
 80011b6:	dc04      	bgt.n	80011c2 <segment_display_int+0x2e>
		max7219_PrintItos (DIGIT_1, number );
 80011b8:	6879      	ldr	r1, [r7, #4]
 80011ba:	2001      	movs	r0, #1
 80011bc:	f000 fdd2 	bl	8001d64 <max7219_PrintItos>
	}else if(number >= 10 && number < 100){
		max7219_PrintItos (DIGIT_2, number );
	}else{
		max7219_PrintItos (DIGIT_3, number );
	}
}
 80011c0:	e00e      	b.n	80011e0 <segment_display_int+0x4c>
	}else if(number >= 10 && number < 100){
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b09      	cmp	r3, #9
 80011c6:	dd07      	ble.n	80011d8 <segment_display_int+0x44>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b63      	cmp	r3, #99	; 0x63
 80011cc:	dc04      	bgt.n	80011d8 <segment_display_int+0x44>
		max7219_PrintItos (DIGIT_2, number );
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	2002      	movs	r0, #2
 80011d2:	f000 fdc7 	bl	8001d64 <max7219_PrintItos>
}
 80011d6:	e003      	b.n	80011e0 <segment_display_int+0x4c>
		max7219_PrintItos (DIGIT_3, number );
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	2003      	movs	r0, #3
 80011dc:	f000 fdc2 	bl	8001d64 <max7219_PrintItos>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <segment_display_standby>:
	max7219_PrintDigit(DIGIT_1,BLANK,false);
	max7219_PrintDigit(DIGIT_2,BLANK,false);
	max7219_PrintDigit(DIGIT_3,BLANK,false);
}

void segment_display_standby(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	max7219_Clean ();
 80011ec:	f000 fcee 	bl	8001bcc <max7219_Clean>
	max7219_Decode_On();
 80011f0:	f000 fd4e 	bl	8001c90 <max7219_Decode_On>
	max7219_Clean ();
 80011f4:	f000 fcea 	bl	8001bcc <max7219_Clean>

	switch(standby_counter){
 80011f8:	4b38      	ldr	r3, [pc, #224]	; (80012dc <segment_display_standby+0xf4>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b03      	cmp	r3, #3
 8001200:	d84a      	bhi.n	8001298 <segment_display_standby+0xb0>
 8001202:	a201      	add	r2, pc, #4	; (adr r2, 8001208 <segment_display_standby+0x20>)
 8001204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001208:	08001219 	.word	0x08001219
 800120c:	08001239 	.word	0x08001239
 8001210:	08001259 	.word	0x08001259
 8001214:	08001279 	.word	0x08001279
	case 0:
		max7219_PrintDigit(DIGIT_1,MINUS,false);
 8001218:	2200      	movs	r2, #0
 800121a:	210a      	movs	r1, #10
 800121c:	2001      	movs	r0, #1
 800121e:	f000 fd47 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,BLANK,false);
 8001222:	2200      	movs	r2, #0
 8001224:	210f      	movs	r1, #15
 8001226:	2002      	movs	r0, #2
 8001228:	f000 fd42 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,BLANK,false);
 800122c:	2200      	movs	r2, #0
 800122e:	210f      	movs	r1, #15
 8001230:	2003      	movs	r0, #3
 8001232:	f000 fd3d 	bl	8001cb0 <max7219_PrintDigit>
		break;
 8001236:	e03f      	b.n	80012b8 <segment_display_standby+0xd0>
	case 1:
		max7219_PrintDigit(DIGIT_1,BLANK,false);
 8001238:	2200      	movs	r2, #0
 800123a:	210f      	movs	r1, #15
 800123c:	2001      	movs	r0, #1
 800123e:	f000 fd37 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,MINUS,false);
 8001242:	2200      	movs	r2, #0
 8001244:	210a      	movs	r1, #10
 8001246:	2002      	movs	r0, #2
 8001248:	f000 fd32 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,BLANK,false);
 800124c:	2200      	movs	r2, #0
 800124e:	210f      	movs	r1, #15
 8001250:	2003      	movs	r0, #3
 8001252:	f000 fd2d 	bl	8001cb0 <max7219_PrintDigit>
		break;
 8001256:	e02f      	b.n	80012b8 <segment_display_standby+0xd0>
	case 2:
		max7219_PrintDigit(DIGIT_1,BLANK,false);
 8001258:	2200      	movs	r2, #0
 800125a:	210f      	movs	r1, #15
 800125c:	2001      	movs	r0, #1
 800125e:	f000 fd27 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,BLANK,false);
 8001262:	2200      	movs	r2, #0
 8001264:	210f      	movs	r1, #15
 8001266:	2002      	movs	r0, #2
 8001268:	f000 fd22 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,MINUS,false);
 800126c:	2200      	movs	r2, #0
 800126e:	210a      	movs	r1, #10
 8001270:	2003      	movs	r0, #3
 8001272:	f000 fd1d 	bl	8001cb0 <max7219_PrintDigit>
		break;
 8001276:	e01f      	b.n	80012b8 <segment_display_standby+0xd0>
	case 3:
		max7219_PrintDigit(DIGIT_1,BLANK,false);
 8001278:	2200      	movs	r2, #0
 800127a:	210f      	movs	r1, #15
 800127c:	2001      	movs	r0, #1
 800127e:	f000 fd17 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,MINUS,false);
 8001282:	2200      	movs	r2, #0
 8001284:	210a      	movs	r1, #10
 8001286:	2002      	movs	r0, #2
 8001288:	f000 fd12 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,BLANK,false);
 800128c:	2200      	movs	r2, #0
 800128e:	210f      	movs	r1, #15
 8001290:	2003      	movs	r0, #3
 8001292:	f000 fd0d 	bl	8001cb0 <max7219_PrintDigit>
		break;
 8001296:	e00f      	b.n	80012b8 <segment_display_standby+0xd0>
	default:
		max7219_PrintDigit(DIGIT_1,MINUS,false);
 8001298:	2200      	movs	r2, #0
 800129a:	210a      	movs	r1, #10
 800129c:	2001      	movs	r0, #1
 800129e:	f000 fd07 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,MINUS,false);
 80012a2:	2200      	movs	r2, #0
 80012a4:	210a      	movs	r1, #10
 80012a6:	2002      	movs	r0, #2
 80012a8:	f000 fd02 	bl	8001cb0 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,MINUS,false);
 80012ac:	2200      	movs	r2, #0
 80012ae:	210a      	movs	r1, #10
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 fcfd 	bl	8001cb0 <max7219_PrintDigit>
		break;
 80012b6:	bf00      	nop
	}
	if(standby_counter >= 3){
 80012b8:	4b08      	ldr	r3, [pc, #32]	; (80012dc <segment_display_standby+0xf4>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d903      	bls.n	80012ca <segment_display_standby+0xe2>
		standby_counter = 0;
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <segment_display_standby+0xf4>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
	}else{
		standby_counter += 1;
	}

}
 80012c8:	e006      	b.n	80012d8 <segment_display_standby+0xf0>
		standby_counter += 1;
 80012ca:	4b04      	ldr	r3, [pc, #16]	; (80012dc <segment_display_standby+0xf4>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	3301      	adds	r3, #1
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	4b01      	ldr	r3, [pc, #4]	; (80012dc <segment_display_standby+0xf4>)
 80012d6:	701a      	strb	r2, [r3, #0]
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200000d7 	.word	0x200000d7

080012e0 <add_bank_note_credit>:

void add_bank_note_credit(uint32_t pulse_width){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b09e      	sub	sp, #120	; 0x78
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	if (pulse_width <= bank_acceptor_pulse_width + creditPulseOffset
 80012e8:	4b53      	ldr	r3, [pc, #332]	; (8001438 <add_bank_note_credit+0x158>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b52      	ldr	r3, [pc, #328]	; (800143c <add_bank_note_credit+0x15c>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4413      	add	r3, r2
 80012f6:	461a      	mov	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4293      	cmp	r3, r2
 80012fc:	f200 8082 	bhi.w	8001404 <add_bank_note_credit+0x124>
			&& pulse_width
			>= bank_acceptor_pulse_width - creditPulseOffset) {
 8001300:	4b4d      	ldr	r3, [pc, #308]	; (8001438 <add_bank_note_credit+0x158>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	461a      	mov	r2, r3
 8001308:	4b4c      	ldr	r3, [pc, #304]	; (800143c <add_bank_note_credit+0x15c>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	461a      	mov	r2, r3
			&& pulse_width
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4293      	cmp	r3, r2
 8001314:	d376      	bcc.n	8001404 <add_bank_note_credit+0x124>
		char tmp_msg[40];
		sprintf(tmp_msg, "added credit : %d \r\n",
 8001316:	4b4a      	ldr	r3, [pc, #296]	; (8001440 <add_bank_note_credit+0x160>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b2db      	uxtb	r3, r3
 800131c:	461a      	mov	r2, r3
 800131e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001322:	4948      	ldr	r1, [pc, #288]	; (8001444 <add_bank_note_credit+0x164>)
 8001324:	4618      	mov	r0, r3
 8001326:	f004 fa0f 	bl	8005748 <siprintf>
				bank_credit_per_pulse);
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 800132a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800132e:	4618      	mov	r0, r3
 8001330:	f7fe ff0c 	bl	800014c <strlen>
 8001334:	4603      	mov	r3, r0
 8001336:	b29a      	uxth	r2, r3
 8001338:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800133c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001340:	4841      	ldr	r0, [pc, #260]	; (8001448 <add_bank_note_credit+0x168>)
 8001342:	f004 f864 	bl	800540e <HAL_UART_Transmit>
		credit += bank_credit_per_pulse;
 8001346:	4b3e      	ldr	r3, [pc, #248]	; (8001440 <add_bank_note_credit+0x160>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	b29a      	uxth	r2, r3
 800134e:	4b3f      	ldr	r3, [pc, #252]	; (800144c <add_bank_note_credit+0x16c>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	b29b      	uxth	r3, r3
 8001354:	4413      	add	r3, r2
 8001356:	b29a      	uxth	r2, r3
 8001358:	4b3c      	ldr	r3, [pc, #240]	; (800144c <add_bank_note_credit+0x16c>)
 800135a:	801a      	strh	r2, [r3, #0]
		iot_round_counter = 0;
 800135c:	4b3c      	ldr	r3, [pc, #240]	; (8001450 <add_bank_note_credit+0x170>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
		last_note_money += bank_credit_per_pulse;
 8001362:	4b37      	ldr	r3, [pc, #220]	; (8001440 <add_bank_note_credit+0x160>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b2da      	uxtb	r2, r3
 8001368:	4b3a      	ldr	r3, [pc, #232]	; (8001454 <add_bank_note_credit+0x174>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	4413      	add	r3, r2
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b38      	ldr	r3, [pc, #224]	; (8001454 <add_bank_note_credit+0x174>)
 8001374:	701a      	strb	r2, [r3, #0]
		if(credit >= 999){
 8001376:	4b35      	ldr	r3, [pc, #212]	; (800144c <add_bank_note_credit+0x16c>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	b29b      	uxth	r3, r3
 800137c:	f240 32e6 	movw	r2, #998	; 0x3e6
 8001380:	4293      	cmp	r3, r2
 8001382:	d903      	bls.n	800138c <add_bank_note_credit+0xac>
			credit = 999;
 8001384:	4b31      	ldr	r3, [pc, #196]	; (800144c <add_bank_note_credit+0x16c>)
 8001386:	f240 32e7 	movw	r2, #999	; 0x3e7
 800138a:	801a      	strh	r2, [r3, #0]
		}
		store_credit_eeprom(credit);
 800138c:	4b2f      	ldr	r3, [pc, #188]	; (800144c <add_bank_note_credit+0x16c>)
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	b29b      	uxth	r3, r3
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f910 	bl	80005b8 <store_credit_eeprom>
		max7219_Turn_On();
 8001398:	f000 fc66 	bl	8001c68 <max7219_Turn_On>
		segment_display_int(credit);
 800139c:	4b2b      	ldr	r3, [pc, #172]	; (800144c <add_bank_note_credit+0x16c>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fef6 	bl	8001194 <segment_display_int>
		is_standby = false;
 80013a8:	4b2b      	ldr	r3, [pc, #172]	; (8001458 <add_bank_note_credit+0x178>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
		if (credit >= minimum_credit_to_start) {
 80013ae:	4b27      	ldr	r3, [pc, #156]	; (800144c <add_bank_note_credit+0x16c>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b29      	ldr	r3, [pc, #164]	; (800145c <add_bank_note_credit+0x17c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	db09      	blt.n	80013d2 <add_bank_note_credit+0xf2>
			is_operation_running = true;
 80013be:	4b28      	ldr	r3, [pc, #160]	; (8001460 <add_bank_note_credit+0x180>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"front btn is now enable\r\n", 25,
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c8:	2219      	movs	r2, #25
 80013ca:	4926      	ldr	r1, [pc, #152]	; (8001464 <add_bank_note_credit+0x184>)
 80013cc:	481e      	ldr	r0, [pc, #120]	; (8001448 <add_bank_note_credit+0x168>)
 80013ce:	f004 f81e 	bl	800540e <HAL_UART_Transmit>
					HAL_MAX_DELAY);
		}
		char tmp_msg2[35];
		sprintf(tmp_msg2, "current credit : %d \r\n", (int)credit);
 80013d2:	4b1e      	ldr	r3, [pc, #120]	; (800144c <add_bank_note_credit+0x16c>)
 80013d4:	881b      	ldrh	r3, [r3, #0]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	461a      	mov	r2, r3
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4922      	ldr	r1, [pc, #136]	; (8001468 <add_bank_note_credit+0x188>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f004 f9b1 	bl	8005748 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg2, strlen(tmp_msg2),
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7fe feae 	bl	800014c <strlen>
 80013f0:	4603      	mov	r3, r0
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	f107 010c 	add.w	r1, r7, #12
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013fc:	4812      	ldr	r0, [pc, #72]	; (8001448 <add_bank_note_credit+0x168>)
 80013fe:	f004 f806 	bl	800540e <HAL_UART_Transmit>
			>= bank_acceptor_pulse_width - creditPulseOffset) {
 8001402:	e015      	b.n	8001430 <add_bank_note_credit+0x150>
				HAL_MAX_DELAY);
	}else{
		char pulseWmessage[30];
		sprintf(pulseWmessage, "PULSEWIDTH NOT MATCH : %d \r\n", (int)pulse_width);
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800140a:	4918      	ldr	r1, [pc, #96]	; (800146c <add_bank_note_credit+0x18c>)
 800140c:	4618      	mov	r0, r3
 800140e:	f004 f99b 	bl	8005748 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)pulseWmessage, strlen(pulseWmessage), HAL_MAX_DELAY);
 8001412:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001416:	4618      	mov	r0, r3
 8001418:	f7fe fe98 	bl	800014c <strlen>
 800141c:	4603      	mov	r3, r0
 800141e:	b29a      	uxth	r2, r3
 8001420:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001424:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001428:	4807      	ldr	r0, [pc, #28]	; (8001448 <add_bank_note_credit+0x168>)
 800142a:	f003 fff0 	bl	800540e <HAL_UART_Transmit>
	}
}
 800142e:	bf00      	nop
 8001430:	bf00      	nop
 8001432:	3778      	adds	r7, #120	; 0x78
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000006 	.word	0x20000006
 800143c:	20000008 	.word	0x20000008
 8001440:	20000009 	.word	0x20000009
 8001444:	08006130 	.word	0x08006130
 8001448:	2000024c 	.word	0x2000024c
 800144c:	200000d2 	.word	0x200000d2
 8001450:	200000cc 	.word	0x200000cc
 8001454:	200000fd 	.word	0x200000fd
 8001458:	20000000 	.word	0x20000000
 800145c:	2000000c 	.word	0x2000000c
 8001460:	200000d0 	.word	0x200000d0
 8001464:	08006148 	.word	0x08006148
 8001468:	08006164 	.word	0x08006164
 800146c:	0800617c 	.word	0x0800617c

08001470 <add_coin_credit>:

void add_coin_credit(uint32_t pulse_width) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b094      	sub	sp, #80	; 0x50
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	max7219_DisableDisplayTest();
 8001478:	f000 fba0 	bl	8001bbc <max7219_DisableDisplayTest>
	if (pulse_width <= (coin_acceptor_pulse_width + creditPulseOffset)
 800147c:	4b47      	ldr	r3, [pc, #284]	; (800159c <add_coin_credit+0x12c>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	4b46      	ldr	r3, [pc, #280]	; (80015a0 <add_coin_credit+0x130>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4413      	add	r3, r2
 800148a:	461a      	mov	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4293      	cmp	r3, r2
 8001490:	d869      	bhi.n	8001566 <add_coin_credit+0xf6>
			&& (pulse_width
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001492:	4b42      	ldr	r3, [pc, #264]	; (800159c <add_coin_credit+0x12c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	461a      	mov	r2, r3
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <add_coin_credit+0x130>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	461a      	mov	r2, r3
			&& (pulse_width
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d35e      	bcc.n	8001566 <add_coin_credit+0xf6>
		char tmp_msg[40];
		sprintf(tmp_msg, "added credit : %d \r\n",
 80014a8:	4b3e      	ldr	r3, [pc, #248]	; (80015a4 <add_coin_credit+0x134>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	f107 0308 	add.w	r3, r7, #8
 80014b4:	493c      	ldr	r1, [pc, #240]	; (80015a8 <add_coin_credit+0x138>)
 80014b6:	4618      	mov	r0, r3
 80014b8:	f004 f946 	bl	8005748 <siprintf>
				(int)coin_credit_per_pulse);
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7fe fe43 	bl	800014c <strlen>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	f107 0108 	add.w	r1, r7, #8
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014d2:	4836      	ldr	r0, [pc, #216]	; (80015ac <add_coin_credit+0x13c>)
 80014d4:	f003 ff9b 	bl	800540e <HAL_UART_Transmit>
		credit += coin_credit_per_pulse;
 80014d8:	4b32      	ldr	r3, [pc, #200]	; (80015a4 <add_coin_credit+0x134>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	b29a      	uxth	r2, r3
 80014e0:	4b33      	ldr	r3, [pc, #204]	; (80015b0 <add_coin_credit+0x140>)
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	4413      	add	r3, r2
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	4b31      	ldr	r3, [pc, #196]	; (80015b0 <add_coin_credit+0x140>)
 80014ec:	801a      	strh	r2, [r3, #0]
		iot_round_counter = 0;
 80014ee:	4b31      	ldr	r3, [pc, #196]	; (80015b4 <add_coin_credit+0x144>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
		last_coin_money += coin_credit_per_pulse;
 80014f4:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <add_coin_credit+0x134>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4b2f      	ldr	r3, [pc, #188]	; (80015b8 <add_coin_credit+0x148>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	4413      	add	r3, r2
 8001502:	b2da      	uxtb	r2, r3
 8001504:	4b2c      	ldr	r3, [pc, #176]	; (80015b8 <add_coin_credit+0x148>)
 8001506:	701a      	strb	r2, [r3, #0]
		if(credit >= 999){
 8001508:	4b29      	ldr	r3, [pc, #164]	; (80015b0 <add_coin_credit+0x140>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	f240 32e6 	movw	r2, #998	; 0x3e6
 8001512:	4293      	cmp	r3, r2
 8001514:	d903      	bls.n	800151e <add_coin_credit+0xae>
			credit = 999;
 8001516:	4b26      	ldr	r3, [pc, #152]	; (80015b0 <add_coin_credit+0x140>)
 8001518:	f240 32e7 	movw	r2, #999	; 0x3e7
 800151c:	801a      	strh	r2, [r3, #0]
		}
		store_credit_eeprom(credit);
 800151e:	4b24      	ldr	r3, [pc, #144]	; (80015b0 <add_coin_credit+0x140>)
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	b29b      	uxth	r3, r3
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f847 	bl	80005b8 <store_credit_eeprom>
		is_standby = false;
 800152a:	4b24      	ldr	r3, [pc, #144]	; (80015bc <add_coin_credit+0x14c>)
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]
		max7219_Turn_On();
 8001530:	f000 fb9a 	bl	8001c68 <max7219_Turn_On>
		segment_display_int(credit);
 8001534:	4b1e      	ldr	r3, [pc, #120]	; (80015b0 <add_coin_credit+0x140>)
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	b29b      	uxth	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fe2a 	bl	8001194 <segment_display_int>

		if (credit >= minimum_credit_to_start) {
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <add_coin_credit+0x140>)
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	b29b      	uxth	r3, r3
 8001546:	461a      	mov	r2, r3
 8001548:	4b1d      	ldr	r3, [pc, #116]	; (80015c0 <add_coin_credit+0x150>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	db20      	blt.n	8001592 <add_coin_credit+0x122>
			is_operation_running = true;
 8001550:	4b1c      	ldr	r3, [pc, #112]	; (80015c4 <add_coin_credit+0x154>)
 8001552:	2201      	movs	r2, #1
 8001554:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"front btn is now enable\r\n", 25,
 8001556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800155a:	2219      	movs	r2, #25
 800155c:	491a      	ldr	r1, [pc, #104]	; (80015c8 <add_coin_credit+0x158>)
 800155e:	4813      	ldr	r0, [pc, #76]	; (80015ac <add_coin_credit+0x13c>)
 8001560:	f003 ff55 	bl	800540e <HAL_UART_Transmit>
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001564:	e015      	b.n	8001592 <add_coin_credit+0x122>
					HAL_MAX_DELAY);
		}
	}else{
		char pulseWmessage[30];
		sprintf(pulseWmessage, "PULSEWIDTH NOT MATCH : %d \r\n", (int)pulse_width);
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800156c:	4917      	ldr	r1, [pc, #92]	; (80015cc <add_coin_credit+0x15c>)
 800156e:	4618      	mov	r0, r3
 8001570:	f004 f8ea 	bl	8005748 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)pulseWmessage, strlen(pulseWmessage), HAL_MAX_DELAY);
 8001574:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe fde7 	bl	800014c <strlen>
 800157e:	4603      	mov	r3, r0
 8001580:	b29a      	uxth	r2, r3
 8001582:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001586:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800158a:	4808      	ldr	r0, [pc, #32]	; (80015ac <add_coin_credit+0x13c>)
 800158c:	f003 ff3f 	bl	800540e <HAL_UART_Transmit>
	}
}
 8001590:	e000      	b.n	8001594 <add_coin_credit+0x124>
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001592:	bf00      	nop
}
 8001594:	bf00      	nop
 8001596:	3750      	adds	r7, #80	; 0x50
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000007 	.word	0x20000007
 80015a0:	20000008 	.word	0x20000008
 80015a4:	2000000a 	.word	0x2000000a
 80015a8:	08006130 	.word	0x08006130
 80015ac:	2000024c 	.word	0x2000024c
 80015b0:	200000d2 	.word	0x200000d2
 80015b4:	200000cc 	.word	0x200000cc
 80015b8:	200000fe 	.word	0x200000fe
 80015bc:	20000000 	.word	0x20000000
 80015c0:	2000000c 	.word	0x2000000c
 80015c4:	200000d0 	.word	0x200000d0
 80015c8:	08006148 	.word	0x08006148
 80015cc:	0800617c 	.word	0x0800617c

080015d0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08c      	sub	sp, #48	; 0x30
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(&htim2);
 80015d8:	489a      	ldr	r0, [pc, #616]	; (8001844 <HAL_TIM_IC_CaptureCallback+0x274>)
 80015da:	f002 ffe5 	bl	80045a8 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80015de:	4b99      	ldr	r3, [pc, #612]	; (8001844 <HAL_TIM_IC_CaptureCallback+0x274>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2200      	movs	r2, #0
 80015e4:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 80015e6:	4b97      	ldr	r3, [pc, #604]	; (8001844 <HAL_TIM_IC_CaptureCallback+0x274>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f06f 0201 	mvn.w	r2, #1
 80015ee:	611a      	str	r2, [r3, #16]

	if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) { // if the interrupt source is channel1
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a94      	ldr	r2, [pc, #592]	; (8001848 <HAL_TIM_IC_CaptureCallback+0x278>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	f040 808b 	bne.w	8001712 <HAL_TIM_IC_CaptureCallback+0x142>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	7f1b      	ldrb	r3, [r3, #28]
 8001600:	2b02      	cmp	r3, #2
 8001602:	f040 8086 	bne.w	8001712 <HAL_TIM_IC_CaptureCallback+0x142>
		HAL_UART_Transmit(&huart1, (uint8_t*)"CH2 INT\r\n", 9, HAL_MAX_DELAY);
 8001606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800160a:	2209      	movs	r2, #9
 800160c:	498f      	ldr	r1, [pc, #572]	; (800184c <HAL_TIM_IC_CaptureCallback+0x27c>)
 800160e:	4890      	ldr	r0, [pc, #576]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x280>)
 8001610:	f003 fefd 	bl	800540e <HAL_UART_Transmit>
		if (Is_First_Captured == 0) // if the first value is not captured
 8001614:	4b8f      	ldr	r3, [pc, #572]	; (8001854 <HAL_TIM_IC_CaptureCallback+0x284>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d11a      	bne.n	8001654 <HAL_TIM_IC_CaptureCallback+0x84>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 800161e:	2104      	movs	r1, #4
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f003 fbad 	bl	8004d80 <HAL_TIM_ReadCapturedValue>
 8001626:	4603      	mov	r3, r0
 8001628:	4a8b      	ldr	r2, [pc, #556]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x288>)
 800162a:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 800162c:	4b89      	ldr	r3, [pc, #548]	; (8001854 <HAL_TIM_IC_CaptureCallback+0x284>)
 800162e:	2201      	movs	r2, #1
 8001630:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	6a1a      	ldr	r2, [r3, #32]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001640:	621a      	str	r2, [r3, #32]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6a1a      	ldr	r2, [r3, #32]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f042 0220 	orr.w	r2, r2, #32
 8001650:	621a      	str	r2, [r3, #32]
 8001652:	e05e      	b.n	8001712 <HAL_TIM_IC_CaptureCallback+0x142>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		}

		else if (Is_First_Captured == 1)   // if the first is already captured
 8001654:	4b7f      	ldr	r3, [pc, #508]	; (8001854 <HAL_TIM_IC_CaptureCallback+0x284>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b01      	cmp	r3, #1
 800165c:	d159      	bne.n	8001712 <HAL_TIM_IC_CaptureCallback+0x142>
		{
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 800165e:	2104      	movs	r1, #4
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f003 fb8d 	bl	8004d80 <HAL_TIM_ReadCapturedValue>
 8001666:	4603      	mov	r3, r0
 8001668:	4a7c      	ldr	r2, [pc, #496]	; (800185c <HAL_TIM_IC_CaptureCallback+0x28c>)
 800166a:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2200      	movs	r2, #0
 8001672:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1) {
 8001674:	4b79      	ldr	r3, [pc, #484]	; (800185c <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4b77      	ldr	r3, [pc, #476]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x288>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	d907      	bls.n	8001690 <HAL_TIM_IC_CaptureCallback+0xc0>
				Difference = IC_Val2 - IC_Val1;
 8001680:	4b76      	ldr	r3, [pc, #472]	; (800185c <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4b74      	ldr	r3, [pc, #464]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x288>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	4a75      	ldr	r2, [pc, #468]	; (8001860 <HAL_TIM_IC_CaptureCallback+0x290>)
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e00f      	b.n	80016b0 <HAL_TIM_IC_CaptureCallback+0xe0>
			}

			else if (IC_Val1 > IC_Val2) {
 8001690:	4b71      	ldr	r3, [pc, #452]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x288>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b71      	ldr	r3, [pc, #452]	; (800185c <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	429a      	cmp	r2, r3
 800169a:	d909      	bls.n	80016b0 <HAL_TIM_IC_CaptureCallback+0xe0>
				Difference = ((uint16_t) 0xffff - IC_Val1) + IC_Val2;
 800169c:	4b6f      	ldr	r3, [pc, #444]	; (800185c <HAL_TIM_IC_CaptureCallback+0x28c>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b6d      	ldr	r3, [pc, #436]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x288>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80016aa:	33ff      	adds	r3, #255	; 0xff
 80016ac:	4a6c      	ldr	r2, [pc, #432]	; (8001860 <HAL_TIM_IC_CaptureCallback+0x290>)
 80016ae:	6013      	str	r3, [r2, #0]
			}
			Is_First_Captured = 0; // set it back to false
 80016b0:	4b68      	ldr	r3, [pc, #416]	; (8001854 <HAL_TIM_IC_CaptureCallback+0x284>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6a1a      	ldr	r2, [r3, #32]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80016c4:	621a      	str	r2, [r3, #32]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6a12      	ldr	r2, [r2, #32]
 80016d0:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);

			add_bank_note_credit(Difference/1000);
 80016d2:	4b63      	ldr	r3, [pc, #396]	; (8001860 <HAL_TIM_IC_CaptureCallback+0x290>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a63      	ldr	r2, [pc, #396]	; (8001864 <HAL_TIM_IC_CaptureCallback+0x294>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	099b      	lsrs	r3, r3, #6
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fdfe 	bl	80012e0 <add_bank_note_credit>

			char tmpp[35];
			sprintf(tmpp,"CH1:captured val : %d \r\n",(int)Difference);
 80016e4:	4b5e      	ldr	r3, [pc, #376]	; (8001860 <HAL_TIM_IC_CaptureCallback+0x290>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	495e      	ldr	r1, [pc, #376]	; (8001868 <HAL_TIM_IC_CaptureCallback+0x298>)
 80016f0:	4618      	mov	r0, r3
 80016f2:	f004 f829 	bl	8005748 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)tmpp, strlen(tmpp), HAL_MAX_DELAY);
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fd26 	bl	800014c <strlen>
 8001700:	4603      	mov	r3, r0
 8001702:	b29a      	uxth	r2, r3
 8001704:	f107 010c 	add.w	r1, r7, #12
 8001708:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800170c:	4850      	ldr	r0, [pc, #320]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x280>)
 800170e:	f003 fe7e 	bl	800540e <HAL_UART_Transmit>
		}
	}
	if (htim->Instance == TIM3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a4c      	ldr	r2, [pc, #304]	; (8001848 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001718:	4293      	cmp	r3, r2
 800171a:	f040 808b 	bne.w	8001834 <HAL_TIM_IC_CaptureCallback+0x264>
			&& htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { // if the interrupt source is channel1
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	7f1b      	ldrb	r3, [r3, #28]
 8001722:	2b01      	cmp	r3, #1
 8001724:	f040 8086 	bne.w	8001834 <HAL_TIM_IC_CaptureCallback+0x264>
		HAL_UART_Transmit(&huart1, (uint8_t*)"CH1 INT\r\n", 9, HAL_MAX_DELAY);
 8001728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800172c:	2209      	movs	r2, #9
 800172e:	494f      	ldr	r1, [pc, #316]	; (800186c <HAL_TIM_IC_CaptureCallback+0x29c>)
 8001730:	4847      	ldr	r0, [pc, #284]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x280>)
 8001732:	f003 fe6c 	bl	800540e <HAL_UART_Transmit>
		if (coin_Is_First_Captured == 0) // if the first value is not captured
 8001736:	4b4e      	ldr	r3, [pc, #312]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	2b00      	cmp	r3, #0
 800173e:	d11a      	bne.n	8001776 <HAL_TIM_IC_CaptureCallback+0x1a6>
		{
			coin_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001740:	2100      	movs	r1, #0
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f003 fb1c 	bl	8004d80 <HAL_TIM_ReadCapturedValue>
 8001748:	4603      	mov	r3, r0
 800174a:	4a4a      	ldr	r2, [pc, #296]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 800174c:	6013      	str	r3, [r2, #0]
			coin_Is_First_Captured = 1;  // set the first captured as true
 800174e:	4b48      	ldr	r3, [pc, #288]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	6a1a      	ldr	r2, [r3, #32]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 020a 	bic.w	r2, r2, #10
 8001762:	621a      	str	r2, [r3, #32]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6a1a      	ldr	r2, [r3, #32]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0202 	orr.w	r2, r2, #2
 8001772:	621a      	str	r2, [r3, #32]
 8001774:	e05e      	b.n	8001834 <HAL_TIM_IC_CaptureCallback+0x264>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		}

		else if (coin_Is_First_Captured == 1) // if the first is already captured
 8001776:	4b3e      	ldr	r3, [pc, #248]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b01      	cmp	r3, #1
 800177e:	d159      	bne.n	8001834 <HAL_TIM_IC_CaptureCallback+0x264>
		{
			coin_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8001780:	2100      	movs	r1, #0
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f003 fafc 	bl	8004d80 <HAL_TIM_ReadCapturedValue>
 8001788:	4603      	mov	r3, r0
 800178a:	4a3b      	ldr	r2, [pc, #236]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 800178c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	625a      	str	r2, [r3, #36]	; 0x24
			if (coin_IC_Val2 > coin_IC_Val1) {
 8001796:	4b38      	ldr	r3, [pc, #224]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	4b36      	ldr	r3, [pc, #216]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d907      	bls.n	80017b2 <HAL_TIM_IC_CaptureCallback+0x1e2>
				coin_Difference = coin_IC_Val2 - coin_IC_Val1;
 80017a2:	4b35      	ldr	r3, [pc, #212]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4b33      	ldr	r3, [pc, #204]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	4a33      	ldr	r2, [pc, #204]	; (800187c <HAL_TIM_IC_CaptureCallback+0x2ac>)
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	e00f      	b.n	80017d2 <HAL_TIM_IC_CaptureCallback+0x202>
			}

			else if (coin_IC_Val1 > coin_IC_Val2) {
 80017b2:	4b30      	ldr	r3, [pc, #192]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	4b30      	ldr	r3, [pc, #192]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d909      	bls.n	80017d2 <HAL_TIM_IC_CaptureCallback+0x202>
				coin_Difference = ((uint16_t) 0xffff - coin_IC_Val1) + coin_IC_Val2;
 80017be:	4b2e      	ldr	r3, [pc, #184]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4b2c      	ldr	r3, [pc, #176]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80017cc:	33ff      	adds	r3, #255	; 0xff
 80017ce:	4a2b      	ldr	r2, [pc, #172]	; (800187c <HAL_TIM_IC_CaptureCallback+0x2ac>)
 80017d0:	6013      	str	r3, [r2, #0]
			}
			coin_Is_First_Captured = 0; // set it back to false
 80017d2:	4b27      	ldr	r3, [pc, #156]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6a1a      	ldr	r2, [r3, #32]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 020a 	bic.w	r2, r2, #10
 80017e6:	621a      	str	r2, [r3, #32]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6a12      	ldr	r2, [r2, #32]
 80017f2:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);
			add_coin_credit(coin_Difference/1000);
 80017f4:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_TIM_IC_CaptureCallback+0x2ac>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a1a      	ldr	r2, [pc, #104]	; (8001864 <HAL_TIM_IC_CaptureCallback+0x294>)
 80017fa:	fba2 2303 	umull	r2, r3, r2, r3
 80017fe:	099b      	lsrs	r3, r3, #6
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fe35 	bl	8001470 <add_coin_credit>

			char tmpp[35];
			sprintf(tmpp,"CH2:captured val : %d \r\n",(int)coin_Difference);
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <HAL_TIM_IC_CaptureCallback+0x2ac>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	491b      	ldr	r1, [pc, #108]	; (8001880 <HAL_TIM_IC_CaptureCallback+0x2b0>)
 8001812:	4618      	mov	r0, r3
 8001814:	f003 ff98 	bl	8005748 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)tmpp, strlen(tmpp), HAL_MAX_DELAY);
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe fc95 	bl	800014c <strlen>
 8001822:	4603      	mov	r3, r0
 8001824:	b29a      	uxth	r2, r3
 8001826:	f107 010c 	add.w	r1, r7, #12
 800182a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800182e:	4808      	ldr	r0, [pc, #32]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x280>)
 8001830:	f003 fded 	bl	800540e <HAL_UART_Transmit>
		}
	}
	HAL_TIM_Base_Start_IT(&htim2);
 8001834:	4803      	ldr	r0, [pc, #12]	; (8001844 <HAL_TIM_IC_CaptureCallback+0x274>)
 8001836:	f002 fe65 	bl	8004504 <HAL_TIM_Base_Start_IT>
}
 800183a:	bf00      	nop
 800183c:	3730      	adds	r7, #48	; 0x30
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200001c0 	.word	0x200001c0
 8001848:	40000400 	.word	0x40000400
 800184c:	0800619c 	.word	0x0800619c
 8001850:	2000024c 	.word	0x2000024c
 8001854:	200000ec 	.word	0x200000ec
 8001858:	200000e0 	.word	0x200000e0
 800185c:	200000e4 	.word	0x200000e4
 8001860:	200000e8 	.word	0x200000e8
 8001864:	10624dd3 	.word	0x10624dd3
 8001868:	080061a8 	.word	0x080061a8
 800186c:	080061c4 	.word	0x080061c4
 8001870:	200000fc 	.word	0x200000fc
 8001874:	200000f0 	.word	0x200000f0
 8001878:	200000f4 	.word	0x200000f4
 800187c:	200000f8 	.word	0x200000f8
 8001880:	080061d0 	.word	0x080061d0

08001884 <read_credit_eeprom>:
uint16_t read_credit_eeprom(){
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
	uint8_t hbits = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR6);
 800188a:	2106      	movs	r1, #6
 800188c:	480b      	ldr	r0, [pc, #44]	; (80018bc <read_credit_eeprom+0x38>)
 800188e:	f002 fb67 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
	uint8_t lbits = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR7);
 8001896:	2107      	movs	r1, #7
 8001898:	4808      	ldr	r0, [pc, #32]	; (80018bc <read_credit_eeprom+0x38>)
 800189a:	f002 fb61 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 800189e:	4603      	mov	r3, r0
 80018a0:	71bb      	strb	r3, [r7, #6]
	u_int16_t converted_value = (lbits << 8) | hbits;
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	021b      	lsls	r3, r3, #8
 80018a6:	b21a      	sxth	r2, r3
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	4313      	orrs	r3, r2
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	80bb      	strh	r3, [r7, #4]
	return converted_value;
 80018b2:	88bb      	ldrh	r3, [r7, #4]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	2000010c 	.word	0x2000010c

080018c0 <read_settings_from_eeprom>:
void read_settings_from_eeprom(void){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
	F1_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80018c6:	2101      	movs	r1, #1
 80018c8:	4890      	ldr	r0, [pc, #576]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 80018ca:	f002 fb49 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 80018ce:	4603      	mov	r3, r0
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4b8f      	ldr	r3, [pc, #572]	; (8001b10 <read_settings_from_eeprom+0x250>)
 80018d4:	701a      	strb	r2, [r3, #0]
	F2_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80018d6:	2102      	movs	r1, #2
 80018d8:	488c      	ldr	r0, [pc, #560]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 80018da:	f002 fb41 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 80018de:	4603      	mov	r3, r0
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4b8c      	ldr	r3, [pc, #560]	; (8001b14 <read_settings_from_eeprom+0x254>)
 80018e4:	701a      	strb	r2, [r3, #0]
	F3_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 80018e6:	2103      	movs	r1, #3
 80018e8:	4888      	ldr	r0, [pc, #544]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 80018ea:	f002 fb39 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 80018ee:	4603      	mov	r3, r0
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4b89      	ldr	r3, [pc, #548]	; (8001b18 <read_settings_from_eeprom+0x258>)
 80018f4:	701a      	strb	r2, [r3, #0]
	F4_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 80018f6:	2104      	movs	r1, #4
 80018f8:	4884      	ldr	r0, [pc, #528]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 80018fa:	f002 fb31 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 80018fe:	4603      	mov	r3, r0
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b86      	ldr	r3, [pc, #536]	; (8001b1c <read_settings_from_eeprom+0x25c>)
 8001904:	701a      	strb	r2, [r3, #0]
	F5_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8001906:	2105      	movs	r1, #5
 8001908:	4880      	ldr	r0, [pc, #512]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 800190a:	f002 fb29 	bl	8003f60 <HAL_RTCEx_BKUPRead>
 800190e:	4603      	mov	r3, r0
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4b83      	ldr	r3, [pc, #524]	; (8001b20 <read_settings_from_eeprom+0x260>)
 8001914:	701a      	strb	r2, [r3, #0]
	credit = read_credit_eeprom();
 8001916:	f7ff ffb5 	bl	8001884 <read_credit_eeprom>
 800191a:	4603      	mov	r3, r0
 800191c:	461a      	mov	r2, r3
 800191e:	4b81      	ldr	r3, [pc, #516]	; (8001b24 <read_settings_from_eeprom+0x264>)
 8001920:	801a      	strh	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(USER_SEL_GPIO_Port, USER_SEL_Pin) == GPIO_PIN_SET){
 8001922:	2102      	movs	r1, #2
 8001924:	4880      	ldr	r0, [pc, #512]	; (8001b28 <read_settings_from_eeprom+0x268>)
 8001926:	f001 f98b 	bl	8002c40 <HAL_GPIO_ReadPin>
 800192a:	4603      	mov	r3, r0
 800192c:	2b01      	cmp	r3, #1
 800192e:	d103      	bne.n	8001938 <read_settings_from_eeprom+0x78>
		credit = 999;
 8001930:	4b7c      	ldr	r3, [pc, #496]	; (8001b24 <read_settings_from_eeprom+0x264>)
 8001932:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001936:	801a      	strh	r2, [r3, #0]
	}
	if(credit >= 2){
 8001938:	4b7a      	ldr	r3, [pc, #488]	; (8001b24 <read_settings_from_eeprom+0x264>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	b29b      	uxth	r3, r3
 800193e:	2b01      	cmp	r3, #1
 8001940:	d90c      	bls.n	800195c <read_settings_from_eeprom+0x9c>
		is_operation_running = true;
 8001942:	4b7a      	ldr	r3, [pc, #488]	; (8001b2c <read_settings_from_eeprom+0x26c>)
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]
		is_standby = false;
 8001948:	4b79      	ldr	r3, [pc, #484]	; (8001b30 <read_settings_from_eeprom+0x270>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
		consume_credit = false;
 800194e:	4b79      	ldr	r3, [pc, #484]	; (8001b34 <read_settings_from_eeprom+0x274>)
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]
		credit_consume_counter = 0;
 8001954:	4b78      	ldr	r3, [pc, #480]	; (8001b38 <read_settings_from_eeprom+0x278>)
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
 800195a:	e001      	b.n	8001960 <read_settings_from_eeprom+0xa0>

	}else{
		reset_all_state();
 800195c:	f7ff f8ce 	bl	8000afc <reset_all_state>
	}
	char tmp_msg[35];
	sprintf(tmp_msg,"eeprom read DURATION 1 is %d \r\n",F1_DURATION);
 8001960:	4b6b      	ldr	r3, [pc, #428]	; (8001b10 <read_settings_from_eeprom+0x250>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	461a      	mov	r2, r3
 8001968:	1d3b      	adds	r3, r7, #4
 800196a:	4974      	ldr	r1, [pc, #464]	; (8001b3c <read_settings_from_eeprom+0x27c>)
 800196c:	4618      	mov	r0, r3
 800196e:	f003 feeb 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fbe9 	bl	800014c <strlen>
 800197a:	4603      	mov	r3, r0
 800197c:	b29a      	uxth	r2, r3
 800197e:	1d39      	adds	r1, r7, #4
 8001980:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001984:	486e      	ldr	r0, [pc, #440]	; (8001b40 <read_settings_from_eeprom+0x280>)
 8001986:	f003 fd42 	bl	800540e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 2 is %d \r\n",F2_DURATION);
 800198a:	4b62      	ldr	r3, [pc, #392]	; (8001b14 <read_settings_from_eeprom+0x254>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	461a      	mov	r2, r3
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	496b      	ldr	r1, [pc, #428]	; (8001b44 <read_settings_from_eeprom+0x284>)
 8001996:	4618      	mov	r0, r3
 8001998:	f003 fed6 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fbd4 	bl	800014c <strlen>
 80019a4:	4603      	mov	r3, r0
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	1d39      	adds	r1, r7, #4
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019ae:	4864      	ldr	r0, [pc, #400]	; (8001b40 <read_settings_from_eeprom+0x280>)
 80019b0:	f003 fd2d 	bl	800540e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 3 is %d \r\n",F3_DURATION);
 80019b4:	4b58      	ldr	r3, [pc, #352]	; (8001b18 <read_settings_from_eeprom+0x258>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	461a      	mov	r2, r3
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	4962      	ldr	r1, [pc, #392]	; (8001b48 <read_settings_from_eeprom+0x288>)
 80019c0:	4618      	mov	r0, r3
 80019c2:	f003 fec1 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7fe fbbf 	bl	800014c <strlen>
 80019ce:	4603      	mov	r3, r0
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	1d39      	adds	r1, r7, #4
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019d8:	4859      	ldr	r0, [pc, #356]	; (8001b40 <read_settings_from_eeprom+0x280>)
 80019da:	f003 fd18 	bl	800540e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 4 is %d \r\n",F4_DURATION);
 80019de:	4b4f      	ldr	r3, [pc, #316]	; (8001b1c <read_settings_from_eeprom+0x25c>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	461a      	mov	r2, r3
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4958      	ldr	r1, [pc, #352]	; (8001b4c <read_settings_from_eeprom+0x28c>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f003 feac 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fbaa 	bl	800014c <strlen>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	1d39      	adds	r1, r7, #4
 80019fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a02:	484f      	ldr	r0, [pc, #316]	; (8001b40 <read_settings_from_eeprom+0x280>)
 8001a04:	f003 fd03 	bl	800540e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 5 is %d \r\n",F5_DURATION);
 8001a08:	4b45      	ldr	r3, [pc, #276]	; (8001b20 <read_settings_from_eeprom+0x260>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	494f      	ldr	r1, [pc, #316]	; (8001b50 <read_settings_from_eeprom+0x290>)
 8001a14:	4618      	mov	r0, r3
 8001a16:	f003 fe97 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fb95 	bl	800014c <strlen>
 8001a22:	4603      	mov	r3, r0
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	1d39      	adds	r1, r7, #4
 8001a28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a2c:	4844      	ldr	r0, [pc, #272]	; (8001b40 <read_settings_from_eeprom+0x280>)
 8001a2e:	f003 fcee 	bl	800540e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read CREDIT is %d \r\n",(int)credit);
 8001a32:	4b3c      	ldr	r3, [pc, #240]	; (8001b24 <read_settings_from_eeprom+0x264>)
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	461a      	mov	r2, r3
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	4945      	ldr	r1, [pc, #276]	; (8001b54 <read_settings_from_eeprom+0x294>)
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f003 fe82 	bl	8005748 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fb80 	bl	800014c <strlen>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	1d39      	adds	r1, r7, #4
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a56:	483a      	ldr	r0, [pc, #232]	; (8001b40 <read_settings_from_eeprom+0x280>)
 8001a58:	f003 fcd9 	bl	800540e <HAL_UART_Transmit>

	if(F1_DURATION == 0 || F2_DURATION == 0 || F3_DURATION == 0 || F4_DURATION == 0 || F5_DURATION == 0){
 8001a5c:	4b2c      	ldr	r3, [pc, #176]	; (8001b10 <read_settings_from_eeprom+0x250>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d013      	beq.n	8001a8e <read_settings_from_eeprom+0x1ce>
 8001a66:	4b2b      	ldr	r3, [pc, #172]	; (8001b14 <read_settings_from_eeprom+0x254>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d00e      	beq.n	8001a8e <read_settings_from_eeprom+0x1ce>
 8001a70:	4b29      	ldr	r3, [pc, #164]	; (8001b18 <read_settings_from_eeprom+0x258>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d009      	beq.n	8001a8e <read_settings_from_eeprom+0x1ce>
 8001a7a:	4b28      	ldr	r3, [pc, #160]	; (8001b1c <read_settings_from_eeprom+0x25c>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d004      	beq.n	8001a8e <read_settings_from_eeprom+0x1ce>
 8001a84:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <read_settings_from_eeprom+0x260>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d136      	bne.n	8001afc <read_settings_from_eeprom+0x23c>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, default_credit_duration);
 8001a8e:	4b32      	ldr	r3, [pc, #200]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	2101      	movs	r1, #1
 8001a96:	481d      	ldr	r0, [pc, #116]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 8001a98:	f002 fa48 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, default_credit_duration);
 8001a9c:	4b2e      	ldr	r3, [pc, #184]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	2102      	movs	r1, #2
 8001aa4:	4819      	ldr	r0, [pc, #100]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 8001aa6:	f002 fa41 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, default_credit_duration);
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	2103      	movs	r1, #3
 8001ab2:	4816      	ldr	r0, [pc, #88]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 8001ab4:	f002 fa3a 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, default_credit_duration);
 8001ab8:	4b27      	ldr	r3, [pc, #156]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	461a      	mov	r2, r3
 8001abe:	2104      	movs	r1, #4
 8001ac0:	4812      	ldr	r0, [pc, #72]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 8001ac2:	f002 fa33 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, default_credit_duration);
 8001ac6:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	461a      	mov	r2, r3
 8001acc:	2105      	movs	r1, #5
 8001ace:	480f      	ldr	r0, [pc, #60]	; (8001b0c <read_settings_from_eeprom+0x24c>)
 8001ad0:	f002 fa2c 	bl	8003f2c <HAL_RTCEx_BKUPWrite>
		F1_DURATION = default_credit_duration;
 8001ad4:	4b20      	ldr	r3, [pc, #128]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <read_settings_from_eeprom+0x250>)
 8001ada:	701a      	strb	r2, [r3, #0]
		F2_DURATION = default_credit_duration;
 8001adc:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001ade:	781a      	ldrb	r2, [r3, #0]
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <read_settings_from_eeprom+0x254>)
 8001ae2:	701a      	strb	r2, [r3, #0]
		F3_DURATION = default_credit_duration;
 8001ae4:	4b1c      	ldr	r3, [pc, #112]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001ae6:	781a      	ldrb	r2, [r3, #0]
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <read_settings_from_eeprom+0x258>)
 8001aea:	701a      	strb	r2, [r3, #0]
		F4_DURATION = default_credit_duration;
 8001aec:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001aee:	781a      	ldrb	r2, [r3, #0]
 8001af0:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <read_settings_from_eeprom+0x25c>)
 8001af2:	701a      	strb	r2, [r3, #0]
		F5_DURATION = default_credit_duration;
 8001af4:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <read_settings_from_eeprom+0x298>)
 8001af6:	781a      	ldrb	r2, [r3, #0]
 8001af8:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <read_settings_from_eeprom+0x260>)
 8001afa:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(300);
 8001afc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b00:	f000 fde8 	bl	80026d4 <HAL_Delay>
}
 8001b04:	bf00      	nop
 8001b06:	3728      	adds	r7, #40	; 0x28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000010c 	.word	0x2000010c
 8001b10:	20000001 	.word	0x20000001
 8001b14:	20000002 	.word	0x20000002
 8001b18:	20000003 	.word	0x20000003
 8001b1c:	20000004 	.word	0x20000004
 8001b20:	20000005 	.word	0x20000005
 8001b24:	200000d2 	.word	0x200000d2
 8001b28:	40010800 	.word	0x40010800
 8001b2c:	200000d0 	.word	0x200000d0
 8001b30:	20000000 	.word	0x20000000
 8001b34:	200000d8 	.word	0x200000d8
 8001b38:	200000de 	.word	0x200000de
 8001b3c:	080061ec 	.word	0x080061ec
 8001b40:	2000024c 	.word	0x2000024c
 8001b44:	0800620c 	.word	0x0800620c
 8001b48:	0800622c 	.word	0x0800622c
 8001b4c:	0800624c 	.word	0x0800624c
 8001b50:	0800626c 	.word	0x0800626c
 8001b54:	0800628c 	.word	0x0800628c
 8001b58:	20000010 	.word	0x20000010

08001b5c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b60:	b672      	cpsid	i
}
 8001b62:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b64:	e7fe      	b.n	8001b64 <Error_Handler+0x8>

08001b66 <max7219_Init>:

static uint16_t getSymbol(uint8_t number);
static uint32_t lcdPow10(uint8_t n);

void max7219_Init(uint8_t intensivity)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b082      	sub	sp, #8
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	71fb      	strb	r3, [r7, #7]
	max7219_Turn_Off();
 8001b70:	f000 f884 	bl	8001c7c <max7219_Turn_Off>
	max7219_DisableDisplayTest();
 8001b74:	f000 f822 	bl	8001bbc <max7219_DisableDisplayTest>
	max7219_Turn_On();
 8001b78:	f000 f876 	bl	8001c68 <max7219_Turn_On>
	max7219_SendData(REG_SCAN_LIMIT, NUMBER_OF_DIGITS - 1);
 8001b7c:	2107      	movs	r1, #7
 8001b7e:	200b      	movs	r0, #11
 8001b80:	f000 f848 	bl	8001c14 <max7219_SendData>
	max7219_SetIntensivity(intensivity);
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f000 f806 	bl	8001b98 <max7219_SetIntensivity>
	max7219_Clean();
 8001b8c:	f000 f81e 	bl	8001bcc <max7219_Clean>
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <max7219_SetIntensivity>:

void max7219_SetIntensivity(uint8_t intensivity)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
	if (intensivity > 0x0F)
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	2b0f      	cmp	r3, #15
 8001ba6:	d805      	bhi.n	8001bb4 <max7219_SetIntensivity+0x1c>
	{
		return;
	}

	max7219_SendData(REG_INTENSITY, intensivity);
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	4619      	mov	r1, r3
 8001bac:	200a      	movs	r0, #10
 8001bae:	f000 f831 	bl	8001c14 <max7219_SendData>
 8001bb2:	e000      	b.n	8001bb6 <max7219_SetIntensivity+0x1e>
		return;
 8001bb4:	bf00      	nop
}
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <max7219_DisableDisplayTest>:

void max7219_DisableDisplayTest()
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	max7219_SendData(REG_DISPLAY_TEST, REG_NO_OP);
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	200f      	movs	r0, #15
 8001bc4:	f000 f826 	bl	8001c14 <max7219_SendData>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <max7219_Clean>:

void max7219_Clean()
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
	uint8_t clear = 0x00;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	71fb      	strb	r3, [r7, #7]

	if(decodeMode == 0xFF)
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	; (8001c10 <max7219_Clean+0x44>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2bff      	cmp	r3, #255	; 0xff
 8001bdc:	d101      	bne.n	8001be2 <max7219_Clean+0x16>
	{
		clear = BLANK;
 8001bde:	230f      	movs	r3, #15
 8001be0:	71fb      	strb	r3, [r7, #7]
	}

	for (int i = 0; i < 8; ++i)
 8001be2:	2300      	movs	r3, #0
 8001be4:	603b      	str	r3, [r7, #0]
 8001be6:	e00b      	b.n	8001c00 <max7219_Clean+0x34>
	{
		max7219_SendData(i + 1, clear);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	3301      	adds	r3, #1
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	79fa      	ldrb	r2, [r7, #7]
 8001bf2:	4611      	mov	r1, r2
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 f80d 	bl	8001c14 <max7219_SendData>
	for (int i = 0; i < 8; ++i)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	2b07      	cmp	r3, #7
 8001c04:	ddf0      	ble.n	8001be8 <max7219_Clean+0x1c>
	}
}
 8001c06:	bf00      	nop
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	200000ff 	.word	0x200000ff

08001c14 <max7219_SendData>:

void max7219_SendData(uint8_t addr, uint8_t data)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	460a      	mov	r2, r1
 8001c1e:	71fb      	strb	r3, [r7, #7]
 8001c20:	4613      	mov	r3, r2
 8001c22:	71bb      	strb	r3, [r7, #6]
	CS_SET();
 8001c24:	2200      	movs	r2, #0
 8001c26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c2a:	480d      	ldr	r0, [pc, #52]	; (8001c60 <max7219_SendData+0x4c>)
 8001c2c:	f001 f81f 	bl	8002c6e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, HAL_MAX_DELAY);
 8001c30:	1df9      	adds	r1, r7, #7
 8001c32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c36:	2201      	movs	r2, #1
 8001c38:	480a      	ldr	r0, [pc, #40]	; (8001c64 <max7219_SendData+0x50>)
 8001c3a:	f002 fa31 	bl	80040a0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8001c3e:	1db9      	adds	r1, r7, #6
 8001c40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c44:	2201      	movs	r2, #1
 8001c46:	4807      	ldr	r0, [pc, #28]	; (8001c64 <max7219_SendData+0x50>)
 8001c48:	f002 fa2a 	bl	80040a0 <HAL_SPI_Transmit>
	CS_RESET();
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c52:	4803      	ldr	r0, [pc, #12]	; (8001c60 <max7219_SendData+0x4c>)
 8001c54:	f001 f80b 	bl	8002c6e <HAL_GPIO_WritePin>
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40010c00 	.word	0x40010c00
 8001c64:	20000120 	.word	0x20000120

08001c68 <max7219_Turn_On>:

void max7219_Turn_On(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	max7219_DisableDisplayTest();
 8001c6c:	f7ff ffa6 	bl	8001bbc <max7219_DisableDisplayTest>
	max7219_SendData(REG_SHUTDOWN, 0x01);
 8001c70:	2101      	movs	r1, #1
 8001c72:	200c      	movs	r0, #12
 8001c74:	f7ff ffce 	bl	8001c14 <max7219_SendData>
}
 8001c78:	bf00      	nop
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <max7219_Turn_Off>:

void max7219_Turn_Off(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
	max7219_DisableDisplayTest();
 8001c80:	f7ff ff9c 	bl	8001bbc <max7219_DisableDisplayTest>
	max7219_SendData(REG_SHUTDOWN, 0x00);
 8001c84:	2100      	movs	r1, #0
 8001c86:	200c      	movs	r0, #12
 8001c88:	f7ff ffc4 	bl	8001c14 <max7219_SendData>
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <max7219_Decode_On>:

void max7219_Decode_On(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	decodeMode = 0xFF;
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <max7219_Decode_On+0x1c>)
 8001c96:	22ff      	movs	r2, #255	; 0xff
 8001c98:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, decodeMode);
 8001c9a:	4b04      	ldr	r3, [pc, #16]	; (8001cac <max7219_Decode_On+0x1c>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	2009      	movs	r0, #9
 8001ca2:	f7ff ffb7 	bl	8001c14 <max7219_SendData>
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200000ff 	.word	0x200000ff

08001cb0 <max7219_PrintDigit>:
	decodeMode = 0x00;
	max7219_SendData(REG_DECODE_MODE, decodeMode);
}

void max7219_PrintDigit(MAX7219_Digits position, MAX7219_Numeric numeric, bool point)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	71bb      	strb	r3, [r7, #6]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	717b      	strb	r3, [r7, #5]
	max7219_DisableDisplayTest();
 8001cc2:	f7ff ff7b 	bl	8001bbc <max7219_DisableDisplayTest>
	if(position > NUMBER_OF_DIGITS)
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	2b08      	cmp	r3, #8
 8001cca:	d844      	bhi.n	8001d56 <max7219_PrintDigit+0xa6>
	{
		return;
	}

	if(point)
 8001ccc:	797b      	ldrb	r3, [r7, #5]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d020      	beq.n	8001d14 <max7219_PrintDigit+0x64>
	{
		if(decodeMode == 0x00)
 8001cd2:	4b23      	ldr	r3, [pc, #140]	; (8001d60 <max7219_PrintDigit+0xb0>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10e      	bne.n	8001cf8 <max7219_PrintDigit+0x48>
		{
			max7219_SendData(position, getSymbol(numeric) | (1 << 7));
 8001cda:	79bb      	ldrb	r3, [r7, #6]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f000 f8bb 	bl	8001e58 <getSymbol>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff8f 	bl	8001c14 <max7219_SendData>
 8001cf6:	e02f      	b.n	8001d58 <max7219_PrintDigit+0xa8>
		}
		else if(decodeMode == 0xFF)
 8001cf8:	4b19      	ldr	r3, [pc, #100]	; (8001d60 <max7219_PrintDigit+0xb0>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2bff      	cmp	r3, #255	; 0xff
 8001cfe:	d12b      	bne.n	8001d58 <max7219_PrintDigit+0xa8>
		{
			max7219_SendData(position, numeric | (1 << 7));
 8001d00:	79bb      	ldrb	r3, [r7, #6]
 8001d02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	4611      	mov	r1, r2
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ff81 	bl	8001c14 <max7219_SendData>
 8001d12:	e021      	b.n	8001d58 <max7219_PrintDigit+0xa8>
		}
	}
	else
	{
		if(decodeMode == 0x00)
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <max7219_PrintDigit+0xb0>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10e      	bne.n	8001d3a <max7219_PrintDigit+0x8a>
		{
			max7219_SendData(position, getSymbol(numeric) & (~(1 << 7)));
 8001d1c:	79bb      	ldrb	r3, [r7, #6]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 f89a 	bl	8001e58 <getSymbol>
 8001d24:	4603      	mov	r3, r0
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d2c:	b2da      	uxtb	r2, r3
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff ff6e 	bl	8001c14 <max7219_SendData>
 8001d38:	e00e      	b.n	8001d58 <max7219_PrintDigit+0xa8>
		}
		else if(decodeMode == 0xFF)
 8001d3a:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <max7219_PrintDigit+0xb0>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2bff      	cmp	r3, #255	; 0xff
 8001d40:	d10a      	bne.n	8001d58 <max7219_PrintDigit+0xa8>
		{
			max7219_SendData(position, numeric & (~(1 << 7)));
 8001d42:	79bb      	ldrb	r3, [r7, #6]
 8001d44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff60 	bl	8001c14 <max7219_SendData>
 8001d54:	e000      	b.n	8001d58 <max7219_PrintDigit+0xa8>
		return;
 8001d56:	bf00      	nop
		}
	}
}
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200000ff 	.word	0x200000ff

08001d64 <max7219_PrintItos>:

MAX7219_Digits max7219_PrintItos(MAX7219_Digits position, int value)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	6039      	str	r1, [r7, #0]
 8001d6e:	71fb      	strb	r3, [r7, #7]
	max7219_DisableDisplayTest();
 8001d70:	f7ff ff24 	bl	8001bbc <max7219_DisableDisplayTest>
	max7219_SendData(REG_DECODE_MODE, 0xFF);
 8001d74:	21ff      	movs	r1, #255	; 0xff
 8001d76:	2009      	movs	r0, #9
 8001d78:	f7ff ff4c 	bl	8001c14 <max7219_SendData>

	int32_t i;

	if (value < 0)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	da0d      	bge.n	8001d9e <max7219_PrintItos+0x3a>
	{
		if(position > 0)
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d007      	beq.n	8001d98 <max7219_PrintItos+0x34>
		{
			max7219_SendData(position, MINUS);
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	210a      	movs	r1, #10
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ff41 	bl	8001c14 <max7219_SendData>
			position--;
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	3b01      	subs	r3, #1
 8001d96:	71fb      	strb	r3, [r7, #7]
		}
		value = -value;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	425b      	negs	r3, r3
 8001d9c:	603b      	str	r3, [r7, #0]
	}

	i = 1;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	60fb      	str	r3, [r7, #12]

	while ((value / i) > 9)
 8001da2:	e005      	b.n	8001db0 <max7219_PrintItos+0x4c>
	{
		i *= 10;
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	4613      	mov	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	4413      	add	r3, r2
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	fb92 f3f3 	sdiv	r3, r2, r3
 8001db8:	2b09      	cmp	r3, #9
 8001dba:	dcf3      	bgt.n	8001da4 <max7219_PrintItos+0x40>
	}

	if(position > 0)
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d00c      	beq.n	8001ddc <max7219_PrintItos+0x78>
	{
		max7219_SendData(position, value/i);
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff1f 	bl	8001c14 <max7219_SendData>
		position--;
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	71fb      	strb	r3, [r7, #7]
	}

	i /= 10;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4a1c      	ldr	r2, [pc, #112]	; (8001e50 <max7219_PrintItos+0xec>)
 8001de0:	fb82 1203 	smull	r1, r2, r2, r3
 8001de4:	1092      	asrs	r2, r2, #2
 8001de6:	17db      	asrs	r3, r3, #31
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	60fb      	str	r3, [r7, #12]

	while (i > 0)
 8001dec:	e022      	b.n	8001e34 <max7219_PrintItos+0xd0>
	{
		if(position > 0)
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d017      	beq.n	8001e24 <max7219_PrintItos+0xc0>
		{
			max7219_SendData(position, (value % (i * 10)) / i);
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	4613      	mov	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	461a      	mov	r2, r3
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e06:	fb02 f201 	mul.w	r2, r2, r1
 8001e0a:	1a9a      	subs	r2, r3, r2
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fefb 	bl	8001c14 <max7219_SendData>
			position--;
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	71fb      	strb	r3, [r7, #7]
		}

		i /= 10;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <max7219_PrintItos+0xec>)
 8001e28:	fb82 1203 	smull	r1, r2, r2, r3
 8001e2c:	1092      	asrs	r2, r2, #2
 8001e2e:	17db      	asrs	r3, r3, #31
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	60fb      	str	r3, [r7, #12]
	while (i > 0)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	dcd9      	bgt.n	8001dee <max7219_PrintItos+0x8a>
	}

	max7219_SendData(REG_DECODE_MODE, decodeMode);
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <max7219_PrintItos+0xf0>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	2009      	movs	r0, #9
 8001e42:	f7ff fee7 	bl	8001c14 <max7219_SendData>

	return position;
 8001e46:	79fb      	ldrb	r3, [r7, #7]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	66666667 	.word	0x66666667
 8001e54:	200000ff 	.word	0x200000ff

08001e58 <getSymbol>:

	return position;
}

static uint16_t getSymbol(uint8_t number)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71fb      	strb	r3, [r7, #7]
	return SYMBOLS[number];
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <getSymbol+0x1c>)
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
 8001e68:	b29b      	uxth	r3, r3
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	20000014 	.word	0x20000014

08001e78 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	2100      	movs	r1, #0
 8001e82:	460a      	mov	r2, r1
 8001e84:	801a      	strh	r2, [r3, #0]
 8001e86:	460a      	mov	r2, r1
 8001e88:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e8e:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <MX_RTC_Init+0x8c>)
 8001e90:	4a1d      	ldr	r2, [pc, #116]	; (8001f08 <MX_RTC_Init+0x90>)
 8001e92:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001e94:	4b1b      	ldr	r3, [pc, #108]	; (8001f04 <MX_RTC_Init+0x8c>)
 8001e96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e9a:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001e9c:	4b19      	ldr	r3, [pc, #100]	; (8001f04 <MX_RTC_Init+0x8c>)
 8001e9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ea2:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ea4:	4817      	ldr	r0, [pc, #92]	; (8001f04 <MX_RTC_Init+0x8c>)
 8001ea6:	f001 fcb3 	bl	8003810 <HAL_RTC_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001eb0:	f7ff fe54 	bl	8001b5c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ec0:	1d3b      	adds	r3, r7, #4
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	480f      	ldr	r0, [pc, #60]	; (8001f04 <MX_RTC_Init+0x8c>)
 8001ec8:	f001 fd38 	bl	800393c <HAL_RTC_SetTime>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8001ed2:	f7ff fe43 	bl	8001b5c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001eda:	2301      	movs	r3, #1
 8001edc:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001ee6:	463b      	mov	r3, r7
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4619      	mov	r1, r3
 8001eec:	4805      	ldr	r0, [pc, #20]	; (8001f04 <MX_RTC_Init+0x8c>)
 8001eee:	f001 fdbd 	bl	8003a6c <HAL_RTC_SetDate>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001ef8:	f7ff fe30 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	2000010c 	.word	0x2000010c
 8001f08:	40002800 	.word	0x40002800

08001f0c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a0b      	ldr	r2, [pc, #44]	; (8001f48 <HAL_RTC_MspInit+0x3c>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d110      	bne.n	8001f40 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001f1e:	f000 fed7 	bl	8002cd0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_RTC_MspInit+0x40>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	4a09      	ldr	r2, [pc, #36]	; (8001f4c <HAL_RTC_MspInit+0x40>)
 8001f28:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001f2c:	61d3      	str	r3, [r2, #28]
 8001f2e:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <HAL_RTC_MspInit+0x40>)
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f3a:	4b05      	ldr	r3, [pc, #20]	; (8001f50 <HAL_RTC_MspInit+0x44>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001f40:	bf00      	nop
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40002800 	.word	0x40002800
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	4242043c 	.word	0x4242043c

08001f54 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001f58:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f5a:	4a18      	ldr	r2, [pc, #96]	; (8001fbc <MX_SPI2_Init+0x68>)
 8001f5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f5e:	4b16      	ldr	r3, [pc, #88]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f64:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f66:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f84:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001f86:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f88:	2208      	movs	r2, #8
 8001f8a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f98:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001fa0:	220a      	movs	r2, #10
 8001fa2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <MX_SPI2_Init+0x64>)
 8001fa6:	f001 fff7 	bl	8003f98 <HAL_SPI_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001fb0:	f7ff fdd4 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000120 	.word	0x20000120
 8001fbc:	40003800 	.word	0x40003800

08001fc0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a16      	ldr	r2, [pc, #88]	; (8002034 <HAL_SPI_MspInit+0x74>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d124      	bne.n	800202a <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fe0:	4b15      	ldr	r3, [pc, #84]	; (8002038 <HAL_SPI_MspInit+0x78>)
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	4a14      	ldr	r2, [pc, #80]	; (8002038 <HAL_SPI_MspInit+0x78>)
 8001fe6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fea:	61d3      	str	r3, [r2, #28]
 8001fec:	4b12      	ldr	r3, [pc, #72]	; (8002038 <HAL_SPI_MspInit+0x78>)
 8001fee:	69db      	ldr	r3, [r3, #28]
 8001ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <HAL_SPI_MspInit+0x78>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	4a0e      	ldr	r2, [pc, #56]	; (8002038 <HAL_SPI_MspInit+0x78>)
 8001ffe:	f043 0308 	orr.w	r3, r3, #8
 8002002:	6193      	str	r3, [r2, #24]
 8002004:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <HAL_SPI_MspInit+0x78>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	f003 0308 	and.w	r3, r3, #8
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002010:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002014:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002016:	2302      	movs	r3, #2
 8002018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800201a:	2303      	movs	r3, #3
 800201c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 0310 	add.w	r3, r7, #16
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	; (800203c <HAL_SPI_MspInit+0x7c>)
 8002026:	f000 fc87 	bl	8002938 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800202a:	bf00      	nop
 800202c:	3720      	adds	r7, #32
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40003800 	.word	0x40003800
 8002038:	40021000 	.word	0x40021000
 800203c:	40010c00 	.word	0x40010c00

08002040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002046:	4b15      	ldr	r3, [pc, #84]	; (800209c <HAL_MspInit+0x5c>)
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	4a14      	ldr	r2, [pc, #80]	; (800209c <HAL_MspInit+0x5c>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	6193      	str	r3, [r2, #24]
 8002052:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_MspInit+0x5c>)
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800205e:	4b0f      	ldr	r3, [pc, #60]	; (800209c <HAL_MspInit+0x5c>)
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	4a0e      	ldr	r2, [pc, #56]	; (800209c <HAL_MspInit+0x5c>)
 8002064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002068:	61d3      	str	r3, [r2, #28]
 800206a:	4b0c      	ldr	r3, [pc, #48]	; (800209c <HAL_MspInit+0x5c>)
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002076:	4b0a      	ldr	r3, [pc, #40]	; (80020a0 <HAL_MspInit+0x60>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	4a04      	ldr	r2, [pc, #16]	; (80020a0 <HAL_MspInit+0x60>)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002092:	bf00      	nop
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	40021000 	.word	0x40021000
 80020a0:	40010000 	.word	0x40010000

080020a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020a8:	e7fe      	b.n	80020a8 <NMI_Handler+0x4>

080020aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020aa:	b480      	push	{r7}
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ae:	e7fe      	b.n	80020ae <HardFault_Handler+0x4>

080020b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b4:	e7fe      	b.n	80020b4 <MemManage_Handler+0x4>

080020b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020b6:	b480      	push	{r7}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ba:	e7fe      	b.n	80020ba <BusFault_Handler+0x4>

080020bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c0:	e7fe      	b.n	80020c0 <UsageFault_Handler+0x4>

080020c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr

080020e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ea:	f000 fad7 	bl	800269c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020f8:	4802      	ldr	r0, [pc, #8]	; (8002104 <TIM2_IRQHandler+0x10>)
 80020fa:	f002 fbe1 	bl	80048c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	200001c0 	.word	0x200001c0

08002108 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800210c:	4802      	ldr	r0, [pc, #8]	; (8002118 <TIM3_IRQHandler+0x10>)
 800210e:	f002 fbd7 	bl	80048c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000178 	.word	0x20000178

0800211c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002124:	4a14      	ldr	r2, [pc, #80]	; (8002178 <_sbrk+0x5c>)
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <_sbrk+0x60>)
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002130:	4b13      	ldr	r3, [pc, #76]	; (8002180 <_sbrk+0x64>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d102      	bne.n	800213e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002138:	4b11      	ldr	r3, [pc, #68]	; (8002180 <_sbrk+0x64>)
 800213a:	4a12      	ldr	r2, [pc, #72]	; (8002184 <_sbrk+0x68>)
 800213c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <_sbrk+0x64>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	429a      	cmp	r2, r3
 800214a:	d207      	bcs.n	800215c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800214c:	f003 faca 	bl	80056e4 <__errno>
 8002150:	4603      	mov	r3, r0
 8002152:	220c      	movs	r2, #12
 8002154:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002156:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800215a:	e009      	b.n	8002170 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <_sbrk+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002162:	4b07      	ldr	r3, [pc, #28]	; (8002180 <_sbrk+0x64>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	4a05      	ldr	r2, [pc, #20]	; (8002180 <_sbrk+0x64>)
 800216c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800216e:	68fb      	ldr	r3, [r7, #12]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20005000 	.word	0x20005000
 800217c:	00000400 	.word	0x00000400
 8002180:	20000100 	.word	0x20000100
 8002184:	200002a8 	.word	0x200002a8

08002188 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800219a:	f107 0308 	add.w	r3, r7, #8
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a8:	463b      	mov	r3, r7
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021b0:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <MX_TIM2_Init+0x94>)
 80021b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 80021b8:	4b1b      	ldr	r3, [pc, #108]	; (8002228 <MX_TIM2_Init+0x94>)
 80021ba:	2277      	movs	r2, #119	; 0x77
 80021bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021be:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <MX_TIM2_Init+0x94>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5999;
 80021c4:	4b18      	ldr	r3, [pc, #96]	; (8002228 <MX_TIM2_Init+0x94>)
 80021c6:	f241 726f 	movw	r2, #5999	; 0x176f
 80021ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021cc:	4b16      	ldr	r3, [pc, #88]	; (8002228 <MX_TIM2_Init+0x94>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d2:	4b15      	ldr	r3, [pc, #84]	; (8002228 <MX_TIM2_Init+0x94>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021d8:	4813      	ldr	r0, [pc, #76]	; (8002228 <MX_TIM2_Init+0x94>)
 80021da:	f002 f943 	bl	8004464 <HAL_TIM_Base_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80021e4:	f7ff fcba 	bl	8001b5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021ee:	f107 0308 	add.w	r3, r7, #8
 80021f2:	4619      	mov	r1, r3
 80021f4:	480c      	ldr	r0, [pc, #48]	; (8002228 <MX_TIM2_Init+0x94>)
 80021f6:	f002 fcff 	bl	8004bf8 <HAL_TIM_ConfigClockSource>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002200:	f7ff fcac 	bl	8001b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002204:	2300      	movs	r3, #0
 8002206:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002208:	2300      	movs	r3, #0
 800220a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800220c:	463b      	mov	r3, r7
 800220e:	4619      	mov	r1, r3
 8002210:	4805      	ldr	r0, [pc, #20]	; (8002228 <MX_TIM2_Init+0x94>)
 8002212:	f003 f83f 	bl	8005294 <HAL_TIMEx_MasterConfigSynchronization>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800221c:	f7ff fc9e 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002220:	bf00      	nop
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	200001c0 	.word	0x200001c0

0800222c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002232:	f107 0318 	add.w	r3, r7, #24
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002240:	f107 0310 	add.w	r3, r7, #16
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800224a:	463b      	mov	r3, r7
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002256:	4b31      	ldr	r3, [pc, #196]	; (800231c <MX_TIM3_Init+0xf0>)
 8002258:	4a31      	ldr	r2, [pc, #196]	; (8002320 <MX_TIM3_Init+0xf4>)
 800225a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 800225c:	4b2f      	ldr	r3, [pc, #188]	; (800231c <MX_TIM3_Init+0xf0>)
 800225e:	2247      	movs	r2, #71	; 0x47
 8002260:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002262:	4b2e      	ldr	r3, [pc, #184]	; (800231c <MX_TIM3_Init+0xf0>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 8002268:	4b2c      	ldr	r3, [pc, #176]	; (800231c <MX_TIM3_Init+0xf0>)
 800226a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800226e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002270:	4b2a      	ldr	r3, [pc, #168]	; (800231c <MX_TIM3_Init+0xf0>)
 8002272:	2200      	movs	r2, #0
 8002274:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002276:	4b29      	ldr	r3, [pc, #164]	; (800231c <MX_TIM3_Init+0xf0>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800227c:	4827      	ldr	r0, [pc, #156]	; (800231c <MX_TIM3_Init+0xf0>)
 800227e:	f002 f8f1 	bl	8004464 <HAL_TIM_Base_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002288:	f7ff fc68 	bl	8001b5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800228c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002290:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002292:	f107 0318 	add.w	r3, r7, #24
 8002296:	4619      	mov	r1, r3
 8002298:	4820      	ldr	r0, [pc, #128]	; (800231c <MX_TIM3_Init+0xf0>)
 800229a:	f002 fcad 	bl	8004bf8 <HAL_TIM_ConfigClockSource>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80022a4:	f7ff fc5a 	bl	8001b5c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80022a8:	481c      	ldr	r0, [pc, #112]	; (800231c <MX_TIM3_Init+0xf0>)
 80022aa:	f002 f9ab 	bl	8004604 <HAL_TIM_IC_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80022b4:	f7ff fc52 	bl	8001b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b8:	2300      	movs	r3, #0
 80022ba:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022bc:	2300      	movs	r3, #0
 80022be:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022c0:	f107 0310 	add.w	r3, r7, #16
 80022c4:	4619      	mov	r1, r3
 80022c6:	4815      	ldr	r0, [pc, #84]	; (800231c <MX_TIM3_Init+0xf0>)
 80022c8:	f002 ffe4 	bl	8005294 <HAL_TIMEx_MasterConfigSynchronization>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80022d2:	f7ff fc43 	bl	8001b5c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022d6:	2300      	movs	r3, #0
 80022d8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022da:	2301      	movs	r3, #1
 80022dc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022de:	2300      	movs	r3, #0
 80022e0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022e6:	463b      	mov	r3, r7
 80022e8:	2200      	movs	r2, #0
 80022ea:	4619      	mov	r1, r3
 80022ec:	480b      	ldr	r0, [pc, #44]	; (800231c <MX_TIM3_Init+0xf0>)
 80022ee:	f002 fbef 	bl	8004ad0 <HAL_TIM_IC_ConfigChannel>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80022f8:	f7ff fc30 	bl	8001b5c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80022fc:	463b      	mov	r3, r7
 80022fe:	2204      	movs	r2, #4
 8002300:	4619      	mov	r1, r3
 8002302:	4806      	ldr	r0, [pc, #24]	; (800231c <MX_TIM3_Init+0xf0>)
 8002304:	f002 fbe4 	bl	8004ad0 <HAL_TIM_IC_ConfigChannel>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800230e:	f7ff fc25 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002312:	bf00      	nop
 8002314:	3728      	adds	r7, #40	; 0x28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000178 	.word	0x20000178
 8002320:	40000400 	.word	0x40000400

08002324 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08a      	sub	sp, #40	; 0x28
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 0314 	add.w	r3, r7, #20
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002342:	d114      	bne.n	800236e <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002344:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	4a2c      	ldr	r2, [pc, #176]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	61d3      	str	r3, [r2, #28]
 8002350:	4b2a      	ldr	r3, [pc, #168]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800235c:	2200      	movs	r2, #0
 800235e:	2103      	movs	r1, #3
 8002360:	201c      	movs	r0, #28
 8002362:	f000 fab2 	bl	80028ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002366:	201c      	movs	r0, #28
 8002368:	f000 facb 	bl	8002902 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800236c:	e042      	b.n	80023f4 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a23      	ldr	r2, [pc, #140]	; (8002400 <HAL_TIM_Base_MspInit+0xdc>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d13d      	bne.n	80023f4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002378:	4b20      	ldr	r3, [pc, #128]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	4a1f      	ldr	r2, [pc, #124]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 800237e:	f043 0302 	orr.w	r3, r3, #2
 8002382:	61d3      	str	r3, [r2, #28]
 8002384:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002390:	4b1a      	ldr	r3, [pc, #104]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	4a19      	ldr	r2, [pc, #100]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 8002396:	f043 0308 	orr.w	r3, r3, #8
 800239a:	6193      	str	r3, [r2, #24]
 800239c:	4b17      	ldr	r3, [pc, #92]	; (80023fc <HAL_TIM_Base_MspInit+0xd8>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	f003 0308 	and.w	r3, r3, #8
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80023a8:	2330      	movs	r3, #48	; 0x30
 80023aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023b0:	2302      	movs	r3, #2
 80023b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4619      	mov	r1, r3
 80023ba:	4812      	ldr	r0, [pc, #72]	; (8002404 <HAL_TIM_Base_MspInit+0xe0>)
 80023bc:	f000 fabc 	bl	8002938 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80023c0:	4b11      	ldr	r3, [pc, #68]	; (8002408 <HAL_TIM_Base_MspInit+0xe4>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	627b      	str	r3, [r7, #36]	; 0x24
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
 80023de:	4a0a      	ldr	r2, [pc, #40]	; (8002408 <HAL_TIM_Base_MspInit+0xe4>)
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80023e4:	2200      	movs	r2, #0
 80023e6:	2100      	movs	r1, #0
 80023e8:	201d      	movs	r0, #29
 80023ea:	f000 fa6e 	bl	80028ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023ee:	201d      	movs	r0, #29
 80023f0:	f000 fa87 	bl	8002902 <HAL_NVIC_EnableIRQ>
}
 80023f4:	bf00      	nop
 80023f6:	3728      	adds	r7, #40	; 0x28
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	40000400 	.word	0x40000400
 8002404:	40010c00 	.word	0x40010c00
 8002408:	40010000 	.word	0x40010000

0800240c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002410:	4b11      	ldr	r3, [pc, #68]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002412:	4a12      	ldr	r2, [pc, #72]	; (800245c <MX_USART1_UART_Init+0x50>)
 8002414:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002416:	4b10      	ldr	r3, [pc, #64]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002418:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800241c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800241e:	4b0e      	ldr	r3, [pc, #56]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002424:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002426:	2200      	movs	r2, #0
 8002428:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800242a:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 800242c:	2200      	movs	r2, #0
 800242e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002430:	4b09      	ldr	r3, [pc, #36]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002432:	220c      	movs	r2, #12
 8002434:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002436:	4b08      	ldr	r3, [pc, #32]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002442:	4805      	ldr	r0, [pc, #20]	; (8002458 <MX_USART1_UART_Init+0x4c>)
 8002444:	f002 ff96 	bl	8005374 <HAL_UART_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800244e:	f7ff fb85 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	2000024c 	.word	0x2000024c
 800245c:	40013800 	.word	0x40013800

08002460 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002464:	4b11      	ldr	r3, [pc, #68]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 8002466:	4a12      	ldr	r2, [pc, #72]	; (80024b0 <MX_USART3_UART_Init+0x50>)
 8002468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 800246c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002472:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 8002474:	2200      	movs	r2, #0
 8002476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002478:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800247e:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002484:	4b09      	ldr	r3, [pc, #36]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 8002486:	220c      	movs	r2, #12
 8002488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800248a:	4b08      	ldr	r3, [pc, #32]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002490:	4b06      	ldr	r3, [pc, #24]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 8002492:	2200      	movs	r2, #0
 8002494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002496:	4805      	ldr	r0, [pc, #20]	; (80024ac <MX_USART3_UART_Init+0x4c>)
 8002498:	f002 ff6c 	bl	8005374 <HAL_UART_Init>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80024a2:	f7ff fb5b 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000208 	.word	0x20000208
 80024b0:	40004800 	.word	0x40004800

080024b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b08a      	sub	sp, #40	; 0x28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	f107 0318 	add.w	r3, r7, #24
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a38      	ldr	r2, [pc, #224]	; (80025b0 <HAL_UART_MspInit+0xfc>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d132      	bne.n	800253a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024d4:	4b37      	ldr	r3, [pc, #220]	; (80025b4 <HAL_UART_MspInit+0x100>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	4a36      	ldr	r2, [pc, #216]	; (80025b4 <HAL_UART_MspInit+0x100>)
 80024da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024de:	6193      	str	r3, [r2, #24]
 80024e0:	4b34      	ldr	r3, [pc, #208]	; (80025b4 <HAL_UART_MspInit+0x100>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ec:	4b31      	ldr	r3, [pc, #196]	; (80025b4 <HAL_UART_MspInit+0x100>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a30      	ldr	r2, [pc, #192]	; (80025b4 <HAL_UART_MspInit+0x100>)
 80024f2:	f043 0304 	orr.w	r3, r3, #4
 80024f6:	6193      	str	r3, [r2, #24]
 80024f8:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <HAL_UART_MspInit+0x100>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002504:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250a:	2302      	movs	r3, #2
 800250c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800250e:	2303      	movs	r3, #3
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002512:	f107 0318 	add.w	r3, r7, #24
 8002516:	4619      	mov	r1, r3
 8002518:	4827      	ldr	r0, [pc, #156]	; (80025b8 <HAL_UART_MspInit+0x104>)
 800251a:	f000 fa0d 	bl	8002938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800251e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002522:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002524:	2300      	movs	r3, #0
 8002526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002528:	2300      	movs	r3, #0
 800252a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252c:	f107 0318 	add.w	r3, r7, #24
 8002530:	4619      	mov	r1, r3
 8002532:	4821      	ldr	r0, [pc, #132]	; (80025b8 <HAL_UART_MspInit+0x104>)
 8002534:	f000 fa00 	bl	8002938 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002538:	e036      	b.n	80025a8 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a1f      	ldr	r2, [pc, #124]	; (80025bc <HAL_UART_MspInit+0x108>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d131      	bne.n	80025a8 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002544:	4b1b      	ldr	r3, [pc, #108]	; (80025b4 <HAL_UART_MspInit+0x100>)
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	4a1a      	ldr	r2, [pc, #104]	; (80025b4 <HAL_UART_MspInit+0x100>)
 800254a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800254e:	61d3      	str	r3, [r2, #28]
 8002550:	4b18      	ldr	r3, [pc, #96]	; (80025b4 <HAL_UART_MspInit+0x100>)
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800255c:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <HAL_UART_MspInit+0x100>)
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	4a14      	ldr	r2, [pc, #80]	; (80025b4 <HAL_UART_MspInit+0x100>)
 8002562:	f043 0308 	orr.w	r3, r3, #8
 8002566:	6193      	str	r3, [r2, #24]
 8002568:	4b12      	ldr	r3, [pc, #72]	; (80025b4 <HAL_UART_MspInit+0x100>)
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	f003 0308 	and.w	r3, r3, #8
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257a:	2302      	movs	r3, #2
 800257c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800257e:	2303      	movs	r3, #3
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002582:	f107 0318 	add.w	r3, r7, #24
 8002586:	4619      	mov	r1, r3
 8002588:	480d      	ldr	r0, [pc, #52]	; (80025c0 <HAL_UART_MspInit+0x10c>)
 800258a:	f000 f9d5 	bl	8002938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800258e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259c:	f107 0318 	add.w	r3, r7, #24
 80025a0:	4619      	mov	r1, r3
 80025a2:	4807      	ldr	r0, [pc, #28]	; (80025c0 <HAL_UART_MspInit+0x10c>)
 80025a4:	f000 f9c8 	bl	8002938 <HAL_GPIO_Init>
}
 80025a8:	bf00      	nop
 80025aa:	3728      	adds	r7, #40	; 0x28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40013800 	.word	0x40013800
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010800 	.word	0x40010800
 80025bc:	40004800 	.word	0x40004800
 80025c0:	40010c00 	.word	0x40010c00

080025c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025c4:	480c      	ldr	r0, [pc, #48]	; (80025f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025c6:	490d      	ldr	r1, [pc, #52]	; (80025fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025c8:	4a0d      	ldr	r2, [pc, #52]	; (8002600 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025cc:	e002      	b.n	80025d4 <LoopCopyDataInit>

080025ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025d2:	3304      	adds	r3, #4

080025d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025d8:	d3f9      	bcc.n	80025ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025da:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025dc:	4c0a      	ldr	r4, [pc, #40]	; (8002608 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e0:	e001      	b.n	80025e6 <LoopFillZerobss>

080025e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025e4:	3204      	adds	r2, #4

080025e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025e8:	d3fb      	bcc.n	80025e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025ea:	f7ff fdcd 	bl	8002188 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025ee:	f003 f87f 	bl	80056f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025f2:	f7fd fe3d 	bl	8000270 <main>
  bx lr
 80025f6:	4770      	bx	lr
  ldr r0, =_sdata
 80025f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025fc:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8002600:	0800631c 	.word	0x0800631c
  ldr r2, =_sbss
 8002604:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8002608:	200002a4 	.word	0x200002a4

0800260c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800260c:	e7fe      	b.n	800260c <ADC1_2_IRQHandler>
	...

08002610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002614:	4b08      	ldr	r3, [pc, #32]	; (8002638 <HAL_Init+0x28>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a07      	ldr	r2, [pc, #28]	; (8002638 <HAL_Init+0x28>)
 800261a:	f043 0310 	orr.w	r3, r3, #16
 800261e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002620:	2003      	movs	r0, #3
 8002622:	f000 f947 	bl	80028b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002626:	200f      	movs	r0, #15
 8002628:	f000 f808 	bl	800263c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800262c:	f7ff fd08 	bl	8002040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40022000 	.word	0x40022000

0800263c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002644:	4b12      	ldr	r3, [pc, #72]	; (8002690 <HAL_InitTick+0x54>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4b12      	ldr	r3, [pc, #72]	; (8002694 <HAL_InitTick+0x58>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	4619      	mov	r1, r3
 800264e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002652:	fbb3 f3f1 	udiv	r3, r3, r1
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	4618      	mov	r0, r3
 800265c:	f000 f95f 	bl	800291e <HAL_SYSTICK_Config>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e00e      	b.n	8002688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b0f      	cmp	r3, #15
 800266e:	d80a      	bhi.n	8002686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002670:	2200      	movs	r2, #0
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002678:	f000 f927 	bl	80028ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800267c:	4a06      	ldr	r2, [pc, #24]	; (8002698 <HAL_InitTick+0x5c>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
 8002684:	e000      	b.n	8002688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
}
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	2000002c 	.word	0x2000002c
 8002694:	20000034 	.word	0x20000034
 8002698:	20000030 	.word	0x20000030

0800269c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <HAL_IncTick+0x1c>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b05      	ldr	r3, [pc, #20]	; (80026bc <HAL_IncTick+0x20>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	4a03      	ldr	r2, [pc, #12]	; (80026bc <HAL_IncTick+0x20>)
 80026ae:	6013      	str	r3, [r2, #0]
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr
 80026b8:	20000034 	.word	0x20000034
 80026bc:	20000290 	.word	0x20000290

080026c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return uwTick;
 80026c4:	4b02      	ldr	r3, [pc, #8]	; (80026d0 <HAL_GetTick+0x10>)
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr
 80026d0:	20000290 	.word	0x20000290

080026d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026dc:	f7ff fff0 	bl	80026c0 <HAL_GetTick>
 80026e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026ec:	d005      	beq.n	80026fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ee:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <HAL_Delay+0x44>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4413      	add	r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026fa:	bf00      	nop
 80026fc:	f7ff ffe0 	bl	80026c0 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	429a      	cmp	r2, r3
 800270a:	d8f7      	bhi.n	80026fc <HAL_Delay+0x28>
  {
  }
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000034 	.word	0x20000034

0800271c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <__NVIC_SetPriorityGrouping+0x44>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002738:	4013      	ands	r3, r2
 800273a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002744:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800274c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274e:	4a04      	ldr	r2, [pc, #16]	; (8002760 <__NVIC_SetPriorityGrouping+0x44>)
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	60d3      	str	r3, [r2, #12]
}
 8002754:	bf00      	nop
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	e000ed00 	.word	0xe000ed00

08002764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002768:	4b04      	ldr	r3, [pc, #16]	; (800277c <__NVIC_GetPriorityGrouping+0x18>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	0a1b      	lsrs	r3, r3, #8
 800276e:	f003 0307 	and.w	r3, r3, #7
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	2b00      	cmp	r3, #0
 8002790:	db0b      	blt.n	80027aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	f003 021f 	and.w	r2, r3, #31
 8002798:	4906      	ldr	r1, [pc, #24]	; (80027b4 <__NVIC_EnableIRQ+0x34>)
 800279a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	2001      	movs	r0, #1
 80027a2:	fa00 f202 	lsl.w	r2, r0, r2
 80027a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr
 80027b4:	e000e100 	.word	0xe000e100

080027b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	6039      	str	r1, [r7, #0]
 80027c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	db0a      	blt.n	80027e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	490c      	ldr	r1, [pc, #48]	; (8002804 <__NVIC_SetPriority+0x4c>)
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	0112      	lsls	r2, r2, #4
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	440b      	add	r3, r1
 80027dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e0:	e00a      	b.n	80027f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	4908      	ldr	r1, [pc, #32]	; (8002808 <__NVIC_SetPriority+0x50>)
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	3b04      	subs	r3, #4
 80027f0:	0112      	lsls	r2, r2, #4
 80027f2:	b2d2      	uxtb	r2, r2
 80027f4:	440b      	add	r3, r1
 80027f6:	761a      	strb	r2, [r3, #24]
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	e000e100 	.word	0xe000e100
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800280c:	b480      	push	{r7}
 800280e:	b089      	sub	sp, #36	; 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f1c3 0307 	rsb	r3, r3, #7
 8002826:	2b04      	cmp	r3, #4
 8002828:	bf28      	it	cs
 800282a:	2304      	movcs	r3, #4
 800282c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	3304      	adds	r3, #4
 8002832:	2b06      	cmp	r3, #6
 8002834:	d902      	bls.n	800283c <NVIC_EncodePriority+0x30>
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3b03      	subs	r3, #3
 800283a:	e000      	b.n	800283e <NVIC_EncodePriority+0x32>
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43da      	mvns	r2, r3
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	401a      	ands	r2, r3
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002854:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	fa01 f303 	lsl.w	r3, r1, r3
 800285e:	43d9      	mvns	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002864:	4313      	orrs	r3, r2
         );
}
 8002866:	4618      	mov	r0, r3
 8002868:	3724      	adds	r7, #36	; 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3b01      	subs	r3, #1
 800287c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002880:	d301      	bcc.n	8002886 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002882:	2301      	movs	r3, #1
 8002884:	e00f      	b.n	80028a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002886:	4a0a      	ldr	r2, [pc, #40]	; (80028b0 <SysTick_Config+0x40>)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3b01      	subs	r3, #1
 800288c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288e:	210f      	movs	r1, #15
 8002890:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002894:	f7ff ff90 	bl	80027b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <SysTick_Config+0x40>)
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289e:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <SysTick_Config+0x40>)
 80028a0:	2207      	movs	r2, #7
 80028a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	e000e010 	.word	0xe000e010

080028b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff ff2d 	bl	800271c <__NVIC_SetPriorityGrouping>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b086      	sub	sp, #24
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	4603      	mov	r3, r0
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	607a      	str	r2, [r7, #4]
 80028d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028dc:	f7ff ff42 	bl	8002764 <__NVIC_GetPriorityGrouping>
 80028e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	6978      	ldr	r0, [r7, #20]
 80028e8:	f7ff ff90 	bl	800280c <NVIC_EncodePriority>
 80028ec:	4602      	mov	r2, r0
 80028ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff5f 	bl	80027b8 <__NVIC_SetPriority>
}
 80028fa:	bf00      	nop
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	4603      	mov	r3, r0
 800290a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff35 	bl	8002780 <__NVIC_EnableIRQ>
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f7ff ffa2 	bl	8002870 <SysTick_Config>
 800292c:	4603      	mov	r3, r0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002938:	b480      	push	{r7}
 800293a:	b08b      	sub	sp, #44	; 0x2c
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002942:	2300      	movs	r3, #0
 8002944:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002946:	2300      	movs	r3, #0
 8002948:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800294a:	e169      	b.n	8002c20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800294c:	2201      	movs	r2, #1
 800294e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	69fa      	ldr	r2, [r7, #28]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	429a      	cmp	r2, r3
 8002966:	f040 8158 	bne.w	8002c1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4a9a      	ldr	r2, [pc, #616]	; (8002bd8 <HAL_GPIO_Init+0x2a0>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d05e      	beq.n	8002a32 <HAL_GPIO_Init+0xfa>
 8002974:	4a98      	ldr	r2, [pc, #608]	; (8002bd8 <HAL_GPIO_Init+0x2a0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d875      	bhi.n	8002a66 <HAL_GPIO_Init+0x12e>
 800297a:	4a98      	ldr	r2, [pc, #608]	; (8002bdc <HAL_GPIO_Init+0x2a4>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d058      	beq.n	8002a32 <HAL_GPIO_Init+0xfa>
 8002980:	4a96      	ldr	r2, [pc, #600]	; (8002bdc <HAL_GPIO_Init+0x2a4>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d86f      	bhi.n	8002a66 <HAL_GPIO_Init+0x12e>
 8002986:	4a96      	ldr	r2, [pc, #600]	; (8002be0 <HAL_GPIO_Init+0x2a8>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d052      	beq.n	8002a32 <HAL_GPIO_Init+0xfa>
 800298c:	4a94      	ldr	r2, [pc, #592]	; (8002be0 <HAL_GPIO_Init+0x2a8>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d869      	bhi.n	8002a66 <HAL_GPIO_Init+0x12e>
 8002992:	4a94      	ldr	r2, [pc, #592]	; (8002be4 <HAL_GPIO_Init+0x2ac>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d04c      	beq.n	8002a32 <HAL_GPIO_Init+0xfa>
 8002998:	4a92      	ldr	r2, [pc, #584]	; (8002be4 <HAL_GPIO_Init+0x2ac>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d863      	bhi.n	8002a66 <HAL_GPIO_Init+0x12e>
 800299e:	4a92      	ldr	r2, [pc, #584]	; (8002be8 <HAL_GPIO_Init+0x2b0>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d046      	beq.n	8002a32 <HAL_GPIO_Init+0xfa>
 80029a4:	4a90      	ldr	r2, [pc, #576]	; (8002be8 <HAL_GPIO_Init+0x2b0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d85d      	bhi.n	8002a66 <HAL_GPIO_Init+0x12e>
 80029aa:	2b12      	cmp	r3, #18
 80029ac:	d82a      	bhi.n	8002a04 <HAL_GPIO_Init+0xcc>
 80029ae:	2b12      	cmp	r3, #18
 80029b0:	d859      	bhi.n	8002a66 <HAL_GPIO_Init+0x12e>
 80029b2:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <HAL_GPIO_Init+0x80>)
 80029b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b8:	08002a33 	.word	0x08002a33
 80029bc:	08002a0d 	.word	0x08002a0d
 80029c0:	08002a1f 	.word	0x08002a1f
 80029c4:	08002a61 	.word	0x08002a61
 80029c8:	08002a67 	.word	0x08002a67
 80029cc:	08002a67 	.word	0x08002a67
 80029d0:	08002a67 	.word	0x08002a67
 80029d4:	08002a67 	.word	0x08002a67
 80029d8:	08002a67 	.word	0x08002a67
 80029dc:	08002a67 	.word	0x08002a67
 80029e0:	08002a67 	.word	0x08002a67
 80029e4:	08002a67 	.word	0x08002a67
 80029e8:	08002a67 	.word	0x08002a67
 80029ec:	08002a67 	.word	0x08002a67
 80029f0:	08002a67 	.word	0x08002a67
 80029f4:	08002a67 	.word	0x08002a67
 80029f8:	08002a67 	.word	0x08002a67
 80029fc:	08002a15 	.word	0x08002a15
 8002a00:	08002a29 	.word	0x08002a29
 8002a04:	4a79      	ldr	r2, [pc, #484]	; (8002bec <HAL_GPIO_Init+0x2b4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d013      	beq.n	8002a32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a0a:	e02c      	b.n	8002a66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	623b      	str	r3, [r7, #32]
          break;
 8002a12:	e029      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	623b      	str	r3, [r7, #32]
          break;
 8002a1c:	e024      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	3308      	adds	r3, #8
 8002a24:	623b      	str	r3, [r7, #32]
          break;
 8002a26:	e01f      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	330c      	adds	r3, #12
 8002a2e:	623b      	str	r3, [r7, #32]
          break;
 8002a30:	e01a      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d102      	bne.n	8002a40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	623b      	str	r3, [r7, #32]
          break;
 8002a3e:	e013      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d105      	bne.n	8002a54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a48:	2308      	movs	r3, #8
 8002a4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69fa      	ldr	r2, [r7, #28]
 8002a50:	611a      	str	r2, [r3, #16]
          break;
 8002a52:	e009      	b.n	8002a68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a54:	2308      	movs	r3, #8
 8002a56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69fa      	ldr	r2, [r7, #28]
 8002a5c:	615a      	str	r2, [r3, #20]
          break;
 8002a5e:	e003      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a60:	2300      	movs	r3, #0
 8002a62:	623b      	str	r3, [r7, #32]
          break;
 8002a64:	e000      	b.n	8002a68 <HAL_GPIO_Init+0x130>
          break;
 8002a66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	2bff      	cmp	r3, #255	; 0xff
 8002a6c:	d801      	bhi.n	8002a72 <HAL_GPIO_Init+0x13a>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	e001      	b.n	8002a76 <HAL_GPIO_Init+0x13e>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3304      	adds	r3, #4
 8002a76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	2bff      	cmp	r3, #255	; 0xff
 8002a7c:	d802      	bhi.n	8002a84 <HAL_GPIO_Init+0x14c>
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	e002      	b.n	8002a8a <HAL_GPIO_Init+0x152>
 8002a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a86:	3b08      	subs	r3, #8
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	210f      	movs	r1, #15
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	fa01 f303 	lsl.w	r3, r1, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	401a      	ands	r2, r3
 8002a9c:	6a39      	ldr	r1, [r7, #32]
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 80b1 	beq.w	8002c1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ab8:	4b4d      	ldr	r3, [pc, #308]	; (8002bf0 <HAL_GPIO_Init+0x2b8>)
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	4a4c      	ldr	r2, [pc, #304]	; (8002bf0 <HAL_GPIO_Init+0x2b8>)
 8002abe:	f043 0301 	orr.w	r3, r3, #1
 8002ac2:	6193      	str	r3, [r2, #24]
 8002ac4:	4b4a      	ldr	r3, [pc, #296]	; (8002bf0 <HAL_GPIO_Init+0x2b8>)
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ad0:	4a48      	ldr	r2, [pc, #288]	; (8002bf4 <HAL_GPIO_Init+0x2bc>)
 8002ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad4:	089b      	lsrs	r3, r3, #2
 8002ad6:	3302      	adds	r3, #2
 8002ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002adc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae0:	f003 0303 	and.w	r3, r3, #3
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	220f      	movs	r2, #15
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	4013      	ands	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a40      	ldr	r2, [pc, #256]	; (8002bf8 <HAL_GPIO_Init+0x2c0>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d013      	beq.n	8002b24 <HAL_GPIO_Init+0x1ec>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a3f      	ldr	r2, [pc, #252]	; (8002bfc <HAL_GPIO_Init+0x2c4>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d00d      	beq.n	8002b20 <HAL_GPIO_Init+0x1e8>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a3e      	ldr	r2, [pc, #248]	; (8002c00 <HAL_GPIO_Init+0x2c8>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d007      	beq.n	8002b1c <HAL_GPIO_Init+0x1e4>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a3d      	ldr	r2, [pc, #244]	; (8002c04 <HAL_GPIO_Init+0x2cc>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d101      	bne.n	8002b18 <HAL_GPIO_Init+0x1e0>
 8002b14:	2303      	movs	r3, #3
 8002b16:	e006      	b.n	8002b26 <HAL_GPIO_Init+0x1ee>
 8002b18:	2304      	movs	r3, #4
 8002b1a:	e004      	b.n	8002b26 <HAL_GPIO_Init+0x1ee>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e002      	b.n	8002b26 <HAL_GPIO_Init+0x1ee>
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <HAL_GPIO_Init+0x1ee>
 8002b24:	2300      	movs	r3, #0
 8002b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b28:	f002 0203 	and.w	r2, r2, #3
 8002b2c:	0092      	lsls	r2, r2, #2
 8002b2e:	4093      	lsls	r3, r2
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b36:	492f      	ldr	r1, [pc, #188]	; (8002bf4 <HAL_GPIO_Init+0x2bc>)
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3a:	089b      	lsrs	r3, r3, #2
 8002b3c:	3302      	adds	r3, #2
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b50:	4b2d      	ldr	r3, [pc, #180]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	492c      	ldr	r1, [pc, #176]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	600b      	str	r3, [r1, #0]
 8002b5c:	e006      	b.n	8002b6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b5e:	4b2a      	ldr	r3, [pc, #168]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	4928      	ldr	r1, [pc, #160]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b68:	4013      	ands	r3, r2
 8002b6a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d006      	beq.n	8002b86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b78:	4b23      	ldr	r3, [pc, #140]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b7a:	685a      	ldr	r2, [r3, #4]
 8002b7c:	4922      	ldr	r1, [pc, #136]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	604b      	str	r3, [r1, #4]
 8002b84:	e006      	b.n	8002b94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b86:	4b20      	ldr	r3, [pc, #128]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	491e      	ldr	r1, [pc, #120]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d006      	beq.n	8002bae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ba0:	4b19      	ldr	r3, [pc, #100]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	4918      	ldr	r1, [pc, #96]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	608b      	str	r3, [r1, #8]
 8002bac:	e006      	b.n	8002bbc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002bae:	4b16      	ldr	r3, [pc, #88]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	4914      	ldr	r1, [pc, #80]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d021      	beq.n	8002c0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bc8:	4b0f      	ldr	r3, [pc, #60]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002bca:	68da      	ldr	r2, [r3, #12]
 8002bcc:	490e      	ldr	r1, [pc, #56]	; (8002c08 <HAL_GPIO_Init+0x2d0>)
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	60cb      	str	r3, [r1, #12]
 8002bd4:	e021      	b.n	8002c1a <HAL_GPIO_Init+0x2e2>
 8002bd6:	bf00      	nop
 8002bd8:	10320000 	.word	0x10320000
 8002bdc:	10310000 	.word	0x10310000
 8002be0:	10220000 	.word	0x10220000
 8002be4:	10210000 	.word	0x10210000
 8002be8:	10120000 	.word	0x10120000
 8002bec:	10110000 	.word	0x10110000
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40010000 	.word	0x40010000
 8002bf8:	40010800 	.word	0x40010800
 8002bfc:	40010c00 	.word	0x40010c00
 8002c00:	40011000 	.word	0x40011000
 8002c04:	40011400 	.word	0x40011400
 8002c08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <HAL_GPIO_Init+0x304>)
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	43db      	mvns	r3, r3
 8002c14:	4909      	ldr	r1, [pc, #36]	; (8002c3c <HAL_GPIO_Init+0x304>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	fa22 f303 	lsr.w	r3, r2, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f47f ae8e 	bne.w	800294c <HAL_GPIO_Init+0x14>
  }
}
 8002c30:	bf00      	nop
 8002c32:	bf00      	nop
 8002c34:	372c      	adds	r7, #44	; 0x2c
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	40010400 	.word	0x40010400

08002c40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	887b      	ldrh	r3, [r7, #2]
 8002c52:	4013      	ands	r3, r2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	73fb      	strb	r3, [r7, #15]
 8002c5c:	e001      	b.n	8002c62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr

08002c6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	460b      	mov	r3, r1
 8002c78:	807b      	strh	r3, [r7, #2]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c7e:	787b      	ldrb	r3, [r7, #1]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c84:	887a      	ldrh	r2, [r7, #2]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c8a:	e003      	b.n	8002c94 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c8c:	887b      	ldrh	r3, [r7, #2]
 8002c8e:	041a      	lsls	r2, r3, #16
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	611a      	str	r2, [r3, #16]
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cb0:	887a      	ldrh	r2, [r7, #2]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	041a      	lsls	r2, r3, #16
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	43d9      	mvns	r1, r3
 8002cbc:	887b      	ldrh	r3, [r7, #2]
 8002cbe:	400b      	ands	r3, r1
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	611a      	str	r2, [r3, #16]
}
 8002cc6:	bf00      	nop
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002cd4:	4b03      	ldr	r3, [pc, #12]	; (8002ce4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]
}
 8002cda:	bf00      	nop
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	420e0020 	.word	0x420e0020

08002ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e26c      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 8087 	beq.w	8002e16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d08:	4b92      	ldr	r3, [pc, #584]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 030c 	and.w	r3, r3, #12
 8002d10:	2b04      	cmp	r3, #4
 8002d12:	d00c      	beq.n	8002d2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d14:	4b8f      	ldr	r3, [pc, #572]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 030c 	and.w	r3, r3, #12
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d112      	bne.n	8002d46 <HAL_RCC_OscConfig+0x5e>
 8002d20:	4b8c      	ldr	r3, [pc, #560]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d2c:	d10b      	bne.n	8002d46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2e:	4b89      	ldr	r3, [pc, #548]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d06c      	beq.n	8002e14 <HAL_RCC_OscConfig+0x12c>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d168      	bne.n	8002e14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e246      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d4e:	d106      	bne.n	8002d5e <HAL_RCC_OscConfig+0x76>
 8002d50:	4b80      	ldr	r3, [pc, #512]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a7f      	ldr	r2, [pc, #508]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	e02e      	b.n	8002dbc <HAL_RCC_OscConfig+0xd4>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCC_OscConfig+0x98>
 8002d66:	4b7b      	ldr	r3, [pc, #492]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a7a      	ldr	r2, [pc, #488]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	4b78      	ldr	r3, [pc, #480]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a77      	ldr	r2, [pc, #476]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	e01d      	b.n	8002dbc <HAL_RCC_OscConfig+0xd4>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d88:	d10c      	bne.n	8002da4 <HAL_RCC_OscConfig+0xbc>
 8002d8a:	4b72      	ldr	r3, [pc, #456]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a71      	ldr	r2, [pc, #452]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d94:	6013      	str	r3, [r2, #0]
 8002d96:	4b6f      	ldr	r3, [pc, #444]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a6e      	ldr	r2, [pc, #440]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da0:	6013      	str	r3, [r2, #0]
 8002da2:	e00b      	b.n	8002dbc <HAL_RCC_OscConfig+0xd4>
 8002da4:	4b6b      	ldr	r3, [pc, #428]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a6a      	ldr	r2, [pc, #424]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dae:	6013      	str	r3, [r2, #0]
 8002db0:	4b68      	ldr	r3, [pc, #416]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a67      	ldr	r2, [pc, #412]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d013      	beq.n	8002dec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7ff fc7c 	bl	80026c0 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dcc:	f7ff fc78 	bl	80026c0 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	; 0x64
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e1fa      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dde:	4b5d      	ldr	r3, [pc, #372]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0f0      	beq.n	8002dcc <HAL_RCC_OscConfig+0xe4>
 8002dea:	e014      	b.n	8002e16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dec:	f7ff fc68 	bl	80026c0 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df4:	f7ff fc64 	bl	80026c0 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b64      	cmp	r3, #100	; 0x64
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e1e6      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e06:	4b53      	ldr	r3, [pc, #332]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1f0      	bne.n	8002df4 <HAL_RCC_OscConfig+0x10c>
 8002e12:	e000      	b.n	8002e16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d063      	beq.n	8002eea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e22:	4b4c      	ldr	r3, [pc, #304]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f003 030c 	and.w	r3, r3, #12
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00b      	beq.n	8002e46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e2e:	4b49      	ldr	r3, [pc, #292]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f003 030c 	and.w	r3, r3, #12
 8002e36:	2b08      	cmp	r3, #8
 8002e38:	d11c      	bne.n	8002e74 <HAL_RCC_OscConfig+0x18c>
 8002e3a:	4b46      	ldr	r3, [pc, #280]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d116      	bne.n	8002e74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e46:	4b43      	ldr	r3, [pc, #268]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d005      	beq.n	8002e5e <HAL_RCC_OscConfig+0x176>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d001      	beq.n	8002e5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e1ba      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5e:	4b3d      	ldr	r3, [pc, #244]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	4939      	ldr	r1, [pc, #228]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e72:	e03a      	b.n	8002eea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d020      	beq.n	8002ebe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e7c:	4b36      	ldr	r3, [pc, #216]	; (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e82:	f7ff fc1d 	bl	80026c0 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e8a:	f7ff fc19 	bl	80026c0 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e19b      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e9c:	4b2d      	ldr	r3, [pc, #180]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0f0      	beq.n	8002e8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea8:	4b2a      	ldr	r3, [pc, #168]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	695b      	ldr	r3, [r3, #20]
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	4927      	ldr	r1, [pc, #156]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	600b      	str	r3, [r1, #0]
 8002ebc:	e015      	b.n	8002eea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ebe:	4b26      	ldr	r3, [pc, #152]	; (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec4:	f7ff fbfc 	bl	80026c0 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ecc:	f7ff fbf8 	bl	80026c0 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e17a      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ede:	4b1d      	ldr	r3, [pc, #116]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1f0      	bne.n	8002ecc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d03a      	beq.n	8002f6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d019      	beq.n	8002f32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002efe:	4b17      	ldr	r3, [pc, #92]	; (8002f5c <HAL_RCC_OscConfig+0x274>)
 8002f00:	2201      	movs	r2, #1
 8002f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f04:	f7ff fbdc 	bl	80026c0 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f0c:	f7ff fbd8 	bl	80026c0 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e15a      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f1e:	4b0d      	ldr	r3, [pc, #52]	; (8002f54 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d0f0      	beq.n	8002f0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f2a:	2001      	movs	r0, #1
 8002f2c:	f000 fad8 	bl	80034e0 <RCC_Delay>
 8002f30:	e01c      	b.n	8002f6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f32:	4b0a      	ldr	r3, [pc, #40]	; (8002f5c <HAL_RCC_OscConfig+0x274>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f38:	f7ff fbc2 	bl	80026c0 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f3e:	e00f      	b.n	8002f60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f40:	f7ff fbbe 	bl	80026c0 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d908      	bls.n	8002f60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e140      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
 8002f52:	bf00      	nop
 8002f54:	40021000 	.word	0x40021000
 8002f58:	42420000 	.word	0x42420000
 8002f5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f60:	4b9e      	ldr	r3, [pc, #632]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1e9      	bne.n	8002f40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 80a6 	beq.w	80030c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f7e:	4b97      	ldr	r3, [pc, #604]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10d      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f8a:	4b94      	ldr	r3, [pc, #592]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	4a93      	ldr	r2, [pc, #588]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f94:	61d3      	str	r3, [r2, #28]
 8002f96:	4b91      	ldr	r3, [pc, #580]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa6:	4b8e      	ldr	r3, [pc, #568]	; (80031e0 <HAL_RCC_OscConfig+0x4f8>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d118      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fb2:	4b8b      	ldr	r3, [pc, #556]	; (80031e0 <HAL_RCC_OscConfig+0x4f8>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a8a      	ldr	r2, [pc, #552]	; (80031e0 <HAL_RCC_OscConfig+0x4f8>)
 8002fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fbe:	f7ff fb7f 	bl	80026c0 <HAL_GetTick>
 8002fc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fc6:	f7ff fb7b 	bl	80026c0 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b64      	cmp	r3, #100	; 0x64
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e0fd      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd8:	4b81      	ldr	r3, [pc, #516]	; (80031e0 <HAL_RCC_OscConfig+0x4f8>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d0f0      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d106      	bne.n	8002ffa <HAL_RCC_OscConfig+0x312>
 8002fec:	4b7b      	ldr	r3, [pc, #492]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	4a7a      	ldr	r2, [pc, #488]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	6213      	str	r3, [r2, #32]
 8002ff8:	e02d      	b.n	8003056 <HAL_RCC_OscConfig+0x36e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10c      	bne.n	800301c <HAL_RCC_OscConfig+0x334>
 8003002:	4b76      	ldr	r3, [pc, #472]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	4a75      	ldr	r2, [pc, #468]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003008:	f023 0301 	bic.w	r3, r3, #1
 800300c:	6213      	str	r3, [r2, #32]
 800300e:	4b73      	ldr	r3, [pc, #460]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003010:	6a1b      	ldr	r3, [r3, #32]
 8003012:	4a72      	ldr	r2, [pc, #456]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003014:	f023 0304 	bic.w	r3, r3, #4
 8003018:	6213      	str	r3, [r2, #32]
 800301a:	e01c      	b.n	8003056 <HAL_RCC_OscConfig+0x36e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	2b05      	cmp	r3, #5
 8003022:	d10c      	bne.n	800303e <HAL_RCC_OscConfig+0x356>
 8003024:	4b6d      	ldr	r3, [pc, #436]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	4a6c      	ldr	r2, [pc, #432]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 800302a:	f043 0304 	orr.w	r3, r3, #4
 800302e:	6213      	str	r3, [r2, #32]
 8003030:	4b6a      	ldr	r3, [pc, #424]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	4a69      	ldr	r2, [pc, #420]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	6213      	str	r3, [r2, #32]
 800303c:	e00b      	b.n	8003056 <HAL_RCC_OscConfig+0x36e>
 800303e:	4b67      	ldr	r3, [pc, #412]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	4a66      	ldr	r2, [pc, #408]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003044:	f023 0301 	bic.w	r3, r3, #1
 8003048:	6213      	str	r3, [r2, #32]
 800304a:	4b64      	ldr	r3, [pc, #400]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 800304c:	6a1b      	ldr	r3, [r3, #32]
 800304e:	4a63      	ldr	r2, [pc, #396]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003050:	f023 0304 	bic.w	r3, r3, #4
 8003054:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d015      	beq.n	800308a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800305e:	f7ff fb2f 	bl	80026c0 <HAL_GetTick>
 8003062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003064:	e00a      	b.n	800307c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003066:	f7ff fb2b 	bl	80026c0 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	f241 3288 	movw	r2, #5000	; 0x1388
 8003074:	4293      	cmp	r3, r2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e0ab      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307c:	4b57      	ldr	r3, [pc, #348]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0ee      	beq.n	8003066 <HAL_RCC_OscConfig+0x37e>
 8003088:	e014      	b.n	80030b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308a:	f7ff fb19 	bl	80026c0 <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003090:	e00a      	b.n	80030a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003092:	f7ff fb15 	bl	80026c0 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e095      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a8:	4b4c      	ldr	r3, [pc, #304]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1ee      	bne.n	8003092 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030b4:	7dfb      	ldrb	r3, [r7, #23]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d105      	bne.n	80030c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030ba:	4b48      	ldr	r3, [pc, #288]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	4a47      	ldr	r2, [pc, #284]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 80030c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 8081 	beq.w	80031d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d0:	4b42      	ldr	r3, [pc, #264]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 030c 	and.w	r3, r3, #12
 80030d8:	2b08      	cmp	r3, #8
 80030da:	d061      	beq.n	80031a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d146      	bne.n	8003172 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e4:	4b3f      	ldr	r3, [pc, #252]	; (80031e4 <HAL_RCC_OscConfig+0x4fc>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ea:	f7ff fae9 	bl	80026c0 <HAL_GetTick>
 80030ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f2:	f7ff fae5 	bl	80026c0 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e067      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003104:	4b35      	ldr	r3, [pc, #212]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1f0      	bne.n	80030f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003118:	d108      	bne.n	800312c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800311a:	4b30      	ldr	r3, [pc, #192]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	492d      	ldr	r1, [pc, #180]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003128:	4313      	orrs	r3, r2
 800312a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800312c:	4b2b      	ldr	r3, [pc, #172]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a19      	ldr	r1, [r3, #32]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	430b      	orrs	r3, r1
 800313e:	4927      	ldr	r1, [pc, #156]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003140:	4313      	orrs	r3, r2
 8003142:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003144:	4b27      	ldr	r3, [pc, #156]	; (80031e4 <HAL_RCC_OscConfig+0x4fc>)
 8003146:	2201      	movs	r2, #1
 8003148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800314a:	f7ff fab9 	bl	80026c0 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003152:	f7ff fab5 	bl	80026c0 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e037      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003164:	4b1d      	ldr	r3, [pc, #116]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0f0      	beq.n	8003152 <HAL_RCC_OscConfig+0x46a>
 8003170:	e02f      	b.n	80031d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003172:	4b1c      	ldr	r3, [pc, #112]	; (80031e4 <HAL_RCC_OscConfig+0x4fc>)
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003178:	f7ff faa2 	bl	80026c0 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003180:	f7ff fa9e 	bl	80026c0 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e020      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003192:	4b12      	ldr	r3, [pc, #72]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f0      	bne.n	8003180 <HAL_RCC_OscConfig+0x498>
 800319e:	e018      	b.n	80031d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d101      	bne.n	80031ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e013      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031ac:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <HAL_RCC_OscConfig+0x4f4>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d106      	bne.n	80031ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d001      	beq.n	80031d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e000      	b.n	80031d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40007000 	.word	0x40007000
 80031e4:	42420060 	.word	0x42420060

080031e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0d0      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031fc:	4b6a      	ldr	r3, [pc, #424]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	429a      	cmp	r2, r3
 8003208:	d910      	bls.n	800322c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320a:	4b67      	ldr	r3, [pc, #412]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f023 0207 	bic.w	r2, r3, #7
 8003212:	4965      	ldr	r1, [pc, #404]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	4313      	orrs	r3, r2
 8003218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800321a:	4b63      	ldr	r3, [pc, #396]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d001      	beq.n	800322c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0b8      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d020      	beq.n	800327a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003244:	4b59      	ldr	r3, [pc, #356]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	4a58      	ldr	r2, [pc, #352]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800324a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800324e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800325c:	4b53      	ldr	r3, [pc, #332]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	4a52      	ldr	r2, [pc, #328]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003262:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003266:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003268:	4b50      	ldr	r3, [pc, #320]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	494d      	ldr	r1, [pc, #308]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003276:	4313      	orrs	r3, r2
 8003278:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d040      	beq.n	8003308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b47      	ldr	r3, [pc, #284]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d115      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e07f      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d107      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a6:	4b41      	ldr	r3, [pc, #260]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d109      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e073      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b6:	4b3d      	ldr	r3, [pc, #244]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e06b      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c6:	4b39      	ldr	r3, [pc, #228]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f023 0203 	bic.w	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4936      	ldr	r1, [pc, #216]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032d8:	f7ff f9f2 	bl	80026c0 <HAL_GetTick>
 80032dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e0:	f7ff f9ee 	bl	80026c0 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e053      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f6:	4b2d      	ldr	r3, [pc, #180]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f003 020c 	and.w	r2, r3, #12
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	429a      	cmp	r2, r3
 8003306:	d1eb      	bne.n	80032e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003308:	4b27      	ldr	r3, [pc, #156]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d210      	bcs.n	8003338 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b24      	ldr	r3, [pc, #144]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 0207 	bic.w	r2, r3, #7
 800331e:	4922      	ldr	r1, [pc, #136]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e032      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d008      	beq.n	8003356 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003344:	4b19      	ldr	r3, [pc, #100]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4916      	ldr	r1, [pc, #88]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d009      	beq.n	8003376 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	490e      	ldr	r1, [pc, #56]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	4313      	orrs	r3, r2
 8003374:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003376:	f000 f821 	bl	80033bc <HAL_RCC_GetSysClockFreq>
 800337a:	4602      	mov	r2, r0
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	490a      	ldr	r1, [pc, #40]	; (80033b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003388:	5ccb      	ldrb	r3, [r1, r3]
 800338a:	fa22 f303 	lsr.w	r3, r2, r3
 800338e:	4a09      	ldr	r2, [pc, #36]	; (80033b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003392:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff f950 	bl	800263c <HAL_InitTick>

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	40022000 	.word	0x40022000
 80033ac:	40021000 	.word	0x40021000
 80033b0:	080062c8 	.word	0x080062c8
 80033b4:	2000002c 	.word	0x2000002c
 80033b8:	20000030 	.word	0x20000030

080033bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033bc:	b490      	push	{r4, r7}
 80033be:	b08a      	sub	sp, #40	; 0x28
 80033c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033c2:	4b2a      	ldr	r3, [pc, #168]	; (800346c <HAL_RCC_GetSysClockFreq+0xb0>)
 80033c4:	1d3c      	adds	r4, r7, #4
 80033c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033cc:	f240 2301 	movw	r3, #513	; 0x201
 80033d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61fb      	str	r3, [r7, #28]
 80033d6:	2300      	movs	r3, #0
 80033d8:	61bb      	str	r3, [r7, #24]
 80033da:	2300      	movs	r3, #0
 80033dc:	627b      	str	r3, [r7, #36]	; 0x24
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033e6:	4b22      	ldr	r3, [pc, #136]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb4>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d002      	beq.n	80033fc <HAL_RCC_GetSysClockFreq+0x40>
 80033f6:	2b08      	cmp	r3, #8
 80033f8:	d003      	beq.n	8003402 <HAL_RCC_GetSysClockFreq+0x46>
 80033fa:	e02d      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033fc:	4b1d      	ldr	r3, [pc, #116]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033fe:	623b      	str	r3, [r7, #32]
      break;
 8003400:	e02d      	b.n	800345e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	0c9b      	lsrs	r3, r3, #18
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800340e:	4413      	add	r3, r2
 8003410:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003414:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d013      	beq.n	8003448 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003420:	4b13      	ldr	r3, [pc, #76]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	0c5b      	lsrs	r3, r3, #17
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800342e:	4413      	add	r3, r2
 8003430:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003434:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	4a0e      	ldr	r2, [pc, #56]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb8>)
 800343a:	fb02 f203 	mul.w	r2, r2, r3
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	fbb2 f3f3 	udiv	r3, r2, r3
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
 8003446:	e004      	b.n	8003452 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	4a0b      	ldr	r2, [pc, #44]	; (8003478 <HAL_RCC_GetSysClockFreq+0xbc>)
 800344c:	fb02 f303 	mul.w	r3, r2, r3
 8003450:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003454:	623b      	str	r3, [r7, #32]
      break;
 8003456:	e002      	b.n	800345e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003458:	4b06      	ldr	r3, [pc, #24]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb8>)
 800345a:	623b      	str	r3, [r7, #32]
      break;
 800345c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800345e:	6a3b      	ldr	r3, [r7, #32]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3728      	adds	r7, #40	; 0x28
 8003464:	46bd      	mov	sp, r7
 8003466:	bc90      	pop	{r4, r7}
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	080062a8 	.word	0x080062a8
 8003470:	40021000 	.word	0x40021000
 8003474:	007a1200 	.word	0x007a1200
 8003478:	003d0900 	.word	0x003d0900

0800347c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003480:	4b02      	ldr	r3, [pc, #8]	; (800348c <HAL_RCC_GetHCLKFreq+0x10>)
 8003482:	681b      	ldr	r3, [r3, #0]
}
 8003484:	4618      	mov	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	bc80      	pop	{r7}
 800348a:	4770      	bx	lr
 800348c:	2000002c 	.word	0x2000002c

08003490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003494:	f7ff fff2 	bl	800347c <HAL_RCC_GetHCLKFreq>
 8003498:	4602      	mov	r2, r0
 800349a:	4b05      	ldr	r3, [pc, #20]	; (80034b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	0a1b      	lsrs	r3, r3, #8
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	4903      	ldr	r1, [pc, #12]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034a6:	5ccb      	ldrb	r3, [r1, r3]
 80034a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40021000 	.word	0x40021000
 80034b4:	080062d8 	.word	0x080062d8

080034b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034bc:	f7ff ffde 	bl	800347c <HAL_RCC_GetHCLKFreq>
 80034c0:	4602      	mov	r2, r0
 80034c2:	4b05      	ldr	r3, [pc, #20]	; (80034d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	0adb      	lsrs	r3, r3, #11
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	4903      	ldr	r1, [pc, #12]	; (80034dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ce:	5ccb      	ldrb	r3, [r1, r3]
 80034d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40021000 	.word	0x40021000
 80034dc:	080062d8 	.word	0x080062d8

080034e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034e8:	4b0a      	ldr	r3, [pc, #40]	; (8003514 <RCC_Delay+0x34>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a0a      	ldr	r2, [pc, #40]	; (8003518 <RCC_Delay+0x38>)
 80034ee:	fba2 2303 	umull	r2, r3, r2, r3
 80034f2:	0a5b      	lsrs	r3, r3, #9
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	fb02 f303 	mul.w	r3, r2, r3
 80034fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80034fc:	bf00      	nop
  }
  while (Delay --);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	1e5a      	subs	r2, r3, #1
 8003502:	60fa      	str	r2, [r7, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1f9      	bne.n	80034fc <RCC_Delay+0x1c>
}
 8003508:	bf00      	nop
 800350a:	bf00      	nop
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr
 8003514:	2000002c 	.word	0x2000002c
 8003518:	10624dd3 	.word	0x10624dd3

0800351c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	613b      	str	r3, [r7, #16]
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b00      	cmp	r3, #0
 8003536:	d07d      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003538:	2300      	movs	r3, #0
 800353a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800353c:	4b4f      	ldr	r3, [pc, #316]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10d      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003548:	4b4c      	ldr	r3, [pc, #304]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	4a4b      	ldr	r2, [pc, #300]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800354e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003552:	61d3      	str	r3, [r2, #28]
 8003554:	4b49      	ldr	r3, [pc, #292]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800355c:	60bb      	str	r3, [r7, #8]
 800355e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003560:	2301      	movs	r3, #1
 8003562:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003564:	4b46      	ldr	r3, [pc, #280]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356c:	2b00      	cmp	r3, #0
 800356e:	d118      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003570:	4b43      	ldr	r3, [pc, #268]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a42      	ldr	r2, [pc, #264]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800357a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800357c:	f7ff f8a0 	bl	80026c0 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003582:	e008      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003584:	f7ff f89c 	bl	80026c0 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b64      	cmp	r3, #100	; 0x64
 8003590:	d901      	bls.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e06d      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003596:	4b3a      	ldr	r3, [pc, #232]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0f0      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035a2:	4b36      	ldr	r3, [pc, #216]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035aa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d02e      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d027      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035c0:	4b2e      	ldr	r3, [pc, #184]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035c8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035ca:	4b2e      	ldr	r3, [pc, #184]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035cc:	2201      	movs	r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035d0:	4b2c      	ldr	r3, [pc, #176]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035d6:	4a29      	ldr	r2, [pc, #164]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d014      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e6:	f7ff f86b 	bl	80026c0 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ec:	e00a      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ee:	f7ff f867 	bl	80026c0 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d901      	bls.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e036      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003604:	4b1d      	ldr	r3, [pc, #116]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0ee      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003610:	4b1a      	ldr	r3, [pc, #104]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4917      	ldr	r1, [pc, #92]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361e:	4313      	orrs	r3, r2
 8003620:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003622:	7dfb      	ldrb	r3, [r7, #23]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d105      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003628:	4b14      	ldr	r3, [pc, #80]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	4a13      	ldr	r2, [pc, #76]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003632:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003640:	4b0e      	ldr	r3, [pc, #56]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	490b      	ldr	r1, [pc, #44]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800364e:	4313      	orrs	r3, r2
 8003650:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0310 	and.w	r3, r3, #16
 800365a:	2b00      	cmp	r3, #0
 800365c:	d008      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800365e:	4b07      	ldr	r3, [pc, #28]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	4904      	ldr	r1, [pc, #16]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
 8003680:	40007000 	.word	0x40007000
 8003684:	42420440 	.word	0x42420440

08003688 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003688:	b590      	push	{r4, r7, lr}
 800368a:	b08d      	sub	sp, #52	; 0x34
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003690:	4b5a      	ldr	r3, [pc, #360]	; (80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003692:	f107 040c 	add.w	r4, r7, #12
 8003696:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003698:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800369c:	f240 2301 	movw	r3, #513	; 0x201
 80036a0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	627b      	str	r3, [r7, #36]	; 0x24
 80036a6:	2300      	movs	r3, #0
 80036a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036aa:	2300      	movs	r3, #0
 80036ac:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80036ae:	2300      	movs	r3, #0
 80036b0:	61fb      	str	r3, [r7, #28]
 80036b2:	2300      	movs	r3, #0
 80036b4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b10      	cmp	r3, #16
 80036ba:	d00a      	beq.n	80036d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b10      	cmp	r3, #16
 80036c0:	f200 8091 	bhi.w	80037e6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d04c      	beq.n	8003764 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d07c      	beq.n	80037ca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80036d0:	e089      	b.n	80037e6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80036d2:	4b4b      	ldr	r3, [pc, #300]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80036d8:	4b49      	ldr	r3, [pc, #292]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f000 8082 	beq.w	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	0c9b      	lsrs	r3, r3, #18
 80036ea:	f003 030f 	and.w	r3, r3, #15
 80036ee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80036f2:	4413      	add	r3, r2
 80036f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80036f8:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d018      	beq.n	8003736 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003704:	4b3e      	ldr	r3, [pc, #248]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	0c5b      	lsrs	r3, r3, #17
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003712:	4413      	add	r3, r2
 8003714:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003718:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00d      	beq.n	8003740 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003724:	4a37      	ldr	r2, [pc, #220]	; (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	fbb2 f2f3 	udiv	r2, r2, r3
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	fb02 f303 	mul.w	r3, r2, r3
 8003732:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003734:	e004      	b.n	8003740 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003736:	6a3b      	ldr	r3, [r7, #32]
 8003738:	4a33      	ldr	r2, [pc, #204]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 800373a:	fb02 f303 	mul.w	r3, r2, r3
 800373e:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003740:	4b2f      	ldr	r3, [pc, #188]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003748:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800374c:	d102      	bne.n	8003754 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800374e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003750:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003752:	e04a      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8003754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	4a2c      	ldr	r2, [pc, #176]	; (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 800375a:	fba2 2303 	umull	r2, r3, r2, r3
 800375e:	085b      	lsrs	r3, r3, #1
 8003760:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003762:	e042      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8003764:	4b26      	ldr	r3, [pc, #152]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003770:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003774:	d108      	bne.n	8003788 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d003      	beq.n	8003788 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8003780:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003784:	62bb      	str	r3, [r7, #40]	; 0x28
 8003786:	e01f      	b.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800378e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003792:	d109      	bne.n	80037a8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8003794:	4b1a      	ldr	r3, [pc, #104]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 80037a0:	f649 4340 	movw	r3, #40000	; 0x9c40
 80037a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80037a6:	e00f      	b.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037b2:	d11c      	bne.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80037b4:	4b12      	ldr	r3, [pc, #72]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d016      	beq.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 80037c0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80037c4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80037c6:	e012      	b.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80037c8:	e011      	b.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80037ca:	f7ff fe75 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
 80037ce:	4602      	mov	r2, r0
 80037d0:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	0b9b      	lsrs	r3, r3, #14
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	3301      	adds	r3, #1
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80037e4:	e004      	b.n	80037f0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80037e6:	bf00      	nop
 80037e8:	e002      	b.n	80037f0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80037ea:	bf00      	nop
 80037ec:	e000      	b.n	80037f0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80037ee:	bf00      	nop
    }
  }
  return (frequency);
 80037f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3734      	adds	r7, #52	; 0x34
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd90      	pop	{r4, r7, pc}
 80037fa:	bf00      	nop
 80037fc:	080062b8 	.word	0x080062b8
 8003800:	40021000 	.word	0x40021000
 8003804:	007a1200 	.word	0x007a1200
 8003808:	003d0900 	.word	0x003d0900
 800380c:	aaaaaaab 	.word	0xaaaaaaab

08003810 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e084      	b.n	8003930 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	7c5b      	ldrb	r3, [r3, #17]
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d105      	bne.n	800383c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7fe fb68 	bl	8001f0c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f9c8 	bl	8003bd8 <HAL_RTC_WaitForSynchro>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d004      	beq.n	8003858 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2204      	movs	r2, #4
 8003852:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e06b      	b.n	8003930 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 fa81 	bl	8003d60 <RTC_EnterInitMode>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d004      	beq.n	800386e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2204      	movs	r2, #4
 8003868:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e060      	b.n	8003930 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685a      	ldr	r2, [r3, #4]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0207 	bic.w	r2, r2, #7
 800387c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d005      	beq.n	8003892 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003886:	4b2c      	ldr	r3, [pc, #176]	; (8003938 <HAL_RTC_Init+0x128>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388a:	4a2b      	ldr	r2, [pc, #172]	; (8003938 <HAL_RTC_Init+0x128>)
 800388c:	f023 0301 	bic.w	r3, r3, #1
 8003890:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003892:	4b29      	ldr	r3, [pc, #164]	; (8003938 <HAL_RTC_Init+0x128>)
 8003894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003896:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	4926      	ldr	r1, [pc, #152]	; (8003938 <HAL_RTC_Init+0x128>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038ac:	d003      	beq.n	80038b6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	60fb      	str	r3, [r7, #12]
 80038b4:	e00e      	b.n	80038d4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80038b6:	2001      	movs	r0, #1
 80038b8:	f7ff fee6 	bl	8003688 <HAL_RCCEx_GetPeriphCLKFreq>
 80038bc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d104      	bne.n	80038ce <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2204      	movs	r2, #4
 80038c8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e030      	b.n	8003930 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	3b01      	subs	r3, #1
 80038d2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f023 010f 	bic.w	r1, r3, #15
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	0c1a      	lsrs	r2, r3, #16
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	430a      	orrs	r2, r1
 80038e8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	0c1b      	lsrs	r3, r3, #16
 80038f2:	041b      	lsls	r3, r3, #16
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	b291      	uxth	r1, r2
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	430b      	orrs	r3, r1
 80038fe:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 fa55 	bl	8003db0 <RTC_ExitInitMode>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2204      	movs	r2, #4
 8003910:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e00c      	b.n	8003930 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800392e:	2300      	movs	r3, #0
  }
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40006c00 	.word	0x40006c00

0800393c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800393c:	b590      	push	{r4, r7, lr}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	2300      	movs	r3, #0
 800394e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <HAL_RTC_SetTime+0x20>
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e080      	b.n	8003a62 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	7c1b      	ldrb	r3, [r3, #16]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_RTC_SetTime+0x30>
 8003968:	2302      	movs	r3, #2
 800396a:	e07a      	b.n	8003a62 <HAL_RTC_SetTime+0x126>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2201      	movs	r2, #1
 8003970:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2202      	movs	r2, #2
 8003976:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d113      	bne.n	80039a6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003988:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	785b      	ldrb	r3, [r3, #1]
 8003990:	4619      	mov	r1, r3
 8003992:	460b      	mov	r3, r1
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	1a5b      	subs	r3, r3, r1
 8003998:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800399a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800399c:	68ba      	ldr	r2, [r7, #8]
 800399e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80039a0:	4413      	add	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	e01e      	b.n	80039e4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 fa28 	bl	8003e00 <RTC_Bcd2ToByte>
 80039b0:	4603      	mov	r3, r0
 80039b2:	461a      	mov	r2, r3
 80039b4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80039b8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	785b      	ldrb	r3, [r3, #1]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f000 fa1d 	bl	8003e00 <RTC_Bcd2ToByte>
 80039c6:	4603      	mov	r3, r0
 80039c8:	461a      	mov	r2, r3
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039d2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	789b      	ldrb	r3, [r3, #2]
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 fa11 	bl	8003e00 <RTC_Bcd2ToByte>
 80039de:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039e0:	4423      	add	r3, r4
 80039e2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80039e4:	6979      	ldr	r1, [r7, #20]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f953 	bl	8003c92 <RTC_WriteTimeCounter>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d007      	beq.n	8003a02 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2204      	movs	r2, #4
 80039f6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e02f      	b.n	8003a62 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0205 	bic.w	r2, r2, #5
 8003a10:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f964 	bl	8003ce0 <RTC_ReadAlarmCounter>
 8003a18:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a20:	d018      	beq.n	8003a54 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d214      	bcs.n	8003a54 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003a30:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003a34:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003a36:	6939      	ldr	r1, [r7, #16]
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 f96a 	bl	8003d12 <RTC_WriteAlarmCounter>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d007      	beq.n	8003a54 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2204      	movs	r2, #4
 8003a48:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e006      	b.n	8003a62 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2201      	movs	r2, #1
 8003a58:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003a60:	2300      	movs	r3, #0
  }
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	371c      	adds	r7, #28
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd90      	pop	{r4, r7, pc}
	...

08003a6c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b088      	sub	sp, #32
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	61fb      	str	r3, [r7, #28]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	61bb      	str	r3, [r7, #24]
 8003a80:	2300      	movs	r3, #0
 8003a82:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d002      	beq.n	8003a90 <HAL_RTC_SetDate+0x24>
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e097      	b.n	8003bc4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	7c1b      	ldrb	r3, [r3, #16]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_RTC_SetDate+0x34>
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	e091      	b.n	8003bc4 <HAL_RTC_SetDate+0x158>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10c      	bne.n	8003acc <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	78da      	ldrb	r2, [r3, #3]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	785a      	ldrb	r2, [r3, #1]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	789a      	ldrb	r2, [r3, #2]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	739a      	strb	r2, [r3, #14]
 8003aca:	e01a      	b.n	8003b02 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	78db      	ldrb	r3, [r3, #3]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 f995 	bl	8003e00 <RTC_Bcd2ToByte>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	461a      	mov	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	785b      	ldrb	r3, [r3, #1]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 f98c 	bl	8003e00 <RTC_Bcd2ToByte>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	461a      	mov	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	789b      	ldrb	r3, [r3, #2]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 f983 	bl	8003e00 <RTC_Bcd2ToByte>
 8003afa:	4603      	mov	r3, r0
 8003afc:	461a      	mov	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	7bdb      	ldrb	r3, [r3, #15]
 8003b06:	4618      	mov	r0, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	7b59      	ldrb	r1, [r3, #13]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	7b9b      	ldrb	r3, [r3, #14]
 8003b10:	461a      	mov	r2, r3
 8003b12:	f000 f993 	bl	8003e3c <RTC_WeekDayNum>
 8003b16:	4603      	mov	r3, r0
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	7b1a      	ldrb	r2, [r3, #12]
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f883 	bl	8003c32 <RTC_ReadTimeCounter>
 8003b2c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	4a26      	ldr	r2, [pc, #152]	; (8003bcc <HAL_RTC_SetDate+0x160>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	0adb      	lsrs	r3, r3, #11
 8003b38:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b18      	cmp	r3, #24
 8003b3e:	d93a      	bls.n	8003bb6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	4a23      	ldr	r2, [pc, #140]	; (8003bd0 <HAL_RTC_SetDate+0x164>)
 8003b44:	fba2 2303 	umull	r2, r3, r2, r3
 8003b48:	091b      	lsrs	r3, r3, #4
 8003b4a:	4a22      	ldr	r2, [pc, #136]	; (8003bd4 <HAL_RTC_SetDate+0x168>)
 8003b4c:	fb02 f303 	mul.w	r3, r2, r3
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b56:	69f9      	ldr	r1, [r7, #28]
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 f89a 	bl	8003c92 <RTC_WriteTimeCounter>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d007      	beq.n	8003b74 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2204      	movs	r2, #4
 8003b68:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e027      	b.n	8003bc4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 f8b3 	bl	8003ce0 <RTC_ReadAlarmCounter>
 8003b7a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b82:	d018      	beq.n	8003bb6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d214      	bcs.n	8003bb6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003b92:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b96:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b98:	69b9      	ldr	r1, [r7, #24]
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f8b9 	bl	8003d12 <RTC_WriteAlarmCounter>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d007      	beq.n	8003bb6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2204      	movs	r2, #4
 8003baa:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e006      	b.n	8003bc4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3720      	adds	r7, #32
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	91a2b3c5 	.word	0x91a2b3c5
 8003bd0:	aaaaaaab 	.word	0xaaaaaaab
 8003bd4:	00015180 	.word	0x00015180

08003bd8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e01d      	b.n	8003c2a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0208 	bic.w	r2, r2, #8
 8003bfc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003bfe:	f7fe fd5f 	bl	80026c0 <HAL_GetTick>
 8003c02:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003c04:	e009      	b.n	8003c1a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003c06:	f7fe fd5b 	bl	80026c0 <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c14:	d901      	bls.n	8003c1a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e007      	b.n	8003c2a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 0308 	and.w	r3, r3, #8
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0ee      	beq.n	8003c06 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b087      	sub	sp, #28
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	827b      	strh	r3, [r7, #18]
 8003c3e:	2300      	movs	r3, #0
 8003c40:	823b      	strh	r3, [r7, #16]
 8003c42:	2300      	movs	r3, #0
 8003c44:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003c62:	8a7a      	ldrh	r2, [r7, #18]
 8003c64:	8a3b      	ldrh	r3, [r7, #16]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d008      	beq.n	8003c7c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003c6a:	8a3b      	ldrh	r3, [r7, #16]
 8003c6c:	041a      	lsls	r2, r3, #16
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	4313      	orrs	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]
 8003c7a:	e004      	b.n	8003c86 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003c7c:	8a7b      	ldrh	r3, [r7, #18]
 8003c7e:	041a      	lsls	r2, r3, #16
 8003c80:	89fb      	ldrh	r3, [r7, #14]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003c86:	697b      	ldr	r3, [r7, #20]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	371c      	adds	r7, #28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr

08003c92 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b084      	sub	sp, #16
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 f85d 	bl	8003d60 <RTC_EnterInitMode>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d002      	beq.n	8003cb2 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	73fb      	strb	r3, [r7, #15]
 8003cb0:	e011      	b.n	8003cd6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	0c12      	lsrs	r2, r2, #16
 8003cba:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	b292      	uxth	r2, r2
 8003cc4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f872 	bl	8003db0 <RTC_ExitInitMode>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	81fb      	strh	r3, [r7, #14]
 8003cec:	2300      	movs	r3, #0
 8003cee:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003d00:	89fb      	ldrh	r3, [r7, #14]
 8003d02:	041a      	lsls	r2, r3, #16
 8003d04:	89bb      	ldrh	r3, [r7, #12]
 8003d06:	4313      	orrs	r3, r2
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b084      	sub	sp, #16
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f81d 	bl	8003d60 <RTC_EnterInitMode>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	73fb      	strb	r3, [r7, #15]
 8003d30:	e011      	b.n	8003d56 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	0c12      	lsrs	r2, r2, #16
 8003d3a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	b292      	uxth	r2, r2
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f832 	bl	8003db0 <RTC_ExitInitMode>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8003d6c:	f7fe fca8 	bl	80026c0 <HAL_GetTick>
 8003d70:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003d72:	e009      	b.n	8003d88 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003d74:	f7fe fca4 	bl	80026c0 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d82:	d901      	bls.n	8003d88 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e00f      	b.n	8003da8 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f003 0320 	and.w	r3, r3, #32
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0ee      	beq.n	8003d74 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f042 0210 	orr.w	r2, r2, #16
 8003da4:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0210 	bic.w	r2, r2, #16
 8003dca:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003dcc:	f7fe fc78 	bl	80026c0 <HAL_GetTick>
 8003dd0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003dd2:	e009      	b.n	8003de8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003dd4:	f7fe fc74 	bl	80026c0 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003de2:	d901      	bls.n	8003de8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e007      	b.n	8003df8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f003 0320 	and.w	r3, r3, #32
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0ee      	beq.n	8003dd4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003e20:	79fb      	ldrb	r3, [r7, #7]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	b2da      	uxtb	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	b2db      	uxtb	r3, r3
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
	...

08003e3c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	460b      	mov	r3, r1
 8003e46:	70fb      	strb	r3, [r7, #3]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60bb      	str	r3, [r7, #8]
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003e5a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d82d      	bhi.n	8003ebe <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8003e62:	78fa      	ldrb	r2, [r7, #3]
 8003e64:	4613      	mov	r3, r2
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	4413      	add	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	4a2c      	ldr	r2, [pc, #176]	; (8003f20 <RTC_WeekDayNum+0xe4>)
 8003e70:	fba2 2303 	umull	r2, r3, r2, r3
 8003e74:	085a      	lsrs	r2, r3, #1
 8003e76:	78bb      	ldrb	r3, [r7, #2]
 8003e78:	441a      	add	r2, r3
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	441a      	add	r2, r3
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	089b      	lsrs	r3, r3, #2
 8003e84:	441a      	add	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	4926      	ldr	r1, [pc, #152]	; (8003f24 <RTC_WeekDayNum+0xe8>)
 8003e8c:	fba1 1303 	umull	r1, r3, r1, r3
 8003e90:	095b      	lsrs	r3, r3, #5
 8003e92:	1ad2      	subs	r2, r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	3b01      	subs	r3, #1
 8003e98:	4922      	ldr	r1, [pc, #136]	; (8003f24 <RTC_WeekDayNum+0xe8>)
 8003e9a:	fba1 1303 	umull	r1, r3, r1, r3
 8003e9e:	09db      	lsrs	r3, r3, #7
 8003ea0:	4413      	add	r3, r2
 8003ea2:	1d1a      	adds	r2, r3, #4
 8003ea4:	4b20      	ldr	r3, [pc, #128]	; (8003f28 <RTC_WeekDayNum+0xec>)
 8003ea6:	fba3 1302 	umull	r1, r3, r3, r2
 8003eaa:	1ad1      	subs	r1, r2, r3
 8003eac:	0849      	lsrs	r1, r1, #1
 8003eae:	440b      	add	r3, r1
 8003eb0:	0899      	lsrs	r1, r3, #2
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	1a5b      	subs	r3, r3, r1
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	e029      	b.n	8003f12 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	4413      	add	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	4a15      	ldr	r2, [pc, #84]	; (8003f20 <RTC_WeekDayNum+0xe4>)
 8003ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed0:	085a      	lsrs	r2, r3, #1
 8003ed2:	78bb      	ldrb	r3, [r7, #2]
 8003ed4:	441a      	add	r2, r3
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	441a      	add	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	089b      	lsrs	r3, r3, #2
 8003ede:	441a      	add	r2, r3
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	4910      	ldr	r1, [pc, #64]	; (8003f24 <RTC_WeekDayNum+0xe8>)
 8003ee4:	fba1 1303 	umull	r1, r3, r1, r3
 8003ee8:	095b      	lsrs	r3, r3, #5
 8003eea:	1ad2      	subs	r2, r2, r3
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	490d      	ldr	r1, [pc, #52]	; (8003f24 <RTC_WeekDayNum+0xe8>)
 8003ef0:	fba1 1303 	umull	r1, r3, r1, r3
 8003ef4:	09db      	lsrs	r3, r3, #7
 8003ef6:	4413      	add	r3, r2
 8003ef8:	1c9a      	adds	r2, r3, #2
 8003efa:	4b0b      	ldr	r3, [pc, #44]	; (8003f28 <RTC_WeekDayNum+0xec>)
 8003efc:	fba3 1302 	umull	r1, r3, r3, r2
 8003f00:	1ad1      	subs	r1, r2, r3
 8003f02:	0849      	lsrs	r1, r1, #1
 8003f04:	440b      	add	r3, r1
 8003f06:	0899      	lsrs	r1, r3, #2
 8003f08:	460b      	mov	r3, r1
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	1a5b      	subs	r3, r3, r1
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	b2db      	uxtb	r3, r3
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bc80      	pop	{r7}
 8003f1e:	4770      	bx	lr
 8003f20:	38e38e39 	.word	0x38e38e39
 8003f24:	51eb851f 	.word	0x51eb851f
 8003f28:	24924925 	.word	0x24924925

08003f2c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8003f3c:	4b07      	ldr	r3, [pc, #28]	; (8003f5c <HAL_RTCEx_BKUPWrite+0x30>)
 8003f3e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	4413      	add	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	b292      	uxth	r2, r2
 8003f50:	601a      	str	r2, [r3, #0]
}
 8003f52:	bf00      	nop
 8003f54:	371c      	adds	r7, #28
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr
 8003f5c:	40006c00 	.word	0x40006c00

08003f60 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8003f72:	4b08      	ldr	r3, [pc, #32]	; (8003f94 <HAL_RTCEx_BKUPRead+0x34>)
 8003f74:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8003f88:	68bb      	ldr	r3, [r7, #8]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr
 8003f94:	40006c00 	.word	0x40006c00

08003f98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e076      	b.n	8004098 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d108      	bne.n	8003fc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fba:	d009      	beq.n	8003fd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	61da      	str	r2, [r3, #28]
 8003fc2:	e005      	b.n	8003fd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fd ffe8 	bl	8001fc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004006:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004018:	431a      	orrs	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	431a      	orrs	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004040:	431a      	orrs	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800404a:	431a      	orrs	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004054:	ea42 0103 	orr.w	r1, r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	0c1a      	lsrs	r2, r3, #16
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f002 0204 	and.w	r2, r2, #4
 8004076:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	69da      	ldr	r2, [r3, #28]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004086:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b088      	sub	sp, #32
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	603b      	str	r3, [r7, #0]
 80040ac:	4613      	mov	r3, r2
 80040ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80040b0:	2300      	movs	r3, #0
 80040b2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_SPI_Transmit+0x22>
 80040be:	2302      	movs	r3, #2
 80040c0:	e126      	b.n	8004310 <HAL_SPI_Transmit+0x270>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040ca:	f7fe faf9 	bl	80026c0 <HAL_GetTick>
 80040ce:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80040d0:	88fb      	ldrh	r3, [r7, #6]
 80040d2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d002      	beq.n	80040e6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80040e0:	2302      	movs	r3, #2
 80040e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80040e4:	e10b      	b.n	80042fe <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_SPI_Transmit+0x52>
 80040ec:	88fb      	ldrh	r3, [r7, #6]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d102      	bne.n	80040f8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80040f6:	e102      	b.n	80042fe <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2203      	movs	r2, #3
 80040fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	88fa      	ldrh	r2, [r7, #6]
 8004110:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	88fa      	ldrh	r2, [r7, #6]
 8004116:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800413e:	d10f      	bne.n	8004160 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800414e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800415e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800416a:	2b40      	cmp	r3, #64	; 0x40
 800416c:	d007      	beq.n	800417e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800417c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004186:	d14b      	bne.n	8004220 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d002      	beq.n	8004196 <HAL_SPI_Transmit+0xf6>
 8004190:	8afb      	ldrh	r3, [r7, #22]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d13e      	bne.n	8004214 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	881a      	ldrh	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	1c9a      	adds	r2, r3, #2
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041ba:	e02b      	b.n	8004214 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d112      	bne.n	80041f0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	881a      	ldrh	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041da:	1c9a      	adds	r2, r3, #2
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	3b01      	subs	r3, #1
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	86da      	strh	r2, [r3, #54]	; 0x36
 80041ee:	e011      	b.n	8004214 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041f0:	f7fe fa66 	bl	80026c0 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d803      	bhi.n	8004208 <HAL_SPI_Transmit+0x168>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004206:	d102      	bne.n	800420e <HAL_SPI_Transmit+0x16e>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d102      	bne.n	8004214 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004212:	e074      	b.n	80042fe <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1ce      	bne.n	80041bc <HAL_SPI_Transmit+0x11c>
 800421e:	e04c      	b.n	80042ba <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d002      	beq.n	800422e <HAL_SPI_Transmit+0x18e>
 8004228:	8afb      	ldrh	r3, [r7, #22]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d140      	bne.n	80042b0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	7812      	ldrb	r2, [r2, #0]
 800423a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800424a:	b29b      	uxth	r3, r3
 800424c:	3b01      	subs	r3, #1
 800424e:	b29a      	uxth	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004254:	e02c      	b.n	80042b0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	2b02      	cmp	r3, #2
 8004262:	d113      	bne.n	800428c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	330c      	adds	r3, #12
 800426e:	7812      	ldrb	r2, [r2, #0]
 8004270:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	86da      	strh	r2, [r3, #54]	; 0x36
 800428a:	e011      	b.n	80042b0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800428c:	f7fe fa18 	bl	80026c0 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d803      	bhi.n	80042a4 <HAL_SPI_Transmit+0x204>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042a2:	d102      	bne.n	80042aa <HAL_SPI_Transmit+0x20a>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d102      	bne.n	80042b0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80042ae:	e026      	b.n	80042fe <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1cd      	bne.n	8004256 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	6839      	ldr	r1, [r7, #0]
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f8b2 	bl	8004428 <SPI_EndRxTxTransaction>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2220      	movs	r2, #32
 80042ce:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10a      	bne.n	80042ee <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042d8:	2300      	movs	r3, #0
 80042da:	613b      	str	r3, [r7, #16]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	613b      	str	r3, [r7, #16]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	613b      	str	r3, [r7, #16]
 80042ec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	77fb      	strb	r3, [r7, #31]
 80042fa:	e000      	b.n	80042fe <HAL_SPI_Transmit+0x25e>
  }

error:
 80042fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800430e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004310:	4618      	mov	r0, r3
 8004312:	3720      	adds	r7, #32
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b088      	sub	sp, #32
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	603b      	str	r3, [r7, #0]
 8004324:	4613      	mov	r3, r2
 8004326:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004328:	f7fe f9ca 	bl	80026c0 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	4413      	add	r3, r2
 8004336:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004338:	f7fe f9c2 	bl	80026c0 <HAL_GetTick>
 800433c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800433e:	4b39      	ldr	r3, [pc, #228]	; (8004424 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	015b      	lsls	r3, r3, #5
 8004344:	0d1b      	lsrs	r3, r3, #20
 8004346:	69fa      	ldr	r2, [r7, #28]
 8004348:	fb02 f303 	mul.w	r3, r2, r3
 800434c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800434e:	e054      	b.n	80043fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004356:	d050      	beq.n	80043fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004358:	f7fe f9b2 	bl	80026c0 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	69fa      	ldr	r2, [r7, #28]
 8004364:	429a      	cmp	r2, r3
 8004366:	d902      	bls.n	800436e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d13d      	bne.n	80043ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800437c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004386:	d111      	bne.n	80043ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004390:	d004      	beq.n	800439c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800439a:	d107      	bne.n	80043ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043b4:	d10f      	bne.n	80043d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e017      	b.n	800441a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	4013      	ands	r3, r2
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	429a      	cmp	r2, r3
 8004408:	bf0c      	ite	eq
 800440a:	2301      	moveq	r3, #1
 800440c:	2300      	movne	r3, #0
 800440e:	b2db      	uxtb	r3, r3
 8004410:	461a      	mov	r2, r3
 8004412:	79fb      	ldrb	r3, [r7, #7]
 8004414:	429a      	cmp	r2, r3
 8004416:	d19b      	bne.n	8004350 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3720      	adds	r7, #32
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	2000002c 	.word	0x2000002c

08004428 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af02      	add	r7, sp, #8
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2200      	movs	r2, #0
 800443c:	2180      	movs	r1, #128	; 0x80
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f7ff ff6a 	bl	8004318 <SPI_WaitFlagStateUntilTimeout>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d007      	beq.n	800445a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444e:	f043 0220 	orr.w	r2, r3, #32
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e000      	b.n	800445c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e041      	b.n	80044fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fd ff4a 	bl	8002324 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	3304      	adds	r3, #4
 80044a0:	4619      	mov	r1, r3
 80044a2:	4610      	mov	r0, r2
 80044a4:	f000 fccc 	bl	8004e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3708      	adds	r7, #8
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
	...

08004504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	d001      	beq.n	800451c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e03a      	b.n	8004592 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f042 0201 	orr.w	r2, r2, #1
 8004532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a18      	ldr	r2, [pc, #96]	; (800459c <HAL_TIM_Base_Start_IT+0x98>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00e      	beq.n	800455c <HAL_TIM_Base_Start_IT+0x58>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004546:	d009      	beq.n	800455c <HAL_TIM_Base_Start_IT+0x58>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a14      	ldr	r2, [pc, #80]	; (80045a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d004      	beq.n	800455c <HAL_TIM_Base_Start_IT+0x58>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a13      	ldr	r2, [pc, #76]	; (80045a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d111      	bne.n	8004580 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b06      	cmp	r3, #6
 800456c:	d010      	beq.n	8004590 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f042 0201 	orr.w	r2, r2, #1
 800457c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800457e:	e007      	b.n	8004590 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	bc80      	pop	{r7}
 800459a:	4770      	bx	lr
 800459c:	40012c00 	.word	0x40012c00
 80045a0:	40000400 	.word	0x40000400
 80045a4:	40000800 	.word	0x40000800

080045a8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68da      	ldr	r2, [r3, #12]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6a1a      	ldr	r2, [r3, #32]
 80045c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80045ca:	4013      	ands	r3, r2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10f      	bne.n	80045f0 <HAL_TIM_Base_Stop_IT+0x48>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6a1a      	ldr	r2, [r3, #32]
 80045d6:	f240 4344 	movw	r3, #1092	; 0x444
 80045da:	4013      	ands	r3, r2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d107      	bne.n	80045f0 <HAL_TIM_Base_Stop_IT+0x48>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0201 	bic.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e041      	b.n	800469a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f839 	bl	80046a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3304      	adds	r3, #4
 8004640:	4619      	mov	r1, r3
 8004642:	4610      	mov	r0, r2
 8004644:	f000 fbfc 	bl	8004e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80046aa:	bf00      	nop
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr

080046b4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d104      	bne.n	80046ce <HAL_TIM_IC_Start_IT+0x1a>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	e013      	b.n	80046f6 <HAL_TIM_IC_Start_IT+0x42>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d104      	bne.n	80046de <HAL_TIM_IC_Start_IT+0x2a>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	e00b      	b.n	80046f6 <HAL_TIM_IC_Start_IT+0x42>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	d104      	bne.n	80046ee <HAL_TIM_IC_Start_IT+0x3a>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	e003      	b.n	80046f6 <HAL_TIM_IC_Start_IT+0x42>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d104      	bne.n	8004708 <HAL_TIM_IC_Start_IT+0x54>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004704:	b2db      	uxtb	r3, r3
 8004706:	e013      	b.n	8004730 <HAL_TIM_IC_Start_IT+0x7c>
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	2b04      	cmp	r3, #4
 800470c:	d104      	bne.n	8004718 <HAL_TIM_IC_Start_IT+0x64>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004714:	b2db      	uxtb	r3, r3
 8004716:	e00b      	b.n	8004730 <HAL_TIM_IC_Start_IT+0x7c>
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	2b08      	cmp	r3, #8
 800471c:	d104      	bne.n	8004728 <HAL_TIM_IC_Start_IT+0x74>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004724:	b2db      	uxtb	r3, r3
 8004726:	e003      	b.n	8004730 <HAL_TIM_IC_Start_IT+0x7c>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800472e:	b2db      	uxtb	r3, r3
 8004730:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004732:	7bfb      	ldrb	r3, [r7, #15]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d102      	bne.n	800473e <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004738:	7bbb      	ldrb	r3, [r7, #14]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d001      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e0b3      	b.n	80048aa <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d104      	bne.n	8004752 <HAL_TIM_IC_Start_IT+0x9e>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004750:	e013      	b.n	800477a <HAL_TIM_IC_Start_IT+0xc6>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b04      	cmp	r3, #4
 8004756:	d104      	bne.n	8004762 <HAL_TIM_IC_Start_IT+0xae>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004760:	e00b      	b.n	800477a <HAL_TIM_IC_Start_IT+0xc6>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b08      	cmp	r3, #8
 8004766:	d104      	bne.n	8004772 <HAL_TIM_IC_Start_IT+0xbe>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004770:	e003      	b.n	800477a <HAL_TIM_IC_Start_IT+0xc6>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2202      	movs	r2, #2
 8004776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d104      	bne.n	800478a <HAL_TIM_IC_Start_IT+0xd6>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004788:	e013      	b.n	80047b2 <HAL_TIM_IC_Start_IT+0xfe>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b04      	cmp	r3, #4
 800478e:	d104      	bne.n	800479a <HAL_TIM_IC_Start_IT+0xe6>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004798:	e00b      	b.n	80047b2 <HAL_TIM_IC_Start_IT+0xfe>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b08      	cmp	r3, #8
 800479e:	d104      	bne.n	80047aa <HAL_TIM_IC_Start_IT+0xf6>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047a8:	e003      	b.n	80047b2 <HAL_TIM_IC_Start_IT+0xfe>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b0c      	cmp	r3, #12
 80047b6:	d841      	bhi.n	800483c <HAL_TIM_IC_Start_IT+0x188>
 80047b8:	a201      	add	r2, pc, #4	; (adr r2, 80047c0 <HAL_TIM_IC_Start_IT+0x10c>)
 80047ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047be:	bf00      	nop
 80047c0:	080047f5 	.word	0x080047f5
 80047c4:	0800483d 	.word	0x0800483d
 80047c8:	0800483d 	.word	0x0800483d
 80047cc:	0800483d 	.word	0x0800483d
 80047d0:	08004807 	.word	0x08004807
 80047d4:	0800483d 	.word	0x0800483d
 80047d8:	0800483d 	.word	0x0800483d
 80047dc:	0800483d 	.word	0x0800483d
 80047e0:	08004819 	.word	0x08004819
 80047e4:	0800483d 	.word	0x0800483d
 80047e8:	0800483d 	.word	0x0800483d
 80047ec:	0800483d 	.word	0x0800483d
 80047f0:	0800482b 	.word	0x0800482b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0202 	orr.w	r2, r2, #2
 8004802:	60da      	str	r2, [r3, #12]
      break;
 8004804:	e01b      	b.n	800483e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0204 	orr.w	r2, r2, #4
 8004814:	60da      	str	r2, [r3, #12]
      break;
 8004816:	e012      	b.n	800483e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68da      	ldr	r2, [r3, #12]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0208 	orr.w	r2, r2, #8
 8004826:	60da      	str	r2, [r3, #12]
      break;
 8004828:	e009      	b.n	800483e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0210 	orr.w	r2, r2, #16
 8004838:	60da      	str	r2, [r3, #12]
      break;
 800483a:	e000      	b.n	800483e <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 800483c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2201      	movs	r2, #1
 8004844:	6839      	ldr	r1, [r7, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fcff 	bl	800524a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a18      	ldr	r2, [pc, #96]	; (80048b4 <HAL_TIM_IC_Start_IT+0x200>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00e      	beq.n	8004874 <HAL_TIM_IC_Start_IT+0x1c0>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800485e:	d009      	beq.n	8004874 <HAL_TIM_IC_Start_IT+0x1c0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a14      	ldr	r2, [pc, #80]	; (80048b8 <HAL_TIM_IC_Start_IT+0x204>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d004      	beq.n	8004874 <HAL_TIM_IC_Start_IT+0x1c0>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a13      	ldr	r2, [pc, #76]	; (80048bc <HAL_TIM_IC_Start_IT+0x208>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d111      	bne.n	8004898 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b06      	cmp	r3, #6
 8004884:	d010      	beq.n	80048a8 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f042 0201 	orr.w	r2, r2, #1
 8004894:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004896:	e007      	b.n	80048a8 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0201 	orr.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	40012c00 	.word	0x40012c00
 80048b8:	40000400 	.word	0x40000400
 80048bc:	40000800 	.word	0x40000800

080048c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d122      	bne.n	800491c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d11b      	bne.n	800491c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f06f 0202 	mvn.w	r2, #2
 80048ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	f003 0303 	and.w	r3, r3, #3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fc fe64 	bl	80015d0 <HAL_TIM_IC_CaptureCallback>
 8004908:	e005      	b.n	8004916 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 fa7c 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 fa82 	bl	8004e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	2b04      	cmp	r3, #4
 8004928:	d122      	bne.n	8004970 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f003 0304 	and.w	r3, r3, #4
 8004934:	2b04      	cmp	r3, #4
 8004936:	d11b      	bne.n	8004970 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0204 	mvn.w	r2, #4
 8004940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2202      	movs	r2, #2
 8004946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7fc fe3a 	bl	80015d0 <HAL_TIM_IC_CaptureCallback>
 800495c:	e005      	b.n	800496a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 fa52 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 fa58 	bl	8004e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b08      	cmp	r3, #8
 800497c:	d122      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	f003 0308 	and.w	r3, r3, #8
 8004988:	2b08      	cmp	r3, #8
 800498a:	d11b      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f06f 0208 	mvn.w	r2, #8
 8004994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2204      	movs	r2, #4
 800499a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fc fe10 	bl	80015d0 <HAL_TIM_IC_CaptureCallback>
 80049b0:	e005      	b.n	80049be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 fa28 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 fa2e 	bl	8004e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	f003 0310 	and.w	r3, r3, #16
 80049ce:	2b10      	cmp	r3, #16
 80049d0:	d122      	bne.n	8004a18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f003 0310 	and.w	r3, r3, #16
 80049dc:	2b10      	cmp	r3, #16
 80049de:	d11b      	bne.n	8004a18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f06f 0210 	mvn.w	r2, #16
 80049e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2208      	movs	r2, #8
 80049ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fc fde6 	bl	80015d0 <HAL_TIM_IC_CaptureCallback>
 8004a04:	e005      	b.n	8004a12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 f9fe 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 fa04 	bl	8004e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d10e      	bne.n	8004a44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d107      	bne.n	8004a44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f06f 0201 	mvn.w	r2, #1
 8004a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7fb ff80 	bl	8000944 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a4e:	2b80      	cmp	r3, #128	; 0x80
 8004a50:	d10e      	bne.n	8004a70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5c:	2b80      	cmp	r3, #128	; 0x80
 8004a5e:	d107      	bne.n	8004a70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 fc79 	bl	8005362 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a7a:	2b40      	cmp	r3, #64	; 0x40
 8004a7c:	d10e      	bne.n	8004a9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a88:	2b40      	cmp	r3, #64	; 0x40
 8004a8a:	d107      	bne.n	8004a9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f9c8 	bl	8004e2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b20      	cmp	r3, #32
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	f003 0320 	and.w	r3, r3, #32
 8004ab4:	2b20      	cmp	r3, #32
 8004ab6:	d107      	bne.n	8004ac8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f06f 0220 	mvn.w	r2, #32
 8004ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fc44 	bl	8005350 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_TIM_IC_ConfigChannel+0x1a>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e082      	b.n	8004bf0 <HAL_TIM_IC_ConfigChannel+0x120>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6818      	ldr	r0, [r3, #0]
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	6819      	ldr	r1, [r3, #0]
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f000 f9fc 	bl	8004f04 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 020c 	bic.w	r2, r2, #12
 8004b1a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6999      	ldr	r1, [r3, #24]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	619a      	str	r2, [r3, #24]
 8004b2e:	e05a      	b.n	8004be6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d11c      	bne.n	8004b70 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	6819      	ldr	r1, [r3, #0]
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	f000 fa65 	bl	8005014 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699a      	ldr	r2, [r3, #24]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004b58:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	6999      	ldr	r1, [r3, #24]
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	021a      	lsls	r2, r3, #8
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	619a      	str	r2, [r3, #24]
 8004b6e:	e03a      	b.n	8004be6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	d11b      	bne.n	8004bae <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6818      	ldr	r0, [r3, #0]
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	6819      	ldr	r1, [r3, #0]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	f000 fab0 	bl	80050ea <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69da      	ldr	r2, [r3, #28]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 020c 	bic.w	r2, r2, #12
 8004b98:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	69d9      	ldr	r1, [r3, #28]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	61da      	str	r2, [r3, #28]
 8004bac:	e01b      	b.n	8004be6 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	6819      	ldr	r1, [r3, #0]
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f000 facf 	bl	8005160 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	69da      	ldr	r2, [r3, #28]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004bd0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	69d9      	ldr	r1, [r3, #28]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	021a      	lsls	r2, r3, #8
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_TIM_ConfigClockSource+0x18>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e0b3      	b.n	8004d78 <HAL_TIM_ConfigClockSource+0x180>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c36:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c48:	d03e      	beq.n	8004cc8 <HAL_TIM_ConfigClockSource+0xd0>
 8004c4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c4e:	f200 8087 	bhi.w	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c56:	f000 8085 	beq.w	8004d64 <HAL_TIM_ConfigClockSource+0x16c>
 8004c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c5e:	d87f      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c60:	2b70      	cmp	r3, #112	; 0x70
 8004c62:	d01a      	beq.n	8004c9a <HAL_TIM_ConfigClockSource+0xa2>
 8004c64:	2b70      	cmp	r3, #112	; 0x70
 8004c66:	d87b      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c68:	2b60      	cmp	r3, #96	; 0x60
 8004c6a:	d050      	beq.n	8004d0e <HAL_TIM_ConfigClockSource+0x116>
 8004c6c:	2b60      	cmp	r3, #96	; 0x60
 8004c6e:	d877      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c70:	2b50      	cmp	r3, #80	; 0x50
 8004c72:	d03c      	beq.n	8004cee <HAL_TIM_ConfigClockSource+0xf6>
 8004c74:	2b50      	cmp	r3, #80	; 0x50
 8004c76:	d873      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c78:	2b40      	cmp	r3, #64	; 0x40
 8004c7a:	d058      	beq.n	8004d2e <HAL_TIM_ConfigClockSource+0x136>
 8004c7c:	2b40      	cmp	r3, #64	; 0x40
 8004c7e:	d86f      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c80:	2b30      	cmp	r3, #48	; 0x30
 8004c82:	d064      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0x156>
 8004c84:	2b30      	cmp	r3, #48	; 0x30
 8004c86:	d86b      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c88:	2b20      	cmp	r3, #32
 8004c8a:	d060      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0x156>
 8004c8c:	2b20      	cmp	r3, #32
 8004c8e:	d867      	bhi.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d05c      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0x156>
 8004c94:	2b10      	cmp	r3, #16
 8004c96:	d05a      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004c98:	e062      	b.n	8004d60 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6818      	ldr	r0, [r3, #0]
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	6899      	ldr	r1, [r3, #8]
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f000 faaf 	bl	800520c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cbc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	609a      	str	r2, [r3, #8]
      break;
 8004cc6:	e04e      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	6899      	ldr	r1, [r3, #8]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f000 fa98 	bl	800520c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cea:	609a      	str	r2, [r3, #8]
      break;
 8004cec:	e03b      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6818      	ldr	r0, [r3, #0]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	6859      	ldr	r1, [r3, #4]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	f000 f95c 	bl	8004fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2150      	movs	r1, #80	; 0x50
 8004d06:	4618      	mov	r0, r3
 8004d08:	f000 fa66 	bl	80051d8 <TIM_ITRx_SetConfig>
      break;
 8004d0c:	e02b      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6818      	ldr	r0, [r3, #0]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	6859      	ldr	r1, [r3, #4]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	f000 f9b6 	bl	800508c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2160      	movs	r1, #96	; 0x60
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 fa56 	bl	80051d8 <TIM_ITRx_SetConfig>
      break;
 8004d2c:	e01b      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	6859      	ldr	r1, [r3, #4]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	f000 f93c 	bl	8004fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2140      	movs	r1, #64	; 0x40
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 fa46 	bl	80051d8 <TIM_ITRx_SetConfig>
      break;
 8004d4c:	e00b      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4619      	mov	r1, r3
 8004d58:	4610      	mov	r0, r2
 8004d5a:	f000 fa3d 	bl	80051d8 <TIM_ITRx_SetConfig>
        break;
 8004d5e:	e002      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d60:	bf00      	nop
 8004d62:	e000      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d64:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b0c      	cmp	r3, #12
 8004d92:	d831      	bhi.n	8004df8 <HAL_TIM_ReadCapturedValue+0x78>
 8004d94:	a201      	add	r2, pc, #4	; (adr r2, 8004d9c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9a:	bf00      	nop
 8004d9c:	08004dd1 	.word	0x08004dd1
 8004da0:	08004df9 	.word	0x08004df9
 8004da4:	08004df9 	.word	0x08004df9
 8004da8:	08004df9 	.word	0x08004df9
 8004dac:	08004ddb 	.word	0x08004ddb
 8004db0:	08004df9 	.word	0x08004df9
 8004db4:	08004df9 	.word	0x08004df9
 8004db8:	08004df9 	.word	0x08004df9
 8004dbc:	08004de5 	.word	0x08004de5
 8004dc0:	08004df9 	.word	0x08004df9
 8004dc4:	08004df9 	.word	0x08004df9
 8004dc8:	08004df9 	.word	0x08004df9
 8004dcc:	08004def 	.word	0x08004def
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dd6:	60fb      	str	r3, [r7, #12]

      break;
 8004dd8:	e00f      	b.n	8004dfa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de0:	60fb      	str	r3, [r7, #12]

      break;
 8004de2:	e00a      	b.n	8004dfa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dea:	60fb      	str	r3, [r7, #12]

      break;
 8004dec:	e005      	b.n	8004dfa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df4:	60fb      	str	r3, [r7, #12]

      break;
 8004df6:	e000      	b.n	8004dfa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004df8:	bf00      	nop
  }

  return tmpreg;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop

08004e08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bc80      	pop	{r7}
 8004e18:	4770      	bx	lr

08004e1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b083      	sub	sp, #12
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e22:	bf00      	nop
 8004e24:	370c      	adds	r7, #12
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr

08004e2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bc80      	pop	{r7}
 8004e3c:	4770      	bx	lr
	...

08004e40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a29      	ldr	r2, [pc, #164]	; (8004ef8 <TIM_Base_SetConfig+0xb8>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00b      	beq.n	8004e70 <TIM_Base_SetConfig+0x30>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e5e:	d007      	beq.n	8004e70 <TIM_Base_SetConfig+0x30>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a26      	ldr	r2, [pc, #152]	; (8004efc <TIM_Base_SetConfig+0xbc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d003      	beq.n	8004e70 <TIM_Base_SetConfig+0x30>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a25      	ldr	r2, [pc, #148]	; (8004f00 <TIM_Base_SetConfig+0xc0>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d108      	bne.n	8004e82 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a1c      	ldr	r2, [pc, #112]	; (8004ef8 <TIM_Base_SetConfig+0xb8>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d00b      	beq.n	8004ea2 <TIM_Base_SetConfig+0x62>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e90:	d007      	beq.n	8004ea2 <TIM_Base_SetConfig+0x62>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a19      	ldr	r2, [pc, #100]	; (8004efc <TIM_Base_SetConfig+0xbc>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d003      	beq.n	8004ea2 <TIM_Base_SetConfig+0x62>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a18      	ldr	r2, [pc, #96]	; (8004f00 <TIM_Base_SetConfig+0xc0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d108      	bne.n	8004eb4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4a07      	ldr	r2, [pc, #28]	; (8004ef8 <TIM_Base_SetConfig+0xb8>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d103      	bne.n	8004ee8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	691a      	ldr	r2, [r3, #16]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	615a      	str	r2, [r3, #20]
}
 8004eee:	bf00      	nop
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bc80      	pop	{r7}
 8004ef6:	4770      	bx	lr
 8004ef8:	40012c00 	.word	0x40012c00
 8004efc:	40000400 	.word	0x40000400
 8004f00:	40000800 	.word	0x40000800

08004f04 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
 8004f10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	f023 0201 	bic.w	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	4a1f      	ldr	r2, [pc, #124]	; (8004fac <TIM_TI1_SetConfig+0xa8>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d00b      	beq.n	8004f4a <TIM_TI1_SetConfig+0x46>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f38:	d007      	beq.n	8004f4a <TIM_TI1_SetConfig+0x46>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4a1c      	ldr	r2, [pc, #112]	; (8004fb0 <TIM_TI1_SetConfig+0xac>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d003      	beq.n	8004f4a <TIM_TI1_SetConfig+0x46>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	4a1b      	ldr	r2, [pc, #108]	; (8004fb4 <TIM_TI1_SetConfig+0xb0>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d101      	bne.n	8004f4e <TIM_TI1_SetConfig+0x4a>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e000      	b.n	8004f50 <TIM_TI1_SetConfig+0x4c>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	617b      	str	r3, [r7, #20]
 8004f64:	e003      	b.n	8004f6e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f043 0301 	orr.w	r3, r3, #1
 8004f6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f023 030a 	bic.w	r3, r3, #10
 8004f88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f003 030a 	and.w	r3, r3, #10
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	621a      	str	r2, [r3, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr
 8004fac:	40012c00 	.word	0x40012c00
 8004fb0:	40000400 	.word	0x40000400
 8004fb4:	40000800 	.word	0x40000800

08004fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b087      	sub	sp, #28
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	f023 0201 	bic.w	r2, r3, #1
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f023 030a 	bic.w	r3, r3, #10
 8004ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	621a      	str	r2, [r3, #32]
}
 800500a:	bf00      	nop
 800500c:	371c      	adds	r7, #28
 800500e:	46bd      	mov	sp, r7
 8005010:	bc80      	pop	{r7}
 8005012:	4770      	bx	lr

08005014 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
 8005020:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	f023 0210 	bic.w	r2, r3, #16
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a1b      	ldr	r3, [r3, #32]
 8005038:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	021b      	lsls	r3, r3, #8
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	4313      	orrs	r3, r2
 800504a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005052:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	031b      	lsls	r3, r3, #12
 8005058:	b29b      	uxth	r3, r3
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	4313      	orrs	r3, r2
 800505e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005066:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr

0800508c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800508c:	b480      	push	{r7}
 800508e:	b087      	sub	sp, #28
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f023 0210 	bic.w	r2, r3, #16
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	031b      	lsls	r3, r3, #12
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	621a      	str	r2, [r3, #32]
}
 80050e0:	bf00      	nop
 80050e2:	371c      	adds	r7, #28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bc80      	pop	{r7}
 80050e8:	4770      	bx	lr

080050ea <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b087      	sub	sp, #28
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	60f8      	str	r0, [r7, #12]
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	607a      	str	r2, [r7, #4]
 80050f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f023 0303 	bic.w	r3, r3, #3
 8005116:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4313      	orrs	r3, r2
 800511e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005126:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	b2db      	uxtb	r3, r3
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	4313      	orrs	r3, r2
 8005132:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800513a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	021b      	lsls	r3, r3, #8
 8005140:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	621a      	str	r2, [r3, #32]
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr

08005160 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800518c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	021b      	lsls	r3, r3, #8
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800519e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	031b      	lsls	r3, r3, #12
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	031b      	lsls	r3, r3, #12
 80051b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	4313      	orrs	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	697a      	ldr	r2, [r7, #20]
 80051c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	621a      	str	r2, [r3, #32]
}
 80051ce:	bf00      	nop
 80051d0:	371c      	adds	r7, #28
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bc80      	pop	{r7}
 80051d6:	4770      	bx	lr

080051d8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f043 0307 	orr.w	r3, r3, #7
 80051fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	609a      	str	r2, [r3, #8]
}
 8005202:	bf00      	nop
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	bc80      	pop	{r7}
 800520a:	4770      	bx	lr

0800520c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800520c:	b480      	push	{r7}
 800520e:	b087      	sub	sp, #28
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005226:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	021a      	lsls	r2, r3, #8
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	431a      	orrs	r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	4313      	orrs	r3, r2
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	4313      	orrs	r3, r2
 8005238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	609a      	str	r2, [r3, #8]
}
 8005240:	bf00      	nop
 8005242:	371c      	adds	r7, #28
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr

0800524a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800524a:	b480      	push	{r7}
 800524c:	b087      	sub	sp, #28
 800524e:	af00      	add	r7, sp, #0
 8005250:	60f8      	str	r0, [r7, #12]
 8005252:	60b9      	str	r1, [r7, #8]
 8005254:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	f003 031f 	and.w	r3, r3, #31
 800525c:	2201      	movs	r2, #1
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6a1a      	ldr	r2, [r3, #32]
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	43db      	mvns	r3, r3
 800526c:	401a      	ands	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a1a      	ldr	r2, [r3, #32]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	f003 031f 	and.w	r3, r3, #31
 800527c:	6879      	ldr	r1, [r7, #4]
 800527e:	fa01 f303 	lsl.w	r3, r1, r3
 8005282:	431a      	orrs	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	621a      	str	r2, [r3, #32]
}
 8005288:	bf00      	nop
 800528a:	371c      	adds	r7, #28
 800528c:	46bd      	mov	sp, r7
 800528e:	bc80      	pop	{r7}
 8005290:	4770      	bx	lr
	...

08005294 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e046      	b.n	800533a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	4313      	orrs	r3, r2
 80052dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a16      	ldr	r2, [pc, #88]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d00e      	beq.n	800530e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f8:	d009      	beq.n	800530e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a12      	ldr	r2, [pc, #72]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d004      	beq.n	800530e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a10      	ldr	r2, [pc, #64]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d10c      	bne.n	8005328 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	4313      	orrs	r3, r2
 800531e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	bc80      	pop	{r7}
 8005342:	4770      	bx	lr
 8005344:	40012c00 	.word	0x40012c00
 8005348:	40000400 	.word	0x40000400
 800534c:	40000800 	.word	0x40000800

08005350 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	bc80      	pop	{r7}
 8005360:	4770      	bx	lr

08005362 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800536a:	bf00      	nop
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	bc80      	pop	{r7}
 8005372:	4770      	bx	lr

08005374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e03f      	b.n	8005406 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fd f88a 	bl	80024b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2224      	movs	r2, #36	; 0x24
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f905 	bl	80055c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	695a      	ldr	r2, [r3, #20]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b08a      	sub	sp, #40	; 0x28
 8005412:	af02      	add	r7, sp, #8
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	603b      	str	r3, [r7, #0]
 800541a:	4613      	mov	r3, r2
 800541c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b20      	cmp	r3, #32
 800542c:	d17c      	bne.n	8005528 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <HAL_UART_Transmit+0x2c>
 8005434:	88fb      	ldrh	r3, [r7, #6]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e075      	b.n	800552a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_UART_Transmit+0x3e>
 8005448:	2302      	movs	r3, #2
 800544a:	e06e      	b.n	800552a <HAL_UART_Transmit+0x11c>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2221      	movs	r2, #33	; 0x21
 800545e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005462:	f7fd f92d 	bl	80026c0 <HAL_GetTick>
 8005466:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	88fa      	ldrh	r2, [r7, #6]
 800546c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	88fa      	ldrh	r2, [r7, #6]
 8005472:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800547c:	d108      	bne.n	8005490 <HAL_UART_Transmit+0x82>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d104      	bne.n	8005490 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005486:	2300      	movs	r3, #0
 8005488:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	61bb      	str	r3, [r7, #24]
 800548e:	e003      	b.n	8005498 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005494:	2300      	movs	r3, #0
 8005496:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80054a0:	e02a      	b.n	80054f8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	2200      	movs	r2, #0
 80054aa:	2180      	movs	r1, #128	; 0x80
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 f840 	bl	8005532 <UART_WaitOnFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e036      	b.n	800552a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10b      	bne.n	80054da <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	881b      	ldrh	r3, [r3, #0]
 80054c6:	461a      	mov	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	3302      	adds	r3, #2
 80054d6:	61bb      	str	r3, [r7, #24]
 80054d8:	e007      	b.n	80054ea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	781a      	ldrb	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	3301      	adds	r3, #1
 80054e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1cf      	bne.n	80054a2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	2200      	movs	r2, #0
 800550a:	2140      	movs	r1, #64	; 0x40
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f000 f810 	bl	8005532 <UART_WaitOnFlagUntilTimeout>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e006      	b.n	800552a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	e000      	b.n	800552a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005528:	2302      	movs	r3, #2
  }
}
 800552a:	4618      	mov	r0, r3
 800552c:	3720      	adds	r7, #32
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}

08005532 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b084      	sub	sp, #16
 8005536:	af00      	add	r7, sp, #0
 8005538:	60f8      	str	r0, [r7, #12]
 800553a:	60b9      	str	r1, [r7, #8]
 800553c:	603b      	str	r3, [r7, #0]
 800553e:	4613      	mov	r3, r2
 8005540:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005542:	e02c      	b.n	800559e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800554a:	d028      	beq.n	800559e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d007      	beq.n	8005562 <UART_WaitOnFlagUntilTimeout+0x30>
 8005552:	f7fd f8b5 	bl	80026c0 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	429a      	cmp	r2, r3
 8005560:	d21d      	bcs.n	800559e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005570:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695a      	ldr	r2, [r3, #20]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0201 	bic.w	r2, r2, #1
 8005580:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2220      	movs	r2, #32
 8005586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2220      	movs	r2, #32
 800558e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e00f      	b.n	80055be <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	4013      	ands	r3, r2
 80055a8:	68ba      	ldr	r2, [r7, #8]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	bf0c      	ite	eq
 80055ae:	2301      	moveq	r3, #1
 80055b0:	2300      	movne	r3, #0
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	461a      	mov	r2, r3
 80055b6:	79fb      	ldrb	r3, [r7, #7]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d0c3      	beq.n	8005544 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68da      	ldr	r2, [r3, #12]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	431a      	orrs	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005602:	f023 030c 	bic.w	r3, r3, #12
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6812      	ldr	r2, [r2, #0]
 800560a:	68b9      	ldr	r1, [r7, #8]
 800560c:	430b      	orrs	r3, r1
 800560e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	699a      	ldr	r2, [r3, #24]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a2c      	ldr	r2, [pc, #176]	; (80056dc <UART_SetConfig+0x114>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d103      	bne.n	8005638 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005630:	f7fd ff42 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
 8005634:	60f8      	str	r0, [r7, #12]
 8005636:	e002      	b.n	800563e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005638:	f7fd ff2a 	bl	8003490 <HAL_RCC_GetPCLK1Freq>
 800563c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	4613      	mov	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	009a      	lsls	r2, r3, #2
 8005648:	441a      	add	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	fbb2 f3f3 	udiv	r3, r2, r3
 8005654:	4a22      	ldr	r2, [pc, #136]	; (80056e0 <UART_SetConfig+0x118>)
 8005656:	fba2 2303 	umull	r2, r3, r2, r3
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	0119      	lsls	r1, r3, #4
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	4613      	mov	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4413      	add	r3, r2
 8005666:	009a      	lsls	r2, r3, #2
 8005668:	441a      	add	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	fbb2 f2f3 	udiv	r2, r2, r3
 8005674:	4b1a      	ldr	r3, [pc, #104]	; (80056e0 <UART_SetConfig+0x118>)
 8005676:	fba3 0302 	umull	r0, r3, r3, r2
 800567a:	095b      	lsrs	r3, r3, #5
 800567c:	2064      	movs	r0, #100	; 0x64
 800567e:	fb00 f303 	mul.w	r3, r0, r3
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	011b      	lsls	r3, r3, #4
 8005686:	3332      	adds	r3, #50	; 0x32
 8005688:	4a15      	ldr	r2, [pc, #84]	; (80056e0 <UART_SetConfig+0x118>)
 800568a:	fba2 2303 	umull	r2, r3, r2, r3
 800568e:	095b      	lsrs	r3, r3, #5
 8005690:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005694:	4419      	add	r1, r3
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	4613      	mov	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	4413      	add	r3, r2
 800569e:	009a      	lsls	r2, r3, #2
 80056a0:	441a      	add	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80056ac:	4b0c      	ldr	r3, [pc, #48]	; (80056e0 <UART_SetConfig+0x118>)
 80056ae:	fba3 0302 	umull	r0, r3, r3, r2
 80056b2:	095b      	lsrs	r3, r3, #5
 80056b4:	2064      	movs	r0, #100	; 0x64
 80056b6:	fb00 f303 	mul.w	r3, r0, r3
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	011b      	lsls	r3, r3, #4
 80056be:	3332      	adds	r3, #50	; 0x32
 80056c0:	4a07      	ldr	r2, [pc, #28]	; (80056e0 <UART_SetConfig+0x118>)
 80056c2:	fba2 2303 	umull	r2, r3, r2, r3
 80056c6:	095b      	lsrs	r3, r3, #5
 80056c8:	f003 020f 	and.w	r2, r3, #15
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	440a      	add	r2, r1
 80056d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80056d4:	bf00      	nop
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40013800 	.word	0x40013800
 80056e0:	51eb851f 	.word	0x51eb851f

080056e4 <__errno>:
 80056e4:	4b01      	ldr	r3, [pc, #4]	; (80056ec <__errno+0x8>)
 80056e6:	6818      	ldr	r0, [r3, #0]
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	20000038 	.word	0x20000038

080056f0 <__libc_init_array>:
 80056f0:	b570      	push	{r4, r5, r6, lr}
 80056f2:	2600      	movs	r6, #0
 80056f4:	4d0c      	ldr	r5, [pc, #48]	; (8005728 <__libc_init_array+0x38>)
 80056f6:	4c0d      	ldr	r4, [pc, #52]	; (800572c <__libc_init_array+0x3c>)
 80056f8:	1b64      	subs	r4, r4, r5
 80056fa:	10a4      	asrs	r4, r4, #2
 80056fc:	42a6      	cmp	r6, r4
 80056fe:	d109      	bne.n	8005714 <__libc_init_array+0x24>
 8005700:	f000 fc5c 	bl	8005fbc <_init>
 8005704:	2600      	movs	r6, #0
 8005706:	4d0a      	ldr	r5, [pc, #40]	; (8005730 <__libc_init_array+0x40>)
 8005708:	4c0a      	ldr	r4, [pc, #40]	; (8005734 <__libc_init_array+0x44>)
 800570a:	1b64      	subs	r4, r4, r5
 800570c:	10a4      	asrs	r4, r4, #2
 800570e:	42a6      	cmp	r6, r4
 8005710:	d105      	bne.n	800571e <__libc_init_array+0x2e>
 8005712:	bd70      	pop	{r4, r5, r6, pc}
 8005714:	f855 3b04 	ldr.w	r3, [r5], #4
 8005718:	4798      	blx	r3
 800571a:	3601      	adds	r6, #1
 800571c:	e7ee      	b.n	80056fc <__libc_init_array+0xc>
 800571e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005722:	4798      	blx	r3
 8005724:	3601      	adds	r6, #1
 8005726:	e7f2      	b.n	800570e <__libc_init_array+0x1e>
 8005728:	08006314 	.word	0x08006314
 800572c:	08006314 	.word	0x08006314
 8005730:	08006314 	.word	0x08006314
 8005734:	08006318 	.word	0x08006318

08005738 <memset>:
 8005738:	4603      	mov	r3, r0
 800573a:	4402      	add	r2, r0
 800573c:	4293      	cmp	r3, r2
 800573e:	d100      	bne.n	8005742 <memset+0xa>
 8005740:	4770      	bx	lr
 8005742:	f803 1b01 	strb.w	r1, [r3], #1
 8005746:	e7f9      	b.n	800573c <memset+0x4>

08005748 <siprintf>:
 8005748:	b40e      	push	{r1, r2, r3}
 800574a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800574e:	b500      	push	{lr}
 8005750:	b09c      	sub	sp, #112	; 0x70
 8005752:	ab1d      	add	r3, sp, #116	; 0x74
 8005754:	9002      	str	r0, [sp, #8]
 8005756:	9006      	str	r0, [sp, #24]
 8005758:	9107      	str	r1, [sp, #28]
 800575a:	9104      	str	r1, [sp, #16]
 800575c:	4808      	ldr	r0, [pc, #32]	; (8005780 <siprintf+0x38>)
 800575e:	4909      	ldr	r1, [pc, #36]	; (8005784 <siprintf+0x3c>)
 8005760:	f853 2b04 	ldr.w	r2, [r3], #4
 8005764:	9105      	str	r1, [sp, #20]
 8005766:	6800      	ldr	r0, [r0, #0]
 8005768:	a902      	add	r1, sp, #8
 800576a:	9301      	str	r3, [sp, #4]
 800576c:	f000 f868 	bl	8005840 <_svfiprintf_r>
 8005770:	2200      	movs	r2, #0
 8005772:	9b02      	ldr	r3, [sp, #8]
 8005774:	701a      	strb	r2, [r3, #0]
 8005776:	b01c      	add	sp, #112	; 0x70
 8005778:	f85d eb04 	ldr.w	lr, [sp], #4
 800577c:	b003      	add	sp, #12
 800577e:	4770      	bx	lr
 8005780:	20000038 	.word	0x20000038
 8005784:	ffff0208 	.word	0xffff0208

08005788 <__ssputs_r>:
 8005788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800578c:	688e      	ldr	r6, [r1, #8]
 800578e:	4682      	mov	sl, r0
 8005790:	429e      	cmp	r6, r3
 8005792:	460c      	mov	r4, r1
 8005794:	4690      	mov	r8, r2
 8005796:	461f      	mov	r7, r3
 8005798:	d838      	bhi.n	800580c <__ssputs_r+0x84>
 800579a:	898a      	ldrh	r2, [r1, #12]
 800579c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80057a0:	d032      	beq.n	8005808 <__ssputs_r+0x80>
 80057a2:	6825      	ldr	r5, [r4, #0]
 80057a4:	6909      	ldr	r1, [r1, #16]
 80057a6:	3301      	adds	r3, #1
 80057a8:	eba5 0901 	sub.w	r9, r5, r1
 80057ac:	6965      	ldr	r5, [r4, #20]
 80057ae:	444b      	add	r3, r9
 80057b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057b8:	106d      	asrs	r5, r5, #1
 80057ba:	429d      	cmp	r5, r3
 80057bc:	bf38      	it	cc
 80057be:	461d      	movcc	r5, r3
 80057c0:	0553      	lsls	r3, r2, #21
 80057c2:	d531      	bpl.n	8005828 <__ssputs_r+0xa0>
 80057c4:	4629      	mov	r1, r5
 80057c6:	f000 fb53 	bl	8005e70 <_malloc_r>
 80057ca:	4606      	mov	r6, r0
 80057cc:	b950      	cbnz	r0, 80057e4 <__ssputs_r+0x5c>
 80057ce:	230c      	movs	r3, #12
 80057d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057d4:	f8ca 3000 	str.w	r3, [sl]
 80057d8:	89a3      	ldrh	r3, [r4, #12]
 80057da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057de:	81a3      	strh	r3, [r4, #12]
 80057e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057e4:	464a      	mov	r2, r9
 80057e6:	6921      	ldr	r1, [r4, #16]
 80057e8:	f000 face 	bl	8005d88 <memcpy>
 80057ec:	89a3      	ldrh	r3, [r4, #12]
 80057ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80057f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057f6:	81a3      	strh	r3, [r4, #12]
 80057f8:	6126      	str	r6, [r4, #16]
 80057fa:	444e      	add	r6, r9
 80057fc:	6026      	str	r6, [r4, #0]
 80057fe:	463e      	mov	r6, r7
 8005800:	6165      	str	r5, [r4, #20]
 8005802:	eba5 0509 	sub.w	r5, r5, r9
 8005806:	60a5      	str	r5, [r4, #8]
 8005808:	42be      	cmp	r6, r7
 800580a:	d900      	bls.n	800580e <__ssputs_r+0x86>
 800580c:	463e      	mov	r6, r7
 800580e:	4632      	mov	r2, r6
 8005810:	4641      	mov	r1, r8
 8005812:	6820      	ldr	r0, [r4, #0]
 8005814:	f000 fac6 	bl	8005da4 <memmove>
 8005818:	68a3      	ldr	r3, [r4, #8]
 800581a:	6822      	ldr	r2, [r4, #0]
 800581c:	1b9b      	subs	r3, r3, r6
 800581e:	4432      	add	r2, r6
 8005820:	2000      	movs	r0, #0
 8005822:	60a3      	str	r3, [r4, #8]
 8005824:	6022      	str	r2, [r4, #0]
 8005826:	e7db      	b.n	80057e0 <__ssputs_r+0x58>
 8005828:	462a      	mov	r2, r5
 800582a:	f000 fb7b 	bl	8005f24 <_realloc_r>
 800582e:	4606      	mov	r6, r0
 8005830:	2800      	cmp	r0, #0
 8005832:	d1e1      	bne.n	80057f8 <__ssputs_r+0x70>
 8005834:	4650      	mov	r0, sl
 8005836:	6921      	ldr	r1, [r4, #16]
 8005838:	f000 face 	bl	8005dd8 <_free_r>
 800583c:	e7c7      	b.n	80057ce <__ssputs_r+0x46>
	...

08005840 <_svfiprintf_r>:
 8005840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005844:	4698      	mov	r8, r3
 8005846:	898b      	ldrh	r3, [r1, #12]
 8005848:	4607      	mov	r7, r0
 800584a:	061b      	lsls	r3, r3, #24
 800584c:	460d      	mov	r5, r1
 800584e:	4614      	mov	r4, r2
 8005850:	b09d      	sub	sp, #116	; 0x74
 8005852:	d50e      	bpl.n	8005872 <_svfiprintf_r+0x32>
 8005854:	690b      	ldr	r3, [r1, #16]
 8005856:	b963      	cbnz	r3, 8005872 <_svfiprintf_r+0x32>
 8005858:	2140      	movs	r1, #64	; 0x40
 800585a:	f000 fb09 	bl	8005e70 <_malloc_r>
 800585e:	6028      	str	r0, [r5, #0]
 8005860:	6128      	str	r0, [r5, #16]
 8005862:	b920      	cbnz	r0, 800586e <_svfiprintf_r+0x2e>
 8005864:	230c      	movs	r3, #12
 8005866:	603b      	str	r3, [r7, #0]
 8005868:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800586c:	e0d1      	b.n	8005a12 <_svfiprintf_r+0x1d2>
 800586e:	2340      	movs	r3, #64	; 0x40
 8005870:	616b      	str	r3, [r5, #20]
 8005872:	2300      	movs	r3, #0
 8005874:	9309      	str	r3, [sp, #36]	; 0x24
 8005876:	2320      	movs	r3, #32
 8005878:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800587c:	2330      	movs	r3, #48	; 0x30
 800587e:	f04f 0901 	mov.w	r9, #1
 8005882:	f8cd 800c 	str.w	r8, [sp, #12]
 8005886:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005a2c <_svfiprintf_r+0x1ec>
 800588a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800588e:	4623      	mov	r3, r4
 8005890:	469a      	mov	sl, r3
 8005892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005896:	b10a      	cbz	r2, 800589c <_svfiprintf_r+0x5c>
 8005898:	2a25      	cmp	r2, #37	; 0x25
 800589a:	d1f9      	bne.n	8005890 <_svfiprintf_r+0x50>
 800589c:	ebba 0b04 	subs.w	fp, sl, r4
 80058a0:	d00b      	beq.n	80058ba <_svfiprintf_r+0x7a>
 80058a2:	465b      	mov	r3, fp
 80058a4:	4622      	mov	r2, r4
 80058a6:	4629      	mov	r1, r5
 80058a8:	4638      	mov	r0, r7
 80058aa:	f7ff ff6d 	bl	8005788 <__ssputs_r>
 80058ae:	3001      	adds	r0, #1
 80058b0:	f000 80aa 	beq.w	8005a08 <_svfiprintf_r+0x1c8>
 80058b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058b6:	445a      	add	r2, fp
 80058b8:	9209      	str	r2, [sp, #36]	; 0x24
 80058ba:	f89a 3000 	ldrb.w	r3, [sl]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80a2 	beq.w	8005a08 <_svfiprintf_r+0x1c8>
 80058c4:	2300      	movs	r3, #0
 80058c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058ce:	f10a 0a01 	add.w	sl, sl, #1
 80058d2:	9304      	str	r3, [sp, #16]
 80058d4:	9307      	str	r3, [sp, #28]
 80058d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058da:	931a      	str	r3, [sp, #104]	; 0x68
 80058dc:	4654      	mov	r4, sl
 80058de:	2205      	movs	r2, #5
 80058e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e4:	4851      	ldr	r0, [pc, #324]	; (8005a2c <_svfiprintf_r+0x1ec>)
 80058e6:	f000 fa41 	bl	8005d6c <memchr>
 80058ea:	9a04      	ldr	r2, [sp, #16]
 80058ec:	b9d8      	cbnz	r0, 8005926 <_svfiprintf_r+0xe6>
 80058ee:	06d0      	lsls	r0, r2, #27
 80058f0:	bf44      	itt	mi
 80058f2:	2320      	movmi	r3, #32
 80058f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058f8:	0711      	lsls	r1, r2, #28
 80058fa:	bf44      	itt	mi
 80058fc:	232b      	movmi	r3, #43	; 0x2b
 80058fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005902:	f89a 3000 	ldrb.w	r3, [sl]
 8005906:	2b2a      	cmp	r3, #42	; 0x2a
 8005908:	d015      	beq.n	8005936 <_svfiprintf_r+0xf6>
 800590a:	4654      	mov	r4, sl
 800590c:	2000      	movs	r0, #0
 800590e:	f04f 0c0a 	mov.w	ip, #10
 8005912:	9a07      	ldr	r2, [sp, #28]
 8005914:	4621      	mov	r1, r4
 8005916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800591a:	3b30      	subs	r3, #48	; 0x30
 800591c:	2b09      	cmp	r3, #9
 800591e:	d94e      	bls.n	80059be <_svfiprintf_r+0x17e>
 8005920:	b1b0      	cbz	r0, 8005950 <_svfiprintf_r+0x110>
 8005922:	9207      	str	r2, [sp, #28]
 8005924:	e014      	b.n	8005950 <_svfiprintf_r+0x110>
 8005926:	eba0 0308 	sub.w	r3, r0, r8
 800592a:	fa09 f303 	lsl.w	r3, r9, r3
 800592e:	4313      	orrs	r3, r2
 8005930:	46a2      	mov	sl, r4
 8005932:	9304      	str	r3, [sp, #16]
 8005934:	e7d2      	b.n	80058dc <_svfiprintf_r+0x9c>
 8005936:	9b03      	ldr	r3, [sp, #12]
 8005938:	1d19      	adds	r1, r3, #4
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	9103      	str	r1, [sp, #12]
 800593e:	2b00      	cmp	r3, #0
 8005940:	bfbb      	ittet	lt
 8005942:	425b      	neglt	r3, r3
 8005944:	f042 0202 	orrlt.w	r2, r2, #2
 8005948:	9307      	strge	r3, [sp, #28]
 800594a:	9307      	strlt	r3, [sp, #28]
 800594c:	bfb8      	it	lt
 800594e:	9204      	strlt	r2, [sp, #16]
 8005950:	7823      	ldrb	r3, [r4, #0]
 8005952:	2b2e      	cmp	r3, #46	; 0x2e
 8005954:	d10c      	bne.n	8005970 <_svfiprintf_r+0x130>
 8005956:	7863      	ldrb	r3, [r4, #1]
 8005958:	2b2a      	cmp	r3, #42	; 0x2a
 800595a:	d135      	bne.n	80059c8 <_svfiprintf_r+0x188>
 800595c:	9b03      	ldr	r3, [sp, #12]
 800595e:	3402      	adds	r4, #2
 8005960:	1d1a      	adds	r2, r3, #4
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	9203      	str	r2, [sp, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	bfb8      	it	lt
 800596a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800596e:	9305      	str	r3, [sp, #20]
 8005970:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005a3c <_svfiprintf_r+0x1fc>
 8005974:	2203      	movs	r2, #3
 8005976:	4650      	mov	r0, sl
 8005978:	7821      	ldrb	r1, [r4, #0]
 800597a:	f000 f9f7 	bl	8005d6c <memchr>
 800597e:	b140      	cbz	r0, 8005992 <_svfiprintf_r+0x152>
 8005980:	2340      	movs	r3, #64	; 0x40
 8005982:	eba0 000a 	sub.w	r0, r0, sl
 8005986:	fa03 f000 	lsl.w	r0, r3, r0
 800598a:	9b04      	ldr	r3, [sp, #16]
 800598c:	3401      	adds	r4, #1
 800598e:	4303      	orrs	r3, r0
 8005990:	9304      	str	r3, [sp, #16]
 8005992:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005996:	2206      	movs	r2, #6
 8005998:	4825      	ldr	r0, [pc, #148]	; (8005a30 <_svfiprintf_r+0x1f0>)
 800599a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800599e:	f000 f9e5 	bl	8005d6c <memchr>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d038      	beq.n	8005a18 <_svfiprintf_r+0x1d8>
 80059a6:	4b23      	ldr	r3, [pc, #140]	; (8005a34 <_svfiprintf_r+0x1f4>)
 80059a8:	bb1b      	cbnz	r3, 80059f2 <_svfiprintf_r+0x1b2>
 80059aa:	9b03      	ldr	r3, [sp, #12]
 80059ac:	3307      	adds	r3, #7
 80059ae:	f023 0307 	bic.w	r3, r3, #7
 80059b2:	3308      	adds	r3, #8
 80059b4:	9303      	str	r3, [sp, #12]
 80059b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b8:	4433      	add	r3, r6
 80059ba:	9309      	str	r3, [sp, #36]	; 0x24
 80059bc:	e767      	b.n	800588e <_svfiprintf_r+0x4e>
 80059be:	460c      	mov	r4, r1
 80059c0:	2001      	movs	r0, #1
 80059c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80059c6:	e7a5      	b.n	8005914 <_svfiprintf_r+0xd4>
 80059c8:	2300      	movs	r3, #0
 80059ca:	f04f 0c0a 	mov.w	ip, #10
 80059ce:	4619      	mov	r1, r3
 80059d0:	3401      	adds	r4, #1
 80059d2:	9305      	str	r3, [sp, #20]
 80059d4:	4620      	mov	r0, r4
 80059d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059da:	3a30      	subs	r2, #48	; 0x30
 80059dc:	2a09      	cmp	r2, #9
 80059de:	d903      	bls.n	80059e8 <_svfiprintf_r+0x1a8>
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0c5      	beq.n	8005970 <_svfiprintf_r+0x130>
 80059e4:	9105      	str	r1, [sp, #20]
 80059e6:	e7c3      	b.n	8005970 <_svfiprintf_r+0x130>
 80059e8:	4604      	mov	r4, r0
 80059ea:	2301      	movs	r3, #1
 80059ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80059f0:	e7f0      	b.n	80059d4 <_svfiprintf_r+0x194>
 80059f2:	ab03      	add	r3, sp, #12
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	462a      	mov	r2, r5
 80059f8:	4638      	mov	r0, r7
 80059fa:	4b0f      	ldr	r3, [pc, #60]	; (8005a38 <_svfiprintf_r+0x1f8>)
 80059fc:	a904      	add	r1, sp, #16
 80059fe:	f3af 8000 	nop.w
 8005a02:	1c42      	adds	r2, r0, #1
 8005a04:	4606      	mov	r6, r0
 8005a06:	d1d6      	bne.n	80059b6 <_svfiprintf_r+0x176>
 8005a08:	89ab      	ldrh	r3, [r5, #12]
 8005a0a:	065b      	lsls	r3, r3, #25
 8005a0c:	f53f af2c 	bmi.w	8005868 <_svfiprintf_r+0x28>
 8005a10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a12:	b01d      	add	sp, #116	; 0x74
 8005a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a18:	ab03      	add	r3, sp, #12
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	462a      	mov	r2, r5
 8005a1e:	4638      	mov	r0, r7
 8005a20:	4b05      	ldr	r3, [pc, #20]	; (8005a38 <_svfiprintf_r+0x1f8>)
 8005a22:	a904      	add	r1, sp, #16
 8005a24:	f000 f87c 	bl	8005b20 <_printf_i>
 8005a28:	e7eb      	b.n	8005a02 <_svfiprintf_r+0x1c2>
 8005a2a:	bf00      	nop
 8005a2c:	080062e0 	.word	0x080062e0
 8005a30:	080062ea 	.word	0x080062ea
 8005a34:	00000000 	.word	0x00000000
 8005a38:	08005789 	.word	0x08005789
 8005a3c:	080062e6 	.word	0x080062e6

08005a40 <_printf_common>:
 8005a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a44:	4616      	mov	r6, r2
 8005a46:	4699      	mov	r9, r3
 8005a48:	688a      	ldr	r2, [r1, #8]
 8005a4a:	690b      	ldr	r3, [r1, #16]
 8005a4c:	4607      	mov	r7, r0
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	bfb8      	it	lt
 8005a52:	4613      	movlt	r3, r2
 8005a54:	6033      	str	r3, [r6, #0]
 8005a56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a60:	b10a      	cbz	r2, 8005a66 <_printf_common+0x26>
 8005a62:	3301      	adds	r3, #1
 8005a64:	6033      	str	r3, [r6, #0]
 8005a66:	6823      	ldr	r3, [r4, #0]
 8005a68:	0699      	lsls	r1, r3, #26
 8005a6a:	bf42      	ittt	mi
 8005a6c:	6833      	ldrmi	r3, [r6, #0]
 8005a6e:	3302      	addmi	r3, #2
 8005a70:	6033      	strmi	r3, [r6, #0]
 8005a72:	6825      	ldr	r5, [r4, #0]
 8005a74:	f015 0506 	ands.w	r5, r5, #6
 8005a78:	d106      	bne.n	8005a88 <_printf_common+0x48>
 8005a7a:	f104 0a19 	add.w	sl, r4, #25
 8005a7e:	68e3      	ldr	r3, [r4, #12]
 8005a80:	6832      	ldr	r2, [r6, #0]
 8005a82:	1a9b      	subs	r3, r3, r2
 8005a84:	42ab      	cmp	r3, r5
 8005a86:	dc28      	bgt.n	8005ada <_printf_common+0x9a>
 8005a88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a8c:	1e13      	subs	r3, r2, #0
 8005a8e:	6822      	ldr	r2, [r4, #0]
 8005a90:	bf18      	it	ne
 8005a92:	2301      	movne	r3, #1
 8005a94:	0692      	lsls	r2, r2, #26
 8005a96:	d42d      	bmi.n	8005af4 <_printf_common+0xb4>
 8005a98:	4649      	mov	r1, r9
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005aa0:	47c0      	blx	r8
 8005aa2:	3001      	adds	r0, #1
 8005aa4:	d020      	beq.n	8005ae8 <_printf_common+0xa8>
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	68e5      	ldr	r5, [r4, #12]
 8005aaa:	f003 0306 	and.w	r3, r3, #6
 8005aae:	2b04      	cmp	r3, #4
 8005ab0:	bf18      	it	ne
 8005ab2:	2500      	movne	r5, #0
 8005ab4:	6832      	ldr	r2, [r6, #0]
 8005ab6:	f04f 0600 	mov.w	r6, #0
 8005aba:	68a3      	ldr	r3, [r4, #8]
 8005abc:	bf08      	it	eq
 8005abe:	1aad      	subeq	r5, r5, r2
 8005ac0:	6922      	ldr	r2, [r4, #16]
 8005ac2:	bf08      	it	eq
 8005ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	bfc4      	itt	gt
 8005acc:	1a9b      	subgt	r3, r3, r2
 8005ace:	18ed      	addgt	r5, r5, r3
 8005ad0:	341a      	adds	r4, #26
 8005ad2:	42b5      	cmp	r5, r6
 8005ad4:	d11a      	bne.n	8005b0c <_printf_common+0xcc>
 8005ad6:	2000      	movs	r0, #0
 8005ad8:	e008      	b.n	8005aec <_printf_common+0xac>
 8005ada:	2301      	movs	r3, #1
 8005adc:	4652      	mov	r2, sl
 8005ade:	4649      	mov	r1, r9
 8005ae0:	4638      	mov	r0, r7
 8005ae2:	47c0      	blx	r8
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d103      	bne.n	8005af0 <_printf_common+0xb0>
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af0:	3501      	adds	r5, #1
 8005af2:	e7c4      	b.n	8005a7e <_printf_common+0x3e>
 8005af4:	2030      	movs	r0, #48	; 0x30
 8005af6:	18e1      	adds	r1, r4, r3
 8005af8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b02:	4422      	add	r2, r4
 8005b04:	3302      	adds	r3, #2
 8005b06:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b0a:	e7c5      	b.n	8005a98 <_printf_common+0x58>
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	4622      	mov	r2, r4
 8005b10:	4649      	mov	r1, r9
 8005b12:	4638      	mov	r0, r7
 8005b14:	47c0      	blx	r8
 8005b16:	3001      	adds	r0, #1
 8005b18:	d0e6      	beq.n	8005ae8 <_printf_common+0xa8>
 8005b1a:	3601      	adds	r6, #1
 8005b1c:	e7d9      	b.n	8005ad2 <_printf_common+0x92>
	...

08005b20 <_printf_i>:
 8005b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b24:	460c      	mov	r4, r1
 8005b26:	7e27      	ldrb	r7, [r4, #24]
 8005b28:	4691      	mov	r9, r2
 8005b2a:	2f78      	cmp	r7, #120	; 0x78
 8005b2c:	4680      	mov	r8, r0
 8005b2e:	469a      	mov	sl, r3
 8005b30:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b36:	d807      	bhi.n	8005b48 <_printf_i+0x28>
 8005b38:	2f62      	cmp	r7, #98	; 0x62
 8005b3a:	d80a      	bhi.n	8005b52 <_printf_i+0x32>
 8005b3c:	2f00      	cmp	r7, #0
 8005b3e:	f000 80d9 	beq.w	8005cf4 <_printf_i+0x1d4>
 8005b42:	2f58      	cmp	r7, #88	; 0x58
 8005b44:	f000 80a4 	beq.w	8005c90 <_printf_i+0x170>
 8005b48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b50:	e03a      	b.n	8005bc8 <_printf_i+0xa8>
 8005b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b56:	2b15      	cmp	r3, #21
 8005b58:	d8f6      	bhi.n	8005b48 <_printf_i+0x28>
 8005b5a:	a001      	add	r0, pc, #4	; (adr r0, 8005b60 <_printf_i+0x40>)
 8005b5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005b60:	08005bb9 	.word	0x08005bb9
 8005b64:	08005bcd 	.word	0x08005bcd
 8005b68:	08005b49 	.word	0x08005b49
 8005b6c:	08005b49 	.word	0x08005b49
 8005b70:	08005b49 	.word	0x08005b49
 8005b74:	08005b49 	.word	0x08005b49
 8005b78:	08005bcd 	.word	0x08005bcd
 8005b7c:	08005b49 	.word	0x08005b49
 8005b80:	08005b49 	.word	0x08005b49
 8005b84:	08005b49 	.word	0x08005b49
 8005b88:	08005b49 	.word	0x08005b49
 8005b8c:	08005cdb 	.word	0x08005cdb
 8005b90:	08005bfd 	.word	0x08005bfd
 8005b94:	08005cbd 	.word	0x08005cbd
 8005b98:	08005b49 	.word	0x08005b49
 8005b9c:	08005b49 	.word	0x08005b49
 8005ba0:	08005cfd 	.word	0x08005cfd
 8005ba4:	08005b49 	.word	0x08005b49
 8005ba8:	08005bfd 	.word	0x08005bfd
 8005bac:	08005b49 	.word	0x08005b49
 8005bb0:	08005b49 	.word	0x08005b49
 8005bb4:	08005cc5 	.word	0x08005cc5
 8005bb8:	680b      	ldr	r3, [r1, #0]
 8005bba:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005bbe:	1d1a      	adds	r2, r3, #4
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	600a      	str	r2, [r1, #0]
 8005bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e0a4      	b.n	8005d16 <_printf_i+0x1f6>
 8005bcc:	6825      	ldr	r5, [r4, #0]
 8005bce:	6808      	ldr	r0, [r1, #0]
 8005bd0:	062e      	lsls	r6, r5, #24
 8005bd2:	f100 0304 	add.w	r3, r0, #4
 8005bd6:	d50a      	bpl.n	8005bee <_printf_i+0xce>
 8005bd8:	6805      	ldr	r5, [r0, #0]
 8005bda:	600b      	str	r3, [r1, #0]
 8005bdc:	2d00      	cmp	r5, #0
 8005bde:	da03      	bge.n	8005be8 <_printf_i+0xc8>
 8005be0:	232d      	movs	r3, #45	; 0x2d
 8005be2:	426d      	negs	r5, r5
 8005be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005be8:	230a      	movs	r3, #10
 8005bea:	485e      	ldr	r0, [pc, #376]	; (8005d64 <_printf_i+0x244>)
 8005bec:	e019      	b.n	8005c22 <_printf_i+0x102>
 8005bee:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005bf2:	6805      	ldr	r5, [r0, #0]
 8005bf4:	600b      	str	r3, [r1, #0]
 8005bf6:	bf18      	it	ne
 8005bf8:	b22d      	sxthne	r5, r5
 8005bfa:	e7ef      	b.n	8005bdc <_printf_i+0xbc>
 8005bfc:	680b      	ldr	r3, [r1, #0]
 8005bfe:	6825      	ldr	r5, [r4, #0]
 8005c00:	1d18      	adds	r0, r3, #4
 8005c02:	6008      	str	r0, [r1, #0]
 8005c04:	0628      	lsls	r0, r5, #24
 8005c06:	d501      	bpl.n	8005c0c <_printf_i+0xec>
 8005c08:	681d      	ldr	r5, [r3, #0]
 8005c0a:	e002      	b.n	8005c12 <_printf_i+0xf2>
 8005c0c:	0669      	lsls	r1, r5, #25
 8005c0e:	d5fb      	bpl.n	8005c08 <_printf_i+0xe8>
 8005c10:	881d      	ldrh	r5, [r3, #0]
 8005c12:	2f6f      	cmp	r7, #111	; 0x6f
 8005c14:	bf0c      	ite	eq
 8005c16:	2308      	moveq	r3, #8
 8005c18:	230a      	movne	r3, #10
 8005c1a:	4852      	ldr	r0, [pc, #328]	; (8005d64 <_printf_i+0x244>)
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c22:	6866      	ldr	r6, [r4, #4]
 8005c24:	2e00      	cmp	r6, #0
 8005c26:	bfa8      	it	ge
 8005c28:	6821      	ldrge	r1, [r4, #0]
 8005c2a:	60a6      	str	r6, [r4, #8]
 8005c2c:	bfa4      	itt	ge
 8005c2e:	f021 0104 	bicge.w	r1, r1, #4
 8005c32:	6021      	strge	r1, [r4, #0]
 8005c34:	b90d      	cbnz	r5, 8005c3a <_printf_i+0x11a>
 8005c36:	2e00      	cmp	r6, #0
 8005c38:	d04d      	beq.n	8005cd6 <_printf_i+0x1b6>
 8005c3a:	4616      	mov	r6, r2
 8005c3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c40:	fb03 5711 	mls	r7, r3, r1, r5
 8005c44:	5dc7      	ldrb	r7, [r0, r7]
 8005c46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c4a:	462f      	mov	r7, r5
 8005c4c:	42bb      	cmp	r3, r7
 8005c4e:	460d      	mov	r5, r1
 8005c50:	d9f4      	bls.n	8005c3c <_printf_i+0x11c>
 8005c52:	2b08      	cmp	r3, #8
 8005c54:	d10b      	bne.n	8005c6e <_printf_i+0x14e>
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	07df      	lsls	r7, r3, #31
 8005c5a:	d508      	bpl.n	8005c6e <_printf_i+0x14e>
 8005c5c:	6923      	ldr	r3, [r4, #16]
 8005c5e:	6861      	ldr	r1, [r4, #4]
 8005c60:	4299      	cmp	r1, r3
 8005c62:	bfde      	ittt	le
 8005c64:	2330      	movle	r3, #48	; 0x30
 8005c66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c6a:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005c6e:	1b92      	subs	r2, r2, r6
 8005c70:	6122      	str	r2, [r4, #16]
 8005c72:	464b      	mov	r3, r9
 8005c74:	4621      	mov	r1, r4
 8005c76:	4640      	mov	r0, r8
 8005c78:	f8cd a000 	str.w	sl, [sp]
 8005c7c:	aa03      	add	r2, sp, #12
 8005c7e:	f7ff fedf 	bl	8005a40 <_printf_common>
 8005c82:	3001      	adds	r0, #1
 8005c84:	d14c      	bne.n	8005d20 <_printf_i+0x200>
 8005c86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c8a:	b004      	add	sp, #16
 8005c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c90:	4834      	ldr	r0, [pc, #208]	; (8005d64 <_printf_i+0x244>)
 8005c92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c96:	680e      	ldr	r6, [r1, #0]
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005c9e:	061f      	lsls	r7, r3, #24
 8005ca0:	600e      	str	r6, [r1, #0]
 8005ca2:	d514      	bpl.n	8005cce <_printf_i+0x1ae>
 8005ca4:	07d9      	lsls	r1, r3, #31
 8005ca6:	bf44      	itt	mi
 8005ca8:	f043 0320 	orrmi.w	r3, r3, #32
 8005cac:	6023      	strmi	r3, [r4, #0]
 8005cae:	b91d      	cbnz	r5, 8005cb8 <_printf_i+0x198>
 8005cb0:	6823      	ldr	r3, [r4, #0]
 8005cb2:	f023 0320 	bic.w	r3, r3, #32
 8005cb6:	6023      	str	r3, [r4, #0]
 8005cb8:	2310      	movs	r3, #16
 8005cba:	e7af      	b.n	8005c1c <_printf_i+0xfc>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	f043 0320 	orr.w	r3, r3, #32
 8005cc2:	6023      	str	r3, [r4, #0]
 8005cc4:	2378      	movs	r3, #120	; 0x78
 8005cc6:	4828      	ldr	r0, [pc, #160]	; (8005d68 <_printf_i+0x248>)
 8005cc8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ccc:	e7e3      	b.n	8005c96 <_printf_i+0x176>
 8005cce:	065e      	lsls	r6, r3, #25
 8005cd0:	bf48      	it	mi
 8005cd2:	b2ad      	uxthmi	r5, r5
 8005cd4:	e7e6      	b.n	8005ca4 <_printf_i+0x184>
 8005cd6:	4616      	mov	r6, r2
 8005cd8:	e7bb      	b.n	8005c52 <_printf_i+0x132>
 8005cda:	680b      	ldr	r3, [r1, #0]
 8005cdc:	6826      	ldr	r6, [r4, #0]
 8005cde:	1d1d      	adds	r5, r3, #4
 8005ce0:	6960      	ldr	r0, [r4, #20]
 8005ce2:	600d      	str	r5, [r1, #0]
 8005ce4:	0635      	lsls	r5, r6, #24
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	d501      	bpl.n	8005cee <_printf_i+0x1ce>
 8005cea:	6018      	str	r0, [r3, #0]
 8005cec:	e002      	b.n	8005cf4 <_printf_i+0x1d4>
 8005cee:	0671      	lsls	r1, r6, #25
 8005cf0:	d5fb      	bpl.n	8005cea <_printf_i+0x1ca>
 8005cf2:	8018      	strh	r0, [r3, #0]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4616      	mov	r6, r2
 8005cf8:	6123      	str	r3, [r4, #16]
 8005cfa:	e7ba      	b.n	8005c72 <_printf_i+0x152>
 8005cfc:	680b      	ldr	r3, [r1, #0]
 8005cfe:	1d1a      	adds	r2, r3, #4
 8005d00:	600a      	str	r2, [r1, #0]
 8005d02:	681e      	ldr	r6, [r3, #0]
 8005d04:	2100      	movs	r1, #0
 8005d06:	4630      	mov	r0, r6
 8005d08:	6862      	ldr	r2, [r4, #4]
 8005d0a:	f000 f82f 	bl	8005d6c <memchr>
 8005d0e:	b108      	cbz	r0, 8005d14 <_printf_i+0x1f4>
 8005d10:	1b80      	subs	r0, r0, r6
 8005d12:	6060      	str	r0, [r4, #4]
 8005d14:	6863      	ldr	r3, [r4, #4]
 8005d16:	6123      	str	r3, [r4, #16]
 8005d18:	2300      	movs	r3, #0
 8005d1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d1e:	e7a8      	b.n	8005c72 <_printf_i+0x152>
 8005d20:	4632      	mov	r2, r6
 8005d22:	4649      	mov	r1, r9
 8005d24:	4640      	mov	r0, r8
 8005d26:	6923      	ldr	r3, [r4, #16]
 8005d28:	47d0      	blx	sl
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	d0ab      	beq.n	8005c86 <_printf_i+0x166>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	079b      	lsls	r3, r3, #30
 8005d32:	d413      	bmi.n	8005d5c <_printf_i+0x23c>
 8005d34:	68e0      	ldr	r0, [r4, #12]
 8005d36:	9b03      	ldr	r3, [sp, #12]
 8005d38:	4298      	cmp	r0, r3
 8005d3a:	bfb8      	it	lt
 8005d3c:	4618      	movlt	r0, r3
 8005d3e:	e7a4      	b.n	8005c8a <_printf_i+0x16a>
 8005d40:	2301      	movs	r3, #1
 8005d42:	4632      	mov	r2, r6
 8005d44:	4649      	mov	r1, r9
 8005d46:	4640      	mov	r0, r8
 8005d48:	47d0      	blx	sl
 8005d4a:	3001      	adds	r0, #1
 8005d4c:	d09b      	beq.n	8005c86 <_printf_i+0x166>
 8005d4e:	3501      	adds	r5, #1
 8005d50:	68e3      	ldr	r3, [r4, #12]
 8005d52:	9903      	ldr	r1, [sp, #12]
 8005d54:	1a5b      	subs	r3, r3, r1
 8005d56:	42ab      	cmp	r3, r5
 8005d58:	dcf2      	bgt.n	8005d40 <_printf_i+0x220>
 8005d5a:	e7eb      	b.n	8005d34 <_printf_i+0x214>
 8005d5c:	2500      	movs	r5, #0
 8005d5e:	f104 0619 	add.w	r6, r4, #25
 8005d62:	e7f5      	b.n	8005d50 <_printf_i+0x230>
 8005d64:	080062f1 	.word	0x080062f1
 8005d68:	08006302 	.word	0x08006302

08005d6c <memchr>:
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	b510      	push	{r4, lr}
 8005d70:	b2c9      	uxtb	r1, r1
 8005d72:	4402      	add	r2, r0
 8005d74:	4293      	cmp	r3, r2
 8005d76:	4618      	mov	r0, r3
 8005d78:	d101      	bne.n	8005d7e <memchr+0x12>
 8005d7a:	2000      	movs	r0, #0
 8005d7c:	e003      	b.n	8005d86 <memchr+0x1a>
 8005d7e:	7804      	ldrb	r4, [r0, #0]
 8005d80:	3301      	adds	r3, #1
 8005d82:	428c      	cmp	r4, r1
 8005d84:	d1f6      	bne.n	8005d74 <memchr+0x8>
 8005d86:	bd10      	pop	{r4, pc}

08005d88 <memcpy>:
 8005d88:	440a      	add	r2, r1
 8005d8a:	4291      	cmp	r1, r2
 8005d8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005d90:	d100      	bne.n	8005d94 <memcpy+0xc>
 8005d92:	4770      	bx	lr
 8005d94:	b510      	push	{r4, lr}
 8005d96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d9a:	4291      	cmp	r1, r2
 8005d9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005da0:	d1f9      	bne.n	8005d96 <memcpy+0xe>
 8005da2:	bd10      	pop	{r4, pc}

08005da4 <memmove>:
 8005da4:	4288      	cmp	r0, r1
 8005da6:	b510      	push	{r4, lr}
 8005da8:	eb01 0402 	add.w	r4, r1, r2
 8005dac:	d902      	bls.n	8005db4 <memmove+0x10>
 8005dae:	4284      	cmp	r4, r0
 8005db0:	4623      	mov	r3, r4
 8005db2:	d807      	bhi.n	8005dc4 <memmove+0x20>
 8005db4:	1e43      	subs	r3, r0, #1
 8005db6:	42a1      	cmp	r1, r4
 8005db8:	d008      	beq.n	8005dcc <memmove+0x28>
 8005dba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dc2:	e7f8      	b.n	8005db6 <memmove+0x12>
 8005dc4:	4601      	mov	r1, r0
 8005dc6:	4402      	add	r2, r0
 8005dc8:	428a      	cmp	r2, r1
 8005dca:	d100      	bne.n	8005dce <memmove+0x2a>
 8005dcc:	bd10      	pop	{r4, pc}
 8005dce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dd6:	e7f7      	b.n	8005dc8 <memmove+0x24>

08005dd8 <_free_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	4605      	mov	r5, r0
 8005ddc:	2900      	cmp	r1, #0
 8005dde:	d043      	beq.n	8005e68 <_free_r+0x90>
 8005de0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005de4:	1f0c      	subs	r4, r1, #4
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	bfb8      	it	lt
 8005dea:	18e4      	addlt	r4, r4, r3
 8005dec:	f000 f8d0 	bl	8005f90 <__malloc_lock>
 8005df0:	4a1e      	ldr	r2, [pc, #120]	; (8005e6c <_free_r+0x94>)
 8005df2:	6813      	ldr	r3, [r2, #0]
 8005df4:	4610      	mov	r0, r2
 8005df6:	b933      	cbnz	r3, 8005e06 <_free_r+0x2e>
 8005df8:	6063      	str	r3, [r4, #4]
 8005dfa:	6014      	str	r4, [r2, #0]
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e02:	f000 b8cb 	b.w	8005f9c <__malloc_unlock>
 8005e06:	42a3      	cmp	r3, r4
 8005e08:	d90a      	bls.n	8005e20 <_free_r+0x48>
 8005e0a:	6821      	ldr	r1, [r4, #0]
 8005e0c:	1862      	adds	r2, r4, r1
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	bf01      	itttt	eq
 8005e12:	681a      	ldreq	r2, [r3, #0]
 8005e14:	685b      	ldreq	r3, [r3, #4]
 8005e16:	1852      	addeq	r2, r2, r1
 8005e18:	6022      	streq	r2, [r4, #0]
 8005e1a:	6063      	str	r3, [r4, #4]
 8005e1c:	6004      	str	r4, [r0, #0]
 8005e1e:	e7ed      	b.n	8005dfc <_free_r+0x24>
 8005e20:	461a      	mov	r2, r3
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	b10b      	cbz	r3, 8005e2a <_free_r+0x52>
 8005e26:	42a3      	cmp	r3, r4
 8005e28:	d9fa      	bls.n	8005e20 <_free_r+0x48>
 8005e2a:	6811      	ldr	r1, [r2, #0]
 8005e2c:	1850      	adds	r0, r2, r1
 8005e2e:	42a0      	cmp	r0, r4
 8005e30:	d10b      	bne.n	8005e4a <_free_r+0x72>
 8005e32:	6820      	ldr	r0, [r4, #0]
 8005e34:	4401      	add	r1, r0
 8005e36:	1850      	adds	r0, r2, r1
 8005e38:	4283      	cmp	r3, r0
 8005e3a:	6011      	str	r1, [r2, #0]
 8005e3c:	d1de      	bne.n	8005dfc <_free_r+0x24>
 8005e3e:	6818      	ldr	r0, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	4401      	add	r1, r0
 8005e44:	6011      	str	r1, [r2, #0]
 8005e46:	6053      	str	r3, [r2, #4]
 8005e48:	e7d8      	b.n	8005dfc <_free_r+0x24>
 8005e4a:	d902      	bls.n	8005e52 <_free_r+0x7a>
 8005e4c:	230c      	movs	r3, #12
 8005e4e:	602b      	str	r3, [r5, #0]
 8005e50:	e7d4      	b.n	8005dfc <_free_r+0x24>
 8005e52:	6820      	ldr	r0, [r4, #0]
 8005e54:	1821      	adds	r1, r4, r0
 8005e56:	428b      	cmp	r3, r1
 8005e58:	bf01      	itttt	eq
 8005e5a:	6819      	ldreq	r1, [r3, #0]
 8005e5c:	685b      	ldreq	r3, [r3, #4]
 8005e5e:	1809      	addeq	r1, r1, r0
 8005e60:	6021      	streq	r1, [r4, #0]
 8005e62:	6063      	str	r3, [r4, #4]
 8005e64:	6054      	str	r4, [r2, #4]
 8005e66:	e7c9      	b.n	8005dfc <_free_r+0x24>
 8005e68:	bd38      	pop	{r3, r4, r5, pc}
 8005e6a:	bf00      	nop
 8005e6c:	20000104 	.word	0x20000104

08005e70 <_malloc_r>:
 8005e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e72:	1ccd      	adds	r5, r1, #3
 8005e74:	f025 0503 	bic.w	r5, r5, #3
 8005e78:	3508      	adds	r5, #8
 8005e7a:	2d0c      	cmp	r5, #12
 8005e7c:	bf38      	it	cc
 8005e7e:	250c      	movcc	r5, #12
 8005e80:	2d00      	cmp	r5, #0
 8005e82:	4606      	mov	r6, r0
 8005e84:	db01      	blt.n	8005e8a <_malloc_r+0x1a>
 8005e86:	42a9      	cmp	r1, r5
 8005e88:	d903      	bls.n	8005e92 <_malloc_r+0x22>
 8005e8a:	230c      	movs	r3, #12
 8005e8c:	6033      	str	r3, [r6, #0]
 8005e8e:	2000      	movs	r0, #0
 8005e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e92:	f000 f87d 	bl	8005f90 <__malloc_lock>
 8005e96:	4921      	ldr	r1, [pc, #132]	; (8005f1c <_malloc_r+0xac>)
 8005e98:	680a      	ldr	r2, [r1, #0]
 8005e9a:	4614      	mov	r4, r2
 8005e9c:	b99c      	cbnz	r4, 8005ec6 <_malloc_r+0x56>
 8005e9e:	4f20      	ldr	r7, [pc, #128]	; (8005f20 <_malloc_r+0xb0>)
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	b923      	cbnz	r3, 8005eae <_malloc_r+0x3e>
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	f000 f862 	bl	8005f70 <_sbrk_r>
 8005eac:	6038      	str	r0, [r7, #0]
 8005eae:	4629      	mov	r1, r5
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	f000 f85d 	bl	8005f70 <_sbrk_r>
 8005eb6:	1c43      	adds	r3, r0, #1
 8005eb8:	d123      	bne.n	8005f02 <_malloc_r+0x92>
 8005eba:	230c      	movs	r3, #12
 8005ebc:	4630      	mov	r0, r6
 8005ebe:	6033      	str	r3, [r6, #0]
 8005ec0:	f000 f86c 	bl	8005f9c <__malloc_unlock>
 8005ec4:	e7e3      	b.n	8005e8e <_malloc_r+0x1e>
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	1b5b      	subs	r3, r3, r5
 8005eca:	d417      	bmi.n	8005efc <_malloc_r+0x8c>
 8005ecc:	2b0b      	cmp	r3, #11
 8005ece:	d903      	bls.n	8005ed8 <_malloc_r+0x68>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	441c      	add	r4, r3
 8005ed4:	6025      	str	r5, [r4, #0]
 8005ed6:	e004      	b.n	8005ee2 <_malloc_r+0x72>
 8005ed8:	6863      	ldr	r3, [r4, #4]
 8005eda:	42a2      	cmp	r2, r4
 8005edc:	bf0c      	ite	eq
 8005ede:	600b      	streq	r3, [r1, #0]
 8005ee0:	6053      	strne	r3, [r2, #4]
 8005ee2:	4630      	mov	r0, r6
 8005ee4:	f000 f85a 	bl	8005f9c <__malloc_unlock>
 8005ee8:	f104 000b 	add.w	r0, r4, #11
 8005eec:	1d23      	adds	r3, r4, #4
 8005eee:	f020 0007 	bic.w	r0, r0, #7
 8005ef2:	1ac2      	subs	r2, r0, r3
 8005ef4:	d0cc      	beq.n	8005e90 <_malloc_r+0x20>
 8005ef6:	1a1b      	subs	r3, r3, r0
 8005ef8:	50a3      	str	r3, [r4, r2]
 8005efa:	e7c9      	b.n	8005e90 <_malloc_r+0x20>
 8005efc:	4622      	mov	r2, r4
 8005efe:	6864      	ldr	r4, [r4, #4]
 8005f00:	e7cc      	b.n	8005e9c <_malloc_r+0x2c>
 8005f02:	1cc4      	adds	r4, r0, #3
 8005f04:	f024 0403 	bic.w	r4, r4, #3
 8005f08:	42a0      	cmp	r0, r4
 8005f0a:	d0e3      	beq.n	8005ed4 <_malloc_r+0x64>
 8005f0c:	1a21      	subs	r1, r4, r0
 8005f0e:	4630      	mov	r0, r6
 8005f10:	f000 f82e 	bl	8005f70 <_sbrk_r>
 8005f14:	3001      	adds	r0, #1
 8005f16:	d1dd      	bne.n	8005ed4 <_malloc_r+0x64>
 8005f18:	e7cf      	b.n	8005eba <_malloc_r+0x4a>
 8005f1a:	bf00      	nop
 8005f1c:	20000104 	.word	0x20000104
 8005f20:	20000108 	.word	0x20000108

08005f24 <_realloc_r>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	4607      	mov	r7, r0
 8005f28:	4614      	mov	r4, r2
 8005f2a:	460e      	mov	r6, r1
 8005f2c:	b921      	cbnz	r1, 8005f38 <_realloc_r+0x14>
 8005f2e:	4611      	mov	r1, r2
 8005f30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005f34:	f7ff bf9c 	b.w	8005e70 <_malloc_r>
 8005f38:	b922      	cbnz	r2, 8005f44 <_realloc_r+0x20>
 8005f3a:	f7ff ff4d 	bl	8005dd8 <_free_r>
 8005f3e:	4625      	mov	r5, r4
 8005f40:	4628      	mov	r0, r5
 8005f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f44:	f000 f830 	bl	8005fa8 <_malloc_usable_size_r>
 8005f48:	42a0      	cmp	r0, r4
 8005f4a:	d20f      	bcs.n	8005f6c <_realloc_r+0x48>
 8005f4c:	4621      	mov	r1, r4
 8005f4e:	4638      	mov	r0, r7
 8005f50:	f7ff ff8e 	bl	8005e70 <_malloc_r>
 8005f54:	4605      	mov	r5, r0
 8005f56:	2800      	cmp	r0, #0
 8005f58:	d0f2      	beq.n	8005f40 <_realloc_r+0x1c>
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	4622      	mov	r2, r4
 8005f5e:	f7ff ff13 	bl	8005d88 <memcpy>
 8005f62:	4631      	mov	r1, r6
 8005f64:	4638      	mov	r0, r7
 8005f66:	f7ff ff37 	bl	8005dd8 <_free_r>
 8005f6a:	e7e9      	b.n	8005f40 <_realloc_r+0x1c>
 8005f6c:	4635      	mov	r5, r6
 8005f6e:	e7e7      	b.n	8005f40 <_realloc_r+0x1c>

08005f70 <_sbrk_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	2300      	movs	r3, #0
 8005f74:	4d05      	ldr	r5, [pc, #20]	; (8005f8c <_sbrk_r+0x1c>)
 8005f76:	4604      	mov	r4, r0
 8005f78:	4608      	mov	r0, r1
 8005f7a:	602b      	str	r3, [r5, #0]
 8005f7c:	f7fc f8ce 	bl	800211c <_sbrk>
 8005f80:	1c43      	adds	r3, r0, #1
 8005f82:	d102      	bne.n	8005f8a <_sbrk_r+0x1a>
 8005f84:	682b      	ldr	r3, [r5, #0]
 8005f86:	b103      	cbz	r3, 8005f8a <_sbrk_r+0x1a>
 8005f88:	6023      	str	r3, [r4, #0]
 8005f8a:	bd38      	pop	{r3, r4, r5, pc}
 8005f8c:	20000294 	.word	0x20000294

08005f90 <__malloc_lock>:
 8005f90:	4801      	ldr	r0, [pc, #4]	; (8005f98 <__malloc_lock+0x8>)
 8005f92:	f000 b811 	b.w	8005fb8 <__retarget_lock_acquire_recursive>
 8005f96:	bf00      	nop
 8005f98:	2000029c 	.word	0x2000029c

08005f9c <__malloc_unlock>:
 8005f9c:	4801      	ldr	r0, [pc, #4]	; (8005fa4 <__malloc_unlock+0x8>)
 8005f9e:	f000 b80c 	b.w	8005fba <__retarget_lock_release_recursive>
 8005fa2:	bf00      	nop
 8005fa4:	2000029c 	.word	0x2000029c

08005fa8 <_malloc_usable_size_r>:
 8005fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fac:	1f18      	subs	r0, r3, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	bfbc      	itt	lt
 8005fb2:	580b      	ldrlt	r3, [r1, r0]
 8005fb4:	18c0      	addlt	r0, r0, r3
 8005fb6:	4770      	bx	lr

08005fb8 <__retarget_lock_acquire_recursive>:
 8005fb8:	4770      	bx	lr

08005fba <__retarget_lock_release_recursive>:
 8005fba:	4770      	bx	lr

08005fbc <_init>:
 8005fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fbe:	bf00      	nop
 8005fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fc2:	bc08      	pop	{r3}
 8005fc4:	469e      	mov	lr, r3
 8005fc6:	4770      	bx	lr

08005fc8 <_fini>:
 8005fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fca:	bf00      	nop
 8005fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fce:	bc08      	pop	{r3}
 8005fd0:	469e      	mov	lr, r3
 8005fd2:	4770      	bx	lr
