/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  reg [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[87] | celloutsig_0_0z[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[173]);
  assign celloutsig_1_10z = ~((celloutsig_1_8z[3] | in_data[186]) & (in_data[122] | celloutsig_1_7z));
  assign celloutsig_1_0z = in_data[151] | in_data[127];
  assign celloutsig_1_2z = in_data[183:178] / { 1'h1, in_data[130:127], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[4:1] === celloutsig_1_2z[3:0];
  assign celloutsig_1_15z = { in_data[149:139], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z } <= { celloutsig_1_12z[16:5], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_3z = ! in_data[174:163];
  assign celloutsig_1_11z = { celloutsig_1_8z[1:0], celloutsig_1_10z, celloutsig_1_0z } || { in_data[133:131], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_6z[5:1] < { in_data[115:112], celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[171:164] != { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[188:185], celloutsig_1_4z, celloutsig_1_3z } | { celloutsig_1_6z[10:7], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_5z = ^ { in_data[183:179], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_6z[15:5], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_7z } - { in_data[142:123], celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[29:27];
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_6z[6:3], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_8z };
  assign { out_data[139:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
