// Seed: 1304890063
module module_0 ();
  wire id_1;
  ;
  parameter [-1 : 1] id_2 = -1;
  logic id_3 = id_3 - -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd77,
    parameter id_1 = 32'd57
) (
    input uwire   _id_0,
    input supply0 _id_1,
    input supply0 id_2
);
  logic id_4;
  ;
  assign id_4 = id_0;
  real [-1 : id_0] id_5;
  ;
  assign id_4 = id_0;
  assign id_5 = id_0;
  assign id_4 = id_5;
  logic [7:0][id_1 : -1] id_6;
  assign id_6[1] = id_5;
  wire [-1 : 1] id_7;
  logic id_8;
  assign id_6 = id_0;
  module_0 modCall_1 ();
  logic id_9;
  ;
endmodule
