#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 20 15:24:21 2021
# Process ID: 1020
# Current directory: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.runs/synth_1
# Command line: vivado.exe -log SSeg7_Dev.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SSeg7_Dev.tcl
# Log file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.runs/synth_1/SSeg7_Dev.vds
# Journal file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SSeg7_Dev.tcl -notrace
Command: synth_design -top SSeg7_Dev -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 904 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 389.582 ; gain = 97.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_64' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_64' (1#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v:23]
INFO: [Synth 8-638] synthesizing module 'P2S' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:23]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_TRAN bound to: 1 - type: integer 
	Parameter S_CLKN bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:63]
WARNING: [Synth 8-5788] Register buffer_reg in module P2S is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:51]
INFO: [Synth 8-256] done synthesizing module 'P2S' (2#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:23]
INFO: [Synth 8-638] synthesizing module 'HexTo8SEG' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'Hex2Seg' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:43]
INFO: [Synth 8-638] synthesizing module 'MC14495_ZJU' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v:23]
INFO: [Synth 8-638] synthesizing module 'INV' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22577]
INFO: [Synth 8-256] done synthesizing module 'INV' (3#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22577]
INFO: [Synth 8-638] synthesizing module 'AND4' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (4#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'OR4' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30939]
INFO: [Synth 8-256] done synthesizing module 'OR4' (5#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30939]
INFO: [Synth 8-638] synthesizing module 'AND3' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (6#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'OR3' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30891]
INFO: [Synth 8-256] done synthesizing module 'OR3' (7#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30891]
INFO: [Synth 8-638] synthesizing module 'AND2' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (8#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'OR2' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30845]
INFO: [Synth 8-256] done synthesizing module 'OR2' (9#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30845]
INFO: [Synth 8-256] done synthesizing module 'MC14495_ZJU' (10#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Hex2Seg' (11#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:43]
INFO: [Synth 8-256] done synthesizing module 'HexTo8SEG' (12#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'SSeg_map' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg_map' (13#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev' (14#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v:23]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[63]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[62]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[61]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[60]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[59]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[58]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[57]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[56]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[55]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[54]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[53]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[52]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[51]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[50]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[49]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[48]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[47]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[46]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[45]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[44]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[43]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[42]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[41]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[40]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[39]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[38]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[37]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[36]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[35]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[34]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[33]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.781 ; gain = 149.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.781 ; gain = 149.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.781 ; gain = 149.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.781 ; gain = 149.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2T1_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module P2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design SSeg7_Dev has port seg_clrn driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |AND2 |     8|
|2     |AND3 |    88|
|3     |AND4 |    72|
|4     |BUFG |     1|
|5     |INV  |    40|
|6     |LUT2 |    13|
|7     |LUT3 |     3|
|8     |LUT4 |     3|
|9     |LUT5 |    65|
|10    |LUT6 |     4|
|11    |OR2  |    56|
|12    |OR3  |    24|
|13    |OR4  |    32|
|14    |FDCE |    10|
|15    |FDRE |    66|
|16    |IBUF |    53|
|17    |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   542|
|2     |  M2       |P2S            |   155|
|3     |  SM1      |HexTo8SEG      |   329|
|4     |    HTS0   |Hex2Seg        |    41|
|5     |      MSEG |MC14495_ZJU_13 |    41|
|6     |    HTS1   |Hex2Seg_0      |    41|
|7     |      MSEG |MC14495_ZJU_12 |    41|
|8     |    HTS2   |Hex2Seg_1      |    41|
|9     |      MSEG |MC14495_ZJU_11 |    41|
|10    |    HTS3   |Hex2Seg_2      |    41|
|11    |      MSEG |MC14495_ZJU_10 |    41|
|12    |    HTS4   |Hex2Seg_3      |    41|
|13    |      MSEG |MC14495_ZJU_9  |    41|
|14    |    HTS5   |Hex2Seg_4      |    41|
|15    |      MSEG |MC14495_ZJU_8  |    41|
|16    |    HTS6   |Hex2Seg_5      |    41|
|17    |      MSEG |MC14495_ZJU_7  |    41|
|18    |    HTS7   |Hex2Seg_6      |    42|
|19    |      MSEG |MC14495_ZJU    |    42|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 612.500 ; gain = 320.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 714.625 ; gain = 434.520
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/SSeg7_Dev/SSeg7_Dev.runs/synth_1/SSeg7_Dev.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SSeg7_Dev_utilization_synth.rpt -pb SSeg7_Dev_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 714.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 15:24:50 2021...
