#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020b5ff144e0 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
L_0000020b5ff316e0 .functor BUFZ 1, v0000020b5ff88aa0_0, C4<0>, C4<0>, C4<0>;
v0000020b5ff897c0_0 .var "clk", 0 0;
v0000020b5ff8c1e0_0 .var "rst", 0 0;
v0000020b5ff8c140_0 .net "rx", 0 0, L_0000020b5ff316e0;  1 drivers
v0000020b5ff8b380_0 .net "rx_data", 7 0, v0000020b5ff88c80_0;  1 drivers
v0000020b5ff8aa20_0 .net "rx_done", 0 0, v0000020b5ff89040_0;  1 drivers
v0000020b5ff8c500_0 .net "tx", 0 0, v0000020b5ff88aa0_0;  1 drivers
v0000020b5ff8c280_0 .var "tx_data", 7 0;
v0000020b5ff8afc0_0 .net "tx_done", 0 0, v0000020b5ff895e0_0;  1 drivers
v0000020b5ff8b7e0_0 .var "tx_start", 0 0;
E_0000020b5ff0b8c0 .event anyedge, v0000020b5ff89040_0;
E_0000020b5ff0bb40 .event anyedge, v0000020b5ff895e0_0;
S_0000020b5ff14670 .scope module, "uut" "uart_top" 2 18, 3 1 0, S_0000020b5ff144e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rx";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 8 "rx_data";
    .port_info 7 /OUTPUT 1 "tx_done";
    .port_info 8 /OUTPUT 1 "rx_done";
v0000020b5ff894a0_0 .net "clk", 0 0, v0000020b5ff897c0_0;  1 drivers
v0000020b5ff89180_0 .net "rst", 0 0, v0000020b5ff8c1e0_0;  1 drivers
v0000020b5ff88dc0_0 .net "rx", 0 0, L_0000020b5ff316e0;  alias, 1 drivers
v0000020b5ff89220_0 .net "rx_data", 7 0, v0000020b5ff88c80_0;  alias, 1 drivers
v0000020b5ff89400_0 .net "rx_done", 0 0, v0000020b5ff89040_0;  alias, 1 drivers
v0000020b5ff88a00_0 .net "tick", 0 0, v0000020b5ff13f90_0;  1 drivers
v0000020b5ff89680_0 .net "tx", 0 0, v0000020b5ff88aa0_0;  alias, 1 drivers
v0000020b5ff89720_0 .net "tx_data", 7 0, v0000020b5ff8c280_0;  1 drivers
v0000020b5ff88f00_0 .net "tx_done", 0 0, v0000020b5ff895e0_0;  alias, 1 drivers
v0000020b5ff88e60_0 .net "tx_start", 0 0, v0000020b5ff8b7e0_0;  1 drivers
S_0000020b5ff13e00 .scope module, "baud_inst" "baud_generator" 3 15, 4 1 0, S_0000020b5ff14670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tick";
P_0000020b5ff0bf00 .param/l "BAUD_TICK_COUNT" 0 4 6, +C4<00000000000000000010100010110000>;
v0000020b5ff12a70_0 .net "clk", 0 0, v0000020b5ff897c0_0;  alias, 1 drivers
v0000020b5ff12750_0 .var "count", 13 0;
v0000020b5ff127f0_0 .net "rst", 0 0, v0000020b5ff8c1e0_0;  alias, 1 drivers
v0000020b5ff13f90_0 .var "tick", 0 0;
E_0000020b5ff0bb80 .event posedge, v0000020b5ff127f0_0, v0000020b5ff12a70_0;
S_0000020b5ff32400 .scope module, "rx_inst" "uart_rx" 3 30, 5 1 0, S_0000020b5ff14670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_done";
P_0000020b5ff32590 .param/l "BAUD_TICK_COUNT" 0 5 8, +C4<00000000000000000010100010110000>;
P_0000020b5ff325c8 .param/l "DATA" 0 5 9, C4<010>;
P_0000020b5ff32600 .param/l "DONE" 0 5 9, C4<100>;
P_0000020b5ff32638 .param/l "IDLE" 0 5 9, C4<000>;
P_0000020b5ff32670 .param/l "START" 0 5 9, C4<001>;
P_0000020b5ff326a8 .param/l "STOP" 0 5 9, C4<011>;
v0000020b5ff14030_0 .var "baud_cnt", 13 0;
v0000020b5ff140d0_0 .var "bit_idx", 2 0;
v0000020b5ff326f0_0 .net "clk", 0 0, v0000020b5ff897c0_0;  alias, 1 drivers
v0000020b5ff32790_0 .var "data_buf", 7 0;
v0000020b5ff21ba0_0 .net "rst", 0 0, v0000020b5ff8c1e0_0;  alias, 1 drivers
v0000020b5ff89360_0 .net "rx", 0 0, L_0000020b5ff316e0;  alias, 1 drivers
v0000020b5ff88c80_0 .var "rx_data", 7 0;
v0000020b5ff89040_0 .var "rx_done", 0 0;
v0000020b5ff890e0_0 .var "state", 2 0;
S_0000020b5ff21c40 .scope module, "tx_inst" "uart_tx" 3 21, 6 1 0, S_0000020b5ff14670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_done";
P_0000020b5ff21dd0 .param/l "BAUD_TICK_COUNT" 0 6 9, +C4<00000000000000000010100010110000>;
P_0000020b5ff21e08 .param/l "DATA" 0 6 10, C4<010>;
P_0000020b5ff21e40 .param/l "DONE" 0 6 10, C4<100>;
P_0000020b5ff21e78 .param/l "IDLE" 0 6 10, C4<000>;
P_0000020b5ff21eb0 .param/l "START" 0 6 10, C4<001>;
P_0000020b5ff21ee8 .param/l "STOP" 0 6 10, C4<011>;
v0000020b5ff88fa0_0 .var "baud_cnt", 13 0;
v0000020b5ff888c0_0 .var "bit_idx", 2 0;
v0000020b5ff88be0_0 .net "clk", 0 0, v0000020b5ff897c0_0;  alias, 1 drivers
v0000020b5ff88960_0 .var "data_buf", 7 0;
v0000020b5ff88d20_0 .net "rst", 0 0, v0000020b5ff8c1e0_0;  alias, 1 drivers
v0000020b5ff892c0_0 .var "state", 2 0;
v0000020b5ff88aa0_0 .var "tx", 0 0;
v0000020b5ff89540_0 .net "tx_data", 7 0, v0000020b5ff8c280_0;  alias, 1 drivers
v0000020b5ff895e0_0 .var "tx_done", 0 0;
v0000020b5ff88b40_0 .net "tx_start", 0 0, v0000020b5ff8b7e0_0;  alias, 1 drivers
    .scope S_0000020b5ff13e00;
T_0 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000020b5ff12750_0, 0, 14;
    %end;
    .thread T_0;
    .scope S_0000020b5ff13e00;
T_1 ;
    %wait E_0000020b5ff0bb80;
    %load/vec4 v0000020b5ff127f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff12750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff13f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020b5ff12750_0;
    %pad/u 32;
    %cmpi/e 10415, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff12750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020b5ff13f90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020b5ff12750_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff12750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff13f90_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020b5ff21c40;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020b5ff892c0_0, 0, 3;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000020b5ff88fa0_0, 0, 14;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020b5ff888c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b5ff88960_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0000020b5ff21c40;
T_3 ;
    %wait E_0000020b5ff0bb80;
    %load/vec4 v0000020b5ff88d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff892c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020b5ff88aa0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff888c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff895e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020b5ff892c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020b5ff88aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff895e0_0, 0;
    %load/vec4 v0000020b5ff88b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020b5ff892c0_0, 0;
    %load/vec4 v0000020b5ff89540_0;
    %assign/vec4 v0000020b5ff88960_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff88aa0_0, 0;
    %load/vec4 v0000020b5ff88fa0_0;
    %pad/u 32;
    %cmpi/u 10416, 0, 32;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0000020b5ff88fa0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020b5ff892c0_0, 0;
T_3.11 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000020b5ff88960_0;
    %load/vec4 v0000020b5ff888c0_0;
    %part/u 1;
    %assign/vec4 v0000020b5ff88aa0_0, 0;
    %load/vec4 v0000020b5ff88fa0_0;
    %pad/u 32;
    %cmpi/u 10416, 0, 32;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0000020b5ff88fa0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %load/vec4 v0000020b5ff888c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0000020b5ff888c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020b5ff888c0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff888c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020b5ff892c0_0, 0;
T_3.15 ;
T_3.13 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020b5ff88aa0_0, 0;
    %load/vec4 v0000020b5ff88fa0_0;
    %pad/u 32;
    %cmpi/u 10416, 0, 32;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v0000020b5ff88fa0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff88fa0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020b5ff892c0_0, 0;
T_3.17 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020b5ff895e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff892c0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020b5ff32400;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020b5ff890e0_0, 0, 3;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000020b5ff14030_0, 0, 14;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020b5ff140d0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b5ff32790_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0000020b5ff32400;
T_5 ;
    %wait E_0000020b5ff0bb80;
    %load/vec4 v0000020b5ff21ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff890e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020b5ff88c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff89040_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff140d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020b5ff890e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020b5ff89040_0, 0;
    %load/vec4 v0000020b5ff89360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020b5ff890e0_0, 0;
T_5.8 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0000020b5ff14030_0;
    %pad/u 32;
    %cmpi/u 5208, 0, 32;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0000020b5ff14030_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020b5ff890e0_0, 0;
T_5.11 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0000020b5ff14030_0;
    %pad/u 32;
    %cmpi/u 10416, 0, 32;
    %jmp/0xz  T_5.12, 5;
    %load/vec4 v0000020b5ff14030_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %load/vec4 v0000020b5ff89360_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000020b5ff140d0_0;
    %assign/vec4/off/d v0000020b5ff32790_0, 4, 5;
    %load/vec4 v0000020b5ff140d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.14, 5;
    %load/vec4 v0000020b5ff140d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020b5ff140d0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff140d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020b5ff890e0_0, 0;
T_5.15 ;
T_5.13 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0000020b5ff14030_0;
    %pad/u 32;
    %cmpi/u 10416, 0, 32;
    %jmp/0xz  T_5.16, 5;
    %load/vec4 v0000020b5ff14030_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020b5ff14030_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020b5ff890e0_0, 0;
T_5.17 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000020b5ff32790_0;
    %assign/vec4 v0000020b5ff88c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020b5ff89040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b5ff890e0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020b5ff144e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b5ff897c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000020b5ff144e0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000020b5ff897c0_0;
    %inv;
    %store/vec4 v0000020b5ff897c0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020b5ff144e0;
T_8 ;
    %vpi_call 2 35 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020b5ff144e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b5ff8c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b5ff8b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b5ff8c280_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b5ff8c1e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000020b5ff8c280_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020b5ff8b7e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b5ff8b7e0_0, 0, 1;
T_8.0 ;
    %load/vec4 v0000020b5ff8afc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0000020b5ff0bb40;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 55 "$display", "TX Done." {0 0 0};
T_8.2 ;
    %load/vec4 v0000020b5ff8aa20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_0000020b5ff0b8c0;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 58 "$display", "RX Done. Received Byte = %h", v0000020b5ff8b380_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench/uart_tb.v";
    "src/uart_top.v";
    "src/baud_generator.v";
    "src/uart_rx.v";
    "src/uart_tx.v";
