###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 19:46:14 2023
#  Design:            fifo1_sram
#  Command:           optDesign -postRoute -setup -hold
###############################################################
Path 1: MET Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D    (v) checked with  leading edge of 'wclk'
Beginpoint: wptr_full/wbin_reg_3_/QN (v) triggered by  leading edge of 'wclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.620
- Setup                         0.058
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.672
- Arrival Time                  1.670
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.026     0.621      0.103     DFFARX1_LVT       wptr_full/wbin_reg_3_/CLK
      0.169     0.789      0.074     DFFARX1_LVT       wptr_full/wbin_reg_3_/QN
      0.000     0.789      0.074     INVX4_LVT         wptr_full/FE_OFC170_n_26/A
      0.076     0.865      0.073     INVX4_LVT         wptr_full/FE_OFC170_n_26/Y
      0.000     0.866      0.073     NAND4X0_LVT       wptr_full/FE_RC_32_0/A1
      0.056     0.922      0.081     NAND4X0_LVT       wptr_full/FE_RC_32_0/Y
      0.000     0.922      0.081     INVX1_LVT         wptr_full/FE_RC_33_0/A
      0.086     1.008      0.078     INVX1_LVT         wptr_full/FE_RC_33_0/Y
      0.000     1.008      0.078     NAND4X0_LVT       wptr_full/g3686__6417/A1
      0.057     1.065      0.124     NAND4X0_LVT       wptr_full/g3686__6417/Y
      0.000     1.065      0.124     NBUFFX2_LVT       wptr_full/FE_OCPC209_n_62/A
      0.102     1.167      0.050     NBUFFX2_LVT       wptr_full/FE_OCPC209_n_62/Y
      0.000     1.167      0.050     OAI22X2_LVT       wptr_full/g62/A2
      0.135     1.303      0.043     OAI22X2_LVT       wptr_full/g62/Y
      0.000     1.303      0.043     XOR3X2_LVT        wptr_full/g3663__8246/A3
      0.093     1.396      0.074     XOR3X2_LVT        wptr_full/g3663__8246/Y
      0.000     1.396      0.074     OA22X1_LVT        wptr_full/g1897__5526/A2
      0.108     1.504      0.046     OA22X1_LVT        wptr_full/g1897__5526/Y
      0.000     1.504      0.046     AND3X1_LVT        wptr_full/g1887__5107/A1
      0.076     1.580      0.036     AND3X1_LVT        wptr_full/g1887__5107/Y
      0.000     1.580      0.036     AND3X1_LVT        wptr_full/g1882__1666/A3
      0.090     1.670      0.042     AND3X1_LVT        wptr_full/g1882__1666/Y
      0.000     1.670      0.042     DFFARX2_LVT       wptr_full/wfull_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.026     0.620      0.103     DFFARX2_LVT       wptr_full/wfull_reg/CLK
      ---------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/D   (v) checked with  leading edge of 'rclk'
Beginpoint: rptr_empty/rbin_reg_3_/QN (^) triggered by  leading edge of 'rclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Setup                         0.063
+ Phase Shift                   1.220
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.694
- Arrival Time                  1.690
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      0.168     0.771      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_3_/QN
      0.000     0.771      0.057     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/A
      0.042     0.813      0.051     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/Y
      0.000     0.813      0.051     AND2X2_LVT        rptr_empty/g3667__1705/A2
      0.114     0.927      0.063     AND2X2_LVT        rptr_empty/g3667__1705/Y
      0.000     0.927      0.063     AND2X1_LVT        rptr_empty/FE_RC_1_0/A1
      0.076     1.003      0.030     AND2X1_LVT        rptr_empty/FE_RC_1_0/Y
      0.000     1.003      0.030     NAND3X0_LVT       rptr_empty/FE_RC_14_0/A1
      0.060     1.063      0.079     NAND3X0_LVT       rptr_empty/FE_RC_14_0/Y
      0.000     1.063      0.079     OR3X1_LVT         rptr_empty/g3636__6131/A2
      0.107     1.170      0.054     OR3X1_LVT         rptr_empty/g3636__6131/Y
      0.000     1.170      0.054     XNOR2X2_LVT       rptr_empty/g3619__4319/A1
      0.143     1.313      0.071     XNOR2X2_LVT       rptr_empty/g3619__4319/Y
      0.000     1.313      0.071     FADDX1_LVT        rptr_empty/g1604__8428/A
      0.164     1.477      0.052     FADDX1_LVT        rptr_empty/g1604__8428/S
      0.000     1.477      0.052     AND4X1_LVT        rptr_empty/g3691__2398/A3
      0.123     1.600      0.059     AND4X1_LVT        rptr_empty/g3691__2398/Y
      0.000     1.600      0.059     AND3X1_LVT        rptr_empty/g1554__4733/A1
      0.090     1.690      0.042     AND3X1_LVT        rptr_empty/g1554__4733/Y
      0.000     1.690      0.042     DFFASX2_LVT       rptr_empty/rempty_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFASX2_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.044
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.197
- Arrival Time                  1.145
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.242     0.803      0.083     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.803      0.083     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.097     0.900      0.078     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.901      0.078     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.109     1.111      0.088     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.035     1.145      0.158     SRAM2RW128x8      fifomem/genblk1_5__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.632
- Setup                        -0.043
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.194
- Arrival Time                  1.140
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.242     0.803      0.083     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.803      0.083     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.097     0.900      0.078     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.901      0.078     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.109     1.111      0.088     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.029     1.140      0.164     SRAM2RW128x8      fifomem/genblk1_0__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.037     0.632      0.201     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.043
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.206
- Arrival Time                  1.144
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.242     0.803      0.083     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.803      0.083     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.097     0.900      0.078     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.901      0.078     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.109     1.111      0.088     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.034     1.144      0.159     SRAM2RW128x8      fifomem/genblk1_7__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.042
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.205
- Arrival Time                  1.142
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.242     0.803      0.083     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.803      0.083     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.097     0.900      0.078     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.901      0.078     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.109     1.111      0.088     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.032     1.142      0.161     SRAM2RW128x8      fifomem/genblk1_4__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.048     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.054
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.207
- Arrival Time                  1.113
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.003     0.989      0.086     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/A
      0.105     1.094      0.082     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/Y
      0.019     1.113      0.129     SRAM2RW128x8      fifomem/genblk1_5__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.216
- Arrival Time                  1.112
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.003     0.989      0.086     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/A
      0.105     1.094      0.082     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/Y
      0.018     1.112      0.129     SRAM2RW128x8      fifomem/genblk1_7__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.218
- Arrival Time                  1.108
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.000     0.986      0.086     NBUFFX2_LVT       fifomem/FE_PHC216_FE_OFN57_wdata_6/A
      0.104     1.089      0.077     NBUFFX2_LVT       fifomem/FE_PHC216_FE_OFN57_wdata_6/Y
      0.018     1.108      0.121     SRAM2RW128x8      fifomem/genblk1_4__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.048     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.205
- Arrival Time                  1.093
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.246     0.810      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.810      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.063     0.874      0.083     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.879      0.083     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.074     0.953      0.070     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.003     0.956      0.071     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/A
      0.115     1.071      0.085     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/Y
      0.023     1.093      0.140     SRAM2RW128x8      fifomem/genblk1_5__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.213
- Arrival Time                  1.092
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.564      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.246     0.810      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.810      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.063     0.874      0.083     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.879      0.083     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.074     0.953      0.070     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.003     0.956      0.071     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/A
      0.115     1.071      0.085     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/Y
      0.022     1.092      0.141     SRAM2RW128x8      fifomem/genblk1_7__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/CSB1 (^) checked with  leading edge of 'wclk'
Beginpoint: wptr_full/wbin_reg_8_/Q   (^) triggered by  leading edge of 'wclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                         0.097
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.629
- Arrival Time                  1.503
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.452      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.025     0.620      0.103     DFFARX1_LVT       wptr_full/wbin_reg_8_/CLK
      0.214     0.833      0.041     DFFARX1_LVT       wptr_full/wbin_reg_8_/Q
      0.000     0.833      0.041     NBUFFX2_LVT       wptr_full/FE_OFC40_waddr_8/A
      0.081     0.915      0.066     NBUFFX2_LVT       wptr_full/FE_OFC40_waddr_8/Y
      0.000     0.915      0.066     INVX1_LVT         fifomem/g283/A
      0.032     0.947      0.045     INVX1_LVT         fifomem/g283/Y
      0.000     0.947      0.045     AND2X1_LVT        fifomem/g275__1617/A1
      0.098     1.045      0.065     AND2X1_LVT        fifomem/g275__1617/Y
      0.000     1.045      0.065     NAND2X0_LVT       fifomem/g272__5526/A1
      0.135     1.181      0.162     NAND2X0_LVT       fifomem/g272__5526/Y
      0.000     1.181      0.162     NBUFFX4_HVT       fifomem/FE_OFC69_n_29/A
      0.285     1.466      0.139     NBUFFX4_HVT       fifomem/FE_OFC69_n_29/Y
      0.037     1.503      0.221     SRAM2RW128x8      fifomem/genblk1_1__U/CSB1
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.189
- Arrival Time                  1.062
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.028     1.062      0.139     SRAM2RW128x8      fifomem/genblk1_1__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.189
- Arrival Time                  1.062
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.804      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.028     1.062      0.139     SRAM2RW128x8      fifomem/genblk1_3__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.217
- Arrival Time                  1.083
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.246     0.810      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.810      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.063     0.874      0.083     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.879      0.083     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.074     0.953      0.070     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.002     0.955      0.071     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/A
      0.104     1.059      0.075     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/Y
      0.024     1.083      0.134     SRAM2RW128x8      fifomem/genblk1_6__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.645      0.189     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.218
- Arrival Time                  1.083
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.246     0.810      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.810      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.063     0.874      0.083     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.879      0.083     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.074     0.953      0.070     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.002     0.955      0.071     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/A
      0.104     1.059      0.075     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/Y
      0.024     1.083      0.134     SRAM2RW128x8      fifomem/genblk1_2__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.646      0.188     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.040
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.193
- Arrival Time                  1.057
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.141     1.020      0.118     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.037     1.057      0.192     SRAM2RW128x8      fifomem/genblk1_5__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.213
- Arrival Time                  1.078
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.246     0.810      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.810      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.063     0.874      0.083     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.879      0.083     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.074     0.953      0.070     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.002     0.955      0.071     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/A
      0.104     1.059      0.075     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/Y
      0.018     1.078      0.139     SRAM2RW128x8      fifomem/genblk1_4__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.048     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.632
- Setup                        -0.039
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.190
- Arrival Time                  1.052
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.141     1.020      0.118     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.032     1.052      0.197     SRAM2RW128x8      fifomem/genblk1_0__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.037     0.632      0.201     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.064
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.229
- Arrival Time                  1.091
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.007     0.993      0.086     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/A
      0.085     1.078      0.057     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/Y
      0.013     1.091      0.089     SRAM2RW128x8      fifomem/genblk1_6__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.645      0.189     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.064
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.230
- Arrival Time                  1.091
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.007     0.993      0.086     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/A
      0.085     1.078      0.057     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/Y
      0.013     1.091      0.089     SRAM2RW128x8      fifomem/genblk1_2__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.646      0.188     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.205
- Arrival Time                  1.065
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.030     1.065      0.136     SRAM2RW128x8      fifomem/genblk1_5__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.632
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.203
- Arrival Time                  1.060
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.804      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.025     1.060      0.141     SRAM2RW128x8      fifomem/genblk1_0__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.037     0.632      0.201     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/CSB1 (^) checked with  leading edge of 'wclk'
Beginpoint: wptr_full/wbin_reg_8_/Q   (v) triggered by  leading edge of 'wclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                         0.093
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.633
- Arrival Time                  1.489
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.452      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.025     0.620      0.103     DFFARX1_LVT       wptr_full/wbin_reg_8_/CLK
      0.204     0.823      0.037     DFFARX1_LVT       wptr_full/wbin_reg_8_/Q
      0.000     0.823      0.037     NBUFFX2_LVT       wptr_full/FE_OFC40_waddr_8/A
      0.080     0.903      0.052     NBUFFX2_LVT       wptr_full/FE_OFC40_waddr_8/Y
      0.000     0.903      0.052     NAND2X0_LVT       fifomem/g280__5122/A1
      0.215     1.119      0.234     NAND2X0_LVT       fifomem/g280__5122/Y
      0.000     1.119      0.234     OR2X2_RVT         fifomem/g268__5107/A2
      0.218     1.337      0.105     OR2X2_RVT         fifomem/g268__5107/Y
      0.001     1.339      0.105     NBUFFX2_LVT       fifomem/FE_OFC71_n_31/A
      0.125     1.464      0.093     NBUFFX2_LVT       fifomem/FE_OFC71_n_31/Y
      0.025     1.489      0.162     SRAM2RW128x8      fifomem/genblk1_3__U/CSB1
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.039
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.202
- Arrival Time                  1.056
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.141     1.020      0.118     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.036     1.056      0.193     SRAM2RW128x8      fifomem/genblk1_7__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.038
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.201
- Arrival Time                  1.055
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.141     1.020      0.118     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.034     1.055      0.194     SRAM2RW128x8      fifomem/genblk1_4__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.048     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.214
- Arrival Time                  1.064
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.029     1.064      0.137     SRAM2RW128x8      fifomem/genblk1_7__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.216
- Arrival Time                  1.066
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.031     1.066      0.136     SRAM2RW128x8      fifomem/genblk1_6__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.645      0.189     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.214
- Arrival Time                  1.062
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.804      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.027     1.062      0.139     SRAM2RW128x8      fifomem/genblk1_4__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.048     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.217
- Arrival Time                  1.066
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.804      0.082     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.805      0.082     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.127     1.035      0.081     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.031     1.066      0.136     SRAM2RW128x8      fifomem/genblk1_2__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.646      0.188     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin rptr_empty/rptr_reg_7_/CLK 
Endpoint:   rptr_empty/rptr_reg_7_/SI (v) checked with  leading edge of 'rclk'
Beginpoint: rptr_empty/rbin_reg_3_/QN (^) triggered by  leading edge of 'rclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Setup                         0.258
+ Phase Shift                   1.220
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.498
- Arrival Time                  1.338
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      0.168     0.771      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_3_/QN
      0.000     0.771      0.057     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/A
      0.042     0.813      0.051     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/Y
      0.000     0.813      0.051     AND2X2_LVT        rptr_empty/g3667__1705/A2
      0.114     0.927      0.063     AND2X2_LVT        rptr_empty/g3667__1705/Y
      0.000     0.927      0.063     AND2X1_LVT        rptr_empty/FE_RC_1_0/A1
      0.076     1.003      0.030     AND2X1_LVT        rptr_empty/FE_RC_1_0/Y
      0.000     1.003      0.030     NAND3X0_LVT       rptr_empty/FE_RC_14_0/A1
      0.060     1.063      0.079     NAND3X0_LVT       rptr_empty/FE_RC_14_0/Y
      0.000     1.063      0.079     OR3X1_LVT         rptr_empty/g3636__6131/A2
      0.107     1.170      0.054     OR3X1_LVT         rptr_empty/g3636__6131/Y
      0.000     1.170      0.054     XNOR2X2_LVT       rptr_empty/g3619__4319/A1
      0.143     1.313      0.071     XNOR2X2_LVT       rptr_empty/g3619__4319/Y
      0.000     1.313      0.071     INVX0_LVT         rptr_empty/g3616/A
      0.025     1.338      0.040     INVX0_LVT         rptr_empty/g3616/Y
      0.000     1.338      0.040     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/SI
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.607      0.087     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.065
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.201
- Arrival Time                  1.039
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.972      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.972      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.051     1.023      0.053     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.016     1.039      0.094     SRAM2RW128x8      fifomem/genblk1_1__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.065
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.201
- Arrival Time                  1.040
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.972      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.972      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.051     1.023      0.053     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.017     1.040      0.094     SRAM2RW128x8      fifomem/genblk1_3__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.058
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.194
- Arrival Time                  1.029
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.013     1.029      0.118     SRAM2RW128x8      fifomem/genblk1_1__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.058
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.194
- Arrival Time                  1.029
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.013     1.029      0.118     SRAM2RW128x8      fifomem/genblk1_3__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.061
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.214
- Arrival Time                  1.044
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.029     1.044      0.106     SRAM2RW128x8      fifomem/genblk1_5__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.632
- Setup                        -0.060
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.211
- Arrival Time                  1.040
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.025     1.040      0.110     SRAM2RW128x8      fifomem/genblk1_0__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.037     0.632      0.201     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.061
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.196
- Arrival Time                  1.024
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.803      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.085     0.888      0.061     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.061     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.942      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.061     1.003      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.020     1.024      0.111     SRAM2RW128x8      fifomem/genblk1_1__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.061
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.196
- Arrival Time                  1.024
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.564      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.803      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.085     0.888      0.061     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.061     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.942      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.061     1.003      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.020     1.024      0.111     SRAM2RW128x8      fifomem/genblk1_3__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.060
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.196
- Arrival Time                  1.018
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.242     0.803      0.083     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.083     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.097     0.900      0.078     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.901      0.078     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.016     1.018      0.112     SRAM2RW128x8      fifomem/genblk1_1__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.060
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.196
- Arrival Time                  1.018
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.242     0.803      0.083     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.083     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.097     0.900      0.078     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.901      0.078     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.002      0.065     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.016     1.018      0.112     SRAM2RW128x8      fifomem/genblk1_3__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.059
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.223
- Arrival Time                  1.044
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.028     1.044      0.106     SRAM2RW128x8      fifomem/genblk1_7__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.188
- Arrival Time                  1.009
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.024     1.009      0.142     SRAM2RW128x8      fifomem/genblk1_1__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.021     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.616
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.188
- Arrival Time                  1.009
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.259     0.823      0.091     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.823      0.091     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.065     0.888      0.085     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.006     0.894      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.092     0.986      0.086     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.024     1.009      0.142     SRAM2RW128x8      fifomem/genblk1_3__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.616      0.213     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.643
- Setup                        -0.059
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.222
- Arrival Time                  1.042
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.027     1.042      0.108     SRAM2RW128x8      fifomem/genblk1_4__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.048     0.643      0.191     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.633
- Setup                        -0.064
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.217
- Arrival Time                  1.032
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.803      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.085     0.888      0.061     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.061     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.003     0.942      0.063     INVX8_LVT         fifomem/FE_OFC87_wdata_5/A
      0.069     1.012      0.056     INVX8_LVT         fifomem/FE_OFC87_wdata_5/Y
      0.021     1.032      0.094     SRAM2RW128x8      fifomem/genblk1_5__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.633      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.064
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.229
- Arrival Time                  1.042
= Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.972      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.972      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.051     1.023      0.053     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.019     1.042      0.091     SRAM2RW128x8      fifomem/genblk1_6__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.645      0.189     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.063
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.230
- Arrival Time                  1.042
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.247     0.811      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.811      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.063     0.874      0.080     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.006     0.880      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.972      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.972      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.051     1.023      0.053     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.019     1.042      0.091     SRAM2RW128x8      fifomem/genblk1_2__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.646      0.188     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.057
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.222
- Arrival Time                  1.031
= Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.016     1.031      0.116     SRAM2RW128x8      fifomem/genblk1_6__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.645      0.189     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.056
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.223
- Arrival Time                  1.031
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.765      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.765      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.821      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.821      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.859      0.043     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.859      0.043     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.058     0.917      0.061     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.920      0.061     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.095     1.015      0.054     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.016     1.031      0.116     SRAM2RW128x8      fifomem/genblk1_2__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.646      0.188     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------

