
Test_USART_GPS_L4_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a698  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800a828  0800a828  0001a828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ad34  0800ad34  0001ad34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ad3c  0800ad3c  0001ad3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ad40  0800ad40  0001ad40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000228  20000000  0800ad44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001a1c  20000228  0800af6c  00020228  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001c44  0800af6c  00021c44  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001198c  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002173  00000000  00000000  00031be4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f78  00000000  00000000  00033d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e70  00000000  00000000  00034cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006d90  00000000  00000000  00035b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000529a  00000000  00000000  0003c8d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00041b6a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005358  00000000  00000000  00041be8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000024  00000000  00000000  00046f40  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000004e  00000000  00000000  00046f64  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a810 	.word	0x0800a810

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	0800a810 	.word	0x0800a810

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_d2iz>:
 8000b44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b4c:	d215      	bcs.n	8000b7a <__aeabi_d2iz+0x36>
 8000b4e:	d511      	bpl.n	8000b74 <__aeabi_d2iz+0x30>
 8000b50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b58:	d912      	bls.n	8000b80 <__aeabi_d2iz+0x3c>
 8000b5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	bf18      	it	ne
 8000b70:	4240      	negne	r0, r0
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d105      	bne.n	8000b8c <__aeabi_d2iz+0x48>
 8000b80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	bf08      	it	eq
 8000b86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop

08000b94 <__aeabi_d2uiz>:
 8000b94:	004a      	lsls	r2, r1, #1
 8000b96:	d211      	bcs.n	8000bbc <__aeabi_d2uiz+0x28>
 8000b98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b9c:	d211      	bcs.n	8000bc2 <__aeabi_d2uiz+0x2e>
 8000b9e:	d50d      	bpl.n	8000bbc <__aeabi_d2uiz+0x28>
 8000ba0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba8:	d40e      	bmi.n	8000bc8 <__aeabi_d2uiz+0x34>
 8000baa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d102      	bne.n	8000bce <__aeabi_d2uiz+0x3a>
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	4770      	bx	lr
 8000bce:	f04f 0000 	mov.w	r0, #0
 8000bd2:	4770      	bx	lr

08000bd4 <__aeabi_d2f>:
 8000bd4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bdc:	bf24      	itt	cs
 8000bde:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000be6:	d90d      	bls.n	8000c04 <__aeabi_d2f+0x30>
 8000be8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bfc:	bf08      	it	eq
 8000bfe:	f020 0001 	biceq.w	r0, r0, #1
 8000c02:	4770      	bx	lr
 8000c04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c08:	d121      	bne.n	8000c4e <__aeabi_d2f+0x7a>
 8000c0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c0e:	bfbc      	itt	lt
 8000c10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c14:	4770      	bxlt	lr
 8000c16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1e:	f1c2 0218 	rsb	r2, r2, #24
 8000c22:	f1c2 0c20 	rsb	ip, r2, #32
 8000c26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2e:	bf18      	it	ne
 8000c30:	f040 0001 	orrne.w	r0, r0, #1
 8000c34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c40:	ea40 000c 	orr.w	r0, r0, ip
 8000c44:	fa23 f302 	lsr.w	r3, r3, r2
 8000c48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c4c:	e7cc      	b.n	8000be8 <__aeabi_d2f+0x14>
 8000c4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c52:	d107      	bne.n	8000c64 <__aeabi_d2f+0x90>
 8000c54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c58:	bf1e      	ittt	ne
 8000c5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c62:	4770      	bxne	lr
 8000c64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop

08000c74 <__aeabi_uldivmod>:
 8000c74:	b953      	cbnz	r3, 8000c8c <__aeabi_uldivmod+0x18>
 8000c76:	b94a      	cbnz	r2, 8000c8c <__aeabi_uldivmod+0x18>
 8000c78:	2900      	cmp	r1, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	2800      	cmpeq	r0, #0
 8000c7e:	bf1c      	itt	ne
 8000c80:	f04f 31ff 	movne.w	r1, #4294967295
 8000c84:	f04f 30ff 	movne.w	r0, #4294967295
 8000c88:	f000 b97a 	b.w	8000f80 <__aeabi_idiv0>
 8000c8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c94:	f000 f806 	bl	8000ca4 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4770      	bx	lr

08000ca4 <__udivmoddi4>:
 8000ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca8:	468c      	mov	ip, r1
 8000caa:	460d      	mov	r5, r1
 8000cac:	4604      	mov	r4, r0
 8000cae:	9e08      	ldr	r6, [sp, #32]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d151      	bne.n	8000d58 <__udivmoddi4+0xb4>
 8000cb4:	428a      	cmp	r2, r1
 8000cb6:	4617      	mov	r7, r2
 8000cb8:	d96d      	bls.n	8000d96 <__udivmoddi4+0xf2>
 8000cba:	fab2 fe82 	clz	lr, r2
 8000cbe:	f1be 0f00 	cmp.w	lr, #0
 8000cc2:	d00b      	beq.n	8000cdc <__udivmoddi4+0x38>
 8000cc4:	f1ce 0c20 	rsb	ip, lr, #32
 8000cc8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000ccc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cd0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cd4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cd8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cdc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ce0:	0c25      	lsrs	r5, r4, #16
 8000ce2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ce6:	fa1f f987 	uxth.w	r9, r7
 8000cea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cf2:	fb08 f309 	mul.w	r3, r8, r9
 8000cf6:	42ab      	cmp	r3, r5
 8000cf8:	d90a      	bls.n	8000d10 <__udivmoddi4+0x6c>
 8000cfa:	19ed      	adds	r5, r5, r7
 8000cfc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d00:	f080 8123 	bcs.w	8000f4a <__udivmoddi4+0x2a6>
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	f240 8120 	bls.w	8000f4a <__udivmoddi4+0x2a6>
 8000d0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d0e:	443d      	add	r5, r7
 8000d10:	1aed      	subs	r5, r5, r3
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d20:	fb00 f909 	mul.w	r9, r0, r9
 8000d24:	45a1      	cmp	r9, r4
 8000d26:	d909      	bls.n	8000d3c <__udivmoddi4+0x98>
 8000d28:	19e4      	adds	r4, r4, r7
 8000d2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2e:	f080 810a 	bcs.w	8000f46 <__udivmoddi4+0x2a2>
 8000d32:	45a1      	cmp	r9, r4
 8000d34:	f240 8107 	bls.w	8000f46 <__udivmoddi4+0x2a2>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	443c      	add	r4, r7
 8000d3c:	eba4 0409 	sub.w	r4, r4, r9
 8000d40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d44:	2100      	movs	r1, #0
 8000d46:	2e00      	cmp	r6, #0
 8000d48:	d061      	beq.n	8000e0e <__udivmoddi4+0x16a>
 8000d4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d4e:	2300      	movs	r3, #0
 8000d50:	6034      	str	r4, [r6, #0]
 8000d52:	6073      	str	r3, [r6, #4]
 8000d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xc8>
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d054      	beq.n	8000e0a <__udivmoddi4+0x166>
 8000d60:	2100      	movs	r1, #0
 8000d62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d66:	4608      	mov	r0, r1
 8000d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6c:	fab3 f183 	clz	r1, r3
 8000d70:	2900      	cmp	r1, #0
 8000d72:	f040 808e 	bne.w	8000e92 <__udivmoddi4+0x1ee>
 8000d76:	42ab      	cmp	r3, r5
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xdc>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 80fa 	bhi.w	8000f74 <__udivmoddi4+0x2d0>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb65 0503 	sbc.w	r5, r5, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	46ac      	mov	ip, r5
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d03f      	beq.n	8000e0e <__udivmoddi4+0x16a>
 8000d8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	b912      	cbnz	r2, 8000d9e <__udivmoddi4+0xfa>
 8000d98:	2701      	movs	r7, #1
 8000d9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d9e:	fab7 fe87 	clz	lr, r7
 8000da2:	f1be 0f00 	cmp.w	lr, #0
 8000da6:	d134      	bne.n	8000e12 <__udivmoddi4+0x16e>
 8000da8:	1beb      	subs	r3, r5, r7
 8000daa:	0c3a      	lsrs	r2, r7, #16
 8000dac:	fa1f fc87 	uxth.w	ip, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000db6:	0c25      	lsrs	r5, r4, #16
 8000db8:	fb02 3318 	mls	r3, r2, r8, r3
 8000dbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dc0:	fb0c f308 	mul.w	r3, ip, r8
 8000dc4:	42ab      	cmp	r3, r5
 8000dc6:	d907      	bls.n	8000dd8 <__udivmoddi4+0x134>
 8000dc8:	19ed      	adds	r5, r5, r7
 8000dca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x132>
 8000dd0:	42ab      	cmp	r3, r5
 8000dd2:	f200 80d1 	bhi.w	8000f78 <__udivmoddi4+0x2d4>
 8000dd6:	4680      	mov	r8, r0
 8000dd8:	1aed      	subs	r5, r5, r3
 8000dda:	b2a3      	uxth	r3, r4
 8000ddc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000de0:	fb02 5510 	mls	r5, r2, r0, r5
 8000de4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000de8:	fb0c fc00 	mul.w	ip, ip, r0
 8000dec:	45a4      	cmp	ip, r4
 8000dee:	d907      	bls.n	8000e00 <__udivmoddi4+0x15c>
 8000df0:	19e4      	adds	r4, r4, r7
 8000df2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x15a>
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	f200 80b8 	bhi.w	8000f6e <__udivmoddi4+0x2ca>
 8000dfe:	4618      	mov	r0, r3
 8000e00:	eba4 040c 	sub.w	r4, r4, ip
 8000e04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e08:	e79d      	b.n	8000d46 <__udivmoddi4+0xa2>
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1ce 0420 	rsb	r4, lr, #32
 8000e16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000e22:	0c3a      	lsrs	r2, r7, #16
 8000e24:	fa25 f404 	lsr.w	r4, r5, r4
 8000e28:	ea48 0803 	orr.w	r8, r8, r3
 8000e2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e34:	fb02 4411 	mls	r4, r2, r1, r4
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e40:	fb01 f30c 	mul.w	r3, r1, ip
 8000e44:	42ab      	cmp	r3, r5
 8000e46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e4a:	d909      	bls.n	8000e60 <__udivmoddi4+0x1bc>
 8000e4c:	19ed      	adds	r5, r5, r7
 8000e4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e52:	f080 808a 	bcs.w	8000f6a <__udivmoddi4+0x2c6>
 8000e56:	42ab      	cmp	r3, r5
 8000e58:	f240 8087 	bls.w	8000f6a <__udivmoddi4+0x2c6>
 8000e5c:	3902      	subs	r1, #2
 8000e5e:	443d      	add	r5, r7
 8000e60:	1aeb      	subs	r3, r5, r3
 8000e62:	fa1f f588 	uxth.w	r5, r8
 8000e66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000e6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e72:	fb00 f30c 	mul.w	r3, r0, ip
 8000e76:	42ab      	cmp	r3, r5
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1e6>
 8000e7a:	19ed      	adds	r5, r5, r7
 8000e7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e80:	d26f      	bcs.n	8000f62 <__udivmoddi4+0x2be>
 8000e82:	42ab      	cmp	r3, r5
 8000e84:	d96d      	bls.n	8000f62 <__udivmoddi4+0x2be>
 8000e86:	3802      	subs	r0, #2
 8000e88:	443d      	add	r5, r7
 8000e8a:	1aeb      	subs	r3, r5, r3
 8000e8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e90:	e78f      	b.n	8000db2 <__udivmoddi4+0x10e>
 8000e92:	f1c1 0720 	rsb	r7, r1, #32
 8000e96:	fa22 f807 	lsr.w	r8, r2, r7
 8000e9a:	408b      	lsls	r3, r1
 8000e9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ea0:	ea48 0303 	orr.w	r3, r8, r3
 8000ea4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ea8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eac:	40fd      	lsrs	r5, r7
 8000eae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000eb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000eb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000eba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000ebe:	fa1f f883 	uxth.w	r8, r3
 8000ec2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ec6:	fb09 f408 	mul.w	r4, r9, r8
 8000eca:	42ac      	cmp	r4, r5
 8000ecc:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x244>
 8000ed6:	18ed      	adds	r5, r5, r3
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d243      	bcs.n	8000f66 <__udivmoddi4+0x2c2>
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	d941      	bls.n	8000f66 <__udivmoddi4+0x2c2>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	441d      	add	r5, r3
 8000ee8:	1b2d      	subs	r5, r5, r4
 8000eea:	fa1f fe8e 	uxth.w	lr, lr
 8000eee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ef2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ef6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45a0      	cmp	r8, r4
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x26e>
 8000f02:	18e4      	adds	r4, r4, r3
 8000f04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f08:	d229      	bcs.n	8000f5e <__udivmoddi4+0x2ba>
 8000f0a:	45a0      	cmp	r8, r4
 8000f0c:	d927      	bls.n	8000f5e <__udivmoddi4+0x2ba>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	441c      	add	r4, r3
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba4 0408 	sub.w	r4, r4, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454c      	cmp	r4, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	464d      	mov	r5, r9
 8000f24:	d315      	bcc.n	8000f52 <__udivmoddi4+0x2ae>
 8000f26:	d012      	beq.n	8000f4e <__udivmoddi4+0x2aa>
 8000f28:	b156      	cbz	r6, 8000f40 <__udivmoddi4+0x29c>
 8000f2a:	ebba 030e 	subs.w	r3, sl, lr
 8000f2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000f32:	fa04 f707 	lsl.w	r7, r4, r7
 8000f36:	40cb      	lsrs	r3, r1
 8000f38:	431f      	orrs	r7, r3
 8000f3a:	40cc      	lsrs	r4, r1
 8000f3c:	6037      	str	r7, [r6, #0]
 8000f3e:	6074      	str	r4, [r6, #4]
 8000f40:	2100      	movs	r1, #0
 8000f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f46:	4618      	mov	r0, r3
 8000f48:	e6f8      	b.n	8000d3c <__udivmoddi4+0x98>
 8000f4a:	4690      	mov	r8, r2
 8000f4c:	e6e0      	b.n	8000d10 <__udivmoddi4+0x6c>
 8000f4e:	45c2      	cmp	sl, r8
 8000f50:	d2ea      	bcs.n	8000f28 <__udivmoddi4+0x284>
 8000f52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f56:	eb69 0503 	sbc.w	r5, r9, r3
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7e4      	b.n	8000f28 <__udivmoddi4+0x284>
 8000f5e:	4628      	mov	r0, r5
 8000f60:	e7d7      	b.n	8000f12 <__udivmoddi4+0x26e>
 8000f62:	4640      	mov	r0, r8
 8000f64:	e791      	b.n	8000e8a <__udivmoddi4+0x1e6>
 8000f66:	4681      	mov	r9, r0
 8000f68:	e7be      	b.n	8000ee8 <__udivmoddi4+0x244>
 8000f6a:	4601      	mov	r1, r0
 8000f6c:	e778      	b.n	8000e60 <__udivmoddi4+0x1bc>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	443c      	add	r4, r7
 8000f72:	e745      	b.n	8000e00 <__udivmoddi4+0x15c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e708      	b.n	8000d8a <__udivmoddi4+0xe6>
 8000f78:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7c:	443d      	add	r5, r7
 8000f7e:	e72b      	b.n	8000dd8 <__udivmoddi4+0x134>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <HAL_Init+0x3c>)
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <HAL_Init+0x3c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f98:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9a:	2003      	movs	r0, #3
 8000f9c:	f000 f938 	bl	8001210 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f000 f80f 	bl	8000fc4 <HAL_InitTick>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	e001      	b.n	8000fb6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fb2:	f006 f867 	bl	8007084 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40022000 	.word	0x40022000

08000fc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000fd0:	4b16      	ldr	r3, [pc, #88]	; (800102c <HAL_InitTick+0x68>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d022      	beq.n	800101e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_InitTick+0x6c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <HAL_InitTick+0x68>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fe4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 f944 	bl	800127a <HAL_SYSTICK_Config>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d10f      	bne.n	8001018 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b0f      	cmp	r3, #15
 8000ffc:	d809      	bhi.n	8001012 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ffe:	2200      	movs	r2, #0
 8001000:	6879      	ldr	r1, [r7, #4]
 8001002:	f04f 30ff 	mov.w	r0, #4294967295
 8001006:	f000 f90e 	bl	8001226 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <HAL_InitTick+0x70>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	e007      	b.n	8001022 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	73fb      	strb	r3, [r7, #15]
 8001016:	e004      	b.n	8001022 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	73fb      	strb	r3, [r7, #15]
 800101c:	e001      	b.n	8001022 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001022:	7bfb      	ldrb	r3, [r7, #15]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000004 	.word	0x20000004
 8001030:	2000000c 	.word	0x2000000c
 8001034:	20000000 	.word	0x20000000

08001038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <HAL_IncTick+0x1c>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <HAL_IncTick+0x20>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4413      	add	r3, r2
 8001046:	4a03      	ldr	r2, [pc, #12]	; (8001054 <HAL_IncTick+0x1c>)
 8001048:	6013      	str	r3, [r2, #0]
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	20000278 	.word	0x20000278
 8001058:	20000004 	.word	0x20000004

0800105c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <HAL_GetTick+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000278 	.word	0x20000278

08001074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800109c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	60d3      	str	r3, [r2, #12]
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <__NVIC_GetPriorityGrouping+0x18>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	f003 0307 	and.w	r3, r3, #7
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	db0b      	blt.n	8001102 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ea:	4909      	ldr	r1, [pc, #36]	; (8001110 <__NVIC_EnableIRQ+0x38>)
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	095b      	lsrs	r3, r3, #5
 80010f2:	79fa      	ldrb	r2, [r7, #7]
 80010f4:	f002 021f 	and.w	r2, r2, #31
 80010f8:	2001      	movs	r0, #1
 80010fa:	fa00 f202 	lsl.w	r2, r0, r2
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000e100 	.word	0xe000e100

08001114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	db0a      	blt.n	800113e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	490d      	ldr	r1, [pc, #52]	; (8001160 <__NVIC_SetPriority+0x4c>)
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	440b      	add	r3, r1
 8001138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800113c:	e00a      	b.n	8001154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	4909      	ldr	r1, [pc, #36]	; (8001164 <__NVIC_SetPriority+0x50>)
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	3b04      	subs	r3, #4
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	0112      	lsls	r2, r2, #4
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	440b      	add	r3, r1
 8001152:	761a      	strb	r2, [r3, #24]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000e100 	.word	0xe000e100
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001168:	b480      	push	{r7}
 800116a:	b089      	sub	sp, #36	; 0x24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f1c3 0307 	rsb	r3, r3, #7
 8001182:	2b04      	cmp	r3, #4
 8001184:	bf28      	it	cs
 8001186:	2304      	movcs	r3, #4
 8001188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3304      	adds	r3, #4
 800118e:	2b06      	cmp	r3, #6
 8001190:	d902      	bls.n	8001198 <NVIC_EncodePriority+0x30>
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b03      	subs	r3, #3
 8001196:	e000      	b.n	800119a <NVIC_EncodePriority+0x32>
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	2201      	movs	r2, #1
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	1e5a      	subs	r2, r3, #1
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	401a      	ands	r2, r3
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ae:	2101      	movs	r1, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa01 f303 	lsl.w	r3, r1, r3
 80011b6:	1e59      	subs	r1, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	4313      	orrs	r3, r2
         );
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3724      	adds	r7, #36	; 0x24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011dc:	d301      	bcc.n	80011e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011de:	2301      	movs	r3, #1
 80011e0:	e00f      	b.n	8001202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e2:	4a0a      	ldr	r2, [pc, #40]	; (800120c <SysTick_Config+0x40>)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ea:	210f      	movs	r1, #15
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295
 80011f0:	f7ff ff90 	bl	8001114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f4:	4b05      	ldr	r3, [pc, #20]	; (800120c <SysTick_Config+0x40>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <SysTick_Config+0x40>)
 80011fc:	2207      	movs	r2, #7
 80011fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001200:	2300      	movs	r3, #0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	e000e010 	.word	0xe000e010

08001210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff ff2b 	bl	8001074 <__NVIC_SetPriorityGrouping>
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b086      	sub	sp, #24
 800122a:	af00      	add	r7, sp, #0
 800122c:	4603      	mov	r3, r0
 800122e:	60b9      	str	r1, [r7, #8]
 8001230:	607a      	str	r2, [r7, #4]
 8001232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001238:	f7ff ff40 	bl	80010bc <__NVIC_GetPriorityGrouping>
 800123c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	68b9      	ldr	r1, [r7, #8]
 8001242:	6978      	ldr	r0, [r7, #20]
 8001244:	f7ff ff90 	bl	8001168 <NVIC_EncodePriority>
 8001248:	4602      	mov	r2, r0
 800124a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124e:	4611      	mov	r1, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff5f 	bl	8001114 <__NVIC_SetPriority>
}
 8001256:	bf00      	nop
 8001258:	3718      	adds	r7, #24
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	4603      	mov	r3, r0
 8001266:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff ff33 	bl	80010d8 <__NVIC_EnableIRQ>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff ffa2 	bl	80011cc <SysTick_Config>
 8001288:	4603      	mov	r3, r0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e098      	b.n	80013d8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b4d      	ldr	r3, [pc, #308]	; (80013e4 <HAL_DMA_Init+0x150>)
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d80f      	bhi.n	80012d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b4b      	ldr	r3, [pc, #300]	; (80013e8 <HAL_DMA_Init+0x154>)
 80012ba:	4413      	add	r3, r2
 80012bc:	4a4b      	ldr	r2, [pc, #300]	; (80013ec <HAL_DMA_Init+0x158>)
 80012be:	fba2 2303 	umull	r2, r3, r2, r3
 80012c2:	091b      	lsrs	r3, r3, #4
 80012c4:	009a      	lsls	r2, r3, #2
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <HAL_DMA_Init+0x15c>)
 80012ce:	641a      	str	r2, [r3, #64]	; 0x40
 80012d0:	e00e      	b.n	80012f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b46      	ldr	r3, [pc, #280]	; (80013f4 <HAL_DMA_Init+0x160>)
 80012da:	4413      	add	r3, r2
 80012dc:	4a43      	ldr	r2, [pc, #268]	; (80013ec <HAL_DMA_Init+0x158>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	091b      	lsrs	r3, r3, #4
 80012e4:	009a      	lsls	r2, r3, #2
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a42      	ldr	r2, [pc, #264]	; (80013f8 <HAL_DMA_Init+0x164>)
 80012ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2202      	movs	r2, #2
 80012f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800130a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001314:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001320:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800132c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a1b      	ldr	r3, [r3, #32]
 8001332:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	4313      	orrs	r3, r2
 8001338:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800134a:	d039      	beq.n	80013c0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	4a27      	ldr	r2, [pc, #156]	; (80013f0 <HAL_DMA_Init+0x15c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d11a      	bne.n	800138c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001356:	4929      	ldr	r1, [pc, #164]	; (80013fc <HAL_DMA_Init+0x168>)
 8001358:	4b28      	ldr	r3, [pc, #160]	; (80013fc <HAL_DMA_Init+0x168>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001360:	f003 031c 	and.w	r3, r3, #28
 8001364:	200f      	movs	r0, #15
 8001366:	fa00 f303 	lsl.w	r3, r0, r3
 800136a:	43db      	mvns	r3, r3
 800136c:	4013      	ands	r3, r2
 800136e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001370:	4822      	ldr	r0, [pc, #136]	; (80013fc <HAL_DMA_Init+0x168>)
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <HAL_DMA_Init+0x168>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6859      	ldr	r1, [r3, #4]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f003 031c 	and.w	r3, r3, #28
 8001382:	fa01 f303 	lsl.w	r3, r1, r3
 8001386:	4313      	orrs	r3, r2
 8001388:	6003      	str	r3, [r0, #0]
 800138a:	e019      	b.n	80013c0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800138c:	491c      	ldr	r1, [pc, #112]	; (8001400 <HAL_DMA_Init+0x16c>)
 800138e:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <HAL_DMA_Init+0x16c>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001396:	f003 031c 	and.w	r3, r3, #28
 800139a:	200f      	movs	r0, #15
 800139c:	fa00 f303 	lsl.w	r3, r0, r3
 80013a0:	43db      	mvns	r3, r3
 80013a2:	4013      	ands	r3, r2
 80013a4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013a6:	4816      	ldr	r0, [pc, #88]	; (8001400 <HAL_DMA_Init+0x16c>)
 80013a8:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_DMA_Init+0x16c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6859      	ldr	r1, [r3, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b4:	f003 031c 	and.w	r3, r3, #28
 80013b8:	fa01 f303 	lsl.w	r3, r1, r3
 80013bc:	4313      	orrs	r3, r2
 80013be:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	40020407 	.word	0x40020407
 80013e8:	bffdfff8 	.word	0xbffdfff8
 80013ec:	cccccccd 	.word	0xcccccccd
 80013f0:	40020000 	.word	0x40020000
 80013f4:	bffdfbf8 	.word	0xbffdfbf8
 80013f8:	40020400 	.word	0x40020400
 80013fc:	400200a8 	.word	0x400200a8
 8001400:	400204a8 	.word	0x400204a8

08001404 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e072      	b.n	80014fc <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	f022 0201 	bic.w	r2, r2, #1
 8001424:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	4b36      	ldr	r3, [pc, #216]	; (8001508 <HAL_DMA_DeInit+0x104>)
 800142e:	429a      	cmp	r2, r3
 8001430:	d80f      	bhi.n	8001452 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	4b34      	ldr	r3, [pc, #208]	; (800150c <HAL_DMA_DeInit+0x108>)
 800143a:	4413      	add	r3, r2
 800143c:	4a34      	ldr	r2, [pc, #208]	; (8001510 <HAL_DMA_DeInit+0x10c>)
 800143e:	fba2 2303 	umull	r2, r3, r2, r3
 8001442:	091b      	lsrs	r3, r3, #4
 8001444:	009a      	lsls	r2, r3, #2
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a31      	ldr	r2, [pc, #196]	; (8001514 <HAL_DMA_DeInit+0x110>)
 800144e:	641a      	str	r2, [r3, #64]	; 0x40
 8001450:	e00e      	b.n	8001470 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	4b2f      	ldr	r3, [pc, #188]	; (8001518 <HAL_DMA_DeInit+0x114>)
 800145a:	4413      	add	r3, r2
 800145c:	4a2c      	ldr	r2, [pc, #176]	; (8001510 <HAL_DMA_DeInit+0x10c>)
 800145e:	fba2 2303 	umull	r2, r3, r2, r3
 8001462:	091b      	lsrs	r3, r3, #4
 8001464:	009a      	lsls	r2, r3, #2
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a2b      	ldr	r2, [pc, #172]	; (800151c <HAL_DMA_DeInit+0x118>)
 800146e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001480:	f002 021c 	and.w	r2, r2, #28
 8001484:	2101      	movs	r1, #1
 8001486:	fa01 f202 	lsl.w	r2, r1, r2
 800148a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001490:	4a20      	ldr	r2, [pc, #128]	; (8001514 <HAL_DMA_DeInit+0x110>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d10d      	bne.n	80014b2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001496:	4922      	ldr	r1, [pc, #136]	; (8001520 <HAL_DMA_DeInit+0x11c>)
 8001498:	4b21      	ldr	r3, [pc, #132]	; (8001520 <HAL_DMA_DeInit+0x11c>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a0:	f003 031c 	and.w	r3, r3, #28
 80014a4:	200f      	movs	r0, #15
 80014a6:	fa00 f303 	lsl.w	r3, r0, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	4013      	ands	r3, r2
 80014ae:	600b      	str	r3, [r1, #0]
 80014b0:	e00c      	b.n	80014cc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80014b2:	491c      	ldr	r1, [pc, #112]	; (8001524 <HAL_DMA_DeInit+0x120>)
 80014b4:	4b1b      	ldr	r3, [pc, #108]	; (8001524 <HAL_DMA_DeInit+0x120>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014bc:	f003 031c 	and.w	r3, r3, #28
 80014c0:	200f      	movs	r0, #15
 80014c2:	fa00 f303 	lsl.w	r3, r0, r3
 80014c6:	43db      	mvns	r3, r3
 80014c8:	4013      	ands	r3, r2
 80014ca:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40020407 	.word	0x40020407
 800150c:	bffdfff8 	.word	0xbffdfff8
 8001510:	cccccccd 	.word	0xcccccccd
 8001514:	40020000 	.word	0x40020000
 8001518:	bffdfbf8 	.word	0xbffdfbf8
 800151c:	40020400 	.word	0x40020400
 8001520:	400200a8 	.word	0x400200a8
 8001524:	400204a8 	.word	0x400204a8

08001528 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001536:	2300      	movs	r3, #0
 8001538:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001540:	2b01      	cmp	r3, #1
 8001542:	d101      	bne.n	8001548 <HAL_DMA_Start+0x20>
 8001544:	2302      	movs	r3, #2
 8001546:	e02e      	b.n	80015a6 <HAL_DMA_Start+0x7e>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2201      	movs	r2, #1
 800154c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b01      	cmp	r3, #1
 800155a:	d11d      	bne.n	8001598 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2202      	movs	r2, #2
 8001560:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2200      	movs	r2, #0
 8001568:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	6812      	ldr	r2, [r2, #0]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	f022 0201 	bic.w	r2, r2, #1
 8001578:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	68b9      	ldr	r1, [r7, #8]
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	f000 f9ae 	bl	80018e2 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	f042 0201 	orr.w	r2, r2, #1
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	e005      	b.n	80015a4 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2200      	movs	r2, #0
 800159c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 80015a0:	2302      	movs	r3, #2
 80015a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80015a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015bc:	2300      	movs	r3, #0
 80015be:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d101      	bne.n	80015ce <HAL_DMA_Start_IT+0x20>
 80015ca:	2302      	movs	r3, #2
 80015cc:	e04b      	b.n	8001666 <HAL_DMA_Start_IT+0xb8>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d13a      	bne.n	8001658 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2202      	movs	r2, #2
 80015e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2200      	movs	r2, #0
 80015ee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68fa      	ldr	r2, [r7, #12]
 80015f6:	6812      	ldr	r2, [r2, #0]
 80015f8:	6812      	ldr	r2, [r2, #0]
 80015fa:	f022 0201 	bic.w	r2, r2, #1
 80015fe:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	68b9      	ldr	r1, [r7, #8]
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	f000 f96b 	bl	80018e2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001610:	2b00      	cmp	r3, #0
 8001612:	d008      	beq.n	8001626 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	f042 020e 	orr.w	r2, r2, #14
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	e00f      	b.n	8001646 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	6812      	ldr	r2, [r2, #0]
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	f022 0204 	bic.w	r2, r2, #4
 8001634:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	f042 020a 	orr.w	r2, r2, #10
 8001644:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	6812      	ldr	r2, [r2, #0]
 800164e:	6812      	ldr	r2, [r2, #0]
 8001650:	f042 0201 	orr.w	r2, r2, #1
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	e005      	b.n	8001664 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001660:	2302      	movs	r3, #2
 8001662:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001664:	7dfb      	ldrb	r3, [r7, #23]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800166e:	b480      	push	{r7}
 8001670:	b085      	sub	sp, #20
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001680:	b2db      	uxtb	r3, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d008      	beq.n	8001698 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2204      	movs	r2, #4
 800168a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e022      	b.n	80016de <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	f022 020e 	bic.w	r2, r2, #14
 80016a6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	6812      	ldr	r2, [r2, #0]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	f022 0201 	bic.w	r2, r2, #1
 80016b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80016c0:	f002 021c 	and.w	r2, r2, #28
 80016c4:	2101      	movs	r1, #1
 80016c6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ca:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2201      	movs	r2, #1
 80016d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b084      	sub	sp, #16
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016f2:	2300      	movs	r3, #0
 80016f4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d005      	beq.n	800170e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2204      	movs	r2, #4
 8001706:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	e029      	b.n	8001762 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	6812      	ldr	r2, [r2, #0]
 8001718:	f022 020e 	bic.w	r2, r2, #14
 800171c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	6812      	ldr	r2, [r2, #0]
 8001726:	6812      	ldr	r2, [r2, #0]
 8001728:	f022 0201 	bic.w	r2, r2, #1
 800172c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001736:	f002 021c 	and.w	r2, r2, #28
 800173a:	2101      	movs	r1, #1
 800173c:	fa01 f202 	lsl.w	r2, r1, r2
 8001740:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2201      	movs	r2, #1
 8001746:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001756:	2b00      	cmp	r3, #0
 8001758:	d003      	beq.n	8001762 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	4798      	blx	r3
    }
  }
  return status;
 8001762:	7bfb      	ldrb	r3, [r7, #15]
}
 8001764:	4618      	mov	r0, r3
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001788:	f003 031c 	and.w	r3, r3, #28
 800178c:	2204      	movs	r2, #4
 800178e:	409a      	lsls	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	4013      	ands	r3, r2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d026      	beq.n	80017e6 <HAL_DMA_IRQHandler+0x7a>
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	f003 0304 	and.w	r3, r3, #4
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d021      	beq.n	80017e6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0320 	and.w	r3, r3, #32
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d107      	bne.n	80017c0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	6812      	ldr	r2, [r2, #0]
 80017ba:	f022 0204 	bic.w	r2, r2, #4
 80017be:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80017c8:	f002 021c 	and.w	r2, r2, #28
 80017cc:	2104      	movs	r1, #4
 80017ce:	fa01 f202 	lsl.w	r2, r1, r2
 80017d2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d071      	beq.n	80018c0 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80017e4:	e06c      	b.n	80018c0 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	f003 031c 	and.w	r3, r3, #28
 80017ee:	2202      	movs	r2, #2
 80017f0:	409a      	lsls	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4013      	ands	r3, r2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d02e      	beq.n	8001858 <HAL_DMA_IRQHandler+0xec>
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d029      	beq.n	8001858 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0320 	and.w	r3, r3, #32
 800180e:	2b00      	cmp	r3, #0
 8001810:	d10b      	bne.n	800182a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	6812      	ldr	r2, [r2, #0]
 800181c:	f022 020a 	bic.w	r2, r2, #10
 8001820:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2201      	movs	r2, #1
 8001826:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001832:	f002 021c 	and.w	r2, r2, #28
 8001836:	2102      	movs	r1, #2
 8001838:	fa01 f202 	lsl.w	r2, r1, r2
 800183c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184a:	2b00      	cmp	r3, #0
 800184c:	d038      	beq.n	80018c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001856:	e033      	b.n	80018c0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185c:	f003 031c 	and.w	r3, r3, #28
 8001860:	2208      	movs	r2, #8
 8001862:	409a      	lsls	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4013      	ands	r3, r2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d02a      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x156>
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	f003 0308 	and.w	r3, r3, #8
 8001872:	2b00      	cmp	r3, #0
 8001874:	d025      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	6812      	ldr	r2, [r2, #0]
 8001880:	f022 020e 	bic.w	r2, r2, #14
 8001884:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800188e:	f002 021c 	and.w	r2, r2, #28
 8001892:	2101      	movs	r1, #1
 8001894:	fa01 f202 	lsl.w	r2, r1, r2
 8001898:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d004      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
}
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b085      	sub	sp, #20
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80018f8:	f002 021c 	and.w	r2, r2, #28
 80018fc:	2101      	movs	r1, #1
 80018fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001902:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b10      	cmp	r3, #16
 8001912:	d108      	bne.n	8001926 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001924:	e007      	b.n	8001936 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	60da      	str	r2, [r3, #12]
}
 8001936:	bf00      	nop
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
	...

08001944 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001944:	b480      	push	{r7}
 8001946:	b087      	sub	sp, #28
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001952:	e17f      	b.n	8001c54 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	2101      	movs	r1, #1
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	4013      	ands	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b00      	cmp	r3, #0
 8001968:	f000 8171 	beq.w	8001c4e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b02      	cmp	r3, #2
 8001972:	d003      	beq.n	800197c <HAL_GPIO_Init+0x38>
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b12      	cmp	r3, #18
 800197a:	d123      	bne.n	80019c4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	08da      	lsrs	r2, r3, #3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3208      	adds	r2, #8
 8001984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001988:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	220f      	movs	r2, #15
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	43db      	mvns	r3, r3
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	4013      	ands	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	691a      	ldr	r2, [r3, #16]
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	08da      	lsrs	r2, r3, #3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	3208      	adds	r2, #8
 80019be:	6939      	ldr	r1, [r7, #16]
 80019c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	2203      	movs	r2, #3
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4013      	ands	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f003 0203 	and.w	r2, r3, #3
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d00b      	beq.n	8001a18 <HAL_GPIO_Init+0xd4>
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d007      	beq.n	8001a18 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a0c:	2b11      	cmp	r3, #17
 8001a0e:	d003      	beq.n	8001a18 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b12      	cmp	r3, #18
 8001a16:	d130      	bne.n	8001a7a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	2203      	movs	r2, #3
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a4e:	2201      	movs	r2, #1
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	091b      	lsrs	r3, r3, #4
 8001a64:	f003 0201 	and.w	r2, r3, #1
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0303 	and.w	r3, r3, #3
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	d118      	bne.n	8001ab8 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	08db      	lsrs	r3, r3, #3
 8001aa2:	f003 0201 	and.w	r2, r3, #1
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	4013      	ands	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f000 80ac 	beq.w	8001c4e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af6:	4a5e      	ldr	r2, [pc, #376]	; (8001c70 <HAL_GPIO_Init+0x32c>)
 8001af8:	4b5d      	ldr	r3, [pc, #372]	; (8001c70 <HAL_GPIO_Init+0x32c>)
 8001afa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	6613      	str	r3, [r2, #96]	; 0x60
 8001b02:	4b5b      	ldr	r3, [pc, #364]	; (8001c70 <HAL_GPIO_Init+0x32c>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b0e:	4a59      	ldr	r2, [pc, #356]	; (8001c74 <HAL_GPIO_Init+0x330>)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	089b      	lsrs	r3, r3, #2
 8001b14:	3302      	adds	r3, #2
 8001b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	220f      	movs	r2, #15
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b38:	d025      	beq.n	8001b86 <HAL_GPIO_Init+0x242>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a4e      	ldr	r2, [pc, #312]	; (8001c78 <HAL_GPIO_Init+0x334>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d01f      	beq.n	8001b82 <HAL_GPIO_Init+0x23e>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a4d      	ldr	r2, [pc, #308]	; (8001c7c <HAL_GPIO_Init+0x338>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d019      	beq.n	8001b7e <HAL_GPIO_Init+0x23a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a4c      	ldr	r2, [pc, #304]	; (8001c80 <HAL_GPIO_Init+0x33c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d013      	beq.n	8001b7a <HAL_GPIO_Init+0x236>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a4b      	ldr	r2, [pc, #300]	; (8001c84 <HAL_GPIO_Init+0x340>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d00d      	beq.n	8001b76 <HAL_GPIO_Init+0x232>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a4a      	ldr	r2, [pc, #296]	; (8001c88 <HAL_GPIO_Init+0x344>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d007      	beq.n	8001b72 <HAL_GPIO_Init+0x22e>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a49      	ldr	r2, [pc, #292]	; (8001c8c <HAL_GPIO_Init+0x348>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d101      	bne.n	8001b6e <HAL_GPIO_Init+0x22a>
 8001b6a:	2306      	movs	r3, #6
 8001b6c:	e00c      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b6e:	2307      	movs	r3, #7
 8001b70:	e00a      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b72:	2305      	movs	r3, #5
 8001b74:	e008      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b76:	2304      	movs	r3, #4
 8001b78:	e006      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e004      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e002      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b82:	2301      	movs	r3, #1
 8001b84:	e000      	b.n	8001b88 <HAL_GPIO_Init+0x244>
 8001b86:	2300      	movs	r3, #0
 8001b88:	697a      	ldr	r2, [r7, #20]
 8001b8a:	f002 0203 	and.w	r2, r2, #3
 8001b8e:	0092      	lsls	r2, r2, #2
 8001b90:	4093      	lsls	r3, r2
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b98:	4936      	ldr	r1, [pc, #216]	; (8001c74 <HAL_GPIO_Init+0x330>)
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	089b      	lsrs	r3, r3, #2
 8001b9e:	3302      	adds	r3, #2
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ba6:	4b3a      	ldr	r3, [pc, #232]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bca:	4a31      	ldr	r2, [pc, #196]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001bd0:	4b2f      	ldr	r3, [pc, #188]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bf4:	4a26      	ldr	r2, [pc, #152]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bfa:	4b25      	ldr	r3, [pc, #148]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c1e:	4a1c      	ldr	r2, [pc, #112]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c24:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c48:	4a11      	ldr	r2, [pc, #68]	; (8001c90 <HAL_GPIO_Init+0x34c>)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	3301      	adds	r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	f47f ae78 	bne.w	8001954 <HAL_GPIO_Init+0x10>
  }
}
 8001c64:	bf00      	nop
 8001c66:	371c      	adds	r7, #28
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40010000 	.word	0x40010000
 8001c78:	48000400 	.word	0x48000400
 8001c7c:	48000800 	.word	0x48000800
 8001c80:	48000c00 	.word	0x48000c00
 8001c84:	48001000 	.word	0x48001000
 8001c88:	48001400 	.word	0x48001400
 8001c8c:	48001800 	.word	0x48001800
 8001c90:	40010400 	.word	0x40010400

08001c94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	807b      	strh	r3, [r7, #2]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ca4:	787b      	ldrb	r3, [r7, #1]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cb0:	e002      	b.n	8001cb8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cb2:	887a      	ldrh	r2, [r7, #2]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <HAL_PWREx_GetVoltageRange+0x18>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	40007000 	.word	0x40007000

08001ce0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cee:	d130      	bne.n	8001d52 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cf0:	4b23      	ldr	r3, [pc, #140]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cfc:	d038      	beq.n	8001d70 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cfe:	4a20      	ldr	r2, [pc, #128]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d00:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d0c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d0e:	4b1d      	ldr	r3, [pc, #116]	; (8001d84 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2232      	movs	r2, #50	; 0x32
 8001d14:	fb02 f303 	mul.w	r3, r2, r3
 8001d18:	4a1b      	ldr	r2, [pc, #108]	; (8001d88 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1e:	0c9b      	lsrs	r3, r3, #18
 8001d20:	3301      	adds	r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d24:	e002      	b.n	8001d2c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d2c:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d38:	d102      	bne.n	8001d40 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1f2      	bne.n	8001d26 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d42:	695b      	ldr	r3, [r3, #20]
 8001d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d4c:	d110      	bne.n	8001d70 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e00f      	b.n	8001d72 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d52:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d5e:	d007      	beq.n	8001d70 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d60:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d62:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d6e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40007000 	.word	0x40007000
 8001d84:	2000000c 	.word	0x2000000c
 8001d88:	431bde83 	.word	0x431bde83

08001d8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e39d      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d9e:	4ba4      	ldr	r3, [pc, #656]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 030c 	and.w	r3, r3, #12
 8001da6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001da8:	4ba1      	ldr	r3, [pc, #644]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 80e1 	beq.w	8001f82 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d007      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x4a>
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	2b0c      	cmp	r3, #12
 8001dca:	f040 8088 	bne.w	8001ede <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	f040 8084 	bne.w	8001ede <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001dd6:	4b96      	ldr	r3, [pc, #600]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d005      	beq.n	8001dee <HAL_RCC_OscConfig+0x62>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e375      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a1a      	ldr	r2, [r3, #32]
 8001df2:	4b8f      	ldr	r3, [pc, #572]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0308 	and.w	r3, r3, #8
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d004      	beq.n	8001e08 <HAL_RCC_OscConfig+0x7c>
 8001dfe:	4b8c      	ldr	r3, [pc, #560]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e06:	e005      	b.n	8001e14 <HAL_RCC_OscConfig+0x88>
 8001e08:	4b89      	ldr	r3, [pc, #548]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e0e:	091b      	lsrs	r3, r3, #4
 8001e10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d923      	bls.n	8001e60 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f000 fd09 	bl	8002834 <RCC_SetFlashLatencyFromMSIRange>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e356      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e2c:	4a80      	ldr	r2, [pc, #512]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e2e:	4b80      	ldr	r3, [pc, #512]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f043 0308 	orr.w	r3, r3, #8
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	497d      	ldr	r1, [pc, #500]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e3a:	4b7d      	ldr	r3, [pc, #500]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a1b      	ldr	r3, [r3, #32]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e4a:	4979      	ldr	r1, [pc, #484]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e4c:	4b78      	ldr	r3, [pc, #480]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	604b      	str	r3, [r1, #4]
 8001e5e:	e022      	b.n	8001ea6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e60:	4a73      	ldr	r2, [pc, #460]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e62:	4b73      	ldr	r3, [pc, #460]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f043 0308 	orr.w	r3, r3, #8
 8001e6a:	6013      	str	r3, [r2, #0]
 8001e6c:	4970      	ldr	r1, [pc, #448]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e6e:	4b70      	ldr	r3, [pc, #448]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e7e:	496c      	ldr	r1, [pc, #432]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e80:	4b6b      	ldr	r3, [pc, #428]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69db      	ldr	r3, [r3, #28]
 8001e8c:	021b      	lsls	r3, r3, #8
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 fccc 	bl	8002834 <RCC_SetFlashLatencyFromMSIRange>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e319      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ea6:	f000 fc03 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 8001eaa:	4601      	mov	r1, r0
 8001eac:	4b60      	ldr	r3, [pc, #384]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	091b      	lsrs	r3, r3, #4
 8001eb2:	f003 030f 	and.w	r3, r3, #15
 8001eb6:	4a5f      	ldr	r2, [pc, #380]	; (8002034 <HAL_RCC_OscConfig+0x2a8>)
 8001eb8:	5cd3      	ldrb	r3, [r2, r3]
 8001eba:	f003 031f 	and.w	r3, r3, #31
 8001ebe:	fa21 f303 	lsr.w	r3, r1, r3
 8001ec2:	4a5d      	ldr	r2, [pc, #372]	; (8002038 <HAL_RCC_OscConfig+0x2ac>)
 8001ec4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ec6:	4b5d      	ldr	r3, [pc, #372]	; (800203c <HAL_RCC_OscConfig+0x2b0>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff f87a 	bl	8000fc4 <HAL_InitTick>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d052      	beq.n	8001f80 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	e2fd      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d032      	beq.n	8001f4c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ee6:	4a52      	ldr	r2, [pc, #328]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001ee8:	4b51      	ldr	r3, [pc, #324]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ef2:	f7ff f8b3 	bl	800105c <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001efa:	f7ff f8af 	bl	800105c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e2e6      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f0c:	4b48      	ldr	r3, [pc, #288]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0f0      	beq.n	8001efa <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f18:	4a45      	ldr	r2, [pc, #276]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f1a:	4b45      	ldr	r3, [pc, #276]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f043 0308 	orr.w	r3, r3, #8
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4942      	ldr	r1, [pc, #264]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f26:	4b42      	ldr	r3, [pc, #264]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f36:	493e      	ldr	r1, [pc, #248]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f38:	4b3d      	ldr	r3, [pc, #244]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	69db      	ldr	r3, [r3, #28]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	4313      	orrs	r3, r2
 8001f48:	604b      	str	r3, [r1, #4]
 8001f4a:	e01a      	b.n	8001f82 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f4c:	4a38      	ldr	r2, [pc, #224]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f4e:	4b38      	ldr	r3, [pc, #224]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f023 0301 	bic.w	r3, r3, #1
 8001f56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f58:	f7ff f880 	bl	800105c <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f60:	f7ff f87c 	bl	800105c <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e2b3      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f72:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0x1d4>
 8001f7e:	e000      	b.n	8001f82 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d074      	beq.n	8002078 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	2b08      	cmp	r3, #8
 8001f92:	d005      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x214>
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2b0c      	cmp	r3, #12
 8001f98:	d10e      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2b03      	cmp	r3, #3
 8001f9e:	d10b      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa0:	4b23      	ldr	r3, [pc, #140]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d064      	beq.n	8002076 <HAL_RCC_OscConfig+0x2ea>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d160      	bne.n	8002076 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e290      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fc0:	d106      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x244>
 8001fc2:	4a1b      	ldr	r2, [pc, #108]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fc4:	4b1a      	ldr	r3, [pc, #104]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	e01d      	b.n	800200c <HAL_RCC_OscConfig+0x280>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x268>
 8001fda:	4a15      	ldr	r2, [pc, #84]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fdc:	4b14      	ldr	r3, [pc, #80]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	4a12      	ldr	r2, [pc, #72]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ff0:	6013      	str	r3, [r2, #0]
 8001ff2:	e00b      	b.n	800200c <HAL_RCC_OscConfig+0x280>
 8001ff4:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ffe:	6013      	str	r3, [r2, #0]
 8002000:	4a0b      	ldr	r2, [pc, #44]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8002002:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCC_OscConfig+0x2a4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800200a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d01c      	beq.n	800204e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7ff f822 	bl	800105c <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800201a:	e011      	b.n	8002040 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800201c:	f7ff f81e 	bl	800105c <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b64      	cmp	r3, #100	; 0x64
 8002028:	d90a      	bls.n	8002040 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e255      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000
 8002034:	0800a90c 	.word	0x0800a90c
 8002038:	2000000c 	.word	0x2000000c
 800203c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002040:	4bae      	ldr	r3, [pc, #696]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0e7      	beq.n	800201c <HAL_RCC_OscConfig+0x290>
 800204c:	e014      	b.n	8002078 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204e:	f7ff f805 	bl	800105c <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002056:	f7ff f801 	bl	800105c <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b64      	cmp	r3, #100	; 0x64
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e238      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002068:	4ba4      	ldr	r3, [pc, #656]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1f0      	bne.n	8002056 <HAL_RCC_OscConfig+0x2ca>
 8002074:	e000      	b.n	8002078 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002076:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d060      	beq.n	8002146 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2b04      	cmp	r3, #4
 8002088:	d005      	beq.n	8002096 <HAL_RCC_OscConfig+0x30a>
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	2b0c      	cmp	r3, #12
 800208e:	d119      	bne.n	80020c4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	2b02      	cmp	r3, #2
 8002094:	d116      	bne.n	80020c4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002096:	4b99      	ldr	r3, [pc, #612]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d005      	beq.n	80020ae <HAL_RCC_OscConfig+0x322>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e215      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ae:	4993      	ldr	r1, [pc, #588]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80020b0:	4b92      	ldr	r3, [pc, #584]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	061b      	lsls	r3, r3, #24
 80020be:	4313      	orrs	r3, r2
 80020c0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020c2:	e040      	b.n	8002146 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d023      	beq.n	8002114 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020cc:	4a8b      	ldr	r2, [pc, #556]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80020ce:	4b8b      	ldr	r3, [pc, #556]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d8:	f7fe ffc0 	bl	800105c <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e0:	f7fe ffbc 	bl	800105c <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e1f3      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020f2:	4b82      	ldr	r3, [pc, #520]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020fe:	497f      	ldr	r1, [pc, #508]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002100:	4b7e      	ldr	r3, [pc, #504]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691b      	ldr	r3, [r3, #16]
 800210c:	061b      	lsls	r3, r3, #24
 800210e:	4313      	orrs	r3, r2
 8002110:	604b      	str	r3, [r1, #4]
 8002112:	e018      	b.n	8002146 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002114:	4a79      	ldr	r2, [pc, #484]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002116:	4b79      	ldr	r3, [pc, #484]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800211e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002120:	f7fe ff9c 	bl	800105c <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002128:	f7fe ff98 	bl	800105c <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e1cf      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800213a:	4b70      	ldr	r3, [pc, #448]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0308 	and.w	r3, r3, #8
 800214e:	2b00      	cmp	r3, #0
 8002150:	d03c      	beq.n	80021cc <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d01c      	beq.n	8002194 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800215a:	4a68      	ldr	r2, [pc, #416]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800215c:	4b67      	ldr	r3, [pc, #412]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800215e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800216a:	f7fe ff77 	bl	800105c <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002172:	f7fe ff73 	bl	800105c <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e1aa      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002184:	4b5d      	ldr	r3, [pc, #372]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002186:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0ef      	beq.n	8002172 <HAL_RCC_OscConfig+0x3e6>
 8002192:	e01b      	b.n	80021cc <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002194:	4a59      	ldr	r2, [pc, #356]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002196:	4b59      	ldr	r3, [pc, #356]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002198:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a4:	f7fe ff5a 	bl	800105c <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021ac:	f7fe ff56 	bl	800105c <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e18d      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021be:	4b4f      	ldr	r3, [pc, #316]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80021c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1ef      	bne.n	80021ac <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 80a5 	beq.w	8002324 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021de:	4b47      	ldr	r3, [pc, #284]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80021e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d10d      	bne.n	8002206 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	4a44      	ldr	r2, [pc, #272]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80021ec:	4b43      	ldr	r3, [pc, #268]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80021ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f4:	6593      	str	r3, [r2, #88]	; 0x58
 80021f6:	4b41      	ldr	r3, [pc, #260]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002202:	2301      	movs	r3, #1
 8002204:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002206:	4b3e      	ldr	r3, [pc, #248]	; (8002300 <HAL_RCC_OscConfig+0x574>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220e:	2b00      	cmp	r3, #0
 8002210:	d118      	bne.n	8002244 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002212:	4a3b      	ldr	r2, [pc, #236]	; (8002300 <HAL_RCC_OscConfig+0x574>)
 8002214:	4b3a      	ldr	r3, [pc, #232]	; (8002300 <HAL_RCC_OscConfig+0x574>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800221e:	f7fe ff1d 	bl	800105c <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002226:	f7fe ff19 	bl	800105c <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e150      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002238:	4b31      	ldr	r3, [pc, #196]	; (8002300 <HAL_RCC_OscConfig+0x574>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d108      	bne.n	800225e <HAL_RCC_OscConfig+0x4d2>
 800224c:	4a2b      	ldr	r2, [pc, #172]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800224e:	4b2b      	ldr	r3, [pc, #172]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800225c:	e024      	b.n	80022a8 <HAL_RCC_OscConfig+0x51c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	2b05      	cmp	r3, #5
 8002264:	d110      	bne.n	8002288 <HAL_RCC_OscConfig+0x4fc>
 8002266:	4a25      	ldr	r2, [pc, #148]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002268:	4b24      	ldr	r3, [pc, #144]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800226a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226e:	f043 0304 	orr.w	r3, r3, #4
 8002272:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002276:	4a21      	ldr	r2, [pc, #132]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 8002278:	4b20      	ldr	r3, [pc, #128]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800227a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800227e:	f043 0301 	orr.w	r3, r3, #1
 8002282:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002286:	e00f      	b.n	80022a8 <HAL_RCC_OscConfig+0x51c>
 8002288:	4a1c      	ldr	r2, [pc, #112]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800228a:	4b1c      	ldr	r3, [pc, #112]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800228c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002290:	f023 0301 	bic.w	r3, r3, #1
 8002294:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002298:	4a18      	ldr	r2, [pc, #96]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800229a:	4b18      	ldr	r3, [pc, #96]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 800229c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a0:	f023 0304 	bic.w	r3, r3, #4
 80022a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d016      	beq.n	80022de <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b0:	f7fe fed4 	bl	800105c <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022b6:	e00a      	b.n	80022ce <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b8:	f7fe fed0 	bl	800105c <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e105      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ce:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_RCC_OscConfig+0x570>)
 80022d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0ed      	beq.n	80022b8 <HAL_RCC_OscConfig+0x52c>
 80022dc:	e019      	b.n	8002312 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022de:	f7fe febd 	bl	800105c <HAL_GetTick>
 80022e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022e4:	e00e      	b.n	8002304 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022e6:	f7fe feb9 	bl	800105c <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d905      	bls.n	8002304 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e0ee      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
 80022fc:	40021000 	.word	0x40021000
 8002300:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002304:	4b77      	ldr	r3, [pc, #476]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1e9      	bne.n	80022e6 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002312:	7ffb      	ldrb	r3, [r7, #31]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d105      	bne.n	8002324 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002318:	4a72      	ldr	r2, [pc, #456]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 800231a:	4b72      	ldr	r3, [pc, #456]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002322:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002328:	2b00      	cmp	r3, #0
 800232a:	f000 80d5 	beq.w	80024d8 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	2b0c      	cmp	r3, #12
 8002332:	f000 808e 	beq.w	8002452 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233a:	2b02      	cmp	r3, #2
 800233c:	d15b      	bne.n	80023f6 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800233e:	4a69      	ldr	r2, [pc, #420]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002340:	4b68      	ldr	r3, [pc, #416]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234a:	f7fe fe87 	bl	800105c <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002352:	f7fe fe83 	bl	800105c <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e0ba      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002364:	4b5f      	ldr	r3, [pc, #380]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1f0      	bne.n	8002352 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002370:	485c      	ldr	r0, [pc, #368]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002372:	4b5c      	ldr	r3, [pc, #368]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	4b5c      	ldr	r3, [pc, #368]	; (80024e8 <HAL_RCC_OscConfig+0x75c>)
 8002378:	4013      	ands	r3, r2
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002382:	3a01      	subs	r2, #1
 8002384:	0112      	lsls	r2, r2, #4
 8002386:	4311      	orrs	r1, r2
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800238c:	0212      	lsls	r2, r2, #8
 800238e:	4311      	orrs	r1, r2
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002394:	0852      	lsrs	r2, r2, #1
 8002396:	3a01      	subs	r2, #1
 8002398:	0552      	lsls	r2, r2, #21
 800239a:	4311      	orrs	r1, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023a0:	0852      	lsrs	r2, r2, #1
 80023a2:	3a01      	subs	r2, #1
 80023a4:	0652      	lsls	r2, r2, #25
 80023a6:	4311      	orrs	r1, r2
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023ac:	0912      	lsrs	r2, r2, #4
 80023ae:	0452      	lsls	r2, r2, #17
 80023b0:	430a      	orrs	r2, r1
 80023b2:	4313      	orrs	r3, r2
 80023b4:	60c3      	str	r3, [r0, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023b6:	4a4b      	ldr	r2, [pc, #300]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023b8:	4b4a      	ldr	r3, [pc, #296]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023c0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023c2:	4a48      	ldr	r2, [pc, #288]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023c4:	4b47      	ldr	r3, [pc, #284]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023cc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ce:	f7fe fe45 	bl	800105c <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d6:	f7fe fe41 	bl	800105c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e078      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e8:	4b3e      	ldr	r3, [pc, #248]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0f0      	beq.n	80023d6 <HAL_RCC_OscConfig+0x64a>
 80023f4:	e070      	b.n	80024d8 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f6:	4a3b      	ldr	r2, [pc, #236]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023f8:	4b3a      	ldr	r3, [pc, #232]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002400:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002402:	4b38      	ldr	r3, [pc, #224]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d105      	bne.n	800241a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800240e:	4a35      	ldr	r2, [pc, #212]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002410:	4b34      	ldr	r3, [pc, #208]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	f023 0303 	bic.w	r3, r3, #3
 8002418:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800241a:	4a32      	ldr	r2, [pc, #200]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 800241c:	4b31      	ldr	r3, [pc, #196]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002428:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242a:	f7fe fe17 	bl	800105c <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002430:	e008      	b.n	8002444 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002432:	f7fe fe13 	bl	800105c <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d901      	bls.n	8002444 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e04a      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002444:	4b27      	ldr	r3, [pc, #156]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1f0      	bne.n	8002432 <HAL_RCC_OscConfig+0x6a6>
 8002450:	e042      	b.n	80024d8 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002456:	2b01      	cmp	r3, #1
 8002458:	d101      	bne.n	800245e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e03d      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800245e:	4b21      	ldr	r3, [pc, #132]	; (80024e4 <HAL_RCC_OscConfig+0x758>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	f003 0203 	and.w	r2, r3, #3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246e:	429a      	cmp	r2, r3
 8002470:	d130      	bne.n	80024d4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247c:	3b01      	subs	r3, #1
 800247e:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002480:	429a      	cmp	r2, r3
 8002482:	d127      	bne.n	80024d4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800248e:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002490:	429a      	cmp	r2, r3
 8002492:	d11f      	bne.n	80024d4 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800249e:	2a07      	cmp	r2, #7
 80024a0:	bf14      	ite	ne
 80024a2:	2201      	movne	r2, #1
 80024a4:	2200      	moveq	r2, #0
 80024a6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d113      	bne.n	80024d4 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b6:	085b      	lsrs	r3, r3, #1
 80024b8:	3b01      	subs	r3, #1
 80024ba:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80024bc:	429a      	cmp	r2, r3
 80024be:	d109      	bne.n	80024d4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	3b01      	subs	r3, #1
 80024ce:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d001      	beq.n	80024d8 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3720      	adds	r7, #32
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40021000 	.word	0x40021000
 80024e8:	f99d808c 	.word	0xf99d808c

080024ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0c8      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002500:	4b66      	ldr	r3, [pc, #408]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0207 	and.w	r2, r3, #7
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	429a      	cmp	r2, r3
 800250c:	d210      	bcs.n	8002530 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250e:	4963      	ldr	r1, [pc, #396]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002510:	4b62      	ldr	r3, [pc, #392]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f023 0207 	bic.w	r2, r3, #7
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	4313      	orrs	r3, r2
 800251c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	4b5f      	ldr	r3, [pc, #380]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0207 	and.w	r2, r3, #7
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0b0      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b00      	cmp	r3, #0
 800253a:	d04c      	beq.n	80025d6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b03      	cmp	r3, #3
 8002542:	d107      	bne.n	8002554 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002544:	4b56      	ldr	r3, [pc, #344]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d121      	bne.n	8002594 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e09e      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d107      	bne.n	800256c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800255c:	4b50      	ldr	r3, [pc, #320]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d115      	bne.n	8002594 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e092      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d107      	bne.n	8002584 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002574:	4b4a      	ldr	r3, [pc, #296]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d109      	bne.n	8002594 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e086      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002584:	4b46      	ldr	r3, [pc, #280]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e07e      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002594:	4942      	ldr	r1, [pc, #264]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002596:	4b42      	ldr	r3, [pc, #264]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f023 0203 	bic.w	r2, r3, #3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a6:	f7fe fd59 	bl	800105c <HAL_GetTick>
 80025aa:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ac:	e00a      	b.n	80025c4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ae:	f7fe fd55 	bl	800105c <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025bc:	4293      	cmp	r3, r2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e066      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025c4:	4b36      	ldr	r3, [pc, #216]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 020c 	and.w	r2, r3, #12
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d1eb      	bne.n	80025ae <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d008      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e2:	492f      	ldr	r1, [pc, #188]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 80025e4:	4b2e      	ldr	r3, [pc, #184]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025f4:	4b29      	ldr	r3, [pc, #164]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0207 	and.w	r2, r3, #7
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d910      	bls.n	8002624 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002602:	4926      	ldr	r1, [pc, #152]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002604:	4b25      	ldr	r3, [pc, #148]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f023 0207 	bic.w	r2, r3, #7
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	4313      	orrs	r3, r2
 8002610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002612:	4b22      	ldr	r3, [pc, #136]	; (800269c <HAL_RCC_ClockConfig+0x1b0>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0207 	and.w	r2, r3, #7
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	429a      	cmp	r2, r3
 800261e:	d001      	beq.n	8002624 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e036      	b.n	8002692 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b00      	cmp	r3, #0
 800262e:	d008      	beq.n	8002642 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002630:	491b      	ldr	r1, [pc, #108]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002632:	4b1b      	ldr	r3, [pc, #108]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	4313      	orrs	r3, r2
 8002640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0308 	and.w	r3, r3, #8
 800264a:	2b00      	cmp	r3, #0
 800264c:	d009      	beq.n	8002662 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800264e:	4914      	ldr	r1, [pc, #80]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002650:	4b13      	ldr	r3, [pc, #76]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	4313      	orrs	r3, r2
 8002660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002662:	f000 f825 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 8002666:	4601      	mov	r1, r0
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <HAL_RCC_ClockConfig+0x1b4>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	091b      	lsrs	r3, r3, #4
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	4a0c      	ldr	r2, [pc, #48]	; (80026a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002674:	5cd3      	ldrb	r3, [r2, r3]
 8002676:	f003 031f 	and.w	r3, r3, #31
 800267a:	fa21 f303 	lsr.w	r3, r1, r3
 800267e:	4a0a      	ldr	r2, [pc, #40]	; (80026a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f7fe fc9c 	bl	8000fc4 <HAL_InitTick>
 800268c:	4603      	mov	r3, r0
 800268e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002690:	7afb      	ldrb	r3, [r7, #11]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40022000 	.word	0x40022000
 80026a0:	40021000 	.word	0x40021000
 80026a4:	0800a90c 	.word	0x0800a90c
 80026a8:	2000000c 	.word	0x2000000c
 80026ac:	20000000 	.word	0x20000000

080026b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b089      	sub	sp, #36	; 0x24
 80026b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
 80026ba:	2300      	movs	r3, #0
 80026bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026be:	4b3d      	ldr	r3, [pc, #244]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 030c 	and.w	r3, r3, #12
 80026c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026c8:	4b3a      	ldr	r3, [pc, #232]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f003 0303 	and.w	r3, r3, #3
 80026d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d005      	beq.n	80026e4 <HAL_RCC_GetSysClockFreq+0x34>
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	2b0c      	cmp	r3, #12
 80026dc:	d121      	bne.n	8002722 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d11e      	bne.n	8002722 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026e4:	4b33      	ldr	r3, [pc, #204]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d107      	bne.n	8002700 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026f0:	4b30      	ldr	r3, [pc, #192]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 80026f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026f6:	0a1b      	lsrs	r3, r3, #8
 80026f8:	f003 030f 	and.w	r3, r3, #15
 80026fc:	61fb      	str	r3, [r7, #28]
 80026fe:	e005      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002700:	4b2c      	ldr	r3, [pc, #176]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	091b      	lsrs	r3, r3, #4
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800270c:	4a2a      	ldr	r2, [pc, #168]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002714:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10d      	bne.n	8002738 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002720:	e00a      	b.n	8002738 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	2b04      	cmp	r3, #4
 8002726:	d102      	bne.n	800272e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002728:	4b24      	ldr	r3, [pc, #144]	; (80027bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800272a:	61bb      	str	r3, [r7, #24]
 800272c:	e004      	b.n	8002738 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	2b08      	cmp	r3, #8
 8002732:	d101      	bne.n	8002738 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002734:	4b22      	ldr	r3, [pc, #136]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002736:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	2b0c      	cmp	r3, #12
 800273c:	d133      	bne.n	80027a6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800273e:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d002      	beq.n	8002754 <HAL_RCC_GetSysClockFreq+0xa4>
 800274e:	2b03      	cmp	r3, #3
 8002750:	d003      	beq.n	800275a <HAL_RCC_GetSysClockFreq+0xaa>
 8002752:	e005      	b.n	8002760 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002754:	4b19      	ldr	r3, [pc, #100]	; (80027bc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002756:	617b      	str	r3, [r7, #20]
      break;
 8002758:	e005      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800275a:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800275c:	617b      	str	r3, [r7, #20]
      break;
 800275e:	e002      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	617b      	str	r3, [r7, #20]
      break;
 8002764:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002766:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	3301      	adds	r3, #1
 8002772:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002774:	4b0f      	ldr	r3, [pc, #60]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	0a1b      	lsrs	r3, r3, #8
 800277a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	fb02 f203 	mul.w	r2, r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	fbb2 f3f3 	udiv	r3, r2, r3
 800278a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800278c:	4b09      	ldr	r3, [pc, #36]	; (80027b4 <HAL_RCC_GetSysClockFreq+0x104>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	0e5b      	lsrs	r3, r3, #25
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	3301      	adds	r3, #1
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027a6:	69bb      	ldr	r3, [r7, #24]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3724      	adds	r7, #36	; 0x24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	40021000 	.word	0x40021000
 80027b8:	0800a924 	.word	0x0800a924
 80027bc:	00f42400 	.word	0x00f42400
 80027c0:	007a1200 	.word	0x007a1200

080027c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	2000000c 	.word	0x2000000c

080027dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027e0:	f7ff fff0 	bl	80027c4 <HAL_RCC_GetHCLKFreq>
 80027e4:	4601      	mov	r1, r0
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	0a1b      	lsrs	r3, r3, #8
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	4a04      	ldr	r2, [pc, #16]	; (8002804 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027f2:	5cd3      	ldrb	r3, [r2, r3]
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40021000 	.word	0x40021000
 8002804:	0800a91c 	.word	0x0800a91c

08002808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800280c:	f7ff ffda 	bl	80027c4 <HAL_RCC_GetHCLKFreq>
 8002810:	4601      	mov	r1, r0
 8002812:	4b06      	ldr	r3, [pc, #24]	; (800282c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	0adb      	lsrs	r3, r3, #11
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	4a04      	ldr	r2, [pc, #16]	; (8002830 <HAL_RCC_GetPCLK2Freq+0x28>)
 800281e:	5cd3      	ldrb	r3, [r2, r3]
 8002820:	f003 031f 	and.w	r3, r3, #31
 8002824:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002828:	4618      	mov	r0, r3
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40021000 	.word	0x40021000
 8002830:	0800a91c 	.word	0x0800a91c

08002834 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800283c:	2300      	movs	r3, #0
 800283e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002840:	4b2a      	ldr	r3, [pc, #168]	; (80028ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d003      	beq.n	8002854 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800284c:	f7ff fa3a 	bl	8001cc4 <HAL_PWREx_GetVoltageRange>
 8002850:	6178      	str	r0, [r7, #20]
 8002852:	e014      	b.n	800287e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002854:	4a25      	ldr	r2, [pc, #148]	; (80028ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002856:	4b25      	ldr	r3, [pc, #148]	; (80028ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800285a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800285e:	6593      	str	r3, [r2, #88]	; 0x58
 8002860:	4b22      	ldr	r3, [pc, #136]	; (80028ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800286c:	f7ff fa2a 	bl	8001cc4 <HAL_PWREx_GetVoltageRange>
 8002870:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002872:	4a1e      	ldr	r2, [pc, #120]	; (80028ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002874:	4b1d      	ldr	r3, [pc, #116]	; (80028ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002878:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800287c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002884:	d10b      	bne.n	800289e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2b80      	cmp	r3, #128	; 0x80
 800288a:	d919      	bls.n	80028c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2ba0      	cmp	r3, #160	; 0xa0
 8002890:	d902      	bls.n	8002898 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002892:	2302      	movs	r3, #2
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	e013      	b.n	80028c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002898:	2301      	movs	r3, #1
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	e010      	b.n	80028c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b80      	cmp	r3, #128	; 0x80
 80028a2:	d902      	bls.n	80028aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028a4:	2303      	movs	r3, #3
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	e00a      	b.n	80028c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b80      	cmp	r3, #128	; 0x80
 80028ae:	d102      	bne.n	80028b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028b0:	2302      	movs	r3, #2
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	e004      	b.n	80028c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b70      	cmp	r3, #112	; 0x70
 80028ba:	d101      	bne.n	80028c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028bc:	2301      	movs	r3, #1
 80028be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028c0:	490b      	ldr	r1, [pc, #44]	; (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028c2:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f023 0207 	bic.w	r2, r3, #7
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028d0:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0207 	and.w	r2, r3, #7
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d001      	beq.n	80028e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40021000 	.word	0x40021000
 80028f0:	40022000 	.word	0x40022000

080028f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028fc:	2300      	movs	r3, #0
 80028fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002900:	2300      	movs	r3, #0
 8002902:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800290c:	2b00      	cmp	r3, #0
 800290e:	d03f      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002914:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002918:	d01c      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800291a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800291e:	d802      	bhi.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00e      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002924:	e01f      	b.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002926:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800292a:	d003      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800292c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002930:	d01c      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002932:	e018      	b.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002934:	4a85      	ldr	r2, [pc, #532]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002936:	4b85      	ldr	r3, [pc, #532]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800293e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002940:	e015      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3304      	adds	r3, #4
 8002946:	2100      	movs	r1, #0
 8002948:	4618      	mov	r0, r3
 800294a:	f000 fab9 	bl	8002ec0 <RCCEx_PLLSAI1_Config>
 800294e:	4603      	mov	r3, r0
 8002950:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002952:	e00c      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3320      	adds	r3, #32
 8002958:	2100      	movs	r1, #0
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fba0 	bl	80030a0 <RCCEx_PLLSAI2_Config>
 8002960:	4603      	mov	r3, r0
 8002962:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002964:	e003      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	74fb      	strb	r3, [r7, #19]
      break;
 800296a:	e000      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800296c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800296e:	7cfb      	ldrb	r3, [r7, #19]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10b      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002974:	4975      	ldr	r1, [pc, #468]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002976:	4b75      	ldr	r3, [pc, #468]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002984:	4313      	orrs	r3, r2
 8002986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800298a:	e001      	b.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298c:	7cfb      	ldrb	r3, [r7, #19]
 800298e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d03f      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029a4:	d01c      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80029a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029aa:	d802      	bhi.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00e      	beq.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0xda>
 80029b0:	e01f      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80029b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029b6:	d003      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80029b8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029bc:	d01c      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80029be:	e018      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029c0:	4a62      	ldr	r2, [pc, #392]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029c2:	4b62      	ldr	r3, [pc, #392]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029cc:	e015      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3304      	adds	r3, #4
 80029d2:	2100      	movs	r1, #0
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 fa73 	bl	8002ec0 <RCCEx_PLLSAI1_Config>
 80029da:	4603      	mov	r3, r0
 80029dc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029de:	e00c      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3320      	adds	r3, #32
 80029e4:	2100      	movs	r1, #0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 fb5a 	bl	80030a0 <RCCEx_PLLSAI2_Config>
 80029ec:	4603      	mov	r3, r0
 80029ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029f0:	e003      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	74fb      	strb	r3, [r7, #19]
      break;
 80029f6:	e000      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80029f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029fa:	7cfb      	ldrb	r3, [r7, #19]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d10b      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a00:	4952      	ldr	r1, [pc, #328]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a02:	4b52      	ldr	r3, [pc, #328]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a08:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a16:	e001      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a18:	7cfb      	ldrb	r3, [r7, #19]
 8002a1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80a0 	beq.w	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a2e:	4b47      	ldr	r3, [pc, #284]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00d      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a44:	4a41      	ldr	r2, [pc, #260]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a46:	4b41      	ldr	r3, [pc, #260]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a50:	4b3e      	ldr	r3, [pc, #248]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a60:	4a3b      	ldr	r2, [pc, #236]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a62:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a6c:	f7fe faf6 	bl	800105c <HAL_GetTick>
 8002a70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a72:	e009      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a74:	f7fe faf2 	bl	800105c <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d902      	bls.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	74fb      	strb	r3, [r7, #19]
        break;
 8002a86:	e005      	b.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a88:	4b31      	ldr	r3, [pc, #196]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0ef      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002a94:	7cfb      	ldrb	r3, [r7, #19]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d15c      	bne.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a9a:	4b2c      	ldr	r3, [pc, #176]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aa0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002aa4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d01f      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d019      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ab8:	4b24      	ldr	r3, [pc, #144]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002abe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ac2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ac4:	4a21      	ldr	r2, [pc, #132]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ac6:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ad4:	4a1d      	ldr	r2, [pc, #116]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002adc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ae0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ae4:	4a19      	ldr	r2, [pc, #100]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d016      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af6:	f7fe fab1 	bl	800105c <HAL_GetTick>
 8002afa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002afc:	e00b      	b.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afe:	f7fe faad 	bl	800105c <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d902      	bls.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	74fb      	strb	r3, [r7, #19]
            break;
 8002b14:	e006      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b16:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d0ec      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002b24:	7cfb      	ldrb	r3, [r7, #19]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b2a:	4908      	ldr	r1, [pc, #32]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b2c:	4b07      	ldr	r3, [pc, #28]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b32:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b42:	e009      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b44:	7cfb      	ldrb	r3, [r7, #19]
 8002b46:	74bb      	strb	r3, [r7, #18]
 8002b48:	e006      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002b4a:	bf00      	nop
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b54:	7cfb      	ldrb	r3, [r7, #19]
 8002b56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b58:	7c7b      	ldrb	r3, [r7, #17]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d105      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5e:	4a9e      	ldr	r2, [pc, #632]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b60:	4b9d      	ldr	r3, [pc, #628]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b68:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00a      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b76:	4998      	ldr	r1, [pc, #608]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b78:	4b97      	ldr	r3, [pc, #604]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7e:	f023 0203 	bic.w	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b86:	4313      	orrs	r3, r2
 8002b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00a      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b98:	498f      	ldr	r1, [pc, #572]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b9a:	4b8f      	ldr	r3, [pc, #572]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba0:	f023 020c 	bic.w	r2, r3, #12
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00a      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bba:	4987      	ldr	r1, [pc, #540]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bbc:	4b86      	ldr	r3, [pc, #536]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d00a      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bdc:	497e      	ldr	r1, [pc, #504]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bde:	4b7e      	ldr	r3, [pc, #504]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bec:	4313      	orrs	r3, r2
 8002bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00a      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002bfe:	4976      	ldr	r1, [pc, #472]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c00:	4b75      	ldr	r3, [pc, #468]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c06:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0320 	and.w	r3, r3, #32
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00a      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c20:	496d      	ldr	r1, [pc, #436]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c22:	4b6d      	ldr	r3, [pc, #436]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c28:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c30:	4313      	orrs	r3, r2
 8002c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00a      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c42:	4965      	ldr	r1, [pc, #404]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c44:	4b64      	ldr	r3, [pc, #400]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c4a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00a      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c64:	495c      	ldr	r1, [pc, #368]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c66:	4b5c      	ldr	r3, [pc, #368]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00a      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c86:	4954      	ldr	r1, [pc, #336]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c88:	4b53      	ldr	r3, [pc, #332]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00a      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ca8:	494b      	ldr	r1, [pc, #300]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002caa:	4b4b      	ldr	r3, [pc, #300]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cb0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cca:	4943      	ldr	r1, [pc, #268]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ccc:	4b42      	ldr	r3, [pc, #264]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d028      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002cec:	493a      	ldr	r1, [pc, #232]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cee:	4b3a      	ldr	r3, [pc, #232]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d0a:	d106      	bne.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d0c:	4a32      	ldr	r2, [pc, #200]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d0e:	4b32      	ldr	r3, [pc, #200]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d16:	60d3      	str	r3, [r2, #12]
 8002d18:	e011      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d1e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d22:	d10c      	bne.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3304      	adds	r3, #4
 8002d28:	2101      	movs	r1, #1
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 f8c8 	bl	8002ec0 <RCCEx_PLLSAI1_Config>
 8002d30:	4603      	mov	r3, r0
 8002d32:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d34:	7cfb      	ldrb	r3, [r7, #19]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002d3a:	7cfb      	ldrb	r3, [r7, #19]
 8002d3c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d028      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d4a:	4923      	ldr	r1, [pc, #140]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d4c:	4b22      	ldr	r3, [pc, #136]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d68:	d106      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d6a:	4a1b      	ldr	r2, [pc, #108]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d6c:	4b1a      	ldr	r3, [pc, #104]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d74:	60d3      	str	r3, [r2, #12]
 8002d76:	e011      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d80:	d10c      	bne.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3304      	adds	r3, #4
 8002d86:	2101      	movs	r1, #1
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 f899 	bl	8002ec0 <RCCEx_PLLSAI1_Config>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d92:	7cfb      	ldrb	r3, [r7, #19]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d02b      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002da8:	490b      	ldr	r1, [pc, #44]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002daa:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002db0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dc6:	d109      	bne.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dc8:	4a03      	ldr	r2, [pc, #12]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dca:	4b03      	ldr	r3, [pc, #12]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dd2:	60d3      	str	r3, [r2, #12]
 8002dd4:	e014      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002dd6:	bf00      	nop
 8002dd8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002de0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002de4:	d10c      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3304      	adds	r3, #4
 8002dea:	2101      	movs	r1, #1
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 f867 	bl	8002ec0 <RCCEx_PLLSAI1_Config>
 8002df2:	4603      	mov	r3, r0
 8002df4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002df6:	7cfb      	ldrb	r3, [r7, #19]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002dfc:	7cfb      	ldrb	r3, [r7, #19]
 8002dfe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d02f      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e0c:	492b      	ldr	r1, [pc, #172]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e0e:	4b2b      	ldr	r3, [pc, #172]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e14:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e2a:	d10d      	bne.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	2102      	movs	r1, #2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f000 f844 	bl	8002ec0 <RCCEx_PLLSAI1_Config>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d014      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002e42:	7cfb      	ldrb	r3, [r7, #19]
 8002e44:	74bb      	strb	r3, [r7, #18]
 8002e46:	e011      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e50:	d10c      	bne.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3320      	adds	r3, #32
 8002e56:	2102      	movs	r1, #2
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f000 f921 	bl	80030a0 <RCCEx_PLLSAI2_Config>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e62:	7cfb      	ldrb	r3, [r7, #19]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002e68:	7cfb      	ldrb	r3, [r7, #19]
 8002e6a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00a      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e78:	4910      	ldr	r1, [pc, #64]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e7a:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e80:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00b      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e9a:	4908      	ldr	r1, [pc, #32]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e9c:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002eac:	4313      	orrs	r3, r2
 8002eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002eb2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40021000 	.word	0x40021000

08002ec0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ece:	4b73      	ldr	r3, [pc, #460]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d018      	beq.n	8002f0c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002eda:	4b70      	ldr	r3, [pc, #448]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	f003 0203 	and.w	r2, r3, #3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d10d      	bne.n	8002f06 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
       ||
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d009      	beq.n	8002f06 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ef2:	4b6a      	ldr	r3, [pc, #424]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	091b      	lsrs	r3, r3, #4
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
       ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d044      	beq.n	8002f90 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	73fb      	strb	r3, [r7, #15]
 8002f0a:	e041      	b.n	8002f90 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d00c      	beq.n	8002f2e <RCCEx_PLLSAI1_Config+0x6e>
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d013      	beq.n	8002f40 <RCCEx_PLLSAI1_Config+0x80>
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d120      	bne.n	8002f5e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f1c:	4b5f      	ldr	r3, [pc, #380]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d11d      	bne.n	8002f64 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f2c:	e01a      	b.n	8002f64 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f2e:	4b5b      	ldr	r3, [pc, #364]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d116      	bne.n	8002f68 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f3e:	e013      	b.n	8002f68 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f40:	4b56      	ldr	r3, [pc, #344]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10f      	bne.n	8002f6c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f4c:	4b53      	ldr	r3, [pc, #332]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d109      	bne.n	8002f6c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f5c:	e006      	b.n	8002f6c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	73fb      	strb	r3, [r7, #15]
      break;
 8002f62:	e004      	b.n	8002f6e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002f64:	bf00      	nop
 8002f66:	e002      	b.n	8002f6e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002f68:	bf00      	nop
 8002f6a:	e000      	b.n	8002f6e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002f6c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10d      	bne.n	8002f90 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f74:	4849      	ldr	r0, [pc, #292]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f76:	4b49      	ldr	r3, [pc, #292]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6819      	ldr	r1, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f90:	7bfb      	ldrb	r3, [r7, #15]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d17d      	bne.n	8003092 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002f96:	4a41      	ldr	r2, [pc, #260]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f98:	4b40      	ldr	r3, [pc, #256]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa2:	f7fe f85b 	bl	800105c <HAL_GetTick>
 8002fa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fa8:	e009      	b.n	8002fbe <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002faa:	f7fe f857 	bl	800105c <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d902      	bls.n	8002fbe <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	73fb      	strb	r3, [r7, #15]
        break;
 8002fbc:	e005      	b.n	8002fca <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fbe:	4b37      	ldr	r3, [pc, #220]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1ef      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d160      	bne.n	8003092 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d111      	bne.n	8002ffa <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fd6:	4831      	ldr	r0, [pc, #196]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fd8:	4b30      	ldr	r3, [pc, #192]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002fe0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6892      	ldr	r2, [r2, #8]
 8002fe8:	0211      	lsls	r1, r2, #8
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	68d2      	ldr	r2, [r2, #12]
 8002fee:	0912      	lsrs	r2, r2, #4
 8002ff0:	0452      	lsls	r2, r2, #17
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	6103      	str	r3, [r0, #16]
 8002ff8:	e027      	b.n	800304a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d112      	bne.n	8003026 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003000:	4826      	ldr	r0, [pc, #152]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003002:	4b26      	ldr	r3, [pc, #152]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800300a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6892      	ldr	r2, [r2, #8]
 8003012:	0211      	lsls	r1, r2, #8
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	6912      	ldr	r2, [r2, #16]
 8003018:	0852      	lsrs	r2, r2, #1
 800301a:	3a01      	subs	r2, #1
 800301c:	0552      	lsls	r2, r2, #21
 800301e:	430a      	orrs	r2, r1
 8003020:	4313      	orrs	r3, r2
 8003022:	6103      	str	r3, [r0, #16]
 8003024:	e011      	b.n	800304a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003026:	481d      	ldr	r0, [pc, #116]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003028:	4b1c      	ldr	r3, [pc, #112]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003030:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6892      	ldr	r2, [r2, #8]
 8003038:	0211      	lsls	r1, r2, #8
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	6952      	ldr	r2, [r2, #20]
 800303e:	0852      	lsrs	r2, r2, #1
 8003040:	3a01      	subs	r2, #1
 8003042:	0652      	lsls	r2, r2, #25
 8003044:	430a      	orrs	r2, r1
 8003046:	4313      	orrs	r3, r2
 8003048:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800304a:	4a14      	ldr	r2, [pc, #80]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 800304c:	4b13      	ldr	r3, [pc, #76]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003054:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003056:	f7fe f801 	bl	800105c <HAL_GetTick>
 800305a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800305c:	e009      	b.n	8003072 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800305e:	f7fd fffd 	bl	800105c <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d902      	bls.n	8003072 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	73fb      	strb	r3, [r7, #15]
          break;
 8003070:	e005      	b.n	800307e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003072:	4b0a      	ldr	r3, [pc, #40]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0ef      	beq.n	800305e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d106      	bne.n	8003092 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003084:	4905      	ldr	r1, [pc, #20]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003086:	4b05      	ldr	r3, [pc, #20]	; (800309c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003088:	691a      	ldr	r2, [r3, #16]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	4313      	orrs	r3, r2
 8003090:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003092:	7bfb      	ldrb	r3, [r7, #15]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40021000 	.word	0x40021000

080030a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030ae:	4b68      	ldr	r3, [pc, #416]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d018      	beq.n	80030ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80030ba:	4b65      	ldr	r3, [pc, #404]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	f003 0203 	and.w	r2, r3, #3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d10d      	bne.n	80030e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
       ||
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d009      	beq.n	80030e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80030d2:	4b5f      	ldr	r3, [pc, #380]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	091b      	lsrs	r3, r3, #4
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
       ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d044      	beq.n	8003170 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
 80030ea:	e041      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d00c      	beq.n	800310e <RCCEx_PLLSAI2_Config+0x6e>
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d013      	beq.n	8003120 <RCCEx_PLLSAI2_Config+0x80>
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d120      	bne.n	800313e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80030fc:	4b54      	ldr	r3, [pc, #336]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d11d      	bne.n	8003144 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800310c:	e01a      	b.n	8003144 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800310e:	4b50      	ldr	r3, [pc, #320]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003116:	2b00      	cmp	r3, #0
 8003118:	d116      	bne.n	8003148 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800311e:	e013      	b.n	8003148 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003120:	4b4b      	ldr	r3, [pc, #300]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10f      	bne.n	800314c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800312c:	4b48      	ldr	r3, [pc, #288]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d109      	bne.n	800314c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800313c:	e006      	b.n	800314c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	73fb      	strb	r3, [r7, #15]
      break;
 8003142:	e004      	b.n	800314e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003144:	bf00      	nop
 8003146:	e002      	b.n	800314e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003148:	bf00      	nop
 800314a:	e000      	b.n	800314e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800314c:	bf00      	nop
    }

    if(status == HAL_OK)
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10d      	bne.n	8003170 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003154:	483e      	ldr	r0, [pc, #248]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003156:	4b3e      	ldr	r3, [pc, #248]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6819      	ldr	r1, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	3b01      	subs	r3, #1
 8003168:	011b      	lsls	r3, r3, #4
 800316a:	430b      	orrs	r3, r1
 800316c:	4313      	orrs	r3, r2
 800316e:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d167      	bne.n	8003246 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003176:	4a36      	ldr	r2, [pc, #216]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003178:	4b35      	ldr	r3, [pc, #212]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003180:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003182:	f7fd ff6b 	bl	800105c <HAL_GetTick>
 8003186:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003188:	e009      	b.n	800319e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800318a:	f7fd ff67 	bl	800105c <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d902      	bls.n	800319e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	73fb      	strb	r3, [r7, #15]
        break;
 800319c:	e005      	b.n	80031aa <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800319e:	4b2c      	ldr	r3, [pc, #176]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1ef      	bne.n	800318a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d14a      	bne.n	8003246 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d111      	bne.n	80031da <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031b6:	4826      	ldr	r0, [pc, #152]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031b8:	4b25      	ldr	r3, [pc, #148]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031ba:	695b      	ldr	r3, [r3, #20]
 80031bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80031c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	6892      	ldr	r2, [r2, #8]
 80031c8:	0211      	lsls	r1, r2, #8
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	68d2      	ldr	r2, [r2, #12]
 80031ce:	0912      	lsrs	r2, r2, #4
 80031d0:	0452      	lsls	r2, r2, #17
 80031d2:	430a      	orrs	r2, r1
 80031d4:	4313      	orrs	r3, r2
 80031d6:	6143      	str	r3, [r0, #20]
 80031d8:	e011      	b.n	80031fe <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031da:	481d      	ldr	r0, [pc, #116]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031dc:	4b1c      	ldr	r3, [pc, #112]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80031e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6892      	ldr	r2, [r2, #8]
 80031ec:	0211      	lsls	r1, r2, #8
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6912      	ldr	r2, [r2, #16]
 80031f2:	0852      	lsrs	r2, r2, #1
 80031f4:	3a01      	subs	r2, #1
 80031f6:	0652      	lsls	r2, r2, #25
 80031f8:	430a      	orrs	r2, r1
 80031fa:	4313      	orrs	r3, r2
 80031fc:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80031fe:	4a14      	ldr	r2, [pc, #80]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003200:	4b13      	ldr	r3, [pc, #76]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003208:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800320a:	f7fd ff27 	bl	800105c <HAL_GetTick>
 800320e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003210:	e009      	b.n	8003226 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003212:	f7fd ff23 	bl	800105c <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d902      	bls.n	8003226 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	73fb      	strb	r3, [r7, #15]
          break;
 8003224:	e005      	b.n	8003232 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003226:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0ef      	beq.n	8003212 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003232:	7bfb      	ldrb	r3, [r7, #15]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d106      	bne.n	8003246 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003238:	4905      	ldr	r1, [pc, #20]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 800323a:	4b05      	ldr	r3, [pc, #20]	; (8003250 <RCCEx_PLLSAI2_Config+0x1b0>)
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	4313      	orrs	r3, r2
 8003244:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003246:	7bfb      	ldrb	r3, [r7, #15]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40021000 	.word	0x40021000

08003254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e01d      	b.n	80032a2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f002 fd96 	bl	8005dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2202      	movs	r2, #2
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3304      	adds	r3, #4
 8003290:	4619      	mov	r1, r3
 8003292:	4610      	mov	r0, r2
 8003294:	f000 fcf8 	bl	8003c88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80032aa:	b480      	push	{r7}
 80032ac:	b083      	sub	sp, #12
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6a1a      	ldr	r2, [r3, #32]
 80032c0:	f241 1311 	movw	r3, #4369	; 0x1111
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10f      	bne.n	80032ea <HAL_TIM_Base_Stop+0x40>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	6a1a      	ldr	r2, [r3, #32]
 80032d0:	f240 4344 	movw	r3, #1092	; 0x444
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d107      	bne.n	80032ea <HAL_TIM_Base_Stop+0x40>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	f022 0201 	bic.w	r2, r2, #1
 80032e8:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	68d2      	ldr	r2, [r2, #12]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <HAL_TIM_Base_Start_IT+0x50>)
 8003320:	4013      	ands	r3, r2
 8003322:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2b06      	cmp	r3, #6
 8003328:	d00b      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x42>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003330:	d007      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6812      	ldr	r2, [r2, #0]
 800333a:	6812      	ldr	r2, [r2, #0]
 800333c:	f042 0201 	orr.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	00010007 	.word	0x00010007

08003354 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	68d2      	ldr	r2, [r2, #12]
 8003366:	f022 0201 	bic.w	r2, r2, #1
 800336a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6a1a      	ldr	r2, [r3, #32]
 8003372:	f241 1311 	movw	r3, #4369	; 0x1111
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10f      	bne.n	800339c <HAL_TIM_Base_Stop_IT+0x48>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6a1a      	ldr	r2, [r3, #32]
 8003382:	f240 4344 	movw	r3, #1092	; 0x444
 8003386:	4013      	ands	r3, r2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d107      	bne.n	800339c <HAL_TIM_Base_Stop_IT+0x48>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	f022 0201 	bic.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b082      	sub	sp, #8
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e01d      	b.n	80033f8 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d106      	bne.n	80033d6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f815 	bl	8003400 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2202      	movs	r2, #2
 80033da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3304      	adds	r3, #4
 80033e6:	4619      	mov	r1, r3
 80033e8:	4610      	mov	r0, r2
 80033ea:	f000 fc4d 	bl	8003c88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b0c      	cmp	r3, #12
 8003422:	d841      	bhi.n	80034a8 <HAL_TIM_OC_Start_IT+0x94>
 8003424:	a201      	add	r2, pc, #4	; (adr r2, 800342c <HAL_TIM_OC_Start_IT+0x18>)
 8003426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342a:	bf00      	nop
 800342c:	08003461 	.word	0x08003461
 8003430:	080034a9 	.word	0x080034a9
 8003434:	080034a9 	.word	0x080034a9
 8003438:	080034a9 	.word	0x080034a9
 800343c:	08003473 	.word	0x08003473
 8003440:	080034a9 	.word	0x080034a9
 8003444:	080034a9 	.word	0x080034a9
 8003448:	080034a9 	.word	0x080034a9
 800344c:	08003485 	.word	0x08003485
 8003450:	080034a9 	.word	0x080034a9
 8003454:	080034a9 	.word	0x080034a9
 8003458:	080034a9 	.word	0x080034a9
 800345c:	08003497 	.word	0x08003497
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	68d2      	ldr	r2, [r2, #12]
 800346a:	f042 0202 	orr.w	r2, r2, #2
 800346e:	60da      	str	r2, [r3, #12]
      break;
 8003470:	e01b      	b.n	80034aa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	68d2      	ldr	r2, [r2, #12]
 800347c:	f042 0204 	orr.w	r2, r2, #4
 8003480:	60da      	str	r2, [r3, #12]
      break;
 8003482:	e012      	b.n	80034aa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	68d2      	ldr	r2, [r2, #12]
 800348e:	f042 0208 	orr.w	r2, r2, #8
 8003492:	60da      	str	r2, [r3, #12]
      break;
 8003494:	e009      	b.n	80034aa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	68d2      	ldr	r2, [r2, #12]
 80034a0:	f042 0210 	orr.w	r2, r2, #16
 80034a4:	60da      	str	r2, [r3, #12]
      break;
 80034a6:	e000      	b.n	80034aa <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 80034a8:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2201      	movs	r2, #1
 80034b0:	6839      	ldr	r1, [r7, #0]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f001 f99e 	bl	80047f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1e      	ldr	r2, [pc, #120]	; (8003538 <HAL_TIM_OC_Start_IT+0x124>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d013      	beq.n	80034ea <HAL_TIM_OC_Start_IT+0xd6>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1d      	ldr	r2, [pc, #116]	; (800353c <HAL_TIM_OC_Start_IT+0x128>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00e      	beq.n	80034ea <HAL_TIM_OC_Start_IT+0xd6>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a1b      	ldr	r2, [pc, #108]	; (8003540 <HAL_TIM_OC_Start_IT+0x12c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d009      	beq.n	80034ea <HAL_TIM_OC_Start_IT+0xd6>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1a      	ldr	r2, [pc, #104]	; (8003544 <HAL_TIM_OC_Start_IT+0x130>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d004      	beq.n	80034ea <HAL_TIM_OC_Start_IT+0xd6>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a18      	ldr	r2, [pc, #96]	; (8003548 <HAL_TIM_OC_Start_IT+0x134>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d101      	bne.n	80034ee <HAL_TIM_OC_Start_IT+0xda>
 80034ea:	2301      	movs	r3, #1
 80034ec:	e000      	b.n	80034f0 <HAL_TIM_OC_Start_IT+0xdc>
 80034ee:	2300      	movs	r3, #0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003502:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689a      	ldr	r2, [r3, #8]
 800350a:	4b10      	ldr	r3, [pc, #64]	; (800354c <HAL_TIM_OC_Start_IT+0x138>)
 800350c:	4013      	ands	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2b06      	cmp	r3, #6
 8003514:	d00b      	beq.n	800352e <HAL_TIM_OC_Start_IT+0x11a>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800351c:	d007      	beq.n	800352e <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	f042 0201 	orr.w	r2, r2, #1
 800352c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40012c00 	.word	0x40012c00
 800353c:	40013400 	.word	0x40013400
 8003540:	40014000 	.word	0x40014000
 8003544:	40014400 	.word	0x40014400
 8003548:	40014800 	.word	0x40014800
 800354c:	00010007 	.word	0x00010007

08003550 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e01d      	b.n	800359e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d106      	bne.n	800357c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f815 	bl	80035a6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2202      	movs	r2, #2
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3304      	adds	r3, #4
 800358c:	4619      	mov	r1, r3
 800358e:	4610      	mov	r0, r2
 8003590:	f000 fb7a 	bl	8003c88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b082      	sub	sp, #8
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d122      	bne.n	8003616 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d11b      	bne.n	8003616 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f06f 0202 	mvn.w	r2, #2
 80035e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	f003 0303 	and.w	r3, r3, #3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 fb24 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 8003602:	e005      	b.n	8003610 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f000 fb16 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 fb27 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b04      	cmp	r3, #4
 8003622:	d122      	bne.n	800366a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f003 0304 	and.w	r3, r3, #4
 800362e:	2b04      	cmp	r3, #4
 8003630:	d11b      	bne.n	800366a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f06f 0204 	mvn.w	r2, #4
 800363a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fafa 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 8003656:	e005      	b.n	8003664 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 faec 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 fafd 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	f003 0308 	and.w	r3, r3, #8
 8003674:	2b08      	cmp	r3, #8
 8003676:	d122      	bne.n	80036be <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b08      	cmp	r3, #8
 8003684:	d11b      	bne.n	80036be <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f06f 0208 	mvn.w	r2, #8
 800368e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2204      	movs	r2, #4
 8003694:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fad0 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 80036aa:	e005      	b.n	80036b8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 fac2 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fad3 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	f003 0310 	and.w	r3, r3, #16
 80036c8:	2b10      	cmp	r3, #16
 80036ca:	d122      	bne.n	8003712 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	2b10      	cmp	r3, #16
 80036d8:	d11b      	bne.n	8003712 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f06f 0210 	mvn.w	r2, #16
 80036e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2208      	movs	r2, #8
 80036e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 faa6 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 80036fe:	e005      	b.n	800370c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 fa98 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 faa9 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b01      	cmp	r3, #1
 800371e:	d10e      	bne.n	800373e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b01      	cmp	r3, #1
 800372c:	d107      	bne.n	800373e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f06f 0201 	mvn.w	r2, #1
 8003736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f000 fa72 	bl	8003c22 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003748:	2b80      	cmp	r3, #128	; 0x80
 800374a:	d10e      	bne.n	800376a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003756:	2b80      	cmp	r3, #128	; 0x80
 8003758:	d107      	bne.n	800376a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f001 f8d1 	bl	800490c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003774:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003778:	d10e      	bne.n	8003798 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003784:	2b80      	cmp	r3, #128	; 0x80
 8003786:	d107      	bne.n	8003798 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f001 f8c4 	bl	8004920 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a2:	2b40      	cmp	r3, #64	; 0x40
 80037a4:	d10e      	bne.n	80037c4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b0:	2b40      	cmp	r3, #64	; 0x40
 80037b2:	d107      	bne.n	80037c4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fa57 	bl	8003c72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f003 0320 	and.w	r3, r3, #32
 80037ce:	2b20      	cmp	r3, #32
 80037d0:	d10e      	bne.n	80037f0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	f003 0320 	and.w	r3, r3, #32
 80037dc:	2b20      	cmp	r3, #32
 80037de:	d107      	bne.n	80037f0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f06f 0220 	mvn.w	r2, #32
 80037e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f001 f884 	bl	80048f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_TIM_OC_ConfigChannel+0x1a>
 800380e:	2302      	movs	r3, #2
 8003810:	e06c      	b.n	80038ec <HAL_TIM_OC_ConfigChannel+0xf4>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2202      	movs	r2, #2
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2b14      	cmp	r3, #20
 8003826:	d857      	bhi.n	80038d8 <HAL_TIM_OC_ConfigChannel+0xe0>
 8003828:	a201      	add	r2, pc, #4	; (adr r2, 8003830 <HAL_TIM_OC_ConfigChannel+0x38>)
 800382a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382e:	bf00      	nop
 8003830:	08003885 	.word	0x08003885
 8003834:	080038d9 	.word	0x080038d9
 8003838:	080038d9 	.word	0x080038d9
 800383c:	080038d9 	.word	0x080038d9
 8003840:	08003893 	.word	0x08003893
 8003844:	080038d9 	.word	0x080038d9
 8003848:	080038d9 	.word	0x080038d9
 800384c:	080038d9 	.word	0x080038d9
 8003850:	080038a1 	.word	0x080038a1
 8003854:	080038d9 	.word	0x080038d9
 8003858:	080038d9 	.word	0x080038d9
 800385c:	080038d9 	.word	0x080038d9
 8003860:	080038af 	.word	0x080038af
 8003864:	080038d9 	.word	0x080038d9
 8003868:	080038d9 	.word	0x080038d9
 800386c:	080038d9 	.word	0x080038d9
 8003870:	080038bd 	.word	0x080038bd
 8003874:	080038d9 	.word	0x080038d9
 8003878:	080038d9 	.word	0x080038d9
 800387c:	080038d9 	.word	0x080038d9
 8003880:	080038cb 	.word	0x080038cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68b9      	ldr	r1, [r7, #8]
 800388a:	4618      	mov	r0, r3
 800388c:	f000 fa96 	bl	8003dbc <TIM_OC1_SetConfig>
      break;
 8003890:	e023      	b.n	80038da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68b9      	ldr	r1, [r7, #8]
 8003898:	4618      	mov	r0, r3
 800389a:	f000 fb1f 	bl	8003edc <TIM_OC2_SetConfig>
      break;
 800389e:	e01c      	b.n	80038da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68b9      	ldr	r1, [r7, #8]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 fba2 	bl	8003ff0 <TIM_OC3_SetConfig>
      break;
 80038ac:	e015      	b.n	80038da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68b9      	ldr	r1, [r7, #8]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 fc23 	bl	8004100 <TIM_OC4_SetConfig>
      break;
 80038ba:	e00e      	b.n	80038da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68b9      	ldr	r1, [r7, #8]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 fc86 	bl	80041d4 <TIM_OC5_SetConfig>
      break;
 80038c8:	e007      	b.n	80038da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68b9      	ldr	r1, [r7, #8]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 fce3 	bl	800429c <TIM_OC6_SetConfig>
      break;
 80038d6:	e000      	b.n	80038da <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80038d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_TIM_IC_ConfigChannel+0x1a>
 800390a:	2302      	movs	r3, #2
 800390c:	e08a      	b.n	8003a24 <HAL_TIM_IC_ConfigChannel+0x130>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2202      	movs	r2, #2
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d11b      	bne.n	800395c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6818      	ldr	r0, [r3, #0]
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	6819      	ldr	r1, [r3, #0]
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	f000 fda0 	bl	8004478 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	6812      	ldr	r2, [r2, #0]
 8003940:	6992      	ldr	r2, [r2, #24]
 8003942:	f022 020c 	bic.w	r2, r2, #12
 8003946:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	6991      	ldr	r1, [r2, #24]
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	6892      	ldr	r2, [r2, #8]
 8003956:	430a      	orrs	r2, r1
 8003958:	619a      	str	r2, [r3, #24]
 800395a:	e05a      	b.n	8003a12 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b04      	cmp	r3, #4
 8003960:	d11c      	bne.n	800399c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	6819      	ldr	r1, [r3, #0]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f000 fe1e 	bl	80045b2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	6812      	ldr	r2, [r2, #0]
 800397e:	6992      	ldr	r2, [r2, #24]
 8003980:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003984:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	6991      	ldr	r1, [r2, #24]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	6892      	ldr	r2, [r2, #8]
 8003994:	0212      	lsls	r2, r2, #8
 8003996:	430a      	orrs	r2, r1
 8003998:	619a      	str	r2, [r3, #24]
 800399a:	e03a      	b.n	8003a12 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d11b      	bne.n	80039da <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	6819      	ldr	r1, [r3, #0]
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f000 fe6b 	bl	800468c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	6812      	ldr	r2, [r2, #0]
 80039be:	69d2      	ldr	r2, [r2, #28]
 80039c0:	f022 020c 	bic.w	r2, r2, #12
 80039c4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	6812      	ldr	r2, [r2, #0]
 80039ce:	69d1      	ldr	r1, [r2, #28]
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	6892      	ldr	r2, [r2, #8]
 80039d4:	430a      	orrs	r2, r1
 80039d6:	61da      	str	r2, [r3, #28]
 80039d8:	e01b      	b.n	8003a12 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	6819      	ldr	r1, [r3, #0]
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f000 fe8b 	bl	8004704 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	6812      	ldr	r2, [r2, #0]
 80039f6:	69d2      	ldr	r2, [r2, #28]
 80039f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80039fc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68fa      	ldr	r2, [r7, #12]
 8003a04:	6812      	ldr	r2, [r2, #0]
 8003a06:	69d1      	ldr	r1, [r2, #28]
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	6892      	ldr	r2, [r2, #8]
 8003a0c:	0212      	lsls	r2, r2, #8
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d101      	bne.n	8003a44 <HAL_TIM_ConfigClockSource+0x18>
 8003a40:	2302      	movs	r3, #2
 8003a42:	e0a8      	b.n	8003b96 <HAL_TIM_ConfigClockSource+0x16a>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a6e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b40      	cmp	r3, #64	; 0x40
 8003a7e:	d067      	beq.n	8003b50 <HAL_TIM_ConfigClockSource+0x124>
 8003a80:	2b40      	cmp	r3, #64	; 0x40
 8003a82:	d80b      	bhi.n	8003a9c <HAL_TIM_ConfigClockSource+0x70>
 8003a84:	2b10      	cmp	r3, #16
 8003a86:	d073      	beq.n	8003b70 <HAL_TIM_ConfigClockSource+0x144>
 8003a88:	2b10      	cmp	r3, #16
 8003a8a:	d802      	bhi.n	8003a92 <HAL_TIM_ConfigClockSource+0x66>
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d06f      	beq.n	8003b70 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003a90:	e078      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003a92:	2b20      	cmp	r3, #32
 8003a94:	d06c      	beq.n	8003b70 <HAL_TIM_ConfigClockSource+0x144>
 8003a96:	2b30      	cmp	r3, #48	; 0x30
 8003a98:	d06a      	beq.n	8003b70 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003a9a:	e073      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003a9c:	2b70      	cmp	r3, #112	; 0x70
 8003a9e:	d00d      	beq.n	8003abc <HAL_TIM_ConfigClockSource+0x90>
 8003aa0:	2b70      	cmp	r3, #112	; 0x70
 8003aa2:	d804      	bhi.n	8003aae <HAL_TIM_ConfigClockSource+0x82>
 8003aa4:	2b50      	cmp	r3, #80	; 0x50
 8003aa6:	d033      	beq.n	8003b10 <HAL_TIM_ConfigClockSource+0xe4>
 8003aa8:	2b60      	cmp	r3, #96	; 0x60
 8003aaa:	d041      	beq.n	8003b30 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003aac:	e06a      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab2:	d066      	beq.n	8003b82 <HAL_TIM_ConfigClockSource+0x156>
 8003ab4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ab8:	d017      	beq.n	8003aea <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003aba:	e063      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6818      	ldr	r0, [r3, #0]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	6899      	ldr	r1, [r3, #8]
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	f000 fe72 	bl	80047b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ade:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	609a      	str	r2, [r3, #8]
      break;
 8003ae8:	e04c      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6818      	ldr	r0, [r3, #0]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	6899      	ldr	r1, [r3, #8]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	f000 fe5b 	bl	80047b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6812      	ldr	r2, [r2, #0]
 8003b06:	6892      	ldr	r2, [r2, #8]
 8003b08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b0c:	609a      	str	r2, [r3, #8]
      break;
 8003b0e:	e039      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6818      	ldr	r0, [r3, #0]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	6859      	ldr	r1, [r3, #4]
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	f000 fd19 	bl	8004554 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2150      	movs	r1, #80	; 0x50
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 fe28 	bl	800477e <TIM_ITRx_SetConfig>
      break;
 8003b2e:	e029      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6818      	ldr	r0, [r3, #0]
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	6859      	ldr	r1, [r3, #4]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	f000 fd75 	bl	800462c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2160      	movs	r1, #96	; 0x60
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fe18 	bl	800477e <TIM_ITRx_SetConfig>
      break;
 8003b4e:	e019      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6818      	ldr	r0, [r3, #0]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	6859      	ldr	r1, [r3, #4]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	f000 fcf9 	bl	8004554 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2140      	movs	r1, #64	; 0x40
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 fe08 	bl	800477e <TIM_ITRx_SetConfig>
      break;
 8003b6e:	e009      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4610      	mov	r0, r2
 8003b7c:	f000 fdff 	bl	800477e <TIM_ITRx_SetConfig>
      break;
 8003b80:	e000      	b.n	8003b84 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003b82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
 8003ba6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e031      	b.n	8003c1a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003bc6:	6839      	ldr	r1, [r7, #0]
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 fbcd 	bl	8004368 <TIM_SlaveTimer_SetConfig>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d009      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e018      	b.n	8003c1a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	68d2      	ldr	r2, [r2, #12]
 8003bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6812      	ldr	r2, [r2, #0]
 8003c00:	68d2      	ldr	r2, [r2, #12]
 8003c02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c06:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b083      	sub	sp, #12
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
	...

08003c88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a40      	ldr	r2, [pc, #256]	; (8003d9c <TIM_Base_SetConfig+0x114>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d013      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca6:	d00f      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a3d      	ldr	r2, [pc, #244]	; (8003da0 <TIM_Base_SetConfig+0x118>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d00b      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a3c      	ldr	r2, [pc, #240]	; (8003da4 <TIM_Base_SetConfig+0x11c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d007      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a3b      	ldr	r2, [pc, #236]	; (8003da8 <TIM_Base_SetConfig+0x120>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d003      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a3a      	ldr	r2, [pc, #232]	; (8003dac <TIM_Base_SetConfig+0x124>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d108      	bne.n	8003cda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a2f      	ldr	r2, [pc, #188]	; (8003d9c <TIM_Base_SetConfig+0x114>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d01f      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce8:	d01b      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a2c      	ldr	r2, [pc, #176]	; (8003da0 <TIM_Base_SetConfig+0x118>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d017      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a2b      	ldr	r2, [pc, #172]	; (8003da4 <TIM_Base_SetConfig+0x11c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d013      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2a      	ldr	r2, [pc, #168]	; (8003da8 <TIM_Base_SetConfig+0x120>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d00f      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a29      	ldr	r2, [pc, #164]	; (8003dac <TIM_Base_SetConfig+0x124>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d00b      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a28      	ldr	r2, [pc, #160]	; (8003db0 <TIM_Base_SetConfig+0x128>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d007      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a27      	ldr	r2, [pc, #156]	; (8003db4 <TIM_Base_SetConfig+0x12c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d003      	beq.n	8003d22 <TIM_Base_SetConfig+0x9a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a26      	ldr	r2, [pc, #152]	; (8003db8 <TIM_Base_SetConfig+0x130>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d108      	bne.n	8003d34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a10      	ldr	r2, [pc, #64]	; (8003d9c <TIM_Base_SetConfig+0x114>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00f      	beq.n	8003d80 <TIM_Base_SetConfig+0xf8>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a12      	ldr	r2, [pc, #72]	; (8003dac <TIM_Base_SetConfig+0x124>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d00b      	beq.n	8003d80 <TIM_Base_SetConfig+0xf8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a11      	ldr	r2, [pc, #68]	; (8003db0 <TIM_Base_SetConfig+0x128>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d007      	beq.n	8003d80 <TIM_Base_SetConfig+0xf8>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a10      	ldr	r2, [pc, #64]	; (8003db4 <TIM_Base_SetConfig+0x12c>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d003      	beq.n	8003d80 <TIM_Base_SetConfig+0xf8>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a0f      	ldr	r2, [pc, #60]	; (8003db8 <TIM_Base_SetConfig+0x130>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d103      	bne.n	8003d88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	691a      	ldr	r2, [r3, #16]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	615a      	str	r2, [r3, #20]
}
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40012c00 	.word	0x40012c00
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40000800 	.word	0x40000800
 8003da8:	40000c00 	.word	0x40000c00
 8003dac:	40013400 	.word	0x40013400
 8003db0:	40014000 	.word	0x40014000
 8003db4:	40014400 	.word	0x40014400
 8003db8:	40014800 	.word	0x40014800

08003dbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b087      	sub	sp, #28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	f023 0201 	bic.w	r2, r3, #1
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f023 0303 	bic.w	r3, r3, #3
 8003df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f023 0302 	bic.w	r3, r3, #2
 8003e08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a2c      	ldr	r2, [pc, #176]	; (8003ec8 <TIM_OC1_SetConfig+0x10c>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d00f      	beq.n	8003e3c <TIM_OC1_SetConfig+0x80>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a2b      	ldr	r2, [pc, #172]	; (8003ecc <TIM_OC1_SetConfig+0x110>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d00b      	beq.n	8003e3c <TIM_OC1_SetConfig+0x80>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a2a      	ldr	r2, [pc, #168]	; (8003ed0 <TIM_OC1_SetConfig+0x114>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d007      	beq.n	8003e3c <TIM_OC1_SetConfig+0x80>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a29      	ldr	r2, [pc, #164]	; (8003ed4 <TIM_OC1_SetConfig+0x118>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d003      	beq.n	8003e3c <TIM_OC1_SetConfig+0x80>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a28      	ldr	r2, [pc, #160]	; (8003ed8 <TIM_OC1_SetConfig+0x11c>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d10c      	bne.n	8003e56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f023 0308 	bic.w	r3, r3, #8
 8003e42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f023 0304 	bic.w	r3, r3, #4
 8003e54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a1b      	ldr	r2, [pc, #108]	; (8003ec8 <TIM_OC1_SetConfig+0x10c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d00f      	beq.n	8003e7e <TIM_OC1_SetConfig+0xc2>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a1a      	ldr	r2, [pc, #104]	; (8003ecc <TIM_OC1_SetConfig+0x110>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d00b      	beq.n	8003e7e <TIM_OC1_SetConfig+0xc2>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a19      	ldr	r2, [pc, #100]	; (8003ed0 <TIM_OC1_SetConfig+0x114>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d007      	beq.n	8003e7e <TIM_OC1_SetConfig+0xc2>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a18      	ldr	r2, [pc, #96]	; (8003ed4 <TIM_OC1_SetConfig+0x118>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d003      	beq.n	8003e7e <TIM_OC1_SetConfig+0xc2>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a17      	ldr	r2, [pc, #92]	; (8003ed8 <TIM_OC1_SetConfig+0x11c>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d111      	bne.n	8003ea2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	621a      	str	r2, [r3, #32]
}
 8003ebc:	bf00      	nop
 8003ebe:	371c      	adds	r7, #28
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	40012c00 	.word	0x40012c00
 8003ecc:	40013400 	.word	0x40013400
 8003ed0:	40014000 	.word	0x40014000
 8003ed4:	40014400 	.word	0x40014400
 8003ed8:	40014800 	.word	0x40014800

08003edc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	f023 0210 	bic.w	r2, r3, #16
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	021b      	lsls	r3, r3, #8
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f023 0320 	bic.w	r3, r3, #32
 8003f2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a28      	ldr	r2, [pc, #160]	; (8003fdc <TIM_OC2_SetConfig+0x100>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d003      	beq.n	8003f48 <TIM_OC2_SetConfig+0x6c>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a27      	ldr	r2, [pc, #156]	; (8003fe0 <TIM_OC2_SetConfig+0x104>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d10d      	bne.n	8003f64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a1d      	ldr	r2, [pc, #116]	; (8003fdc <TIM_OC2_SetConfig+0x100>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d00f      	beq.n	8003f8c <TIM_OC2_SetConfig+0xb0>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a1c      	ldr	r2, [pc, #112]	; (8003fe0 <TIM_OC2_SetConfig+0x104>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d00b      	beq.n	8003f8c <TIM_OC2_SetConfig+0xb0>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a1b      	ldr	r2, [pc, #108]	; (8003fe4 <TIM_OC2_SetConfig+0x108>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d007      	beq.n	8003f8c <TIM_OC2_SetConfig+0xb0>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a1a      	ldr	r2, [pc, #104]	; (8003fe8 <TIM_OC2_SetConfig+0x10c>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d003      	beq.n	8003f8c <TIM_OC2_SetConfig+0xb0>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a19      	ldr	r2, [pc, #100]	; (8003fec <TIM_OC2_SetConfig+0x110>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d113      	bne.n	8003fb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	621a      	str	r2, [r3, #32]
}
 8003fce:	bf00      	nop
 8003fd0:	371c      	adds	r7, #28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	40012c00 	.word	0x40012c00
 8003fe0:	40013400 	.word	0x40013400
 8003fe4:	40014000 	.word	0x40014000
 8003fe8:	40014400 	.word	0x40014400
 8003fec:	40014800 	.word	0x40014800

08003ff0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b087      	sub	sp, #28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800401e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f023 0303 	bic.w	r3, r3, #3
 800402a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	4313      	orrs	r3, r2
 8004034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800403c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	021b      	lsls	r3, r3, #8
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	4313      	orrs	r3, r2
 8004048:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a27      	ldr	r2, [pc, #156]	; (80040ec <TIM_OC3_SetConfig+0xfc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d003      	beq.n	800405a <TIM_OC3_SetConfig+0x6a>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a26      	ldr	r2, [pc, #152]	; (80040f0 <TIM_OC3_SetConfig+0x100>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d10d      	bne.n	8004076 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004060:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	021b      	lsls	r3, r3, #8
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	4313      	orrs	r3, r2
 800406c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a1c      	ldr	r2, [pc, #112]	; (80040ec <TIM_OC3_SetConfig+0xfc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d00f      	beq.n	800409e <TIM_OC3_SetConfig+0xae>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a1b      	ldr	r2, [pc, #108]	; (80040f0 <TIM_OC3_SetConfig+0x100>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d00b      	beq.n	800409e <TIM_OC3_SetConfig+0xae>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a1a      	ldr	r2, [pc, #104]	; (80040f4 <TIM_OC3_SetConfig+0x104>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d007      	beq.n	800409e <TIM_OC3_SetConfig+0xae>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a19      	ldr	r2, [pc, #100]	; (80040f8 <TIM_OC3_SetConfig+0x108>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d003      	beq.n	800409e <TIM_OC3_SetConfig+0xae>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a18      	ldr	r2, [pc, #96]	; (80040fc <TIM_OC3_SetConfig+0x10c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d113      	bne.n	80040c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	621a      	str	r2, [r3, #32]
}
 80040e0:	bf00      	nop
 80040e2:	371c      	adds	r7, #28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	40012c00 	.word	0x40012c00
 80040f0:	40013400 	.word	0x40013400
 80040f4:	40014000 	.word	0x40014000
 80040f8:	40014400 	.word	0x40014400
 80040fc:	40014800 	.word	0x40014800

08004100 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004100:	b480      	push	{r7}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800412e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800413a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	021b      	lsls	r3, r3, #8
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4313      	orrs	r3, r2
 8004146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800414e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	031b      	lsls	r3, r3, #12
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a18      	ldr	r2, [pc, #96]	; (80041c0 <TIM_OC4_SetConfig+0xc0>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d00f      	beq.n	8004184 <TIM_OC4_SetConfig+0x84>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a17      	ldr	r2, [pc, #92]	; (80041c4 <TIM_OC4_SetConfig+0xc4>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d00b      	beq.n	8004184 <TIM_OC4_SetConfig+0x84>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a16      	ldr	r2, [pc, #88]	; (80041c8 <TIM_OC4_SetConfig+0xc8>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d007      	beq.n	8004184 <TIM_OC4_SetConfig+0x84>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a15      	ldr	r2, [pc, #84]	; (80041cc <TIM_OC4_SetConfig+0xcc>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d003      	beq.n	8004184 <TIM_OC4_SetConfig+0x84>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a14      	ldr	r2, [pc, #80]	; (80041d0 <TIM_OC4_SetConfig+0xd0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d109      	bne.n	8004198 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800418a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	019b      	lsls	r3, r3, #6
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	4313      	orrs	r3, r2
 8004196:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685a      	ldr	r2, [r3, #4]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	621a      	str	r2, [r3, #32]
}
 80041b2:	bf00      	nop
 80041b4:	371c      	adds	r7, #28
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	40012c00 	.word	0x40012c00
 80041c4:	40013400 	.word	0x40013400
 80041c8:	40014000 	.word	0x40014000
 80041cc:	40014400 	.word	0x40014400
 80041d0:	40014800 	.word	0x40014800

080041d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004218:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	041b      	lsls	r3, r3, #16
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	4313      	orrs	r3, r2
 8004224:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a17      	ldr	r2, [pc, #92]	; (8004288 <TIM_OC5_SetConfig+0xb4>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d00f      	beq.n	800424e <TIM_OC5_SetConfig+0x7a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a16      	ldr	r2, [pc, #88]	; (800428c <TIM_OC5_SetConfig+0xb8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d00b      	beq.n	800424e <TIM_OC5_SetConfig+0x7a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a15      	ldr	r2, [pc, #84]	; (8004290 <TIM_OC5_SetConfig+0xbc>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d007      	beq.n	800424e <TIM_OC5_SetConfig+0x7a>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a14      	ldr	r2, [pc, #80]	; (8004294 <TIM_OC5_SetConfig+0xc0>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d003      	beq.n	800424e <TIM_OC5_SetConfig+0x7a>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a13      	ldr	r2, [pc, #76]	; (8004298 <TIM_OC5_SetConfig+0xc4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d109      	bne.n	8004262 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004254:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	021b      	lsls	r3, r3, #8
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	4313      	orrs	r3, r2
 8004260:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	685a      	ldr	r2, [r3, #4]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	621a      	str	r2, [r3, #32]
}
 800427c:	bf00      	nop
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	40012c00 	.word	0x40012c00
 800428c:	40013400 	.word	0x40013400
 8004290:	40014000 	.word	0x40014000
 8004294:	40014400 	.word	0x40014400
 8004298:	40014800 	.word	0x40014800

0800429c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800429c:	b480      	push	{r7}
 800429e:	b087      	sub	sp, #28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	021b      	lsls	r3, r3, #8
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80042e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	051b      	lsls	r3, r3, #20
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a18      	ldr	r2, [pc, #96]	; (8004354 <TIM_OC6_SetConfig+0xb8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d00f      	beq.n	8004318 <TIM_OC6_SetConfig+0x7c>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a17      	ldr	r2, [pc, #92]	; (8004358 <TIM_OC6_SetConfig+0xbc>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d00b      	beq.n	8004318 <TIM_OC6_SetConfig+0x7c>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a16      	ldr	r2, [pc, #88]	; (800435c <TIM_OC6_SetConfig+0xc0>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d007      	beq.n	8004318 <TIM_OC6_SetConfig+0x7c>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a15      	ldr	r2, [pc, #84]	; (8004360 <TIM_OC6_SetConfig+0xc4>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d003      	beq.n	8004318 <TIM_OC6_SetConfig+0x7c>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a14      	ldr	r2, [pc, #80]	; (8004364 <TIM_OC6_SetConfig+0xc8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d109      	bne.n	800432c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800431e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	029b      	lsls	r3, r3, #10
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	621a      	str	r2, [r3, #32]
}
 8004346:	bf00      	nop
 8004348:	371c      	adds	r7, #28
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	40012c00 	.word	0x40012c00
 8004358:	40013400 	.word	0x40013400
 800435c:	40014000 	.word	0x40014000
 8004360:	40014400 	.word	0x40014400
 8004364:	40014800 	.word	0x40014800

08004368 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004380:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	4313      	orrs	r3, r2
 800438a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004392:	f023 0307 	bic.w	r3, r3, #7
 8004396:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	4313      	orrs	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b30      	cmp	r3, #48	; 0x30
 80043b0:	d05c      	beq.n	800446c <TIM_SlaveTimer_SetConfig+0x104>
 80043b2:	2b30      	cmp	r3, #48	; 0x30
 80043b4:	d806      	bhi.n	80043c4 <TIM_SlaveTimer_SetConfig+0x5c>
 80043b6:	2b10      	cmp	r3, #16
 80043b8:	d058      	beq.n	800446c <TIM_SlaveTimer_SetConfig+0x104>
 80043ba:	2b20      	cmp	r3, #32
 80043bc:	d056      	beq.n	800446c <TIM_SlaveTimer_SetConfig+0x104>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d054      	beq.n	800446c <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 80043c2:	e054      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80043c4:	2b50      	cmp	r3, #80	; 0x50
 80043c6:	d03d      	beq.n	8004444 <TIM_SlaveTimer_SetConfig+0xdc>
 80043c8:	2b50      	cmp	r3, #80	; 0x50
 80043ca:	d802      	bhi.n	80043d2 <TIM_SlaveTimer_SetConfig+0x6a>
 80043cc:	2b40      	cmp	r3, #64	; 0x40
 80043ce:	d010      	beq.n	80043f2 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80043d0:	e04d      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80043d2:	2b60      	cmp	r3, #96	; 0x60
 80043d4:	d040      	beq.n	8004458 <TIM_SlaveTimer_SetConfig+0xf0>
 80043d6:	2b70      	cmp	r3, #112	; 0x70
 80043d8:	d000      	beq.n	80043dc <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80043da:	e048      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6818      	ldr	r0, [r3, #0]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	68d9      	ldr	r1, [r3, #12]
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	f000 f9e2 	bl	80047b4 <TIM_ETR_SetConfig>
      break;
 80043f0:	e03d      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b05      	cmp	r3, #5
 80043f8:	d101      	bne.n	80043fe <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e038      	b.n	8004470 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6812      	ldr	r2, [r2, #0]
 800440e:	6a12      	ldr	r2, [r2, #32]
 8004410:	f022 0201 	bic.w	r2, r2, #1
 8004414:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004424:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	011b      	lsls	r3, r3, #4
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	621a      	str	r2, [r3, #32]
      break;
 8004442:	e014      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6818      	ldr	r0, [r3, #0]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	6899      	ldr	r1, [r3, #8]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	461a      	mov	r2, r3
 8004452:	f000 f87f 	bl	8004554 <TIM_TI1_ConfigInputStage>
      break;
 8004456:	e00a      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	6899      	ldr	r1, [r3, #8]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	461a      	mov	r2, r3
 8004466:	f000 f8e1 	bl	800462c <TIM_TI2_ConfigInputStage>
      break;
 800446a:	e000      	b.n	800446e <TIM_SlaveTimer_SetConfig+0x106>
      break;
 800446c:	bf00      	nop
  }
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
 8004484:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	f023 0201 	bic.w	r2, r3, #1
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	4a26      	ldr	r2, [pc, #152]	; (800453c <TIM_TI1_SetConfig+0xc4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d017      	beq.n	80044d6 <TIM_TI1_SetConfig+0x5e>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ac:	d013      	beq.n	80044d6 <TIM_TI1_SetConfig+0x5e>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4a23      	ldr	r2, [pc, #140]	; (8004540 <TIM_TI1_SetConfig+0xc8>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00f      	beq.n	80044d6 <TIM_TI1_SetConfig+0x5e>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4a22      	ldr	r2, [pc, #136]	; (8004544 <TIM_TI1_SetConfig+0xcc>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00b      	beq.n	80044d6 <TIM_TI1_SetConfig+0x5e>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	4a21      	ldr	r2, [pc, #132]	; (8004548 <TIM_TI1_SetConfig+0xd0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d007      	beq.n	80044d6 <TIM_TI1_SetConfig+0x5e>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	4a20      	ldr	r2, [pc, #128]	; (800454c <TIM_TI1_SetConfig+0xd4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d003      	beq.n	80044d6 <TIM_TI1_SetConfig+0x5e>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4a1f      	ldr	r2, [pc, #124]	; (8004550 <TIM_TI1_SetConfig+0xd8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d101      	bne.n	80044da <TIM_TI1_SetConfig+0x62>
 80044d6:	2301      	movs	r3, #1
 80044d8:	e000      	b.n	80044dc <TIM_TI1_SetConfig+0x64>
 80044da:	2300      	movs	r3, #0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d008      	beq.n	80044f2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	f023 0303 	bic.w	r3, r3, #3
 80044e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]
 80044f0:	e003      	b.n	80044fa <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004500:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	b2db      	uxtb	r3, r3
 8004508:	697a      	ldr	r2, [r7, #20]
 800450a:	4313      	orrs	r3, r2
 800450c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f023 030a 	bic.w	r3, r3, #10
 8004514:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f003 030a 	and.w	r3, r3, #10
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	4313      	orrs	r3, r2
 8004520:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	621a      	str	r2, [r3, #32]
}
 800452e:	bf00      	nop
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	40012c00 	.word	0x40012c00
 8004540:	40000400 	.word	0x40000400
 8004544:	40000800 	.word	0x40000800
 8004548:	40000c00 	.word	0x40000c00
 800454c:	40013400 	.word	0x40013400
 8004550:	40014000 	.word	0x40014000

08004554 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f023 0201 	bic.w	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f023 030a 	bic.w	r3, r3, #10
 8004590:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	621a      	str	r2, [r3, #32]
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b087      	sub	sp, #28
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	607a      	str	r2, [r7, #4]
 80045be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	f023 0210 	bic.w	r2, r3, #16
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	021b      	lsls	r3, r3, #8
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	031b      	lsls	r3, r3, #12
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004604:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	011b      	lsls	r3, r3, #4
 800460a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	621a      	str	r2, [r3, #32]
}
 8004620:	bf00      	nop
 8004622:	371c      	adds	r7, #28
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800462c:	b480      	push	{r7}
 800462e:	b087      	sub	sp, #28
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	f023 0210 	bic.w	r2, r3, #16
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004656:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	031b      	lsls	r3, r3, #12
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	4313      	orrs	r3, r2
 8004660:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004668:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4313      	orrs	r3, r2
 8004672:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	621a      	str	r2, [r3, #32]
}
 8004680:	bf00      	nop
 8004682:	371c      	adds	r7, #28
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
 8004698:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f023 0303 	bic.w	r3, r3, #3
 80046b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4313      	orrs	r3, r2
 80046c0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80046dc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	021b      	lsls	r3, r3, #8
 80046e2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	621a      	str	r2, [r3, #32]
}
 80046f8:	bf00      	nop
 80046fa:	371c      	adds	r7, #28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	69db      	ldr	r3, [r3, #28]
 8004722:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004730:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	021b      	lsls	r3, r3, #8
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004742:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	031b      	lsls	r3, r3, #12
 8004748:	b29b      	uxth	r3, r3
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	4313      	orrs	r3, r2
 800474e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004756:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	031b      	lsls	r3, r3, #12
 800475c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004760:	693a      	ldr	r2, [r7, #16]
 8004762:	4313      	orrs	r3, r2
 8004764:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	621a      	str	r2, [r3, #32]
}
 8004772:	bf00      	nop
 8004774:	371c      	adds	r7, #28
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr

0800477e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800477e:	b480      	push	{r7}
 8004780:	b085      	sub	sp, #20
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
 8004786:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004794:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	4313      	orrs	r3, r2
 800479c:	f043 0307 	orr.w	r3, r3, #7
 80047a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	609a      	str	r2, [r3, #8]
}
 80047a8:	bf00      	nop
 80047aa:	3714      	adds	r7, #20
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b087      	sub	sp, #28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
 80047c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	021a      	lsls	r2, r3, #8
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	431a      	orrs	r2, r3
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	4313      	orrs	r3, r2
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	609a      	str	r2, [r3, #8]
}
 80047e8:	bf00      	nop
 80047ea:	371c      	adds	r7, #28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b087      	sub	sp, #28
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f003 031f 	and.w	r3, r3, #31
 8004806:	2201      	movs	r2, #1
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6a1a      	ldr	r2, [r3, #32]
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	43db      	mvns	r3, r3
 8004816:	401a      	ands	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6a1a      	ldr	r2, [r3, #32]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 031f 	and.w	r3, r3, #31
 8004826:	6879      	ldr	r1, [r7, #4]
 8004828:	fa01 f303 	lsl.w	r3, r1, r3
 800482c:	431a      	orrs	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	621a      	str	r2, [r3, #32]
}
 8004832:	bf00      	nop
 8004834:	371c      	adds	r7, #28
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
	...

08004840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004854:	2302      	movs	r3, #2
 8004856:	e045      	b.n	80048e4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a1c      	ldr	r2, [pc, #112]	; (80048f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d004      	beq.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a1b      	ldr	r2, [pc, #108]	; (80048f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004892:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048b6:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	4313      	orrs	r3, r2
 80048c0:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	40012c00 	.word	0x40012c00
 80048f4:	40013400 	.word	0x40013400

080048f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e040      	b.n	80049c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800494a:	2b00      	cmp	r3, #0
 800494c:	d106      	bne.n	800495c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f001 fa70 	bl	8005e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2224      	movs	r2, #36	; 0x24
 8004960:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6812      	ldr	r2, [r2, #0]
 800496a:	6812      	ldr	r2, [r2, #0]
 800496c:	f022 0201 	bic.w	r2, r2, #1
 8004970:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fac4 	bl	8004f00 <UART_SetConfig>
 8004978:	4603      	mov	r3, r0
 800497a:	2b01      	cmp	r3, #1
 800497c:	d101      	bne.n	8004982 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e022      	b.n	80049c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004986:	2b00      	cmp	r3, #0
 8004988:	d002      	beq.n	8004990 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 fdf2 	bl	8005574 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6812      	ldr	r2, [r2, #0]
 8004998:	6852      	ldr	r2, [r2, #4]
 800499a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800499e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6812      	ldr	r2, [r2, #0]
 80049a8:	6892      	ldr	r2, [r2, #8]
 80049aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	6812      	ldr	r2, [r2, #0]
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	f042 0201 	orr.w	r2, r2, #1
 80049be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 fe79 	bl	80056b8 <UART_CheckIdleState>
 80049c6:	4603      	mov	r3, r0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	4613      	mov	r3, r2
 80049dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	d164      	bne.n	8004ab0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <HAL_UART_Transmit_DMA+0x22>
 80049ec:	88fb      	ldrh	r3, [r7, #6]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e05d      	b.n	8004ab2 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d101      	bne.n	8004a04 <HAL_UART_Transmit_DMA+0x34>
 8004a00:	2302      	movs	r3, #2
 8004a02:	e056      	b.n	8004ab2 <HAL_UART_Transmit_DMA+0xe2>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	88fa      	ldrh	r2, [r7, #6]
 8004a16:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	88fa      	ldrh	r2, [r7, #6]
 8004a1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2221      	movs	r2, #33	; 0x21
 8004a2c:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d02a      	beq.n	8004a8c <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a3a:	4a20      	ldr	r2, [pc, #128]	; (8004abc <HAL_UART_Transmit_DMA+0xec>)
 8004a3c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a42:	4a1f      	ldr	r2, [pc, #124]	; (8004ac0 <HAL_UART_Transmit_DMA+0xf0>)
 8004a44:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a4a:	4a1e      	ldr	r2, [pc, #120]	; (8004ac4 <HAL_UART_Transmit_DMA+0xf4>)
 8004a4c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a52:	2200      	movs	r2, #0
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5e:	4619      	mov	r1, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	3328      	adds	r3, #40	; 0x28
 8004a66:	461a      	mov	r2, r3
 8004a68:	88fb      	ldrh	r3, [r7, #6]
 8004a6a:	f7fc fda0 	bl	80015ae <HAL_DMA_Start_IT>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00b      	beq.n	8004a8c <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2210      	movs	r2, #16
 8004a78:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2220      	movs	r2, #32
 8004a86:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e012      	b.n	8004ab2 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2240      	movs	r2, #64	; 0x40
 8004a92:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	6812      	ldr	r2, [r2, #0]
 8004aa4:	6892      	ldr	r2, [r2, #8]
 8004aa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004aaa:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	e000      	b.n	8004ab2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004ab0:	2302      	movs	r3, #2
  }
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	0800583d 	.word	0x0800583d
 8004ac0:	08005891 	.word	0x08005891
 8004ac4:	08005931 	.word	0x08005931

08004ac8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ada:	2b20      	cmp	r3, #32
 8004adc:	d16c      	bne.n	8004bb8 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <HAL_UART_Receive_DMA+0x22>
 8004ae4:	88fb      	ldrh	r3, [r7, #6]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e065      	b.n	8004bba <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d101      	bne.n	8004afc <HAL_UART_Receive_DMA+0x34>
 8004af8:	2302      	movs	r3, #2
 8004afa:	e05e      	b.n	8004bba <HAL_UART_Receive_DMA+0xf2>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	88fa      	ldrh	r2, [r7, #6]
 8004b0e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2222      	movs	r2, #34	; 0x22
 8004b1c:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d02a      	beq.n	8004b7c <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b2a:	4a26      	ldr	r2, [pc, #152]	; (8004bc4 <HAL_UART_Receive_DMA+0xfc>)
 8004b2c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b32:	4a25      	ldr	r2, [pc, #148]	; (8004bc8 <HAL_UART_Receive_DMA+0x100>)
 8004b34:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b3a:	4a24      	ldr	r2, [pc, #144]	; (8004bcc <HAL_UART_Receive_DMA+0x104>)
 8004b3c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b42:	2200      	movs	r2, #0
 8004b44:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	3324      	adds	r3, #36	; 0x24
 8004b50:	4619      	mov	r1, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b56:	461a      	mov	r2, r3
 8004b58:	88fb      	ldrh	r3, [r7, #6]
 8004b5a:	f7fc fd28 	bl	80015ae <HAL_DMA_Start_IT>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00b      	beq.n	8004b7c <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2210      	movs	r2, #16
 8004b68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2220      	movs	r2, #32
 8004b76:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e01e      	b.n	8004bba <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	6812      	ldr	r2, [r2, #0]
 8004b8c:	6812      	ldr	r2, [r2, #0]
 8004b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b92:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	6892      	ldr	r2, [r2, #8]
 8004b9e:	f042 0201 	orr.w	r2, r2, #1
 8004ba2:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	6892      	ldr	r2, [r2, #8]
 8004bae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bb2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	e000      	b.n	8004bba <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8004bb8:	2302      	movs	r3, #2
  }
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	080058ad 	.word	0x080058ad
 8004bc8:	08005915 	.word	0x08005915
 8004bcc:	08005931 	.word	0x08005931

08004bd0 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bdc:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004be2:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d101      	bne.n	8004bf2 <HAL_UART_DMAPause+0x22>
 8004bee:	2302      	movs	r3, #2
 8004bf0:	e03c      	b.n	8004c6c <HAL_UART_DMAPause+0x9c>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c04:	2b80      	cmp	r3, #128	; 0x80
 8004c06:	d10a      	bne.n	8004c1e <HAL_UART_DMAPause+0x4e>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2b21      	cmp	r3, #33	; 0x21
 8004c0c:	d107      	bne.n	8004c1e <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6812      	ldr	r2, [r2, #0]
 8004c16:	6892      	ldr	r2, [r2, #8]
 8004c18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c1c:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c28:	2b40      	cmp	r3, #64	; 0x40
 8004c2a:	d11a      	bne.n	8004c62 <HAL_UART_DMAPause+0x92>
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b22      	cmp	r3, #34	; 0x22
 8004c30:	d117      	bne.n	8004c62 <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	6812      	ldr	r2, [r2, #0]
 8004c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c40:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	6892      	ldr	r2, [r2, #8]
 8004c4c:	f022 0201 	bic.w	r2, r2, #1
 8004c50:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6812      	ldr	r2, [r2, #0]
 8004c5a:	6892      	ldr	r2, [r2, #8]
 8004c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c60:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d101      	bne.n	8004c8e <HAL_UART_DMAResume+0x16>
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	e034      	b.n	8004cf8 <HAL_UART_DMAResume+0x80>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c9a:	2b21      	cmp	r3, #33	; 0x21
 8004c9c:	d107      	bne.n	8004cae <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	6892      	ldr	r2, [r2, #8]
 8004ca8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004cac:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004cb2:	2b22      	cmp	r3, #34	; 0x22
 8004cb4:	d11b      	bne.n	8004cee <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2208      	movs	r2, #8
 8004cbc:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	6812      	ldr	r2, [r2, #0]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ccc:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6812      	ldr	r2, [r2, #0]
 8004cd6:	6892      	ldr	r2, [r2, #8]
 8004cd8:	f042 0201 	orr.w	r2, r2, #1
 8004cdc:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	6812      	ldr	r2, [r2, #0]
 8004ce6:	6892      	ldr	r2, [r2, #8]
 8004ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cec:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d10:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d16:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d22:	2b80      	cmp	r3, #128	; 0x80
 8004d24:	d126      	bne.n	8004d74 <HAL_UART_DMAStop+0x70>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2b21      	cmp	r3, #33	; 0x21
 8004d2a:	d123      	bne.n	8004d74 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6812      	ldr	r2, [r2, #0]
 8004d34:	6892      	ldr	r2, [r2, #8]
 8004d36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d3a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d014      	beq.n	8004d6e <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7fc fc90 	bl	800166e <HAL_DMA_Abort>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00c      	beq.n	8004d6e <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fc fdb6 	bl	80018ca <HAL_DMA_GetError>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b20      	cmp	r3, #32
 8004d62:	d104      	bne.n	8004d6e <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2210      	movs	r2, #16
 8004d68:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e031      	b.n	8004dd2 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 fd2f 	bl	80057d2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d7e:	2b40      	cmp	r3, #64	; 0x40
 8004d80:	d126      	bne.n	8004dd0 <HAL_UART_DMAStop+0xcc>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b22      	cmp	r3, #34	; 0x22
 8004d86:	d123      	bne.n	8004dd0 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6812      	ldr	r2, [r2, #0]
 8004d90:	6892      	ldr	r2, [r2, #8]
 8004d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d96:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d014      	beq.n	8004dca <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7fc fc62 	bl	800166e <HAL_DMA_Abort>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00c      	beq.n	8004dca <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fc fd88 	bl	80018ca <HAL_DMA_GetError>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b20      	cmp	r3, #32
 8004dbe:	d104      	bne.n	8004dca <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2210      	movs	r2, #16
 8004dc4:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e003      	b.n	8004dd2 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fd16 	bl	80057fc <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
	...

08004ddc <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6812      	ldr	r2, [r2, #0]
 8004dec:	6812      	ldr	r2, [r2, #0]
 8004dee:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004df2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dfe:	2b80      	cmp	r3, #128	; 0x80
 8004e00:	d12d      	bne.n	8004e5e <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6812      	ldr	r2, [r2, #0]
 8004e0a:	6892      	ldr	r2, [r2, #8]
 8004e0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e10:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d013      	beq.n	8004e42 <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e1e:	4a19      	ldr	r2, [pc, #100]	; (8004e84 <HAL_UART_AbortTransmit_IT+0xa8>)
 8004e20:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fc fc5f 	bl	80016ea <HAL_DMA_Abort_IT>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d022      	beq.n	8004e78 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004e3c:	4610      	mov	r0, r2
 8004e3e:	4798      	blx	r3
 8004e40:	e01a      	b.n	8004e78 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2220      	movs	r2, #32
 8004e54:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f848 	bl	8004eec <HAL_UART_AbortTransmitCpltCallback>
 8004e5c:	e00c      	b.n	8004e78 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f83a 	bl	8004eec <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	080059a9 	.word	0x080059a9

08004e88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004f04:	b088      	sub	sp, #32
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	431a      	orrs	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6819      	ldr	r1, [r3, #0]
 8004f38:	4bab      	ldr	r3, [pc, #684]	; (80051e8 <UART_SetConfig+0x2e8>)
 8004f3a:	400b      	ands	r3, r1
 8004f3c:	69f9      	ldr	r1, [r7, #28]
 8004f3e:	430b      	orrs	r3, r1
 8004f40:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6812      	ldr	r2, [r2, #0]
 8004f4a:	6852      	ldr	r2, [r2, #4]
 8004f4c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	68d2      	ldr	r2, [r2, #12]
 8004f54:	430a      	orrs	r2, r1
 8004f56:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4aa2      	ldr	r2, [pc, #648]	; (80051ec <UART_SetConfig+0x2ec>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d004      	beq.n	8004f72 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	69fa      	ldr	r2, [r7, #28]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	6892      	ldr	r2, [r2, #8]
 8004f7c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8004f80:	69fa      	ldr	r2, [r7, #28]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a99      	ldr	r2, [pc, #612]	; (80051f0 <UART_SetConfig+0x2f0>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d121      	bne.n	8004fd4 <UART_SetConfig+0xd4>
 8004f90:	4b98      	ldr	r3, [pc, #608]	; (80051f4 <UART_SetConfig+0x2f4>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d816      	bhi.n	8004fcc <UART_SetConfig+0xcc>
 8004f9e:	a201      	add	r2, pc, #4	; (adr r2, 8004fa4 <UART_SetConfig+0xa4>)
 8004fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa4:	08004fb5 	.word	0x08004fb5
 8004fa8:	08004fc1 	.word	0x08004fc1
 8004fac:	08004fbb 	.word	0x08004fbb
 8004fb0:	08004fc7 	.word	0x08004fc7
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	76fb      	strb	r3, [r7, #27]
 8004fb8:	e0e8      	b.n	800518c <UART_SetConfig+0x28c>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	76fb      	strb	r3, [r7, #27]
 8004fbe:	e0e5      	b.n	800518c <UART_SetConfig+0x28c>
 8004fc0:	2304      	movs	r3, #4
 8004fc2:	76fb      	strb	r3, [r7, #27]
 8004fc4:	e0e2      	b.n	800518c <UART_SetConfig+0x28c>
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	76fb      	strb	r3, [r7, #27]
 8004fca:	e0df      	b.n	800518c <UART_SetConfig+0x28c>
 8004fcc:	2310      	movs	r3, #16
 8004fce:	76fb      	strb	r3, [r7, #27]
 8004fd0:	bf00      	nop
 8004fd2:	e0db      	b.n	800518c <UART_SetConfig+0x28c>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a87      	ldr	r2, [pc, #540]	; (80051f8 <UART_SetConfig+0x2f8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d134      	bne.n	8005048 <UART_SetConfig+0x148>
 8004fde:	4b85      	ldr	r3, [pc, #532]	; (80051f4 <UART_SetConfig+0x2f4>)
 8004fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe4:	f003 030c 	and.w	r3, r3, #12
 8004fe8:	2b0c      	cmp	r3, #12
 8004fea:	d829      	bhi.n	8005040 <UART_SetConfig+0x140>
 8004fec:	a201      	add	r2, pc, #4	; (adr r2, 8004ff4 <UART_SetConfig+0xf4>)
 8004fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff2:	bf00      	nop
 8004ff4:	08005029 	.word	0x08005029
 8004ff8:	08005041 	.word	0x08005041
 8004ffc:	08005041 	.word	0x08005041
 8005000:	08005041 	.word	0x08005041
 8005004:	08005035 	.word	0x08005035
 8005008:	08005041 	.word	0x08005041
 800500c:	08005041 	.word	0x08005041
 8005010:	08005041 	.word	0x08005041
 8005014:	0800502f 	.word	0x0800502f
 8005018:	08005041 	.word	0x08005041
 800501c:	08005041 	.word	0x08005041
 8005020:	08005041 	.word	0x08005041
 8005024:	0800503b 	.word	0x0800503b
 8005028:	2300      	movs	r3, #0
 800502a:	76fb      	strb	r3, [r7, #27]
 800502c:	e0ae      	b.n	800518c <UART_SetConfig+0x28c>
 800502e:	2302      	movs	r3, #2
 8005030:	76fb      	strb	r3, [r7, #27]
 8005032:	e0ab      	b.n	800518c <UART_SetConfig+0x28c>
 8005034:	2304      	movs	r3, #4
 8005036:	76fb      	strb	r3, [r7, #27]
 8005038:	e0a8      	b.n	800518c <UART_SetConfig+0x28c>
 800503a:	2308      	movs	r3, #8
 800503c:	76fb      	strb	r3, [r7, #27]
 800503e:	e0a5      	b.n	800518c <UART_SetConfig+0x28c>
 8005040:	2310      	movs	r3, #16
 8005042:	76fb      	strb	r3, [r7, #27]
 8005044:	bf00      	nop
 8005046:	e0a1      	b.n	800518c <UART_SetConfig+0x28c>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a6b      	ldr	r2, [pc, #428]	; (80051fc <UART_SetConfig+0x2fc>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d120      	bne.n	8005094 <UART_SetConfig+0x194>
 8005052:	4b68      	ldr	r3, [pc, #416]	; (80051f4 <UART_SetConfig+0x2f4>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005058:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800505c:	2b10      	cmp	r3, #16
 800505e:	d00f      	beq.n	8005080 <UART_SetConfig+0x180>
 8005060:	2b10      	cmp	r3, #16
 8005062:	d802      	bhi.n	800506a <UART_SetConfig+0x16a>
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <UART_SetConfig+0x174>
 8005068:	e010      	b.n	800508c <UART_SetConfig+0x18c>
 800506a:	2b20      	cmp	r3, #32
 800506c:	d005      	beq.n	800507a <UART_SetConfig+0x17a>
 800506e:	2b30      	cmp	r3, #48	; 0x30
 8005070:	d009      	beq.n	8005086 <UART_SetConfig+0x186>
 8005072:	e00b      	b.n	800508c <UART_SetConfig+0x18c>
 8005074:	2300      	movs	r3, #0
 8005076:	76fb      	strb	r3, [r7, #27]
 8005078:	e088      	b.n	800518c <UART_SetConfig+0x28c>
 800507a:	2302      	movs	r3, #2
 800507c:	76fb      	strb	r3, [r7, #27]
 800507e:	e085      	b.n	800518c <UART_SetConfig+0x28c>
 8005080:	2304      	movs	r3, #4
 8005082:	76fb      	strb	r3, [r7, #27]
 8005084:	e082      	b.n	800518c <UART_SetConfig+0x28c>
 8005086:	2308      	movs	r3, #8
 8005088:	76fb      	strb	r3, [r7, #27]
 800508a:	e07f      	b.n	800518c <UART_SetConfig+0x28c>
 800508c:	2310      	movs	r3, #16
 800508e:	76fb      	strb	r3, [r7, #27]
 8005090:	bf00      	nop
 8005092:	e07b      	b.n	800518c <UART_SetConfig+0x28c>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a59      	ldr	r2, [pc, #356]	; (8005200 <UART_SetConfig+0x300>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d120      	bne.n	80050e0 <UART_SetConfig+0x1e0>
 800509e:	4b55      	ldr	r3, [pc, #340]	; (80051f4 <UART_SetConfig+0x2f4>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80050a8:	2b40      	cmp	r3, #64	; 0x40
 80050aa:	d00f      	beq.n	80050cc <UART_SetConfig+0x1cc>
 80050ac:	2b40      	cmp	r3, #64	; 0x40
 80050ae:	d802      	bhi.n	80050b6 <UART_SetConfig+0x1b6>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <UART_SetConfig+0x1c0>
 80050b4:	e010      	b.n	80050d8 <UART_SetConfig+0x1d8>
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	d005      	beq.n	80050c6 <UART_SetConfig+0x1c6>
 80050ba:	2bc0      	cmp	r3, #192	; 0xc0
 80050bc:	d009      	beq.n	80050d2 <UART_SetConfig+0x1d2>
 80050be:	e00b      	b.n	80050d8 <UART_SetConfig+0x1d8>
 80050c0:	2300      	movs	r3, #0
 80050c2:	76fb      	strb	r3, [r7, #27]
 80050c4:	e062      	b.n	800518c <UART_SetConfig+0x28c>
 80050c6:	2302      	movs	r3, #2
 80050c8:	76fb      	strb	r3, [r7, #27]
 80050ca:	e05f      	b.n	800518c <UART_SetConfig+0x28c>
 80050cc:	2304      	movs	r3, #4
 80050ce:	76fb      	strb	r3, [r7, #27]
 80050d0:	e05c      	b.n	800518c <UART_SetConfig+0x28c>
 80050d2:	2308      	movs	r3, #8
 80050d4:	76fb      	strb	r3, [r7, #27]
 80050d6:	e059      	b.n	800518c <UART_SetConfig+0x28c>
 80050d8:	2310      	movs	r3, #16
 80050da:	76fb      	strb	r3, [r7, #27]
 80050dc:	bf00      	nop
 80050de:	e055      	b.n	800518c <UART_SetConfig+0x28c>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a47      	ldr	r2, [pc, #284]	; (8005204 <UART_SetConfig+0x304>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d124      	bne.n	8005134 <UART_SetConfig+0x234>
 80050ea:	4b42      	ldr	r3, [pc, #264]	; (80051f4 <UART_SetConfig+0x2f4>)
 80050ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050f8:	d012      	beq.n	8005120 <UART_SetConfig+0x220>
 80050fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050fe:	d802      	bhi.n	8005106 <UART_SetConfig+0x206>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d007      	beq.n	8005114 <UART_SetConfig+0x214>
 8005104:	e012      	b.n	800512c <UART_SetConfig+0x22c>
 8005106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800510a:	d006      	beq.n	800511a <UART_SetConfig+0x21a>
 800510c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005110:	d009      	beq.n	8005126 <UART_SetConfig+0x226>
 8005112:	e00b      	b.n	800512c <UART_SetConfig+0x22c>
 8005114:	2300      	movs	r3, #0
 8005116:	76fb      	strb	r3, [r7, #27]
 8005118:	e038      	b.n	800518c <UART_SetConfig+0x28c>
 800511a:	2302      	movs	r3, #2
 800511c:	76fb      	strb	r3, [r7, #27]
 800511e:	e035      	b.n	800518c <UART_SetConfig+0x28c>
 8005120:	2304      	movs	r3, #4
 8005122:	76fb      	strb	r3, [r7, #27]
 8005124:	e032      	b.n	800518c <UART_SetConfig+0x28c>
 8005126:	2308      	movs	r3, #8
 8005128:	76fb      	strb	r3, [r7, #27]
 800512a:	e02f      	b.n	800518c <UART_SetConfig+0x28c>
 800512c:	2310      	movs	r3, #16
 800512e:	76fb      	strb	r3, [r7, #27]
 8005130:	bf00      	nop
 8005132:	e02b      	b.n	800518c <UART_SetConfig+0x28c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a2c      	ldr	r2, [pc, #176]	; (80051ec <UART_SetConfig+0x2ec>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d124      	bne.n	8005188 <UART_SetConfig+0x288>
 800513e:	4b2d      	ldr	r3, [pc, #180]	; (80051f4 <UART_SetConfig+0x2f4>)
 8005140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005144:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800514c:	d012      	beq.n	8005174 <UART_SetConfig+0x274>
 800514e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005152:	d802      	bhi.n	800515a <UART_SetConfig+0x25a>
 8005154:	2b00      	cmp	r3, #0
 8005156:	d007      	beq.n	8005168 <UART_SetConfig+0x268>
 8005158:	e012      	b.n	8005180 <UART_SetConfig+0x280>
 800515a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800515e:	d006      	beq.n	800516e <UART_SetConfig+0x26e>
 8005160:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005164:	d009      	beq.n	800517a <UART_SetConfig+0x27a>
 8005166:	e00b      	b.n	8005180 <UART_SetConfig+0x280>
 8005168:	2300      	movs	r3, #0
 800516a:	76fb      	strb	r3, [r7, #27]
 800516c:	e00e      	b.n	800518c <UART_SetConfig+0x28c>
 800516e:	2302      	movs	r3, #2
 8005170:	76fb      	strb	r3, [r7, #27]
 8005172:	e00b      	b.n	800518c <UART_SetConfig+0x28c>
 8005174:	2304      	movs	r3, #4
 8005176:	76fb      	strb	r3, [r7, #27]
 8005178:	e008      	b.n	800518c <UART_SetConfig+0x28c>
 800517a:	2308      	movs	r3, #8
 800517c:	76fb      	strb	r3, [r7, #27]
 800517e:	e005      	b.n	800518c <UART_SetConfig+0x28c>
 8005180:	2310      	movs	r3, #16
 8005182:	76fb      	strb	r3, [r7, #27]
 8005184:	bf00      	nop
 8005186:	e001      	b.n	800518c <UART_SetConfig+0x28c>
 8005188:	2310      	movs	r3, #16
 800518a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a16      	ldr	r2, [pc, #88]	; (80051ec <UART_SetConfig+0x2ec>)
 8005192:	4293      	cmp	r3, r2
 8005194:	f040 80ed 	bne.w	8005372 <UART_SetConfig+0x472>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005198:	7efb      	ldrb	r3, [r7, #27]
 800519a:	2b08      	cmp	r3, #8
 800519c:	d836      	bhi.n	800520c <UART_SetConfig+0x30c>
 800519e:	a201      	add	r2, pc, #4	; (adr r2, 80051a4 <UART_SetConfig+0x2a4>)
 80051a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a4:	080051c9 	.word	0x080051c9
 80051a8:	0800520d 	.word	0x0800520d
 80051ac:	080051d1 	.word	0x080051d1
 80051b0:	0800520d 	.word	0x0800520d
 80051b4:	080051d7 	.word	0x080051d7
 80051b8:	0800520d 	.word	0x0800520d
 80051bc:	0800520d 	.word	0x0800520d
 80051c0:	0800520d 	.word	0x0800520d
 80051c4:	080051df 	.word	0x080051df
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80051c8:	f7fd fb08 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 80051cc:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80051ce:	e020      	b.n	8005212 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80051d0:	4b0d      	ldr	r3, [pc, #52]	; (8005208 <UART_SetConfig+0x308>)
 80051d2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80051d4:	e01d      	b.n	8005212 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80051d6:	f7fd fa6b 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 80051da:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80051dc:	e019      	b.n	8005212 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80051de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051e2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80051e4:	e015      	b.n	8005212 <UART_SetConfig+0x312>
 80051e6:	bf00      	nop
 80051e8:	efff69f3 	.word	0xefff69f3
 80051ec:	40008000 	.word	0x40008000
 80051f0:	40013800 	.word	0x40013800
 80051f4:	40021000 	.word	0x40021000
 80051f8:	40004400 	.word	0x40004400
 80051fc:	40004800 	.word	0x40004800
 8005200:	40004c00 	.word	0x40004c00
 8005204:	40005000 	.word	0x40005000
 8005208:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	74fb      	strb	r3, [r7, #19]
        break;
 8005210:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 819e 	beq.w	8005556 <UART_SetConfig+0x656>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	441a      	add	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	429a      	cmp	r2, r3
 8005228:	d805      	bhi.n	8005236 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	429a      	cmp	r2, r3
 8005234:	d202      	bcs.n	800523c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	74fb      	strb	r3, [r7, #19]
 800523a:	e18c      	b.n	8005556 <UART_SetConfig+0x656>
      }
      else
      {
        switch (clocksource)
 800523c:	7efb      	ldrb	r3, [r7, #27]
 800523e:	2b08      	cmp	r3, #8
 8005240:	f200 8084 	bhi.w	800534c <UART_SetConfig+0x44c>
 8005244:	a201      	add	r2, pc, #4	; (adr r2, 800524c <UART_SetConfig+0x34c>)
 8005246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800524a:	bf00      	nop
 800524c:	08005271 	.word	0x08005271
 8005250:	0800534d 	.word	0x0800534d
 8005254:	080052b1 	.word	0x080052b1
 8005258:	0800534d 	.word	0x0800534d
 800525c:	080052e5 	.word	0x080052e5
 8005260:	0800534d 	.word	0x0800534d
 8005264:	0800534d 	.word	0x0800534d
 8005268:	0800534d 	.word	0x0800534d
 800526c:	08005323 	.word	0x08005323
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005270:	f7fd fab4 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 8005274:	4603      	mov	r3, r0
 8005276:	f04f 0400 	mov.w	r4, #0
 800527a:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800527e:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8005282:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	085b      	lsrs	r3, r3, #1
 800528c:	f04f 0400 	mov.w	r4, #0
 8005290:	eb18 0003 	adds.w	r0, r8, r3
 8005294:	eb49 0104 	adc.w	r1, r9, r4
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f04f 0400 	mov.w	r4, #0
 80052a0:	461a      	mov	r2, r3
 80052a2:	4623      	mov	r3, r4
 80052a4:	f7fb fce6 	bl	8000c74 <__aeabi_uldivmod>
 80052a8:	4603      	mov	r3, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80052ae:	e050      	b.n	8005352 <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	085b      	lsrs	r3, r3, #1
 80052b6:	f04f 0400 	mov.w	r4, #0
 80052ba:	49ad      	ldr	r1, [pc, #692]	; (8005570 <UART_SetConfig+0x670>)
 80052bc:	f04f 0200 	mov.w	r2, #0
 80052c0:	eb13 0801 	adds.w	r8, r3, r1
 80052c4:	eb44 0902 	adc.w	r9, r4, r2
 80052c8:	4640      	mov	r0, r8
 80052ca:	4649      	mov	r1, r9
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f04f 0400 	mov.w	r4, #0
 80052d4:	461a      	mov	r2, r3
 80052d6:	4623      	mov	r3, r4
 80052d8:	f7fb fccc 	bl	8000c74 <__aeabi_uldivmod>
 80052dc:	4603      	mov	r3, r0
 80052de:	460c      	mov	r4, r1
 80052e0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80052e2:	e036      	b.n	8005352 <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80052e4:	f7fd f9e4 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 80052e8:	4603      	mov	r3, r0
 80052ea:	461a      	mov	r2, r3
 80052ec:	f04f 0300 	mov.w	r3, #0
 80052f0:	021d      	lsls	r5, r3, #8
 80052f2:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80052f6:	0214      	lsls	r4, r2, #8
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	085b      	lsrs	r3, r3, #1
 80052fe:	461a      	mov	r2, r3
 8005300:	f04f 0300 	mov.w	r3, #0
 8005304:	18a0      	adds	r0, r4, r2
 8005306:	eb45 0103 	adc.w	r1, r5, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f04f 0400 	mov.w	r4, #0
 8005312:	461a      	mov	r2, r3
 8005314:	4623      	mov	r3, r4
 8005316:	f7fb fcad 	bl	8000c74 <__aeabi_uldivmod>
 800531a:	4603      	mov	r3, r0
 800531c:	460c      	mov	r4, r1
 800531e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005320:	e017      	b.n	8005352 <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	085b      	lsrs	r3, r3, #1
 8005328:	f04f 0400 	mov.w	r4, #0
 800532c:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8005330:	f144 0100 	adc.w	r1, r4, #0
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f04f 0400 	mov.w	r4, #0
 800533c:	461a      	mov	r2, r3
 800533e:	4623      	mov	r3, r4
 8005340:	f7fb fc98 	bl	8000c74 <__aeabi_uldivmod>
 8005344:	4603      	mov	r3, r0
 8005346:	460c      	mov	r4, r1
 8005348:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800534a:	e002      	b.n	8005352 <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	74fb      	strb	r3, [r7, #19]
            break;
 8005350:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005358:	d308      	bcc.n	800536c <UART_SetConfig+0x46c>
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005360:	d204      	bcs.n	800536c <UART_SetConfig+0x46c>
        {
          huart->Instance->BRR = usartdiv;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	60da      	str	r2, [r3, #12]
 800536a:	e0f4      	b.n	8005556 <UART_SetConfig+0x656>
        }
        else
        {
          ret = HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	74fb      	strb	r3, [r7, #19]
 8005370:	e0f1      	b.n	8005556 <UART_SetConfig+0x656>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800537a:	d17e      	bne.n	800547a <UART_SetConfig+0x57a>
  {
    switch (clocksource)
 800537c:	7efb      	ldrb	r3, [r7, #27]
 800537e:	2b08      	cmp	r3, #8
 8005380:	d85b      	bhi.n	800543a <UART_SetConfig+0x53a>
 8005382:	a201      	add	r2, pc, #4	; (adr r2, 8005388 <UART_SetConfig+0x488>)
 8005384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005388:	080053ad 	.word	0x080053ad
 800538c:	080053cb 	.word	0x080053cb
 8005390:	080053e9 	.word	0x080053e9
 8005394:	0800543b 	.word	0x0800543b
 8005398:	08005405 	.word	0x08005405
 800539c:	0800543b 	.word	0x0800543b
 80053a0:	0800543b 	.word	0x0800543b
 80053a4:	0800543b 	.word	0x0800543b
 80053a8:	08005423 	.word	0x08005423
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80053ac:	f7fd fa16 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 80053b0:	4603      	mov	r3, r0
 80053b2:	005a      	lsls	r2, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	085b      	lsrs	r3, r3, #1
 80053ba:	441a      	add	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80053c8:	e03a      	b.n	8005440 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80053ca:	f7fd fa1d 	bl	8002808 <HAL_RCC_GetPCLK2Freq>
 80053ce:	4603      	mov	r3, r0
 80053d0:	005a      	lsls	r2, r3, #1
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	085b      	lsrs	r3, r3, #1
 80053d8:	441a      	add	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80053e6:	e02b      	b.n	8005440 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	085b      	lsrs	r3, r3, #1
 80053ee:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80053f2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6852      	ldr	r2, [r2, #4]
 80053fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80053fe:	b29b      	uxth	r3, r3
 8005400:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005402:	e01d      	b.n	8005440 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005404:	f7fd f954 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 8005408:	4603      	mov	r3, r0
 800540a:	005a      	lsls	r2, r3, #1
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	085b      	lsrs	r3, r3, #1
 8005412:	441a      	add	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	fbb2 f3f3 	udiv	r3, r2, r3
 800541c:	b29b      	uxth	r3, r3
 800541e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005420:	e00e      	b.n	8005440 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	085b      	lsrs	r3, r3, #1
 8005428:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	fbb2 f3f3 	udiv	r3, r2, r3
 8005434:	b29b      	uxth	r3, r3
 8005436:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005438:	e002      	b.n	8005440 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	74fb      	strb	r3, [r7, #19]
        break;
 800543e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	2b0f      	cmp	r3, #15
 8005444:	d916      	bls.n	8005474 <UART_SetConfig+0x574>
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800544c:	d212      	bcs.n	8005474 <UART_SetConfig+0x574>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	b29b      	uxth	r3, r3
 8005452:	f023 030f 	bic.w	r3, r3, #15
 8005456:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	085b      	lsrs	r3, r3, #1
 800545c:	b29b      	uxth	r3, r3
 800545e:	f003 0307 	and.w	r3, r3, #7
 8005462:	b29a      	uxth	r2, r3
 8005464:	897b      	ldrh	r3, [r7, #10]
 8005466:	4313      	orrs	r3, r2
 8005468:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	897a      	ldrh	r2, [r7, #10]
 8005470:	60da      	str	r2, [r3, #12]
 8005472:	e070      	b.n	8005556 <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	74fb      	strb	r3, [r7, #19]
 8005478:	e06d      	b.n	8005556 <UART_SetConfig+0x656>
    }
  }
  else
  {
    switch (clocksource)
 800547a:	7efb      	ldrb	r3, [r7, #27]
 800547c:	2b08      	cmp	r3, #8
 800547e:	d859      	bhi.n	8005534 <UART_SetConfig+0x634>
 8005480:	a201      	add	r2, pc, #4	; (adr r2, 8005488 <UART_SetConfig+0x588>)
 8005482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005486:	bf00      	nop
 8005488:	080054ad 	.word	0x080054ad
 800548c:	080054c9 	.word	0x080054c9
 8005490:	080054e5 	.word	0x080054e5
 8005494:	08005535 	.word	0x08005535
 8005498:	08005501 	.word	0x08005501
 800549c:	08005535 	.word	0x08005535
 80054a0:	08005535 	.word	0x08005535
 80054a4:	08005535 	.word	0x08005535
 80054a8:	0800551d 	.word	0x0800551d
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80054ac:	f7fd f996 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 80054b0:	4602      	mov	r2, r0
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	085b      	lsrs	r3, r3, #1
 80054b8:	441a      	add	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80054c6:	e038      	b.n	800553a <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80054c8:	f7fd f99e 	bl	8002808 <HAL_RCC_GetPCLK2Freq>
 80054cc:	4602      	mov	r2, r0
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	085b      	lsrs	r3, r3, #1
 80054d4:	441a      	add	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	fbb2 f3f3 	udiv	r3, r2, r3
 80054de:	b29b      	uxth	r3, r3
 80054e0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80054e2:	e02a      	b.n	800553a <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	085b      	lsrs	r3, r3, #1
 80054ea:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80054ee:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	6852      	ldr	r2, [r2, #4]
 80054f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80054fe:	e01c      	b.n	800553a <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005500:	f7fd f8d6 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 8005504:	4602      	mov	r2, r0
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	085b      	lsrs	r3, r3, #1
 800550c:	441a      	add	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	fbb2 f3f3 	udiv	r3, r2, r3
 8005516:	b29b      	uxth	r3, r3
 8005518:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800551a:	e00e      	b.n	800553a <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	085b      	lsrs	r3, r3, #1
 8005522:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	fbb2 f3f3 	udiv	r3, r2, r3
 800552e:	b29b      	uxth	r3, r3
 8005530:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005532:	e002      	b.n	800553a <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	74fb      	strb	r3, [r7, #19]
        break;
 8005538:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2b0f      	cmp	r3, #15
 800553e:	d908      	bls.n	8005552 <UART_SetConfig+0x652>
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005546:	d204      	bcs.n	8005552 <UART_SetConfig+0x652>
    {
      huart->Instance->BRR = usartdiv;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	60da      	str	r2, [r3, #12]
 8005550:	e001      	b.n	8005556 <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005562:	7cfb      	ldrb	r3, [r7, #19]
}
 8005564:	4618      	mov	r0, r3
 8005566:	3720      	adds	r7, #32
 8005568:	46bd      	mov	sp, r7
 800556a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800556e:	bf00      	nop
 8005570:	f4240000 	.word	0xf4240000

08005574 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6812      	ldr	r2, [r2, #0]
 8005590:	6852      	ldr	r2, [r2, #4]
 8005592:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	6812      	ldr	r2, [r2, #0]
 80055b2:	6852      	ldr	r2, [r2, #4]
 80055b4:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80055bc:	430a      	orrs	r2, r1
 80055be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	6812      	ldr	r2, [r2, #0]
 80055d4:	6852      	ldr	r2, [r2, #4]
 80055d6:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	6812      	ldr	r2, [r2, #0]
 80055f6:	6852      	ldr	r2, [r2, #4]
 80055f8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	f003 0310 	and.w	r3, r3, #16
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6812      	ldr	r2, [r2, #0]
 8005618:	6892      	ldr	r2, [r2, #8]
 800561a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005622:	430a      	orrs	r2, r1
 8005624:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	6892      	ldr	r2, [r2, #8]
 800563c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005644:	430a      	orrs	r2, r1
 8005646:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01a      	beq.n	800568a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6812      	ldr	r2, [r2, #0]
 800565c:	6852      	ldr	r2, [r2, #4]
 800565e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005666:	430a      	orrs	r2, r1
 8005668:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005672:	d10a      	bne.n	800568a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6812      	ldr	r2, [r2, #0]
 800567c:	6852      	ldr	r2, [r2, #4]
 800567e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	6812      	ldr	r2, [r2, #0]
 800569e:	6852      	ldr	r2, [r2, #4]
 80056a0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80056a8:	430a      	orrs	r2, r1
 80056aa:	605a      	str	r2, [r3, #4]
  }
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af02      	add	r7, sp, #8
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80056c6:	f7fb fcc9 	bl	800105c <HAL_GetTick>
 80056ca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0308 	and.w	r3, r3, #8
 80056d6:	2b08      	cmp	r3, #8
 80056d8:	d10e      	bne.n	80056f8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f82a 	bl	8005742 <UART_WaitOnFlagUntilTimeout>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e020      	b.n	800573a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0304 	and.w	r3, r3, #4
 8005702:	2b04      	cmp	r3, #4
 8005704:	d10e      	bne.n	8005724 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005706:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f814 	bl	8005742 <UART_WaitOnFlagUntilTimeout>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d001      	beq.n	8005724 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e00a      	b.n	800573a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2220      	movs	r2, #32
 8005728:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2220      	movs	r2, #32
 800572e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b084      	sub	sp, #16
 8005746:	af00      	add	r7, sp, #0
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005752:	e02a      	b.n	80057aa <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575a:	d026      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800575c:	f7fb fc7e 	bl	800105c <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	1ad2      	subs	r2, r2, r3
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	429a      	cmp	r2, r3
 800576a:	d802      	bhi.n	8005772 <UART_WaitOnFlagUntilTimeout+0x30>
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d11b      	bne.n	80057aa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	6812      	ldr	r2, [r2, #0]
 800577a:	6812      	ldr	r2, [r2, #0]
 800577c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005780:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	6812      	ldr	r2, [r2, #0]
 800578a:	6892      	ldr	r2, [r2, #8]
 800578c:	f022 0201 	bic.w	r2, r2, #1
 8005790:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2220      	movs	r2, #32
 800579c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e00f      	b.n	80057ca <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69da      	ldr	r2, [r3, #28]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	401a      	ands	r2, r3
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	bf0c      	ite	eq
 80057ba:	2301      	moveq	r3, #1
 80057bc:	2300      	movne	r3, #0
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	461a      	mov	r2, r3
 80057c2:	79fb      	ldrb	r3, [r7, #7]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d0c5      	beq.n	8005754 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b083      	sub	sp, #12
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	6812      	ldr	r2, [r2, #0]
 80057e4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80057e8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2220      	movs	r2, #32
 80057ee:	675a      	str	r2, [r3, #116]	; 0x74
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6812      	ldr	r2, [r2, #0]
 800580c:	6812      	ldr	r2, [r2, #0]
 800580e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005812:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	6812      	ldr	r2, [r2, #0]
 800581c:	6892      	ldr	r2, [r2, #8]
 800581e:	f022 0201 	bic.w	r2, r2, #1
 8005822:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2220      	movs	r2, #32
 8005828:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	661a      	str	r2, [r3, #96]	; 0x60
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005848:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0320 	and.w	r3, r3, #32
 8005854:	2b00      	cmp	r3, #0
 8005856:	d114      	bne.n	8005882 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	6812      	ldr	r2, [r2, #0]
 8005868:	6892      	ldr	r2, [r2, #8]
 800586a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800586e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	6812      	ldr	r2, [r2, #0]
 8005878:	6812      	ldr	r2, [r2, #0]
 800587a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800587e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005880:	e002      	b.n	8005888 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f7ff fb00 	bl	8004e88 <HAL_UART_TxCpltCallback>
}
 8005888:	bf00      	nop
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f7ff fafc 	bl	8004e9c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058a4:	bf00      	nop
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d11e      	bne.n	8005906 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	6812      	ldr	r2, [r2, #0]
 80058d8:	6812      	ldr	r2, [r2, #0]
 80058da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058de:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	6812      	ldr	r2, [r2, #0]
 80058e8:	6892      	ldr	r2, [r2, #8]
 80058ea:	f022 0201 	bic.w	r2, r2, #1
 80058ee:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	6812      	ldr	r2, [r2, #0]
 80058f8:	6892      	ldr	r2, [r2, #8]
 80058fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058fe:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f7ff fad2 	bl	8004eb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800590c:	bf00      	nop
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005920:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f7ff face 	bl	8004ec4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005928:	bf00      	nop
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005942:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005948:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005954:	2b80      	cmp	r3, #128	; 0x80
 8005956:	d109      	bne.n	800596c <UART_DMAError+0x3c>
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	2b21      	cmp	r3, #33	; 0x21
 800595c:	d106      	bne.n	800596c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	2200      	movs	r2, #0
 8005962:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8005966:	6978      	ldr	r0, [r7, #20]
 8005968:	f7ff ff33 	bl	80057d2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005976:	2b40      	cmp	r3, #64	; 0x40
 8005978:	d109      	bne.n	800598e <UART_DMAError+0x5e>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2b22      	cmp	r3, #34	; 0x22
 800597e:	d106      	bne.n	800598e <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	2200      	movs	r2, #0
 8005984:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8005988:	6978      	ldr	r0, [r7, #20]
 800598a:	f7ff ff37 	bl	80057fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005992:	f043 0210 	orr.w	r2, r3, #16
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800599a:	6978      	ldr	r0, [r7, #20]
 800599c:	f7ff fa9c 	bl	8004ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059a0:	bf00      	nop
 80059a2:	3718      	adds	r7, #24
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b4:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2220      	movs	r2, #32
 80059c2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f7ff fa91 	bl	8004eec <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059ca:	bf00      	nop
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
	...

080059d4 <MX_TIM2_Init>:
static HAL_StatusTypeDef MX_TIM2_Init(void);

//------------------------------------------------------------------------
/* Peripheral Init Functions */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b098      	sub	sp, #96	; 0x60
 80059d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80059de:	2200      	movs	r2, #0
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	605a      	str	r2, [r3, #4]
 80059e4:	609a      	str	r2, [r3, #8]
 80059e6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80059e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80059ec:	2200      	movs	r2, #0
 80059ee:	601a      	str	r2, [r3, #0]
 80059f0:	605a      	str	r2, [r3, #4]
 80059f2:	609a      	str	r2, [r3, #8]
 80059f4:	60da      	str	r2, [r3, #12]
 80059f6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	605a      	str	r2, [r3, #4]
 8005a02:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a04:	f107 0314 	add.w	r3, r7, #20
 8005a08:	2200      	movs	r2, #0
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	605a      	str	r2, [r3, #4]
 8005a0e:	609a      	str	r2, [r3, #8]
 8005a10:	60da      	str	r2, [r3, #12]
 8005a12:	611a      	str	r2, [r3, #16]
 8005a14:	615a      	str	r2, [r3, #20]
 8005a16:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005a18:	1d3b      	adds	r3, r7, #4
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	605a      	str	r2, [r3, #4]
 8005a20:	609a      	str	r2, [r3, #8]
 8005a22:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005a24:	4b46      	ldr	r3, [pc, #280]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005a2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8005a2c:	4b44      	ldr	r3, [pc, #272]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a2e:	2201      	movs	r2, #1
 8005a30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a32:	4b43      	ldr	r3, [pc, #268]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 8005a38:	4b41      	ldr	r3, [pc, #260]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a3a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005a3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a40:	4b3f      	ldr	r3, [pc, #252]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a46:	4b3e      	ldr	r3, [pc, #248]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005a4c:	483c      	ldr	r0, [pc, #240]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a4e:	f7fd fc01 	bl	8003254 <HAL_TIM_Base_Init>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <MX_TIM2_Init+0x88>
  {
	  return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e06d      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a60:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005a62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005a66:	4619      	mov	r1, r3
 8005a68:	4835      	ldr	r0, [pc, #212]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a6a:	f7fd ffdf 	bl	8003a2c <HAL_TIM_ConfigClockSource>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <MX_TIM2_Init+0xa4>
  {
   return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e05f      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8005a78:	4831      	ldr	r0, [pc, #196]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a7a:	f7fd fc96 	bl	80033aa <HAL_TIM_OC_Init>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d001      	beq.n	8005a88 <MX_TIM2_Init+0xb4>
  {
   return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e057      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8005a88:	482d      	ldr	r0, [pc, #180]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005a8a:	f7fd fd61 	bl	8003550 <HAL_TIM_IC_Init>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <MX_TIM2_Init+0xc4>
  {
   return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e04f      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8005a98:	2304      	movs	r3, #4
 8005a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8005a9c:	2360      	movs	r3, #96	; 0x60
 8005a9e:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 8005aa8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005aac:	4619      	mov	r1, r3
 8005aae:	4824      	ldr	r0, [pc, #144]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005ab0:	f7fe f875 	bl	8003b9e <HAL_TIM_SlaveConfigSynchro>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e03c      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005ac6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005aca:	4619      	mov	r1, r3
 8005acc:	481c      	ldr	r0, [pc, #112]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005ace:	f7fe feb7 	bl	8004840 <HAL_TIMEx_MasterConfigSynchronization>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d001      	beq.n	8005adc <MX_TIM2_Init+0x108>
  {
   return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e02d      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8005adc:	2300      	movs	r3, #0
 8005ade:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 8005ae0:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8005ae4:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005aea:	2300      	movs	r3, #0
 8005aec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005aee:	f107 0314 	add.w	r3, r7, #20
 8005af2:	2200      	movs	r2, #0
 8005af4:	4619      	mov	r1, r3
 8005af6:	4812      	ldr	r0, [pc, #72]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005af8:	f7fd fe7e 	bl	80037f8 <HAL_TIM_OC_ConfigChannel>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <MX_TIM2_Init+0x132>
  {
   return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e018      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005b06:	2300      	movs	r3, #0
 8005b08:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8005b12:	2300      	movs	r3, #0
 8005b14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8005b16:	1d3b      	adds	r3, r7, #4
 8005b18:	2204      	movs	r2, #4
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	4808      	ldr	r0, [pc, #32]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005b1e:	f7fd fee9 	bl	80038f4 <HAL_TIM_IC_ConfigChannel>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d001      	beq.n	8005b2c <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e005      	b.n	8005b38 <MX_TIM2_Init+0x164>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 8005b2c:	4b04      	ldr	r3, [pc, #16]	; (8005b40 <MX_TIM2_Init+0x16c>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0201 	mvn.w	r2, #1
 8005b34:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3760      	adds	r7, #96	; 0x60
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	20001bb8 	.word	0x20001bb8

08005b44 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_UART4_Init(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
	/*
	 * Configure USART for auto baud rate detection as per Application Note 4908
	 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005b48:	4b14      	ldr	r3, [pc, #80]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b4a:	4a15      	ldr	r2, [pc, #84]	; (8005ba0 <MX_UART4_Init+0x5c>)
 8005b4c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8005b4e:	4b13      	ldr	r3, [pc, #76]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b50:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005b54:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005b56:	4b11      	ldr	r3, [pc, #68]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005b5c:	4b0f      	ldr	r3, [pc, #60]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005b62:	4b0e      	ldr	r3, [pc, #56]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005b68:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b6a:	220c      	movs	r2, #12
 8005b6c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b6e:	4b0b      	ldr	r3, [pc, #44]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b74:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b7a:	4b08      	ldr	r3, [pc, #32]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b80:	4b06      	ldr	r3, [pc, #24]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005b86:	4805      	ldr	r0, [pc, #20]	; (8005b9c <MX_UART4_Init+0x58>)
 8005b88:	f7fe fed4 	bl	8004934 <HAL_UART_Init>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <MX_UART4_Init+0x54>
  }

  /* USER CODE END UART4_Init 2 */
  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20001b38 	.word	0x20001b38
 8005ba0:	40004c00 	.word	0x40004c00

08005ba4 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 8005baa:	4b44      	ldr	r3, [pc, #272]	; (8005cbc <MX_DMA_Init+0x118>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00d      	beq.n	8005bce <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 8005bb2:	4b43      	ldr	r3, [pc, #268]	; (8005cc0 <MX_DMA_Init+0x11c>)
 8005bb4:	4a41      	ldr	r2, [pc, #260]	; (8005cbc <MX_DMA_Init+0x118>)
 8005bb6:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 8005bb8:	4b41      	ldr	r3, [pc, #260]	; (8005cc0 <MX_DMA_Init+0x11c>)
 8005bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbc:	4a41      	ldr	r2, [pc, #260]	; (8005cc4 <MX_DMA_Init+0x120>)
 8005bbe:	6812      	ldr	r2, [r2, #0]
 8005bc0:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 8005bc2:	4b3f      	ldr	r3, [pc, #252]	; (8005cc0 <MX_DMA_Init+0x11c>)
 8005bc4:	2205      	movs	r2, #5
 8005bc6:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 8005bc8:	483d      	ldr	r0, [pc, #244]	; (8005cc0 <MX_DMA_Init+0x11c>)
 8005bca:	f7fb fc1b 	bl	8001404 <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 8005bce:	4b3e      	ldr	r3, [pc, #248]	; (8005cc8 <MX_DMA_Init+0x124>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00d      	beq.n	8005bf2 <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 8005bd6:	4b3d      	ldr	r3, [pc, #244]	; (8005ccc <MX_DMA_Init+0x128>)
 8005bd8:	4a3b      	ldr	r2, [pc, #236]	; (8005cc8 <MX_DMA_Init+0x124>)
 8005bda:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 8005bdc:	4b3b      	ldr	r3, [pc, #236]	; (8005ccc <MX_DMA_Init+0x128>)
 8005bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be0:	4a38      	ldr	r2, [pc, #224]	; (8005cc4 <MX_DMA_Init+0x120>)
 8005be2:	6812      	ldr	r2, [r2, #0]
 8005be4:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 8005be6:	4b39      	ldr	r3, [pc, #228]	; (8005ccc <MX_DMA_Init+0x128>)
 8005be8:	2203      	movs	r2, #3
 8005bea:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 8005bec:	4837      	ldr	r0, [pc, #220]	; (8005ccc <MX_DMA_Init+0x128>)
 8005bee:	f7fb fc09 	bl	8001404 <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005bf2:	4a37      	ldr	r2, [pc, #220]	; (8005cd0 <MX_DMA_Init+0x12c>)
 8005bf4:	4b36      	ldr	r3, [pc, #216]	; (8005cd0 <MX_DMA_Init+0x12c>)
 8005bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bf8:	f043 0302 	orr.w	r3, r3, #2
 8005bfc:	6493      	str	r3, [r2, #72]	; 0x48
 8005bfe:	4b34      	ldr	r3, [pc, #208]	; (8005cd0 <MX_DMA_Init+0x12c>)
 8005c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	607b      	str	r3, [r7, #4]
 8005c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005c0a:	4a31      	ldr	r2, [pc, #196]	; (8005cd0 <MX_DMA_Init+0x12c>)
 8005c0c:	4b30      	ldr	r3, [pc, #192]	; (8005cd0 <MX_DMA_Init+0x12c>)
 8005c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c10:	f043 0301 	orr.w	r3, r3, #1
 8005c14:	6493      	str	r3, [r2, #72]	; 0x48
 8005c16:	4b2e      	ldr	r3, [pc, #184]	; (8005cd0 <MX_DMA_Init+0x12c>)
 8005c18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	603b      	str	r3, [r7, #0]
 8005c20:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8005c22:	4b2c      	ldr	r3, [pc, #176]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c24:	4a2c      	ldr	r2, [pc, #176]	; (8005cd8 <MX_DMA_Init+0x134>)
 8005c26:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 8005c28:	4b2a      	ldr	r3, [pc, #168]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8005c2e:	4b29      	ldr	r3, [pc, #164]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c30:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005c34:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8005c36:	4b27      	ldr	r3, [pc, #156]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c38:	2240      	movs	r2, #64	; 0x40
 8005c3a:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8005c3c:	4b25      	ldr	r3, [pc, #148]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c3e:	2280      	movs	r2, #128	; 0x80
 8005c40:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c42:	4b24      	ldr	r3, [pc, #144]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c48:	4b22      	ldr	r3, [pc, #136]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8005c4e:	4b21      	ldr	r3, [pc, #132]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c50:	2200      	movs	r2, #0
 8005c52:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 8005c54:	4b1f      	ldr	r3, [pc, #124]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8005c5a:	481e      	ldr	r0, [pc, #120]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c5c:	f7fb fb1a 	bl	8001294 <HAL_DMA_Init>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e024      	b.n	8005cb4 <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 8005c6a:	4b15      	ldr	r3, [pc, #84]	; (8005cc0 <MX_DMA_Init+0x11c>)
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 8005c72:	4b16      	ldr	r3, [pc, #88]	; (8005ccc <MX_DMA_Init+0x128>)
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	2200      	movs	r2, #0
 8005c78:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 8005c7a:	4b16      	ldr	r3, [pc, #88]	; (8005cd4 <MX_DMA_Init+0x130>)
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	2200      	movs	r2, #0
 8005c80:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005c82:	2200      	movs	r2, #0
 8005c84:	2100      	movs	r1, #0
 8005c86:	200b      	movs	r0, #11
 8005c88:	f7fb facd 	bl	8001226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005c8c:	200b      	movs	r0, #11
 8005c8e:	f7fb fae6 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8005c92:	2200      	movs	r2, #0
 8005c94:	2100      	movs	r1, #0
 8005c96:	203a      	movs	r0, #58	; 0x3a
 8005c98:	f7fb fac5 	bl	8001226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8005c9c:	203a      	movs	r0, #58	; 0x3a
 8005c9e:	f7fb fade 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	203c      	movs	r0, #60	; 0x3c
 8005ca8:	f7fb fabd 	bl	8001226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8005cac:	203c      	movs	r0, #60	; 0x3c
 8005cae:	f7fb fad6 	bl	800125e <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3708      	adds	r7, #8
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	40020458 	.word	0x40020458
 8005cc0:	20001aa8 	.word	0x20001aa8
 8005cc4:	40020400 	.word	0x40020400
 8005cc8:	40020430 	.word	0x40020430
 8005ccc:	20001bf8 	.word	0x20001bf8
 8005cd0:	40021000 	.word	0x40021000
 8005cd4:	20001af0 	.word	0x20001af0
 8005cd8:	40020008 	.word	0x40020008

08005cdc <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b08a      	sub	sp, #40	; 0x28
 8005ce0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ce2:	f107 0314 	add.w	r3, r7, #20
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	605a      	str	r2, [r3, #4]
 8005cec:	609a      	str	r2, [r3, #8]
 8005cee:	60da      	str	r2, [r3, #12]
 8005cf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cf2:	4a2b      	ldr	r2, [pc, #172]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005cf4:	4b2a      	ldr	r3, [pc, #168]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf8:	f043 0304 	orr.w	r3, r3, #4
 8005cfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cfe:	4b28      	ldr	r3, [pc, #160]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	613b      	str	r3, [r7, #16]
 8005d08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d0a:	4a25      	ldr	r2, [pc, #148]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d0c:	4b24      	ldr	r3, [pc, #144]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d16:	4b22      	ldr	r3, [pc, #136]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d1e:	60fb      	str	r3, [r7, #12]
 8005d20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d22:	4a1f      	ldr	r2, [pc, #124]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d24:	4b1e      	ldr	r3, [pc, #120]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d28:	f043 0301 	orr.w	r3, r3, #1
 8005d2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d2e:	4b1c      	ldr	r3, [pc, #112]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	60bb      	str	r3, [r7, #8]
 8005d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d3a:	4a19      	ldr	r2, [pc, #100]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d3c:	4b18      	ldr	r3, [pc, #96]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d40:	f043 0302 	orr.w	r3, r3, #2
 8005d44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d46:	4b16      	ldr	r3, [pc, #88]	; (8005da0 <MX_GPIO_Init+0xc4>)
 8005d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	607b      	str	r3, [r7, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005d52:	2200      	movs	r2, #0
 8005d54:	2120      	movs	r1, #32
 8005d56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d5a:	f7fb ff9b 	bl	8001c94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005d62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005d64:	4b0f      	ldr	r3, [pc, #60]	; (8005da4 <MX_GPIO_Init+0xc8>)
 8005d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005d6c:	f107 0314 	add.w	r3, r7, #20
 8005d70:	4619      	mov	r1, r3
 8005d72:	480d      	ldr	r0, [pc, #52]	; (8005da8 <MX_GPIO_Init+0xcc>)
 8005d74:	f7fb fde6 	bl	8001944 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005d78:	2320      	movs	r3, #32
 8005d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d80:	2300      	movs	r3, #0
 8005d82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d84:	2300      	movs	r3, #0
 8005d86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005d88:	f107 0314 	add.w	r3, r7, #20
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d92:	f7fb fdd7 	bl	8001944 <HAL_GPIO_Init>
  return HAL_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3728      	adds	r7, #40	; 0x28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40021000 	.word	0x40021000
 8005da4:	10210000 	.word	0x10210000
 8005da8:	48000800 	.word	0x48000800

08005dac <HAL_TIM_Base_MspInit>:

//------------------------------------------------------------------------
/* MSP FUNCTIONS */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08a      	sub	sp, #40	; 0x28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005db4:	f107 0314 	add.w	r3, r7, #20
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	605a      	str	r2, [r3, #4]
 8005dbe:	609a      	str	r2, [r3, #8]
 8005dc0:	60da      	str	r2, [r3, #12]
 8005dc2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dcc:	d130      	bne.n	8005e30 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005dce:	4a1a      	ldr	r2, [pc, #104]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005dd0:	4b19      	ldr	r3, [pc, #100]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd4:	f043 0301 	orr.w	r3, r3, #1
 8005dd8:	6593      	str	r3, [r2, #88]	; 0x58
 8005dda:	4b17      	ldr	r3, [pc, #92]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	613b      	str	r3, [r7, #16]
 8005de4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005de6:	4a14      	ldr	r2, [pc, #80]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005de8:	4b13      	ldr	r3, [pc, #76]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005dea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dec:	f043 0301 	orr.w	r3, r3, #1
 8005df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005df2:	4b11      	ldr	r3, [pc, #68]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005dfe:	2302      	movs	r3, #2
 8005e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e02:	2302      	movs	r3, #2
 8005e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e12:	f107 0314 	add.w	r3, r7, #20
 8005e16:	4619      	mov	r1, r3
 8005e18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e1c:	f7fb fd92 	bl	8001944 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005e20:	2200      	movs	r2, #0
 8005e22:	2100      	movs	r1, #0
 8005e24:	201c      	movs	r0, #28
 8005e26:	f7fb f9fe 	bl	8001226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005e2a:	201c      	movs	r0, #28
 8005e2c:	f7fb fa17 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005e30:	bf00      	nop
 8005e32:	3728      	adds	r7, #40	; 0x28
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	40021000 	.word	0x40021000

08005e3c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b08a      	sub	sp, #40	; 0x28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e44:	f107 0314 	add.w	r3, r7, #20
 8005e48:	2200      	movs	r2, #0
 8005e4a:	601a      	str	r2, [r3, #0]
 8005e4c:	605a      	str	r2, [r3, #4]
 8005e4e:	609a      	str	r2, [r3, #8]
 8005e50:	60da      	str	r2, [r3, #12]
 8005e52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a4a      	ldr	r2, [pc, #296]	; (8005f84 <HAL_UART_MspInit+0x148>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	f040 808d 	bne.w	8005f7a <HAL_UART_MspInit+0x13e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005e60:	4a49      	ldr	r2, [pc, #292]	; (8005f88 <HAL_UART_MspInit+0x14c>)
 8005e62:	4b49      	ldr	r3, [pc, #292]	; (8005f88 <HAL_UART_MspInit+0x14c>)
 8005e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e66:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005e6a:	6593      	str	r3, [r2, #88]	; 0x58
 8005e6c:	4b46      	ldr	r3, [pc, #280]	; (8005f88 <HAL_UART_MspInit+0x14c>)
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e74:	613b      	str	r3, [r7, #16]
 8005e76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e78:	4a43      	ldr	r2, [pc, #268]	; (8005f88 <HAL_UART_MspInit+0x14c>)
 8005e7a:	4b43      	ldr	r3, [pc, #268]	; (8005f88 <HAL_UART_MspInit+0x14c>)
 8005e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e7e:	f043 0304 	orr.w	r3, r3, #4
 8005e82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e84:	4b40      	ldr	r3, [pc, #256]	; (8005f88 <HAL_UART_MspInit+0x14c>)
 8005e86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	60fb      	str	r3, [r7, #12]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8005e90:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e96:	2302      	movs	r3, #2
 8005e98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005ea2:	2308      	movs	r3, #8
 8005ea4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ea6:	f107 0314 	add.w	r3, r7, #20
 8005eaa:	4619      	mov	r1, r3
 8005eac:	4837      	ldr	r0, [pc, #220]	; (8005f8c <HAL_UART_MspInit+0x150>)
 8005eae:	f7fb fd49 	bl	8001944 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8005eb2:	4b37      	ldr	r3, [pc, #220]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005eb4:	4a37      	ldr	r2, [pc, #220]	; (8005f94 <HAL_UART_MspInit+0x158>)
 8005eb6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8005eb8:	4b35      	ldr	r3, [pc, #212]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005eba:	2202      	movs	r2, #2
 8005ebc:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ebe:	4b34      	ldr	r3, [pc, #208]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ec4:	4b32      	ldr	r3, [pc, #200]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005eca:	4b31      	ldr	r3, [pc, #196]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ecc:	2280      	movs	r2, #128	; 0x80
 8005ece:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ed0:	4b2f      	ldr	r3, [pc, #188]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ed6:	4b2e      	ldr	r3, [pc, #184]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005edc:	4b2c      	ldr	r3, [pc, #176]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ede:	2200      	movs	r2, #0
 8005ee0:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005ee2:	4b2b      	ldr	r3, [pc, #172]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005ee8:	4829      	ldr	r0, [pc, #164]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005eea:	f7fb f9d3 	bl	8001294 <HAL_DMA_Init>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d000      	beq.n	8005ef6 <HAL_UART_MspInit+0xba>
    {
      __NOP();
 8005ef4:	bf00      	nop
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a25      	ldr	r2, [pc, #148]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005efa:	66da      	str	r2, [r3, #108]	; 0x6c
 8005efc:	4a24      	ldr	r2, [pc, #144]	; (8005f90 <HAL_UART_MspInit+0x154>)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 8005f02:	4b25      	ldr	r3, [pc, #148]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f04:	4a25      	ldr	r2, [pc, #148]	; (8005f9c <HAL_UART_MspInit+0x160>)
 8005f06:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 8005f08:	4b23      	ldr	r3, [pc, #140]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f0e:	4b22      	ldr	r3, [pc, #136]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f10:	2210      	movs	r2, #16
 8005f12:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f14:	4b20      	ldr	r3, [pc, #128]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f1a:	4b1f      	ldr	r3, [pc, #124]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f1c:	2280      	movs	r2, #128	; 0x80
 8005f1e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f20:	4b1d      	ldr	r3, [pc, #116]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f26:	4b1c      	ldr	r3, [pc, #112]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8005f2c:	4b1a      	ldr	r3, [pc, #104]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005f32:	4b19      	ldr	r3, [pc, #100]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8005f38:	4817      	ldr	r0, [pc, #92]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f3a:	f7fb f9ab 	bl	8001294 <HAL_DMA_Init>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d000      	beq.n	8005f46 <HAL_UART_MspInit+0x10a>
    {
      __NOP();
 8005f44:	bf00      	nop
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a13      	ldr	r2, [pc, #76]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f4a:	669a      	str	r2, [r3, #104]	; 0x68
 8005f4c:	4a12      	ldr	r2, [pc, #72]	; (8005f98 <HAL_UART_MspInit+0x15c>)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

  /* USER CODE BEGIN UART4_MspInit 1 */
	CLEAR_REG(huart->Instance->CR1);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2200      	movs	r2, #0
 8005f58:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2200      	movs	r2, #0
 8005f68:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	2034      	movs	r0, #52	; 0x34
 8005f70:	f7fb f959 	bl	8001226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005f74:	2034      	movs	r0, #52	; 0x34
 8005f76:	f7fb f972 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE END UART4_MspInit 1 */
  }

}
 8005f7a:	bf00      	nop
 8005f7c:	3728      	adds	r7, #40	; 0x28
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	40004c00 	.word	0x40004c00
 8005f88:	40021000 	.word	0x40021000
 8005f8c:	48000800 	.word	0x48000800
 8005f90:	20001aa8 	.word	0x20001aa8
 8005f94:	40020458 	.word	0x40020458
 8005f98:	20001bf8 	.word	0x20001bf8
 8005f9c:	40020430 	.word	0x40020430

08005fa0 <Clear_Buffer>:

}

//---------------------------------------------------------------------
void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	2100      	movs	r1, #0
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f001 fac7 	bl	8007542 <memset>
}
 8005fb4:	bf00      	nop
 8005fb6:	3708      	adds	r7, #8
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	e00d      	b.n	8005fee <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	3302      	adds	r3, #2
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	4413      	add	r3, r2
 8005fda:	7819      	ldrb	r1, [r3, #0]
 8005fdc:	f107 020c 	add.w	r2, r7, #12
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	460a      	mov	r2, r1
 8005fe6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	3301      	adds	r3, #1
 8005fec:	61bb      	str	r3, [r7, #24]
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	ddee      	ble.n	8005fd2 <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 8005ff4:	f107 030c 	add.w	r3, r7, #12
 8005ff8:	492c      	ldr	r1, [pc, #176]	; (80060ac <is_valid+0xf0>)
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7fa f8e8 	bl	80001d0 <strcmp>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d019      	beq.n	800603a <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 8006006:	f107 030c 	add.w	r3, r7, #12
 800600a:	4929      	ldr	r1, [pc, #164]	; (80060b0 <is_valid+0xf4>)
 800600c:	4618      	mov	r0, r3
 800600e:	f7fa f8df 	bl	80001d0 <strcmp>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00d      	beq.n	8006034 <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 8006018:	f107 030c 	add.w	r3, r7, #12
 800601c:	4925      	ldr	r1, [pc, #148]	; (80060b4 <is_valid+0xf8>)
 800601e:	4618      	mov	r0, r3
 8006020:	f7fa f8d6 	bl	80001d0 <strcmp>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <is_valid+0x72>
			{
				return -1;
 800602a:	23ff      	movs	r3, #255	; 0xff
 800602c:	e039      	b.n	80060a2 <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 800602e:	2302      	movs	r3, #2
 8006030:	77fb      	strb	r3, [r7, #31]
 8006032:	e004      	b.n	800603e <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 8006034:	2303      	movs	r3, #3
 8006036:	77fb      	strb	r3, [r7, #31]
 8006038:	e001      	b.n	800603e <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 800603a:	2301      	movs	r3, #1
 800603c:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 800603e:	2300      	movs	r3, #0
 8006040:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 8006042:	e008      	b.n	8006056 <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	b29a      	uxth	r2, r3
 800604a:	8afb      	ldrh	r3, [r7, #22]
 800604c:	4053      	eors	r3, r2
 800604e:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	3301      	adds	r3, #1
 8006054:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	2b2a      	cmp	r3, #42	; 0x2a
 800605c:	d1f2      	bne.n	8006044 <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	3301      	adds	r3, #1
 8006062:	607b      	str	r3, [r7, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	4618      	mov	r0, r3
 800606a:	f000 f825 	bl	80060b8 <char_to_hex>
 800606e:	4603      	mov	r3, r0
 8006070:	011b      	lsls	r3, r3, #4
 8006072:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3301      	adds	r3, #1
 8006078:	607b      	str	r3, [r7, #4]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	4618      	mov	r0, r3
 8006080:	f000 f81a 	bl	80060b8 <char_to_hex>
 8006084:	4603      	mov	r3, r0
 8006086:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 8006088:	7d7b      	ldrb	r3, [r7, #21]
 800608a:	b29a      	uxth	r2, r3
 800608c:	7d3b      	ldrb	r3, [r7, #20]
 800608e:	b29b      	uxth	r3, r3
 8006090:	4413      	add	r3, r2
 8006092:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 8006094:	8afa      	ldrh	r2, [r7, #22]
 8006096:	8a7b      	ldrh	r3, [r7, #18]
 8006098:	429a      	cmp	r2, r3
 800609a:	d001      	beq.n	80060a0 <is_valid+0xe4>
	{
		return -1;
 800609c:	23ff      	movs	r3, #255	; 0xff
 800609e:	e000      	b.n	80060a2 <is_valid+0xe6>
	}

	return flag;
 80060a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3720      	adds	r7, #32
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	0800a828 	.word	0x0800a828
 80060b0:	0800a82c 	.word	0x0800a82c
 80060b4:	0800a830 	.word	0x0800a830

080060b8 <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4603      	mov	r3, r0
 80060c0:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 80060c2:	79fb      	ldrb	r3, [r7, #7]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <char_to_hex+0x14>
	{
		return 0;
 80060c8:	2300      	movs	r3, #0
 80060ca:	e01e      	b.n	800610a <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 80060cc:	79fb      	ldrb	r3, [r7, #7]
 80060ce:	2b2f      	cmp	r3, #47	; 0x2f
 80060d0:	d906      	bls.n	80060e0 <char_to_hex+0x28>
 80060d2:	79fb      	ldrb	r3, [r7, #7]
 80060d4:	2b39      	cmp	r3, #57	; 0x39
 80060d6:	d803      	bhi.n	80060e0 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 80060d8:	79fb      	ldrb	r3, [r7, #7]
 80060da:	3b30      	subs	r3, #48	; 0x30
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	e014      	b.n	800610a <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 80060e0:	79fb      	ldrb	r3, [r7, #7]
 80060e2:	2b60      	cmp	r3, #96	; 0x60
 80060e4:	d906      	bls.n	80060f4 <char_to_hex+0x3c>
 80060e6:	79fb      	ldrb	r3, [r7, #7]
 80060e8:	2b66      	cmp	r3, #102	; 0x66
 80060ea:	d803      	bhi.n	80060f4 <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 80060ec:	79fb      	ldrb	r3, [r7, #7]
 80060ee:	3b57      	subs	r3, #87	; 0x57
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	e00a      	b.n	800610a <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	2b40      	cmp	r3, #64	; 0x40
 80060f8:	d906      	bls.n	8006108 <char_to_hex+0x50>
 80060fa:	79fb      	ldrb	r3, [r7, #7]
 80060fc:	2b46      	cmp	r3, #70	; 0x46
 80060fe:	d803      	bhi.n	8006108 <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 8006100:	79fb      	ldrb	r3, [r7, #7]
 8006102:	3b37      	subs	r3, #55	; 0x37
 8006104:	b2db      	uxtb	r3, r3
 8006106:	e000      	b.n	800610a <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 8006108:	23ff      	movs	r3, #255	; 0xff
}
 800610a:	4618      	mov	r0, r3
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
	...

08006118 <parse_ZDA>:
/*
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */
uint8_t parse_ZDA(char* ZDAstring)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b088      	sub	sp, #32
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 8006120:	2000      	movs	r0, #0
 8006122:	f002 fbad 	bl	8008880 <time>
 8006126:	4603      	mov	r3, r0
 8006128:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 800612a:	f107 030c 	add.w	r3, r7, #12
 800612e:	4618      	mov	r0, r3
 8006130:	f001 f8f6 	bl	8007320 <localtime>
 8006134:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 8006136:	bf00      	nop
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	1c5a      	adds	r2, r3, #1
 800613c:	607a      	str	r2, [r7, #4]
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	2b2c      	cmp	r3, #44	; 0x2c
 8006142:	d1f9      	bne.n	8006138 <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	607a      	str	r2, [r7, #4]
 800614a:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800614c:	2300      	movs	r3, #0
 800614e:	61fb      	str	r3, [r7, #28]
 8006150:	e011      	b.n	8006176 <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	4413      	add	r3, r2
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	2b2c      	cmp	r3, #44	; 0x2c
 800615c:	d108      	bne.n	8006170 <parse_ZDA+0x58>
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	3301      	adds	r3, #1
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	4413      	add	r3, r2
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	2b2c      	cmp	r3, #44	; 0x2c
 800616a:	d101      	bne.n	8006170 <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 800616c:	23ff      	movs	r3, #255	; 0xff
 800616e:	e094      	b.n	800629a <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	3301      	adds	r3, #1
 8006174:	61fb      	str	r3, [r7, #28]
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fa f834 	bl	80001e4 <strlen>
 800617c:	4602      	mov	r2, r0
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	429a      	cmp	r2, r3
 8006182:	d8e6      	bhi.n	8006152 <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800618c:	4613      	mov	r3, r2
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	4413      	add	r3, r2
 8006192:	005b      	lsls	r3, r3, #1
 8006194:	461a      	mov	r2, r3
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	3301      	adds	r3, #1
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	3b30      	subs	r3, #48	; 0x30
 800619e:	4413      	add	r3, r2
 80061a0:	1c9a      	adds	r2, r3, #2
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	3302      	adds	r3, #2
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80061b0:	4613      	mov	r3, r2
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	4413      	add	r3, r2
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	461a      	mov	r2, r3
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	3303      	adds	r3, #3
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	3b30      	subs	r3, #48	; 0x30
 80061c2:	4413      	add	r3, r2
 80061c4:	1e5a      	subs	r2, r3, #1
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	3304      	adds	r3, #4
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80061d4:	4613      	mov	r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	4413      	add	r3, r2
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	461a      	mov	r2, r3
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	3305      	adds	r3, #5
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	3b30      	subs	r3, #48	; 0x30
 80061e6:	4413      	add	r3, r2
 80061e8:	1e5a      	subs	r2, r3, #1
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 80061ee:	bf00      	nop
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	607a      	str	r2, [r7, #4]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b2c      	cmp	r3, #44	; 0x2c
 80061fa:	d1f9      	bne.n	80061f0 <parse_ZDA+0xd8>
	temp = ZDAstring;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	461a      	mov	r2, r3
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	3301      	adds	r3, #1
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	3b30      	subs	r3, #48	; 0x30
 800621a:	441a      	add	r2, r3
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	3303      	adds	r3, #3
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800622a:	4613      	mov	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4413      	add	r3, r2
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	461a      	mov	r2, r3
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	3304      	adds	r3, #4
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	3b30      	subs	r3, #48	; 0x30
 800623c:	4413      	add	r3, r2
 800623e:	1e5a      	subs	r2, r3, #1
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	3306      	adds	r3, #6
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	3b30      	subs	r3, #48	; 0x30
 800624c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006250:	fb02 f203 	mul.w	r2, r2, r3
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	3307      	adds	r3, #7
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	3b30      	subs	r3, #48	; 0x30
 800625c:	2164      	movs	r1, #100	; 0x64
 800625e:	fb01 f303 	mul.w	r3, r1, r3
 8006262:	18d1      	adds	r1, r2, r3
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	3308      	adds	r3, #8
 8006268:	781b      	ldrb	r3, [r3, #0]
 800626a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800626e:	4613      	mov	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4413      	add	r3, r2
 8006274:	005b      	lsls	r3, r3, #1
 8006276:	18ca      	adds	r2, r1, r3
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	3309      	adds	r3, #9
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	3b30      	subs	r3, #48	; 0x30
 8006280:	4413      	add	r3, r2
 8006282:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 800628a:	69b8      	ldr	r0, [r7, #24]
 800628c:	f001 fa42 	bl	8007714 <mktime>
 8006290:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	4a03      	ldr	r2, [pc, #12]	; (80062a4 <parse_ZDA+0x18c>)
 8006296:	6013      	str	r3, [r2, #0]
	return 0;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3720      	adds	r7, #32
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	2000028c 	.word	0x2000028c

080062a8 <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 80062a8:	b5b0      	push	{r4, r5, r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 80062b0:	2300      	movs	r3, #0
 80062b2:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3306      	adds	r3, #6
 80062b8:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 80062be:	2300      	movs	r3, #0
 80062c0:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 80062c2:	e002      	b.n	80062ca <Parse_GLL+0x22>
	{
		count++;
 80062c4:	7dbb      	ldrb	r3, [r7, #22]
 80062c6:	3301      	adds	r3, #1
 80062c8:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	607a      	str	r2, [r7, #4]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	2b2c      	cmp	r3, #44	; 0x2c
 80062d4:	d1f6      	bne.n	80062c4 <Parse_GLL+0x1c>
	}
	if((count > 0))
 80062d6:	7dbb      	ldrb	r3, [r7, #22]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d02e      	beq.n	800633a <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 80062dc:	7dbb      	ldrb	r3, [r7, #22]
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	4413      	add	r3, r2
 80062e2:	2200      	movs	r2, #0
 80062e4:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 80062e6:	7dbb      	ldrb	r3, [r7, #22]
 80062e8:	3301      	adds	r3, #1
 80062ea:	75bb      	strb	r3, [r7, #22]
 80062ec:	7dbb      	ldrb	r3, [r7, #22]
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	4413      	add	r3, r2
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b53      	cmp	r3, #83	; 0x53
 80062f6:	d102      	bne.n	80062fe <Parse_GLL+0x56>
 80062f8:	f04f 33ff 	mov.w	r3, #4294967295
 80062fc:	e000      	b.n	8006300 <Parse_GLL+0x58>
 80062fe:	2301      	movs	r3, #1
 8006300:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 8006302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006306:	4618      	mov	r0, r3
 8006308:	f7fa f91c 	bl	8000544 <__aeabi_i2d>
 800630c:	4604      	mov	r4, r0
 800630e:	460d      	mov	r5, r1
 8006310:	6938      	ldr	r0, [r7, #16]
 8006312:	f000 ffd8 	bl	80072c6 <atof>
 8006316:	ec53 2b10 	vmov	r2, r3, d0
 800631a:	4620      	mov	r0, r4
 800631c:	4629      	mov	r1, r5
 800631e:	f7fa f977 	bl	8000610 <__aeabi_dmul>
 8006322:	4603      	mov	r3, r0
 8006324:	460c      	mov	r4, r1
 8006326:	4618      	mov	r0, r3
 8006328:	4621      	mov	r1, r4
 800632a:	f7fa fc53 	bl	8000bd4 <__aeabi_d2f>
 800632e:	4602      	mov	r2, r0
 8006330:	4b28      	ldr	r3, [pc, #160]	; (80063d4 <Parse_GLL+0x12c>)
 8006332:	601a      	str	r2, [r3, #0]
		flag++;
 8006334:	7dfb      	ldrb	r3, [r7, #23]
 8006336:	3301      	adds	r3, #1
 8006338:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 800633a:	bf00      	nop
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	607a      	str	r2, [r7, #4]
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	2b2c      	cmp	r3, #44	; 0x2c
 8006346:	d1f9      	bne.n	800633c <Parse_GLL+0x94>
	temp = GLLstring;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	613b      	str	r3, [r7, #16]
	count = 0;
 800634c:	2300      	movs	r3, #0
 800634e:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8006350:	e002      	b.n	8006358 <Parse_GLL+0xb0>
	{
			count++;
 8006352:	7dbb      	ldrb	r3, [r7, #22]
 8006354:	3301      	adds	r3, #1
 8006356:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	1c5a      	adds	r2, r3, #1
 800635c:	607a      	str	r2, [r7, #4]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	2b2c      	cmp	r3, #44	; 0x2c
 8006362:	d1f6      	bne.n	8006352 <Parse_GLL+0xaa>
	}
	if((count > 0))
 8006364:	7dbb      	ldrb	r3, [r7, #22]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d02e      	beq.n	80063c8 <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 800636a:	7dbb      	ldrb	r3, [r7, #22]
 800636c:	693a      	ldr	r2, [r7, #16]
 800636e:	4413      	add	r3, r2
 8006370:	2200      	movs	r2, #0
 8006372:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 8006374:	7dbb      	ldrb	r3, [r7, #22]
 8006376:	3301      	adds	r3, #1
 8006378:	75bb      	strb	r3, [r7, #22]
 800637a:	7dbb      	ldrb	r3, [r7, #22]
 800637c:	693a      	ldr	r2, [r7, #16]
 800637e:	4413      	add	r3, r2
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	2b57      	cmp	r3, #87	; 0x57
 8006384:	d102      	bne.n	800638c <Parse_GLL+0xe4>
 8006386:	f04f 33ff 	mov.w	r3, #4294967295
 800638a:	e000      	b.n	800638e <Parse_GLL+0xe6>
 800638c:	2301      	movs	r3, #1
 800638e:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 8006390:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006394:	4618      	mov	r0, r3
 8006396:	f7fa f8d5 	bl	8000544 <__aeabi_i2d>
 800639a:	4604      	mov	r4, r0
 800639c:	460d      	mov	r5, r1
 800639e:	6938      	ldr	r0, [r7, #16]
 80063a0:	f000 ff91 	bl	80072c6 <atof>
 80063a4:	ec53 2b10 	vmov	r2, r3, d0
 80063a8:	4620      	mov	r0, r4
 80063aa:	4629      	mov	r1, r5
 80063ac:	f7fa f930 	bl	8000610 <__aeabi_dmul>
 80063b0:	4603      	mov	r3, r0
 80063b2:	460c      	mov	r4, r1
 80063b4:	4618      	mov	r0, r3
 80063b6:	4621      	mov	r1, r4
 80063b8:	f7fa fc0c 	bl	8000bd4 <__aeabi_d2f>
 80063bc:	4602      	mov	r2, r0
 80063be:	4b05      	ldr	r3, [pc, #20]	; (80063d4 <Parse_GLL+0x12c>)
 80063c0:	605a      	str	r2, [r3, #4]
			flag++;
 80063c2:	7dfb      	ldrb	r3, [r7, #23]
 80063c4:	3301      	adds	r3, #1
 80063c6:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 80063c8:	7dfb      	ldrb	r3, [r7, #23]

}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3718      	adds	r7, #24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bdb0      	pop	{r4, r5, r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20000294 	.word	0x20000294

080063d8 <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 80063d8:	b480      	push	{r7}
 80063da:	b089      	sub	sp, #36	; 0x24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 80063e0:	2300      	movs	r3, #0
 80063e2:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 80063e8:	e008      	b.n	80063fc <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	61ba      	str	r2, [r7, #24]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	2b2c      	cmp	r3, #44	; 0x2c
 80063f4:	d102      	bne.n	80063fc <parse_GSA+0x24>
 80063f6:	7ffb      	ldrb	r3, [r7, #31]
 80063f8:	3301      	adds	r3, #1
 80063fa:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 80063fc:	7ffb      	ldrb	r3, [r7, #31]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d9f3      	bls.n	80063ea <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	1c5a      	adds	r2, r3, #1
 8006406:	61ba      	str	r2, [r7, #24]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	3b30      	subs	r3, #48	; 0x30
 800640c:	b2da      	uxtb	r2, r3
 800640e:	4b45      	ldr	r3, [pc, #276]	; (8006524 <parse_GSA+0x14c>)
 8006410:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 8006412:	2300      	movs	r3, #0
 8006414:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 8006416:	2300      	movs	r3, #0
 8006418:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800641a:	e015      	b.n	8006448 <parse_GSA+0x70>
	{
		uint8_t count = 0;
 800641c:	2300      	movs	r3, #0
 800641e:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 8006420:	e002      	b.n	8006428 <parse_GSA+0x50>
 8006422:	7d7b      	ldrb	r3, [r7, #21]
 8006424:	3301      	adds	r3, #1
 8006426:	757b      	strb	r3, [r7, #21]
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	3301      	adds	r3, #1
 800642c:	61bb      	str	r3, [r7, #24]
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	2b2c      	cmp	r3, #44	; 0x2c
 8006434:	d1f5      	bne.n	8006422 <parse_GSA+0x4a>
		if(count > 0)
 8006436:	7d7b      	ldrb	r3, [r7, #21]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <parse_GSA+0x6a>
		{
			numsats++;
 800643c:	7dfb      	ldrb	r3, [r7, #23]
 800643e:	3301      	adds	r3, #1
 8006440:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 8006442:	7dbb      	ldrb	r3, [r7, #22]
 8006444:	3301      	adds	r3, #1
 8006446:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 8006448:	7dbb      	ldrb	r3, [r7, #22]
 800644a:	2b0b      	cmp	r3, #11
 800644c:	d9e6      	bls.n	800641c <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 800644e:	4a35      	ldr	r2, [pc, #212]	; (8006524 <parse_GSA+0x14c>)
 8006450:	7dfb      	ldrb	r3, [r7, #23]
 8006452:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 8006454:	f107 0308 	add.w	r3, r7, #8
 8006458:	2200      	movs	r2, #0
 800645a:	601a      	str	r2, [r3, #0]
 800645c:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 800645e:	2300      	movs	r3, #0
 8006460:	613b      	str	r3, [r7, #16]
 8006462:	e043      	b.n	80064ec <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	005b      	lsls	r3, r3, #1
 8006468:	f107 0220 	add.w	r2, r7, #32
 800646c:	4413      	add	r3, r2
 800646e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8006472:	461a      	mov	r2, r3
 8006474:	0092      	lsls	r2, r2, #2
 8006476:	4413      	add	r3, r2
 8006478:	005b      	lsls	r3, r3, #1
 800647a:	b2da      	uxtb	r2, r3
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	4413      	add	r3, r2
 8006482:	b2db      	uxtb	r3, r3
 8006484:	3b30      	subs	r3, #48	; 0x30
 8006486:	b2da      	uxtb	r2, r3
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	005b      	lsls	r3, r3, #1
 800648c:	f107 0120 	add.w	r1, r7, #32
 8006490:	440b      	add	r3, r1
 8006492:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	3301      	adds	r3, #1
 800649a:	61bb      	str	r3, [r7, #24]
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	781b      	ldrb	r3, [r3, #0]
 80064a0:	2b2e      	cmp	r3, #46	; 0x2e
 80064a2:	d1df      	bne.n	8006464 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 80064a4:	e018      	b.n	80064d8 <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	f107 0220 	add.w	r2, r7, #32
 80064ae:	4413      	add	r3, r2
 80064b0:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 80064b4:	461a      	mov	r2, r3
 80064b6:	0092      	lsls	r2, r2, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	005b      	lsls	r3, r3, #1
 80064bc:	b2da      	uxtb	r2, r3
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	4413      	add	r3, r2
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	3b30      	subs	r3, #48	; 0x30
 80064c8:	b2da      	uxtb	r2, r3
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	f107 0120 	add.w	r1, r7, #32
 80064d2:	440b      	add	r3, r1
 80064d4:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	3301      	adds	r3, #1
 80064dc:	61bb      	str	r3, [r7, #24]
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	2b2c      	cmp	r3, #44	; 0x2c
 80064e4:	d1df      	bne.n	80064a6 <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	3301      	adds	r3, #1
 80064ea:	613b      	str	r3, [r7, #16]
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	ddd1      	ble.n	8006496 <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 80064f2:	4b0c      	ldr	r3, [pc, #48]	; (8006524 <parse_GSA+0x14c>)
 80064f4:	3302      	adds	r3, #2
 80064f6:	f107 0208 	add.w	r2, r7, #8
 80064fa:	8812      	ldrh	r2, [r2, #0]
 80064fc:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 80064fe:	4b09      	ldr	r3, [pc, #36]	; (8006524 <parse_GSA+0x14c>)
 8006500:	461a      	mov	r2, r3
 8006502:	f107 030a 	add.w	r3, r7, #10
 8006506:	881b      	ldrh	r3, [r3, #0]
 8006508:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 800650a:	4b06      	ldr	r3, [pc, #24]	; (8006524 <parse_GSA+0x14c>)
 800650c:	3304      	adds	r3, #4
 800650e:	f107 020c 	add.w	r2, r7, #12
 8006512:	8812      	ldrh	r2, [r2, #0]
 8006514:	801a      	strh	r2, [r3, #0]
	return 0;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	3724      	adds	r7, #36	; 0x24
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr
 8006524:	20000280 	.word	0x20000280

08006528 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(UART_HandleTypeDef* huart, TIM_HandleTypeDef *htim, uint32_t baud)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
	//disable UART peripheral and change baud rate
 	 huart->Instance->CR1 &= ~USART_CR1_UE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	6812      	ldr	r2, [r2, #0]
 800653c:	6812      	ldr	r2, [r2, #0]
 800653e:	f022 0201 	bic.w	r2, r2, #1
 8006542:	601a      	str	r2, [r3, #0]
	 huart->Init.BaudRate = baud;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(huart) != HAL_OK)
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f7fe f9f2 	bl	8004934 <HAL_UART_Init>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <USART_Set_Baudrate+0x32>
	 {
		return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e048      	b.n	80065ec <USART_Set_Baudrate+0xc4>
	 }
	 huart->Instance->CR1 |= USART_CR1_UE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	6812      	ldr	r2, [r2, #0]
 8006562:	6812      	ldr	r2, [r2, #0]
 8006564:	f042 0201 	orr.w	r2, r2, #1
 8006568:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	69db      	ldr	r3, [r3, #28]
 8006570:	f003 0302 	and.w	r3, r3, #2
 8006574:	2b02      	cmp	r3, #2
 8006576:	d103      	bne.n	8006580 <USART_Set_Baudrate+0x58>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(huart);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2202      	movs	r2, #2
 800657e:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	69db      	ldr	r3, [r3, #28]
 8006586:	f003 0304 	and.w	r3, r3, #4
 800658a:	2b04      	cmp	r3, #4
 800658c:	d103      	bne.n	8006596 <USART_Set_Baudrate+0x6e>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(huart);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2204      	movs	r2, #4
 8006594:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	69db      	ldr	r3, [r3, #28]
 800659c:	f003 0308 	and.w	r3, r3, #8
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d108      	bne.n	80065b6 <USART_Set_Baudrate+0x8e>
	 {
	 	uint8_t temp = huart->Instance->RDR;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	75fb      	strb	r3, [r7, #23]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(huart);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2208      	movs	r2, #8
 80065b4:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d103      	bne.n	80065cc <USART_Set_Baudrate+0xa4>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(huart);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2201      	movs	r2, #1
 80065ca:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) == SET)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	f003 0310 	and.w	r3, r3, #16
 80065d6:	2b10      	cmp	r3, #16
 80065d8:	d103      	bne.n	80065e2 <USART_Set_Baudrate+0xba>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(huart);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2210      	movs	r2, #16
 80065e0:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_1,1152000);
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a03      	ldr	r2, [pc, #12]	; (80065f4 <USART_Set_Baudrate+0xcc>)
 80065e8:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3718      	adds	r7, #24
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	00119400 	.word	0x00119400

080065f8 <UBX_Send_Ack>:

UBX_MSG_t UBX_Send_Ack(UART_HandleTypeDef *huart,TIM_HandleTypeDef *htim)
{
 80065f8:	b5b0      	push	{r4, r5, r7, lr}
 80065fa:	b092      	sub	sp, #72	; 0x48
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 8006602:	4b82      	ldr	r3, [pc, #520]	; (800680c <UBX_Send_Ack+0x214>)
 8006604:	f107 0418 	add.w	r4, r7, #24
 8006608:	461d      	mov	r5, r3
 800660a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800660c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800660e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006612:	6020      	str	r0, [r4, #0]
 8006614:	3404      	adds	r4, #4
 8006616:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 8006618:	2315      	movs	r3, #21
 800661a:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 800661c:	2300      	movs	r3, #0
 800661e:	647b      	str	r3, [r7, #68]	; 0x44
 8006620:	e00c      	b.n	800663c <UBX_Send_Ack+0x44>
	 {
	  	DMA_TX_Buffer[i] = ubx_ack_string[i];
 8006622:	f107 0218 	add.w	r2, r7, #24
 8006626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006628:	4413      	add	r3, r2
 800662a:	7819      	ldrb	r1, [r3, #0]
 800662c:	4a78      	ldr	r2, [pc, #480]	; (8006810 <UBX_Send_Ack+0x218>)
 800662e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006630:	4413      	add	r3, r2
 8006632:	460a      	mov	r2, r1
 8006634:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 8006636:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006638:	3301      	adds	r3, #1
 800663a:	647b      	str	r3, [r7, #68]	; 0x44
 800663c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800663e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006640:	429a      	cmp	r2, r3
 8006642:	dbee      	blt.n	8006622 <UBX_Send_Ack+0x2a>
	 }
	 TX_Cplt = 0;
 8006644:	4b73      	ldr	r3, [pc, #460]	; (8006814 <UBX_Send_Ack+0x21c>)
 8006646:	2200      	movs	r2, #0
 8006648:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_TC))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	69db      	ldr	r3, [r3, #28]
 8006650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006654:	2b40      	cmp	r3, #64	; 0x40
 8006656:	d103      	bne.n	8006660 <UBX_Send_Ack+0x68>
	 {
		 __HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2240      	movs	r2, #64	; 0x40
 800665e:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(huart,UART_IT_TC);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800666e:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(huart,DMA_TX_Buffer, size) == HAL_OK)
 8006670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006672:	b29b      	uxth	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	4966      	ldr	r1, [pc, #408]	; (8006810 <UBX_Send_Ack+0x218>)
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7fe f9a9 	bl	80049d0 <HAL_UART_Transmit_DMA>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d145      	bne.n	8006710 <UBX_Send_Ack+0x118>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 8006684:	bf00      	nop
 8006686:	4b63      	ldr	r3, [pc, #396]	; (8006814 <UBX_Send_Ack+0x21c>)
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	2b01      	cmp	r3, #1
 800668c:	d1fb      	bne.n	8006686 <UBX_Send_Ack+0x8e>
	 TX_Cplt = 0; //clear flag
 800668e:	4b61      	ldr	r3, [pc, #388]	; (8006814 <UBX_Send_Ack+0x21c>)
 8006690:	2200      	movs	r2, #0
 8006692:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(huart,UART_IT_IDLE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	6812      	ldr	r2, [r2, #0]
 800669e:	f042 0210 	orr.w	r2, r2, #16
 80066a2:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(huart->hdmarx, DMA_IT_TC);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	f042 0202 	orr.w	r2, r2, #2
 80066b6:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(htim,TIM_FLAG_CC1) == SET)
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d104      	bne.n	80066d0 <UBX_Send_Ack+0xd8>
	 {
		 __HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_CC1);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f06f 0202 	mvn.w	r2, #2
 80066ce:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 80066d0:	4b51      	ldr	r3, [pc, #324]	; (8006818 <UBX_Send_Ack+0x220>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(huart,DMA_RX_Buffer, DMA_RX_BUFFER_SIZE);
 80066d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066da:	4950      	ldr	r1, [pc, #320]	; (800681c <UBX_Send_Ack+0x224>)
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f7fe f9f3 	bl	8004ac8 <HAL_UART_Receive_DMA>
	 __HAL_TIM_ENABLE_IT(htim,TIM_IT_CC1);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	683a      	ldr	r2, [r7, #0]
 80066e8:	6812      	ldr	r2, [r2, #0]
 80066ea:	68d2      	ldr	r2, [r2, #12]
 80066ec:	f042 0202 	orr.w	r2, r2, #2
 80066f0:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 80066f2:	2100      	movs	r1, #0
 80066f4:	6838      	ldr	r0, [r7, #0]
 80066f6:	f7fc fe8d 	bl	8003414 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(htim);
 80066fa:	6838      	ldr	r0, [r7, #0]
 80066fc:	f7fc fe00 	bl	8003300 <HAL_TIM_Base_Start_IT>
	 }
	  while(M2M_Txfer_Cplt != SET)
 8006700:	e006      	b.n	8006710 <UBX_Send_Ack+0x118>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 8006702:	4b45      	ldr	r3, [pc, #276]	; (8006818 <UBX_Send_Ack+0x220>)
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2b03      	cmp	r3, #3
 8006708:	d102      	bne.n	8006710 <UBX_Send_Ack+0x118>
		  {
			  return UBX_TIMEOUT_Rx;
 800670a:	f06f 0302 	mvn.w	r3, #2
 800670e:	e079      	b.n	8006804 <UBX_Send_Ack+0x20c>
	  while(M2M_Txfer_Cplt != SET)
 8006710:	4b41      	ldr	r3, [pc, #260]	; (8006818 <UBX_Send_Ack+0x220>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d1f4      	bne.n	8006702 <UBX_Send_Ack+0x10a>
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 8006718:	4b3f      	ldr	r3, [pc, #252]	; (8006818 <UBX_Send_Ack+0x220>)
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 800671e:	23b5      	movs	r3, #181	; 0xb5
 8006720:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 8006724:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006728:	4619      	mov	r1, r3
 800672a:	483d      	ldr	r0, [pc, #244]	; (8006820 <UBX_Send_Ack+0x228>)
 800672c:	f001 fa2a 	bl	8007b84 <strchr>
 8006730:	4603      	mov	r3, r0
 8006732:	461a      	mov	r2, r3
 8006734:	4b3a      	ldr	r3, [pc, #232]	; (8006820 <UBX_Send_Ack+0x228>)
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	633b      	str	r3, [r7, #48]	; 0x30
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 800673a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673c:	2b00      	cmp	r3, #0
 800673e:	db5f      	blt.n	8006800 <UBX_Send_Ack+0x208>
 8006740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006742:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006746:	dc5b      	bgt.n	8006800 <UBX_Send_Ack+0x208>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 8006748:	f107 030c 	add.w	r3, r7, #12
 800674c:	2200      	movs	r2, #0
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	605a      	str	r2, [r3, #4]
 8006752:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&GNSS_Buffer[index],10);
 8006754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006756:	4a32      	ldr	r2, [pc, #200]	; (8006820 <UBX_Send_Ack+0x228>)
 8006758:	441a      	add	r2, r3
 800675a:	f107 030c 	add.w	r3, r7, #12
 800675e:	6810      	ldr	r0, [r2, #0]
 8006760:	6851      	ldr	r1, [r2, #4]
 8006762:	c303      	stmia	r3!, {r0, r1}
 8006764:	8912      	ldrh	r2, [r2, #8]
 8006766:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 8006768:	7b3b      	ldrb	r3, [r7, #12]
 800676a:	021b      	lsls	r3, r3, #8
 800676c:	b21a      	sxth	r2, r3
 800676e:	7b7b      	ldrb	r3, [r7, #13]
 8006770:	b21b      	sxth	r3, r3
 8006772:	4313      	orrs	r3, r2
 8006774:	b21b      	sxth	r3, r3
 8006776:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(header == 0xb562)
 8006778:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800677a:	f24b 5262 	movw	r2, #46434	; 0xb562
 800677e:	4293      	cmp	r3, r2
 8006780:	d13e      	bne.n	8006800 <UBX_Send_Ack+0x208>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 8006782:	2300      	movs	r3, #0
 8006784:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006788:	2300      	movs	r3, #0
 800678a:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800678e:	2302      	movs	r3, #2
 8006790:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006792:	e013      	b.n	80067bc <UBX_Send_Ack+0x1c4>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 8006794:	f107 020c 	add.w	r2, r7, #12
 8006798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800679a:	4413      	add	r3, r2
 800679c:	781a      	ldrb	r2, [r3, #0]
 800679e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80067a2:	4413      	add	r3, r2
 80067a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 80067a8:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 80067ac:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80067b0:	4413      	add	r3, r2
 80067b2:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 80067b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067b8:	3301      	adds	r3, #1
 80067ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067be:	2b07      	cmp	r3, #7
 80067c0:	dde8      	ble.n	8006794 <UBX_Send_Ack+0x19c>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 80067c2:	7d3b      	ldrb	r3, [r7, #20]
 80067c4:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d116      	bne.n	80067fa <UBX_Send_Ack+0x202>
 80067cc:	7d7b      	ldrb	r3, [r7, #21]
 80067ce:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d111      	bne.n	80067fa <UBX_Send_Ack+0x202>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 80067d6:	7bbb      	ldrb	r3, [r7, #14]
 80067d8:	2b05      	cmp	r3, #5
 80067da:	d111      	bne.n	8006800 <UBX_Send_Ack+0x208>
	 	 	{
	 		 	switch (msg[3])
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <UBX_Send_Ack+0x1f0>
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d004      	beq.n	80067f0 <UBX_Send_Ack+0x1f8>
	 	 	if(msg[2] == 0x05)
 80067e6:	e00b      	b.n	8006800 <UBX_Send_Ack+0x208>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 80067e8:	2300      	movs	r3, #0
 80067ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 80067ee:	e003      	b.n	80067f8 <UBX_Send_Ack+0x200>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 80067f0:	2301      	movs	r3, #1
 80067f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 80067f6:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 80067f8:	e002      	b.n	8006800 <UBX_Send_Ack+0x208>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 80067fa:	23ff      	movs	r3, #255	; 0xff
 80067fc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 8006800:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8006804:	4618      	mov	r0, r3
 8006806:	3748      	adds	r7, #72	; 0x48
 8006808:	46bd      	mov	sp, r7
 800680a:	bdb0      	pop	{r4, r5, r7, pc}
 800680c:	0800a834 	.word	0x0800a834
 8006810:	200012a4 	.word	0x200012a4
 8006814:	200012a0 	.word	0x200012a0
 8006818:	2000029c 	.word	0x2000029c
 800681c:	200002a0 	.word	0x200002a0
 8006820:	20000aa0 	.word	0x20000aa0

08006824 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(UART_HandleTypeDef *huart, TIM_HandleTypeDef *htim)
{
 8006824:	b5b0      	push	{r4, r5, r7, lr}
 8006826:	b08a      	sub	sp, #40	; 0x28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800682e:	4b1f      	ldr	r3, [pc, #124]	; (80068ac <UBX_Configure_Baudrate+0x88>)
 8006830:	f107 0408 	add.w	r4, r7, #8
 8006834:	461d      	mov	r5, r3
 8006836:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006838:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800683a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800683e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 8006842:	231c      	movs	r3, #28
 8006844:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(DMA_TX_Buffer,ubx_baude_rate_config,size);
 8006846:	f107 0308 	add.w	r3, r7, #8
 800684a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800684c:	4619      	mov	r1, r3
 800684e:	4818      	ldr	r0, [pc, #96]	; (80068b0 <UBX_Configure_Baudrate+0x8c>)
 8006850:	f000 fe6c 	bl	800752c <memcpy>
	if(HAL_UART_Transmit_DMA(huart,DMA_TX_Buffer,size) == HAL_OK)
 8006854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006856:	b29b      	uxth	r3, r3
 8006858:	461a      	mov	r2, r3
 800685a:	4915      	ldr	r1, [pc, #84]	; (80068b0 <UBX_Configure_Baudrate+0x8c>)
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f7fe f8b7 	bl	80049d0 <HAL_UART_Transmit_DMA>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d11b      	bne.n	80068a0 <UBX_Configure_Baudrate+0x7c>
	{
		 while(TX_Cplt != SET);
 8006868:	bf00      	nop
 800686a:	4b12      	ldr	r3, [pc, #72]	; (80068b4 <UBX_Configure_Baudrate+0x90>)
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	2b01      	cmp	r3, #1
 8006870:	d1fb      	bne.n	800686a <UBX_Configure_Baudrate+0x46>
		 Clear_Buffer(DMA_TX_Buffer,DMA_TX_BUFFER_SIZE);
 8006872:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006876:	480e      	ldr	r0, [pc, #56]	; (80068b0 <UBX_Configure_Baudrate+0x8c>)
 8006878:	f7ff fb92 	bl	8005fa0 <Clear_Buffer>
		 if(USART_Set_Baudrate(huart,htim,115200) != HAL_OK)
 800687c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006880:	6839      	ldr	r1, [r7, #0]
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f7ff fe50 	bl	8006528 <USART_Set_Baudrate>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d002      	beq.n	8006894 <UBX_Configure_Baudrate+0x70>
		 {
			 return UBX_ERROR;
 800688e:	f04f 33ff 	mov.w	r3, #4294967295
 8006892:	e007      	b.n	80068a4 <UBX_Configure_Baudrate+0x80>
		 }
		 return UBX_Send_Ack(huart,htim);
 8006894:	6839      	ldr	r1, [r7, #0]
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7ff feae 	bl	80065f8 <UBX_Send_Ack>
 800689c:	4603      	mov	r3, r0
 800689e:	e001      	b.n	80068a4 <UBX_Configure_Baudrate+0x80>
	}
	return UBX_TIMEOUT_Tx;
 80068a0:	f06f 0301 	mvn.w	r3, #1
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3728      	adds	r7, #40	; 0x28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bdb0      	pop	{r4, r5, r7, pc}
 80068ac:	0800a84c 	.word	0x0800a84c
 80068b0:	200012a4 	.word	0x200012a4
 80068b4:	200012a0 	.word	0x200012a0

080068b8 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(UART_HandleTypeDef *huart)
{
 80068b8:	b5b0      	push	{r4, r5, r7, lr}
 80068ba:	b0a8      	sub	sp, #160	; 0xa0
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 80068c0:	4a38      	ldr	r2, [pc, #224]	; (80069a4 <UBX_Configure_Messages+0xec>)
 80068c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80068c6:	4611      	mov	r1, r2
 80068c8:	226e      	movs	r2, #110	; 0x6e
 80068ca:	4618      	mov	r0, r3
 80068cc:	f000 fe2e 	bl	800752c <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 80068d0:	236e      	movs	r3, #110	; 0x6e
 80068d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_TC))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068e0:	2b40      	cmp	r3, #64	; 0x40
 80068e2:	d103      	bne.n	80068ec <UBX_Configure_Messages+0x34>
	 {
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2240      	movs	r2, #64	; 0x40
 80068ea:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(huart,UART_IT_TC);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	6812      	ldr	r2, [r2, #0]
 80068f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068fa:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(huart,NMEA_Clear_buffer,size) != HAL_OK)
 80068fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006900:	b29a      	uxth	r2, r3
 8006902:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006906:	4619      	mov	r1, r3
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7fe f861 	bl	80049d0 <HAL_UART_Transmit_DMA>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d002      	beq.n	800691a <UBX_Configure_Messages+0x62>
	{
		return UBX_ERROR;
 8006914:	f04f 33ff 	mov.w	r3, #4294967295
 8006918:	e03f      	b.n	800699a <UBX_Configure_Messages+0xe2>
	}
	while(TX_Cplt != SET);
 800691a:	bf00      	nop
 800691c:	4b22      	ldr	r3, [pc, #136]	; (80069a8 <UBX_Configure_Messages+0xf0>)
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b01      	cmp	r3, #1
 8006922:	d1fb      	bne.n	800691c <UBX_Configure_Messages+0x64>
	TX_Cplt = 0;
 8006924:	4b20      	ldr	r3, [pc, #128]	; (80069a8 <UBX_Configure_Messages+0xf0>)
 8006926:	2200      	movs	r2, #0
 8006928:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 800692a:	4b20      	ldr	r3, [pc, #128]	; (80069ac <UBX_Configure_Messages+0xf4>)
 800692c:	f107 0408 	add.w	r4, r7, #8
 8006930:	461d      	mov	r5, r3
 8006932:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006934:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006936:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006938:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800693a:	682b      	ldr	r3, [r5, #0]
 800693c:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 800693e:	2321      	movs	r3, #33	; 0x21
 8006940:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_TC))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800694e:	2b40      	cmp	r3, #64	; 0x40
 8006950:	d103      	bne.n	800695a <UBX_Configure_Messages+0xa2>
	 {
		 __HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2240      	movs	r2, #64	; 0x40
 8006958:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(huart,UART_IT_TC);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	6812      	ldr	r2, [r2, #0]
 8006964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006968:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(huart,NMEA_msgs,size) == HAL_OK)
 800696a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800696e:	b29a      	uxth	r2, r3
 8006970:	f107 0308 	add.w	r3, r7, #8
 8006974:	4619      	mov	r1, r3
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f7fe f82a 	bl	80049d0 <HAL_UART_Transmit_DMA>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d109      	bne.n	8006996 <UBX_Configure_Messages+0xde>
	{
		while(TX_Cplt != SET);
 8006982:	bf00      	nop
 8006984:	4b08      	ldr	r3, [pc, #32]	; (80069a8 <UBX_Configure_Messages+0xf0>)
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d1fb      	bne.n	8006984 <UBX_Configure_Messages+0xcc>
		TX_Cplt = 0;
 800698c:	4b06      	ldr	r3, [pc, #24]	; (80069a8 <UBX_Configure_Messages+0xf0>)
 800698e:	2200      	movs	r2, #0
 8006990:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 8006992:	2302      	movs	r3, #2
 8006994:	e001      	b.n	800699a <UBX_Configure_Messages+0xe2>
	}

	return UBX_ERROR;
 8006996:	f04f 33ff 	mov.w	r3, #4294967295

}
 800699a:	4618      	mov	r0, r3
 800699c:	37a0      	adds	r7, #160	; 0xa0
 800699e:	46bd      	mov	sp, r7
 80069a0:	bdb0      	pop	{r4, r5, r7, pc}
 80069a2:	bf00      	nop
 80069a4:	0800a868 	.word	0x0800a868
 80069a8:	200012a0 	.word	0x200012a0
 80069ac:	0800a8d8 	.word	0x0800a8d8

080069b0 <init_GPS>:

GPS_Init_msg_t init_GPS(UART_HandleTypeDef *huart,TIM_HandleTypeDef *htim, DMA_HandleTypeDef *hdma)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
	//init perihperal functions
	if(MX_GPIO_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 80069bc:	f7ff f98e 	bl	8005cdc <MX_GPIO_Init>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d001      	beq.n	80069ca <init_GPS+0x1a>
 80069c6:	2306      	movs	r3, #6
 80069c8:	e056      	b.n	8006a78 <init_GPS+0xc8>
	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 80069ca:	f7ff f8eb 	bl	8005ba4 <MX_DMA_Init>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d001      	beq.n	80069d8 <init_GPS+0x28>
 80069d4:	2306      	movs	r3, #6
 80069d6:	e04f      	b.n	8006a78 <init_GPS+0xc8>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 80069d8:	f7ff f8b4 	bl	8005b44 <MX_UART4_Init>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <init_GPS+0x36>
 80069e2:	2306      	movs	r3, #6
 80069e4:	e048      	b.n	8006a78 <init_GPS+0xc8>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 80069e6:	f7fe fff5 	bl	80059d4 <MX_TIM2_Init>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d001      	beq.n	80069f4 <init_GPS+0x44>
 80069f0:	2306      	movs	r3, #6
 80069f2:	e041      	b.n	8006a78 <init_GPS+0xc8>
	//send acknowledgement
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(huart,htim);
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f7ff fdfe 	bl	80065f8 <UBX_Send_Ack>
 80069fc:	4603      	mov	r3, r0
 80069fe:	75fb      	strb	r3, [r7, #23]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 8006a00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d112      	bne.n	8006a2e <init_GPS+0x7e>
	{
		Clear_Buffer(DMA_TX_Buffer,DMA_TX_BUFFER_SIZE);
 8006a08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a0c:	481c      	ldr	r0, [pc, #112]	; (8006a80 <init_GPS+0xd0>)
 8006a0e:	f7ff fac7 	bl	8005fa0 <Clear_Buffer>
		Clear_Buffer(GNSS_Buffer,GNSS_BUFFER_SIZE);
 8006a12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a16:	481b      	ldr	r0, [pc, #108]	; (8006a84 <init_GPS+0xd4>)
 8006a18:	f7ff fac2 	bl	8005fa0 <Clear_Buffer>
		if( UBX_Configure_Baudrate(huart, htim) != UBX_ACK_ACK)
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f7ff ff00 	bl	8006824 <UBX_Configure_Baudrate>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d01d      	beq.n	8006a66 <init_GPS+0xb6>
		{
			return GPS_Init_Baud_Config_Error;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	e024      	b.n	8006a78 <init_GPS+0xc8>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 8006a2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a32:	f113 0f03 	cmn.w	r3, #3
 8006a36:	d10f      	bne.n	8006a58 <init_GPS+0xa8>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(huart,htim,115200) == HAL_OK)
 8006a38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006a3c:	68b9      	ldr	r1, [r7, #8]
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f7ff fd72 	bl	8006528 <USART_Set_Baudrate>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10d      	bne.n	8006a66 <init_GPS+0xb6>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(huart,htim);
 8006a4a:	68b9      	ldr	r1, [r7, #8]
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f7ff fdd3 	bl	80065f8 <UBX_Send_Ack>
 8006a52:	4603      	mov	r3, r0
 8006a54:	75fb      	strb	r3, [r7, #23]
 8006a56:	e006      	b.n	8006a66 <init_GPS+0xb6>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx)
 8006a58:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a5c:	f113 0f02 	cmn.w	r3, #2
 8006a60:	d101      	bne.n	8006a66 <init_GPS+0xb6>
	{
		return GPS_Init_Ack_Tx_Error;
 8006a62:	2305      	movs	r3, #5
 8006a64:	e008      	b.n	8006a78 <init_GPS+0xc8>
	}
	//configure message buffer
	if( UBX_Configure_Messages(huart) != UBX_OK )
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f7ff ff26 	bl	80068b8 <UBX_Configure_Messages>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d001      	beq.n	8006a76 <init_GPS+0xc6>
	{
		return GPS_Init_MSG_Config_Error;
 8006a72:	2304      	movs	r3, #4
 8006a74:	e000      	b.n	8006a78 <init_GPS+0xc8>
	}
	return GPS_Init_OK;
 8006a76:	2301      	movs	r3, #1
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	200012a4 	.word	0x200012a4
 8006a84:	20000aa0 	.word	0x20000aa0

08006a88 <USART_TIM_RTO_Handler>:

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d10a      	bne.n	8006ab4 <USART_TIM_RTO_Handler+0x2c>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f06f 0203 	mvn.w	r2, #3
 8006aa6:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 8006aa8:	4b04      	ldr	r3, [pc, #16]	; (8006abc <USART_TIM_RTO_Handler+0x34>)
 8006aaa:	2201      	movs	r2, #1
 8006aac:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7fc fc50 	bl	8003354 <HAL_TIM_Base_Stop_IT>

	}
}
 8006ab4:	bf00      	nop
 8006ab6:	3708      	adds	r7, #8
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	20000288 	.word	0x20000288

08006ac0 <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(DMA_HandleTypeDef *hdma, TIM_HandleTypeDef *htim, UART_HandleTypeDef *huart)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]

		M2M_Txfer_Cplt = SET;
 8006acc:	4b4d      	ldr	r3, [pc, #308]	; (8006c04 <DMA_GNSS_MEM_IRQHandler+0x144>)
 8006ace:	2201      	movs	r2, #1
 8006ad0:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 8006ad2:	4b4d      	ldr	r3, [pc, #308]	; (8006c08 <DMA_GNSS_MEM_IRQHandler+0x148>)
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	f000 808f 	beq.w	8006bfa <DMA_GNSS_MEM_IRQHandler+0x13a>
		{
			Clear_Buffer(DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 8006adc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006ae0:	484a      	ldr	r0, [pc, #296]	; (8006c0c <DMA_GNSS_MEM_IRQHandler+0x14c>)
 8006ae2:	f7ff fa5d 	bl	8005fa0 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 8006ae6:	494a      	ldr	r1, [pc, #296]	; (8006c10 <DMA_GNSS_MEM_IRQHandler+0x150>)
 8006ae8:	484a      	ldr	r0, [pc, #296]	; (8006c14 <DMA_GNSS_MEM_IRQHandler+0x154>)
 8006aea:	f001 fe75 	bl	80087d8 <strtok>
 8006aee:	6178      	str	r0, [r7, #20]
				while(msg != NULL)
 8006af0:	e03e      	b.n	8006b70 <DMA_GNSS_MEM_IRQHandler+0xb0>
				{
					switch(is_valid(msg))
 8006af2:	6978      	ldr	r0, [r7, #20]
 8006af4:	f7ff fa62 	bl	8005fbc <is_valid>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d012      	beq.n	8006b24 <DMA_GNSS_MEM_IRQHandler+0x64>
 8006afe:	2b03      	cmp	r3, #3
 8006b00:	d01e      	beq.n	8006b40 <DMA_GNSS_MEM_IRQHandler+0x80>
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d000      	beq.n	8006b08 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 8006b06:	e02e      	b.n	8006b66 <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 8006b08:	6978      	ldr	r0, [r7, #20]
 8006b0a:	f7ff fbcd 	bl	80062a8 <Parse_GLL>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d123      	bne.n	8006b5c <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 8006b14:	4b40      	ldr	r3, [pc, #256]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	f043 0301 	orr.w	r3, r3, #1
 8006b1c:	b2da      	uxtb	r2, r3
 8006b1e:	4b3e      	ldr	r3, [pc, #248]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006b20:	701a      	strb	r2, [r3, #0]
						break;
 8006b22:	e01b      	b.n	8006b5c <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 8006b24:	6978      	ldr	r0, [r7, #20]
 8006b26:	f7ff fc57 	bl	80063d8 <parse_GSA>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d117      	bne.n	8006b60 <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 8006b30:	4b39      	ldr	r3, [pc, #228]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	f043 0302 	orr.w	r3, r3, #2
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	4b37      	ldr	r3, [pc, #220]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006b3c:	701a      	strb	r2, [r3, #0]
						break;
 8006b3e:	e00f      	b.n	8006b60 <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 8006b40:	6978      	ldr	r0, [r7, #20]
 8006b42:	f7ff fae9 	bl	8006118 <parse_ZDA>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10b      	bne.n	8006b64 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 8006b4c:	4b32      	ldr	r3, [pc, #200]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	f043 0304 	orr.w	r3, r3, #4
 8006b54:	b2da      	uxtb	r2, r3
 8006b56:	4b30      	ldr	r3, [pc, #192]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006b58:	701a      	strb	r2, [r3, #0]
				    	break;
 8006b5a:	e003      	b.n	8006b64 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 8006b5c:	bf00      	nop
 8006b5e:	e002      	b.n	8006b66 <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 8006b60:	bf00      	nop
 8006b62:	e000      	b.n	8006b66 <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 8006b64:	bf00      	nop
					}
					msg = strtok(NULL,"$");
 8006b66:	492a      	ldr	r1, [pc, #168]	; (8006c10 <DMA_GNSS_MEM_IRQHandler+0x150>)
 8006b68:	2000      	movs	r0, #0
 8006b6a:	f001 fe35 	bl	80087d8 <strtok>
 8006b6e:	6178      	str	r0, [r7, #20]
				while(msg != NULL)
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1bd      	bne.n	8006af2 <DMA_GNSS_MEM_IRQHandler+0x32>
				}
			if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	f003 0302 	and.w	r3, r3, #2
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d108      	bne.n	8006b96 <DMA_GNSS_MEM_IRQHandler+0xd6>
			{
				__HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_CC1);
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f06f 0202 	mvn.w	r2, #2
 8006b8c:	611a      	str	r2, [r3, #16]
				htim->Instance->CNT = 0;
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2200      	movs	r2, #0
 8006b94:	625a      	str	r2, [r3, #36]	; 0x24
			}
			huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << huart->hdmarx->ChannelIndex; // clear all interrupts
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006ba0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006ba2:	213f      	movs	r1, #63	; 0x3f
 8006ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8006ba8:	605a      	str	r2, [r3, #4]
			huart->hdmarx->Instance->CMAR = (uint32_t)DMA_RX_Buffer; //reset the pointer
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a16      	ldr	r2, [pc, #88]	; (8006c0c <DMA_GNSS_MEM_IRQHandler+0x14c>)
 8006bb2:	60da      	str	r2, [r3, #12]
			huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bbe:	605a      	str	r2, [r3, #4]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2210      	movs	r2, #16
 8006bc6:	621a      	str	r2, [r3, #32]
			__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	6812      	ldr	r2, [r2, #0]
 8006bd0:	6812      	ldr	r2, [r2, #0]
 8006bd2:	f042 0210 	orr.w	r2, r2, #16
 8006bd6:	601a      	str	r2, [r3, #0]
			if(packet_full != 7)
 8006bd8:	4b0f      	ldr	r3, [pc, #60]	; (8006c18 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	2b07      	cmp	r3, #7
 8006bde:	d00c      	beq.n	8006bfa <DMA_GNSS_MEM_IRQHandler+0x13a>
			{
				__HAL_DMA_ENABLE(huart->hdmarx);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006bea:	6812      	ldr	r2, [r2, #0]
 8006bec:	6812      	ldr	r2, [r2, #0]
 8006bee:	f042 0201 	orr.w	r2, r2, #1
 8006bf2:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(huart);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f7fe f83f 	bl	8004c78 <HAL_UART_DMAResume>
			}
		}

}
 8006bfa:	bf00      	nop
 8006bfc:	3718      	adds	r7, #24
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	2000029c 	.word	0x2000029c
 8006c08:	20001aa4 	.word	0x20001aa4
 8006c0c:	200002a0 	.word	0x200002a0
 8006c10:	0800a8fc 	.word	0x0800a8fc
 8006c14:	20000aa0 	.word	0x20000aa0
 8006c18:	20000290 	.word	0x20000290

08006c1c <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(DMA_HandleTypeDef *hdma_periph, DMA_HandleTypeDef *hdma_mem, TIM_HandleTypeDef *htim)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hdma_periph,DMA_IT_TC))
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d037      	beq.n	8006ca6 <DMA_GNSS_Periph_IRQHandler+0x8a>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_periph,DMA_FLAG_TC5);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	4b38      	ldr	r3, [pc, #224]	; (8006d20 <DMA_GNSS_Periph_IRQHandler+0x104>)
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d904      	bls.n	8006c4c <DMA_GNSS_Periph_IRQHandler+0x30>
 8006c42:	4b38      	ldr	r3, [pc, #224]	; (8006d24 <DMA_GNSS_Periph_IRQHandler+0x108>)
 8006c44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006c48:	605a      	str	r2, [r3, #4]
 8006c4a:	e003      	b.n	8006c54 <DMA_GNSS_Periph_IRQHandler+0x38>
 8006c4c:	4b36      	ldr	r3, [pc, #216]	; (8006d28 <DMA_GNSS_Periph_IRQHandler+0x10c>)
 8006c4e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006c52:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(htim);
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f7fc fb28 	bl	80032aa <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(htim,TIM_IT_CC1);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	6812      	ldr	r2, [r2, #0]
 8006c62:	68d2      	ldr	r2, [r2, #12]
 8006c64:	f022 0202 	bic.w	r2, r2, #2
 8006c68:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(htim,TIM_FLAG_CC1))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d104      	bne.n	8006c82 <DMA_GNSS_Periph_IRQHandler+0x66>
		{
			__HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_CC1);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f06f 0202 	mvn.w	r2, #2
 8006c80:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 8006c82:	4b2a      	ldr	r3, [pc, #168]	; (8006d2c <DMA_GNSS_Periph_IRQHandler+0x110>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hdma_mem,DMA_IT_TC);
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	6812      	ldr	r2, [r2, #0]
 8006c90:	6812      	ldr	r2, [r2, #0]
 8006c92:	f042 0202 	orr.w	r2, r2, #2
 8006c96:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hdma_mem,(uint32_t)DMA_RX_Buffer,(uint32_t)GNSS_Buffer,DMA_RX_BUFFER_SIZE);
 8006c98:	4925      	ldr	r1, [pc, #148]	; (8006d30 <DMA_GNSS_Periph_IRQHandler+0x114>)
 8006c9a:	4a26      	ldr	r2, [pc, #152]	; (8006d34 <DMA_GNSS_Periph_IRQHandler+0x118>)
 8006c9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006ca0:	68b8      	ldr	r0, [r7, #8]
 8006ca2:	f7fa fc41 	bl	8001528 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hdma_periph,DMA_IT_HT))
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 0304 	and.w	r3, r3, #4
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d014      	beq.n	8006cde <DMA_GNSS_Periph_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_periph,DMA_IT_HT);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	4b19      	ldr	r3, [pc, #100]	; (8006d20 <DMA_GNSS_Periph_IRQHandler+0x104>)
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d903      	bls.n	8006cc8 <DMA_GNSS_Periph_IRQHandler+0xac>
 8006cc0:	4b18      	ldr	r3, [pc, #96]	; (8006d24 <DMA_GNSS_Periph_IRQHandler+0x108>)
 8006cc2:	2204      	movs	r2, #4
 8006cc4:	605a      	str	r2, [r3, #4]
 8006cc6:	e002      	b.n	8006cce <DMA_GNSS_Periph_IRQHandler+0xb2>
 8006cc8:	4b17      	ldr	r3, [pc, #92]	; (8006d28 <DMA_GNSS_Periph_IRQHandler+0x10c>)
 8006cca:	2204      	movs	r2, #4
 8006ccc:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hdma_periph,DMA_IT_HT);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	6812      	ldr	r2, [r2, #0]
 8006cd6:	6812      	ldr	r2, [r2, #0]
 8006cd8:	f022 0204 	bic.w	r2, r2, #4
 8006cdc:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hdma_periph,DMA_IT_TE))
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f003 0308 	and.w	r3, r3, #8
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d014      	beq.n	8006d16 <DMA_GNSS_Periph_IRQHandler+0xfa>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_periph,DMA_IT_TE);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4b0b      	ldr	r3, [pc, #44]	; (8006d20 <DMA_GNSS_Periph_IRQHandler+0x104>)
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d903      	bls.n	8006d00 <DMA_GNSS_Periph_IRQHandler+0xe4>
 8006cf8:	4b0a      	ldr	r3, [pc, #40]	; (8006d24 <DMA_GNSS_Periph_IRQHandler+0x108>)
 8006cfa:	2208      	movs	r2, #8
 8006cfc:	605a      	str	r2, [r3, #4]
 8006cfe:	e002      	b.n	8006d06 <DMA_GNSS_Periph_IRQHandler+0xea>
 8006d00:	4b09      	ldr	r3, [pc, #36]	; (8006d28 <DMA_GNSS_Periph_IRQHandler+0x10c>)
 8006d02:	2208      	movs	r2, #8
 8006d04:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hdma_periph,DMA_IT_TE);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	6812      	ldr	r2, [r2, #0]
 8006d0e:	6812      	ldr	r2, [r2, #0]
 8006d10:	f022 0208 	bic.w	r2, r2, #8
 8006d14:	601a      	str	r2, [r3, #0]
	}
}
 8006d16:	bf00      	nop
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	40020080 	.word	0x40020080
 8006d24:	40020400 	.word	0x40020400
 8006d28:	40020000 	.word	0x40020000
 8006d2c:	20000288 	.word	0x20000288
 8006d30:	200002a0 	.word	0x200002a0
 8006d34:	20000aa0 	.word	0x20000aa0

08006d38 <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(UART_HandleTypeDef *huart, DMA_HandleTypeDef *hdma_mem)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0310 	and.w	r3, r3, #16
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d051      	beq.n	8006df4 <USART_GPS_IRQHandler+0xbc>
	{
		uint32_t temp = huart->Instance->ISR;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	69db      	ldr	r3, [r3, #28]
 8006d56:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 8006d62:	4b4f      	ldr	r3, [pc, #316]	; (8006ea0 <USART_GPS_IRQHandler+0x168>)
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d140      	bne.n	8006dec <USART_GPS_IRQHandler+0xb4>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8006d76:	461a      	mov	r2, r3
 8006d78:	4b4a      	ldr	r3, [pc, #296]	; (8006ea4 <USART_GPS_IRQHandler+0x16c>)
 8006d7a:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 8006d7c:	4b4a      	ldr	r3, [pc, #296]	; (8006ea8 <USART_GPS_IRQHandler+0x170>)
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00e      	beq.n	8006da2 <USART_GPS_IRQHandler+0x6a>
			{
				HAL_UART_DMAPause(huart);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f7fd ff23 	bl	8004bd0 <HAL_UART_DMAPause>
				huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006d94:	6812      	ldr	r2, [r2, #0]
 8006d96:	6812      	ldr	r2, [r2, #0]
 8006d98:	f022 0201 	bic.w	r2, r2, #1
 8006d9c:	601a      	str	r2, [r3, #0]
				__NOP();
 8006d9e:	bf00      	nop
 8006da0:	e002      	b.n	8006da8 <USART_GPS_IRQHandler+0x70>

			}else
			{
				HAL_UART_DMAStop(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fd ffae 	bl	8004d04 <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 8006da8:	4b3e      	ldr	r3, [pc, #248]	; (8006ea4 <USART_GPS_IRQHandler+0x16c>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	dd0f      	ble.n	8006dd0 <USART_GPS_IRQHandler+0x98>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hdma_mem,DMA_IT_TC);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	683a      	ldr	r2, [r7, #0]
 8006db6:	6812      	ldr	r2, [r2, #0]
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	f042 0202 	orr.w	r2, r2, #2
 8006dbe:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hdma_mem,(uint32_t)DMA_RX_Buffer,(uint32_t)GNSS_Buffer,gnss_length);
 8006dc0:	493a      	ldr	r1, [pc, #232]	; (8006eac <USART_GPS_IRQHandler+0x174>)
 8006dc2:	4a3b      	ldr	r2, [pc, #236]	; (8006eb0 <USART_GPS_IRQHandler+0x178>)
 8006dc4:	4b37      	ldr	r3, [pc, #220]	; (8006ea4 <USART_GPS_IRQHandler+0x16c>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	6838      	ldr	r0, [r7, #0]
 8006dca:	f7fa fbad 	bl	8001528 <HAL_DMA_Start>
 8006dce:	e002      	b.n	8006dd6 <USART_GPS_IRQHandler+0x9e>
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 8006dd0:	4b38      	ldr	r3, [pc, #224]	; (8006eb4 <USART_GPS_IRQHandler+0x17c>)
 8006dd2:	2203      	movs	r2, #3
 8006dd4:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 8006dd6:	4b32      	ldr	r3, [pc, #200]	; (8006ea0 <USART_GPS_IRQHandler+0x168>)
 8006dd8:	2200      	movs	r2, #0
 8006dda:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(huart,UART_IT_IDLE);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	6812      	ldr	r2, [r2, #0]
 8006de4:	6812      	ldr	r2, [r2, #0]
 8006de6:	f022 0210 	bic.w	r2, r2, #16
 8006dea:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2210      	movs	r2, #16
 8006df2:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_TC))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d011      	beq.n	8006e26 <USART_GPS_IRQHandler+0xee>
	{

		HAL_UART_AbortTransmit_IT(huart);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7fd ffea 	bl	8004ddc <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2210      	movs	r2, #16
 8006e0e:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(huart,UART_IT_IDLE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	6812      	ldr	r2, [r2, #0]
 8006e18:	6812      	ldr	r2, [r2, #0]
 8006e1a:	f022 0210 	bic.w	r2, r2, #16
 8006e1e:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 8006e20:	4b25      	ldr	r3, [pc, #148]	; (8006eb8 <USART_GPS_IRQHandler+0x180>)
 8006e22:	2201      	movs	r2, #1
 8006e24:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d030      	beq.n	8006e96 <USART_GPS_IRQHandler+0x15e>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	69db      	ldr	r3, [r3, #28]
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d103      	bne.n	8006e4a <USART_GPS_IRQHandler+0x112>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2202      	movs	r2, #2
 8006e48:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	f003 0304 	and.w	r3, r3, #4
 8006e54:	2b04      	cmp	r3, #4
 8006e56:	d103      	bne.n	8006e60 <USART_GPS_IRQHandler+0x128>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2204      	movs	r2, #4
 8006e5e:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	f003 0308 	and.w	r3, r3, #8
 8006e6a:	2b08      	cmp	r3, #8
 8006e6c:	d108      	bne.n	8006e80 <USART_GPS_IRQHandler+0x148>
		{
			uint8_t temp = huart->Instance->RDR;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2208      	movs	r2, #8
 8006e7e:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	69db      	ldr	r3, [r3, #28]
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d103      	bne.n	8006e96 <USART_GPS_IRQHandler+0x15e>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2201      	movs	r2, #1
 8006e94:	621a      	str	r2, [r3, #32]
		}
	}
}
 8006e96:	bf00      	nop
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	20000288 	.word	0x20000288
 8006ea4:	2000027c 	.word	0x2000027c
 8006ea8:	20001aa4 	.word	0x20001aa4
 8006eac:	200002a0 	.word	0x200002a0
 8006eb0:	20000aa0 	.word	0x20000aa0
 8006eb4:	2000029c 	.word	0x2000029c
 8006eb8:	200012a0 	.word	0x200012a0

08006ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006ec0:	f7fa f860 	bl	8000f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006ec4:	f000 f864 	bl	8006f90 <SystemClock_Config>

  /* Initialize all configured peripherals */
  //Initialize Peripherals

  /* USER CODE BEGIN 2 */
  if(init_GPS(&huart4,&htim2,&hdma_memtomem_dma1_channel1)== GPS_Init_OK)
 8006ec8:	4a2a      	ldr	r2, [pc, #168]	; (8006f74 <main+0xb8>)
 8006eca:	492b      	ldr	r1, [pc, #172]	; (8006f78 <main+0xbc>)
 8006ecc:	482b      	ldr	r0, [pc, #172]	; (8006f7c <main+0xc0>)
 8006ece:	f7ff fd6f 	bl	80069b0 <init_GPS>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d138      	bne.n	8006f4a <main+0x8e>
  {
	  __HAL_UART_ENABLE_IT(&huart4,UART_IT_IDLE);
 8006ed8:	4b28      	ldr	r3, [pc, #160]	; (8006f7c <main+0xc0>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a27      	ldr	r2, [pc, #156]	; (8006f7c <main+0xc0>)
 8006ede:	6812      	ldr	r2, [r2, #0]
 8006ee0:	6812      	ldr	r2, [r2, #0]
 8006ee2:	f042 0210 	orr.w	r2, r2, #16
 8006ee6:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(huart4.hdmarx, DMA_IT_TC);
 8006ee8:	4b24      	ldr	r3, [pc, #144]	; (8006f7c <main+0xc0>)
 8006eea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a23      	ldr	r2, [pc, #140]	; (8006f7c <main+0xc0>)
 8006ef0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006ef2:	6812      	ldr	r2, [r2, #0]
 8006ef4:	6812      	ldr	r2, [r2, #0]
 8006ef6:	f042 0202 	orr.w	r2, r2, #2
 8006efa:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_CC1) == SET)
 8006efc:	4b1e      	ldr	r3, [pc, #120]	; (8006f78 <main+0xbc>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d104      	bne.n	8006f14 <main+0x58>
	  {
	   __HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_CC1);
 8006f0a:	4b1b      	ldr	r3, [pc, #108]	; (8006f78 <main+0xbc>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f06f 0202 	mvn.w	r2, #2
 8006f12:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 8006f14:	4b1a      	ldr	r3, [pc, #104]	; (8006f80 <main+0xc4>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 8006f1a:	4b17      	ldr	r3, [pc, #92]	; (8006f78 <main+0xbc>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a16      	ldr	r2, [pc, #88]	; (8006f78 <main+0xbc>)
 8006f20:	6812      	ldr	r2, [r2, #0]
 8006f22:	68d2      	ldr	r2, [r2, #12]
 8006f24:	f042 0202 	orr.w	r2, r2, #2
 8006f28:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	4812      	ldr	r0, [pc, #72]	; (8006f78 <main+0xbc>)
 8006f2e:	f7fc fa71 	bl	8003414 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim2);
 8006f32:	4811      	ldr	r0, [pc, #68]	; (8006f78 <main+0xbc>)
 8006f34:	f7fc f9e4 	bl	8003300 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(&huart4,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 8006f38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f3c:	4911      	ldr	r1, [pc, #68]	; (8006f84 <main+0xc8>)
 8006f3e:	480f      	ldr	r0, [pc, #60]	; (8006f7c <main+0xc0>)
 8006f40:	f7fd fdc2 	bl	8004ac8 <HAL_UART_Receive_DMA>
	  log_gps = SET;
 8006f44:	4b10      	ldr	r3, [pc, #64]	; (8006f88 <main+0xcc>)
 8006f46:	2201      	movs	r2, #1
 8006f48:	701a      	strb	r2, [r3, #0]

  while (1)
  {
    /* USER CODE END WHILE */
	//sample GPS
	  if(packet_full == 7)
 8006f4a:	4b10      	ldr	r3, [pc, #64]	; (8006f8c <main+0xd0>)
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	2b07      	cmp	r3, #7
 8006f50:	d1fb      	bne.n	8006f4a <main+0x8e>
	  {
		  log_gps = RESET;
 8006f52:	4b0d      	ldr	r3, [pc, #52]	; (8006f88 <main+0xcc>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	701a      	strb	r2, [r3, #0]
		  HAL_UART_DMAStop(&huart4);
 8006f58:	4808      	ldr	r0, [pc, #32]	; (8006f7c <main+0xc0>)
 8006f5a:	f7fd fed3 	bl	8004d04 <HAL_UART_DMAStop>
		  HAL_TIM_Base_Stop(&htim2);
 8006f5e:	4806      	ldr	r0, [pc, #24]	; (8006f78 <main+0xbc>)
 8006f60:	f7fc f9a3 	bl	80032aa <HAL_TIM_Base_Stop>
		  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 8006f64:	2201      	movs	r2, #1
 8006f66:	2120      	movs	r1, #32
 8006f68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f6c:	f7fa fe92 	bl	8001c94 <HAL_GPIO_WritePin>
	  if(packet_full == 7)
 8006f70:	e7eb      	b.n	8006f4a <main+0x8e>
 8006f72:	bf00      	nop
 8006f74:	20001af0 	.word	0x20001af0
 8006f78:	20001bb8 	.word	0x20001bb8
 8006f7c:	20001b38 	.word	0x20001b38
 8006f80:	2000029c 	.word	0x2000029c
 8006f84:	200002a0 	.word	0x200002a0
 8006f88:	20001aa4 	.word	0x20001aa4
 8006f8c:	20000290 	.word	0x20000290

08006f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b0b8      	sub	sp, #224	; 0xe0
 8006f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006f96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006f9a:	2244      	movs	r2, #68	; 0x44
 8006f9c:	2100      	movs	r1, #0
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 facf 	bl	8007542 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006fa4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006fa8:	2200      	movs	r2, #0
 8006faa:	601a      	str	r2, [r3, #0]
 8006fac:	605a      	str	r2, [r3, #4]
 8006fae:	609a      	str	r2, [r3, #8]
 8006fb0:	60da      	str	r2, [r3, #12]
 8006fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006fb4:	463b      	mov	r3, r7
 8006fb6:	2288      	movs	r2, #136	; 0x88
 8006fb8:	2100      	movs	r1, #0
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f000 fac1 	bl	8007542 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006fc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006fca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006fce:	2302      	movs	r3, #2
 8006fd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 12;
 8006fe0:	230c      	movs	r3, #12
 8006fe2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006fe6:	2307      	movs	r3, #7
 8006fe8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006fec:	2302      	movs	r3, #2
 8006fee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006ff2:	2302      	movs	r3, #2
 8006ff4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006ff8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7fa fec5 	bl	8001d8c <HAL_RCC_OscConfig>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d001      	beq.n	800700c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8007008:	f000 f834 	bl	8007074 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800700c:	230f      	movs	r3, #15
 800700e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007012:	2303      	movs	r3, #3
 8007014:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8007018:	2380      	movs	r3, #128	; 0x80
 800701a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800701e:	2300      	movs	r3, #0
 8007020:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007024:	2300      	movs	r3, #0
 8007026:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800702a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800702e:	2101      	movs	r1, #1
 8007030:	4618      	mov	r0, r3
 8007032:	f7fb fa5b 	bl	80024ec <HAL_RCC_ClockConfig>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800703c:	f000 f81a 	bl	8007074 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8007040:	2308      	movs	r3, #8
 8007042:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8007044:	2300      	movs	r3, #0
 8007046:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007048:	463b      	mov	r3, r7
 800704a:	4618      	mov	r0, r3
 800704c:	f7fb fc52 	bl	80028f4 <HAL_RCCEx_PeriphCLKConfig>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d001      	beq.n	800705a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8007056:	f000 f80d 	bl	8007074 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800705a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800705e:	f7fa fe3f 	bl	8001ce0 <HAL_PWREx_ControlVoltageScaling>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8007068:	f000 f804 	bl	8007074 <Error_Handler>
  }
}
 800706c:	bf00      	nop
 800706e:	37e0      	adds	r7, #224	; 0xe0
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007074:	b480      	push	{r7}
 8007076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007078:	bf00      	nop
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
	...

08007084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800708a:	4a0f      	ldr	r2, [pc, #60]	; (80070c8 <HAL_MspInit+0x44>)
 800708c:	4b0e      	ldr	r3, [pc, #56]	; (80070c8 <HAL_MspInit+0x44>)
 800708e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007090:	f043 0301 	orr.w	r3, r3, #1
 8007094:	6613      	str	r3, [r2, #96]	; 0x60
 8007096:	4b0c      	ldr	r3, [pc, #48]	; (80070c8 <HAL_MspInit+0x44>)
 8007098:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800709a:	f003 0301 	and.w	r3, r3, #1
 800709e:	607b      	str	r3, [r7, #4]
 80070a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80070a2:	4a09      	ldr	r2, [pc, #36]	; (80070c8 <HAL_MspInit+0x44>)
 80070a4:	4b08      	ldr	r3, [pc, #32]	; (80070c8 <HAL_MspInit+0x44>)
 80070a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070ac:	6593      	str	r3, [r2, #88]	; 0x58
 80070ae:	4b06      	ldr	r3, [pc, #24]	; (80070c8 <HAL_MspInit+0x44>)
 80070b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070b6:	603b      	str	r3, [r7, #0]
 80070b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80070ba:	bf00      	nop
 80070bc:	370c      	adds	r7, #12
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	40021000 	.word	0x40021000

080070cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80070cc:	b480      	push	{r7}
 80070ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80070d0:	bf00      	nop
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80070da:	b480      	push	{r7}
 80070dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80070de:	e7fe      	b.n	80070de <HardFault_Handler+0x4>

080070e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80070e0:	b480      	push	{r7}
 80070e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80070e4:	e7fe      	b.n	80070e4 <MemManage_Handler+0x4>

080070e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80070e6:	b480      	push	{r7}
 80070e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80070ea:	e7fe      	b.n	80070ea <BusFault_Handler+0x4>

080070ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80070ec:	b480      	push	{r7}
 80070ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80070f0:	e7fe      	b.n	80070f0 <UsageFault_Handler+0x4>

080070f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80070f2:	b480      	push	{r7}
 80070f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80070f6:	bf00      	nop
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007104:	bf00      	nop
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800710e:	b480      	push	{r7}
 8007110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007112:	bf00      	nop
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007120:	f7f9 ff8a 	bl	8001038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007124:	bf00      	nop
 8007126:	bd80      	pop	{r7, pc}

08007128 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 800712c:	4804      	ldr	r0, [pc, #16]	; (8007140 <DMA1_Channel1_IRQHandler+0x18>)
 800712e:	f7fa fb1d 	bl	800176c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  DMA_GNSS_MEM_IRQHandler(&hdma_memtomem_dma1_channel1,&htim2,&huart4);
 8007132:	4a04      	ldr	r2, [pc, #16]	; (8007144 <DMA1_Channel1_IRQHandler+0x1c>)
 8007134:	4904      	ldr	r1, [pc, #16]	; (8007148 <DMA1_Channel1_IRQHandler+0x20>)
 8007136:	4802      	ldr	r0, [pc, #8]	; (8007140 <DMA1_Channel1_IRQHandler+0x18>)
 8007138:	f7ff fcc2 	bl	8006ac0 <DMA_GNSS_MEM_IRQHandler>

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800713c:	bf00      	nop
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20001af0 	.word	0x20001af0
 8007144:	20001b38 	.word	0x20001b38
 8007148:	20001bb8 	.word	0x20001bb8

0800714c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	USART_TIM_RTO_Handler(&htim2);
 8007150:	4803      	ldr	r0, [pc, #12]	; (8007160 <TIM2_IRQHandler+0x14>)
 8007152:	f7ff fc99 	bl	8006a88 <USART_TIM_RTO_Handler>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007156:	4802      	ldr	r0, [pc, #8]	; (8007160 <TIM2_IRQHandler+0x14>)
 8007158:	f7fc fa2f 	bl	80035ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800715c:	bf00      	nop
 800715e:	bd80      	pop	{r7, pc}
 8007160:	20001bb8 	.word	0x20001bb8

08007164 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	USART_GPS_IRQHandler(&huart4,&hdma_memtomem_dma1_channel1);
 8007168:	4902      	ldr	r1, [pc, #8]	; (8007174 <UART4_IRQHandler+0x10>)
 800716a:	4803      	ldr	r0, [pc, #12]	; (8007178 <UART4_IRQHandler+0x14>)
 800716c:	f7ff fde4 	bl	8006d38 <USART_GPS_IRQHandler>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007170:	bf00      	nop
 8007172:	bd80      	pop	{r7, pc}
 8007174:	20001af0 	.word	0x20001af0
 8007178:	20001b38 	.word	0x20001b38

0800717c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8007180:	4802      	ldr	r0, [pc, #8]	; (800718c <DMA2_Channel3_IRQHandler+0x10>)
 8007182:	f7fa faf3 	bl	800176c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8007186:	bf00      	nop
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	20001bf8 	.word	0x20001bf8

08007190 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hdma_uart4_rx,&hdma_memtomem_dma1_channel1,&htim2);
 8007194:	4a03      	ldr	r2, [pc, #12]	; (80071a4 <DMA2_Channel5_IRQHandler+0x14>)
 8007196:	4904      	ldr	r1, [pc, #16]	; (80071a8 <DMA2_Channel5_IRQHandler+0x18>)
 8007198:	4804      	ldr	r0, [pc, #16]	; (80071ac <DMA2_Channel5_IRQHandler+0x1c>)
 800719a:	f7ff fd3f 	bl	8006c1c <DMA_GNSS_Periph_IRQHandler>
  /* USER CODE END DMA2_Channel5_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_uart4_rx);
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800719e:	bf00      	nop
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	20001bb8 	.word	0x20001bb8
 80071a8:	20001af0 	.word	0x20001af0
 80071ac:	20001aa8 	.word	0x20001aa8

080071b0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80071b8:	4b11      	ldr	r3, [pc, #68]	; (8007200 <_sbrk+0x50>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d102      	bne.n	80071c6 <_sbrk+0x16>
		heap_end = &end;
 80071c0:	4b0f      	ldr	r3, [pc, #60]	; (8007200 <_sbrk+0x50>)
 80071c2:	4a10      	ldr	r2, [pc, #64]	; (8007204 <_sbrk+0x54>)
 80071c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80071c6:	4b0e      	ldr	r3, [pc, #56]	; (8007200 <_sbrk+0x50>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80071cc:	4b0c      	ldr	r3, [pc, #48]	; (8007200 <_sbrk+0x50>)
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4413      	add	r3, r2
 80071d4:	466a      	mov	r2, sp
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d907      	bls.n	80071ea <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80071da:	f000 f877 	bl	80072cc <__errno>
 80071de:	4602      	mov	r2, r0
 80071e0:	230c      	movs	r3, #12
 80071e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80071e4:	f04f 33ff 	mov.w	r3, #4294967295
 80071e8:	e006      	b.n	80071f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80071ea:	4b05      	ldr	r3, [pc, #20]	; (8007200 <_sbrk+0x50>)
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4413      	add	r3, r2
 80071f2:	4a03      	ldr	r2, [pc, #12]	; (8007200 <_sbrk+0x50>)
 80071f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80071f6:	68fb      	ldr	r3, [r7, #12]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	20000248 	.word	0x20000248
 8007204:	20001c44 	.word	0x20001c44

08007208 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007208:	b480      	push	{r7}
 800720a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800720c:	4a17      	ldr	r2, [pc, #92]	; (800726c <SystemInit+0x64>)
 800720e:	4b17      	ldr	r3, [pc, #92]	; (800726c <SystemInit+0x64>)
 8007210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800721c:	4a14      	ldr	r2, [pc, #80]	; (8007270 <SystemInit+0x68>)
 800721e:	4b14      	ldr	r3, [pc, #80]	; (8007270 <SystemInit+0x68>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f043 0301 	orr.w	r3, r3, #1
 8007226:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007228:	4b11      	ldr	r3, [pc, #68]	; (8007270 <SystemInit+0x68>)
 800722a:	2200      	movs	r2, #0
 800722c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800722e:	4a10      	ldr	r2, [pc, #64]	; (8007270 <SystemInit+0x68>)
 8007230:	4b0f      	ldr	r3, [pc, #60]	; (8007270 <SystemInit+0x68>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8007238:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800723c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800723e:	4b0c      	ldr	r3, [pc, #48]	; (8007270 <SystemInit+0x68>)
 8007240:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007244:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007246:	4a0a      	ldr	r2, [pc, #40]	; (8007270 <SystemInit+0x68>)
 8007248:	4b09      	ldr	r3, [pc, #36]	; (8007270 <SystemInit+0x68>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007250:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8007252:	4b07      	ldr	r3, [pc, #28]	; (8007270 <SystemInit+0x68>)
 8007254:	2200      	movs	r2, #0
 8007256:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007258:	4b04      	ldr	r3, [pc, #16]	; (800726c <SystemInit+0x64>)
 800725a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800725e:	609a      	str	r2, [r3, #8]
#endif
}
 8007260:	bf00      	nop
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	e000ed00 	.word	0xe000ed00
 8007270:	40021000 	.word	0x40021000

08007274 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007274:	f8df d034 	ldr.w	sp, [pc, #52]	; 80072ac <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007278:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800727a:	e003      	b.n	8007284 <LoopCopyDataInit>

0800727c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800727c:	4b0c      	ldr	r3, [pc, #48]	; (80072b0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800727e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007280:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007282:	3104      	adds	r1, #4

08007284 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007284:	480b      	ldr	r0, [pc, #44]	; (80072b4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007286:	4b0c      	ldr	r3, [pc, #48]	; (80072b8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007288:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800728a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800728c:	d3f6      	bcc.n	800727c <CopyDataInit>
	ldr	r2, =_sbss
 800728e:	4a0b      	ldr	r2, [pc, #44]	; (80072bc <LoopForever+0x12>)
	b	LoopFillZerobss
 8007290:	e002      	b.n	8007298 <LoopFillZerobss>

08007292 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007292:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007294:	f842 3b04 	str.w	r3, [r2], #4

08007298 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007298:	4b09      	ldr	r3, [pc, #36]	; (80072c0 <LoopForever+0x16>)
	cmp	r2, r3
 800729a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800729c:	d3f9      	bcc.n	8007292 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800729e:	f7ff ffb3 	bl	8007208 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80072a2:	f000 f819 	bl	80072d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80072a6:	f7ff fe09 	bl	8006ebc <main>

080072aa <LoopForever>:

LoopForever:
    b LoopForever
 80072aa:	e7fe      	b.n	80072aa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80072ac:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80072b0:	0800ad44 	.word	0x0800ad44
	ldr	r0, =_sdata
 80072b4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80072b8:	20000228 	.word	0x20000228
	ldr	r2, =_sbss
 80072bc:	20000228 	.word	0x20000228
	ldr	r3, = _ebss
 80072c0:	20001c44 	.word	0x20001c44

080072c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80072c4:	e7fe      	b.n	80072c4 <ADC1_2_IRQHandler>

080072c6 <atof>:
 80072c6:	2100      	movs	r1, #0
 80072c8:	f001 ba72 	b.w	80087b0 <strtod>

080072cc <__errno>:
 80072cc:	4b01      	ldr	r3, [pc, #4]	; (80072d4 <__errno+0x8>)
 80072ce:	6818      	ldr	r0, [r3, #0]
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	20000010 	.word	0x20000010

080072d8 <__libc_init_array>:
 80072d8:	b570      	push	{r4, r5, r6, lr}
 80072da:	4e0d      	ldr	r6, [pc, #52]	; (8007310 <__libc_init_array+0x38>)
 80072dc:	4c0d      	ldr	r4, [pc, #52]	; (8007314 <__libc_init_array+0x3c>)
 80072de:	1ba4      	subs	r4, r4, r6
 80072e0:	10a4      	asrs	r4, r4, #2
 80072e2:	2500      	movs	r5, #0
 80072e4:	42a5      	cmp	r5, r4
 80072e6:	d109      	bne.n	80072fc <__libc_init_array+0x24>
 80072e8:	4e0b      	ldr	r6, [pc, #44]	; (8007318 <__libc_init_array+0x40>)
 80072ea:	4c0c      	ldr	r4, [pc, #48]	; (800731c <__libc_init_array+0x44>)
 80072ec:	f003 fa90 	bl	800a810 <_init>
 80072f0:	1ba4      	subs	r4, r4, r6
 80072f2:	10a4      	asrs	r4, r4, #2
 80072f4:	2500      	movs	r5, #0
 80072f6:	42a5      	cmp	r5, r4
 80072f8:	d105      	bne.n	8007306 <__libc_init_array+0x2e>
 80072fa:	bd70      	pop	{r4, r5, r6, pc}
 80072fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007300:	4798      	blx	r3
 8007302:	3501      	adds	r5, #1
 8007304:	e7ee      	b.n	80072e4 <__libc_init_array+0xc>
 8007306:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800730a:	4798      	blx	r3
 800730c:	3501      	adds	r5, #1
 800730e:	e7f2      	b.n	80072f6 <__libc_init_array+0x1e>
 8007310:	0800ad3c 	.word	0x0800ad3c
 8007314:	0800ad3c 	.word	0x0800ad3c
 8007318:	0800ad3c 	.word	0x0800ad3c
 800731c:	0800ad40 	.word	0x0800ad40

08007320 <localtime>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4b07      	ldr	r3, [pc, #28]	; (8007340 <localtime+0x20>)
 8007324:	681c      	ldr	r4, [r3, #0]
 8007326:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007328:	4605      	mov	r5, r0
 800732a:	b91b      	cbnz	r3, 8007334 <localtime+0x14>
 800732c:	2024      	movs	r0, #36	; 0x24
 800732e:	f000 f8ed 	bl	800750c <malloc>
 8007332:	63e0      	str	r0, [r4, #60]	; 0x3c
 8007334:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007336:	4628      	mov	r0, r5
 8007338:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800733c:	f000 b802 	b.w	8007344 <localtime_r>
 8007340:	20000010 	.word	0x20000010

08007344 <localtime_r>:
 8007344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007348:	460c      	mov	r4, r1
 800734a:	4680      	mov	r8, r0
 800734c:	f002 f86a 	bl	8009424 <__gettzinfo>
 8007350:	4621      	mov	r1, r4
 8007352:	4607      	mov	r7, r0
 8007354:	4640      	mov	r0, r8
 8007356:	f002 f869 	bl	800942c <gmtime_r>
 800735a:	6946      	ldr	r6, [r0, #20]
 800735c:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8007360:	07b3      	lsls	r3, r6, #30
 8007362:	4604      	mov	r4, r0
 8007364:	d105      	bne.n	8007372 <localtime_r+0x2e>
 8007366:	2264      	movs	r2, #100	; 0x64
 8007368:	fb96 f3f2 	sdiv	r3, r6, r2
 800736c:	fb02 6313 	mls	r3, r2, r3, r6
 8007370:	b9fb      	cbnz	r3, 80073b2 <localtime_r+0x6e>
 8007372:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007376:	fb96 f5f3 	sdiv	r5, r6, r3
 800737a:	fb03 6515 	mls	r5, r3, r5, r6
 800737e:	fab5 f585 	clz	r5, r5
 8007382:	096d      	lsrs	r5, r5, #5
 8007384:	4b5f      	ldr	r3, [pc, #380]	; (8007504 <localtime_r+0x1c0>)
 8007386:	2230      	movs	r2, #48	; 0x30
 8007388:	fb02 3505 	mla	r5, r2, r5, r3
 800738c:	f001 fb34 	bl	80089f8 <__tz_lock>
 8007390:	f001 fb34 	bl	80089fc <_tzset_unlocked>
 8007394:	4b5c      	ldr	r3, [pc, #368]	; (8007508 <localtime_r+0x1c4>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	b1e3      	cbz	r3, 80073d4 <localtime_r+0x90>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	429e      	cmp	r6, r3
 800739e:	d10a      	bne.n	80073b6 <localtime_r+0x72>
 80073a0:	6839      	ldr	r1, [r7, #0]
 80073a2:	f8d8 3000 	ldr.w	r3, [r8]
 80073a6:	69fa      	ldr	r2, [r7, #28]
 80073a8:	b969      	cbnz	r1, 80073c6 <localtime_r+0x82>
 80073aa:	4293      	cmp	r3, r2
 80073ac:	db0d      	blt.n	80073ca <localtime_r+0x86>
 80073ae:	2301      	movs	r3, #1
 80073b0:	e010      	b.n	80073d4 <localtime_r+0x90>
 80073b2:	2501      	movs	r5, #1
 80073b4:	e7e6      	b.n	8007384 <localtime_r+0x40>
 80073b6:	4630      	mov	r0, r6
 80073b8:	f001 fa76 	bl	80088a8 <__tzcalc_limits>
 80073bc:	2800      	cmp	r0, #0
 80073be:	d1ef      	bne.n	80073a0 <localtime_r+0x5c>
 80073c0:	f04f 33ff 	mov.w	r3, #4294967295
 80073c4:	e006      	b.n	80073d4 <localtime_r+0x90>
 80073c6:	4293      	cmp	r3, r2
 80073c8:	db55      	blt.n	8007476 <localtime_r+0x132>
 80073ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073cc:	4293      	cmp	r3, r2
 80073ce:	bfac      	ite	ge
 80073d0:	2300      	movge	r3, #0
 80073d2:	2301      	movlt	r3, #1
 80073d4:	6223      	str	r3, [r4, #32]
 80073d6:	6a23      	ldr	r3, [r4, #32]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	bf0c      	ite	eq
 80073dc:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 80073de:	6a39      	ldrne	r1, [r7, #32]
 80073e0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80073e4:	203c      	movs	r0, #60	; 0x3c
 80073e6:	fb91 f6f3 	sdiv	r6, r1, r3
 80073ea:	fb03 1316 	mls	r3, r3, r6, r1
 80073ee:	6861      	ldr	r1, [r4, #4]
 80073f0:	fb93 f2f0 	sdiv	r2, r3, r0
 80073f4:	fb00 3012 	mls	r0, r0, r2, r3
 80073f8:	6823      	ldr	r3, [r4, #0]
 80073fa:	1a89      	subs	r1, r1, r2
 80073fc:	68a2      	ldr	r2, [r4, #8]
 80073fe:	6061      	str	r1, [r4, #4]
 8007400:	1a1b      	subs	r3, r3, r0
 8007402:	1b92      	subs	r2, r2, r6
 8007404:	2b3b      	cmp	r3, #59	; 0x3b
 8007406:	6023      	str	r3, [r4, #0]
 8007408:	60a2      	str	r2, [r4, #8]
 800740a:	dd36      	ble.n	800747a <localtime_r+0x136>
 800740c:	3101      	adds	r1, #1
 800740e:	6061      	str	r1, [r4, #4]
 8007410:	3b3c      	subs	r3, #60	; 0x3c
 8007412:	6023      	str	r3, [r4, #0]
 8007414:	6863      	ldr	r3, [r4, #4]
 8007416:	2b3b      	cmp	r3, #59	; 0x3b
 8007418:	dd35      	ble.n	8007486 <localtime_r+0x142>
 800741a:	3201      	adds	r2, #1
 800741c:	60a2      	str	r2, [r4, #8]
 800741e:	3b3c      	subs	r3, #60	; 0x3c
 8007420:	6063      	str	r3, [r4, #4]
 8007422:	68a3      	ldr	r3, [r4, #8]
 8007424:	2b17      	cmp	r3, #23
 8007426:	dd34      	ble.n	8007492 <localtime_r+0x14e>
 8007428:	69e2      	ldr	r2, [r4, #28]
 800742a:	3201      	adds	r2, #1
 800742c:	61e2      	str	r2, [r4, #28]
 800742e:	69a2      	ldr	r2, [r4, #24]
 8007430:	3201      	adds	r2, #1
 8007432:	2a06      	cmp	r2, #6
 8007434:	bfc8      	it	gt
 8007436:	2200      	movgt	r2, #0
 8007438:	61a2      	str	r2, [r4, #24]
 800743a:	68e2      	ldr	r2, [r4, #12]
 800743c:	3b18      	subs	r3, #24
 800743e:	3201      	adds	r2, #1
 8007440:	60a3      	str	r3, [r4, #8]
 8007442:	6923      	ldr	r3, [r4, #16]
 8007444:	60e2      	str	r2, [r4, #12]
 8007446:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800744a:	428a      	cmp	r2, r1
 800744c:	dd0e      	ble.n	800746c <localtime_r+0x128>
 800744e:	3301      	adds	r3, #1
 8007450:	2b0c      	cmp	r3, #12
 8007452:	bf0c      	ite	eq
 8007454:	6963      	ldreq	r3, [r4, #20]
 8007456:	6123      	strne	r3, [r4, #16]
 8007458:	eba2 0201 	sub.w	r2, r2, r1
 800745c:	60e2      	str	r2, [r4, #12]
 800745e:	bf01      	itttt	eq
 8007460:	3301      	addeq	r3, #1
 8007462:	2200      	moveq	r2, #0
 8007464:	6122      	streq	r2, [r4, #16]
 8007466:	6163      	streq	r3, [r4, #20]
 8007468:	bf08      	it	eq
 800746a:	61e2      	streq	r2, [r4, #28]
 800746c:	f001 fac5 	bl	80089fa <__tz_unlock>
 8007470:	4620      	mov	r0, r4
 8007472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007476:	2300      	movs	r3, #0
 8007478:	e7ac      	b.n	80073d4 <localtime_r+0x90>
 800747a:	2b00      	cmp	r3, #0
 800747c:	daca      	bge.n	8007414 <localtime_r+0xd0>
 800747e:	3901      	subs	r1, #1
 8007480:	6061      	str	r1, [r4, #4]
 8007482:	333c      	adds	r3, #60	; 0x3c
 8007484:	e7c5      	b.n	8007412 <localtime_r+0xce>
 8007486:	2b00      	cmp	r3, #0
 8007488:	dacb      	bge.n	8007422 <localtime_r+0xde>
 800748a:	3a01      	subs	r2, #1
 800748c:	60a2      	str	r2, [r4, #8]
 800748e:	333c      	adds	r3, #60	; 0x3c
 8007490:	e7c6      	b.n	8007420 <localtime_r+0xdc>
 8007492:	2b00      	cmp	r3, #0
 8007494:	daea      	bge.n	800746c <localtime_r+0x128>
 8007496:	69e2      	ldr	r2, [r4, #28]
 8007498:	3a01      	subs	r2, #1
 800749a:	61e2      	str	r2, [r4, #28]
 800749c:	69a2      	ldr	r2, [r4, #24]
 800749e:	3a01      	subs	r2, #1
 80074a0:	bf48      	it	mi
 80074a2:	2206      	movmi	r2, #6
 80074a4:	61a2      	str	r2, [r4, #24]
 80074a6:	68e2      	ldr	r2, [r4, #12]
 80074a8:	3318      	adds	r3, #24
 80074aa:	3a01      	subs	r2, #1
 80074ac:	60e2      	str	r2, [r4, #12]
 80074ae:	60a3      	str	r3, [r4, #8]
 80074b0:	2a00      	cmp	r2, #0
 80074b2:	d1db      	bne.n	800746c <localtime_r+0x128>
 80074b4:	6923      	ldr	r3, [r4, #16]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	d405      	bmi.n	80074c6 <localtime_r+0x182>
 80074ba:	6123      	str	r3, [r4, #16]
 80074bc:	6923      	ldr	r3, [r4, #16]
 80074be:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 80074c2:	60e3      	str	r3, [r4, #12]
 80074c4:	e7d2      	b.n	800746c <localtime_r+0x128>
 80074c6:	230b      	movs	r3, #11
 80074c8:	6123      	str	r3, [r4, #16]
 80074ca:	6963      	ldr	r3, [r4, #20]
 80074cc:	1e5a      	subs	r2, r3, #1
 80074ce:	f012 0f03 	tst.w	r2, #3
 80074d2:	6162      	str	r2, [r4, #20]
 80074d4:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 80074d8:	d105      	bne.n	80074e6 <localtime_r+0x1a2>
 80074da:	2164      	movs	r1, #100	; 0x64
 80074dc:	fb92 f3f1 	sdiv	r3, r2, r1
 80074e0:	fb01 2313 	mls	r3, r1, r3, r2
 80074e4:	b963      	cbnz	r3, 8007500 <localtime_r+0x1bc>
 80074e6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80074ea:	fb92 f3f1 	sdiv	r3, r2, r1
 80074ee:	fb01 2313 	mls	r3, r1, r3, r2
 80074f2:	fab3 f383 	clz	r3, r3
 80074f6:	095b      	lsrs	r3, r3, #5
 80074f8:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80074fc:	61e3      	str	r3, [r4, #28]
 80074fe:	e7dd      	b.n	80074bc <localtime_r+0x178>
 8007500:	2301      	movs	r3, #1
 8007502:	e7f9      	b.n	80074f8 <localtime_r+0x1b4>
 8007504:	0800a9b4 	.word	0x0800a9b4
 8007508:	20000270 	.word	0x20000270

0800750c <malloc>:
 800750c:	4b02      	ldr	r3, [pc, #8]	; (8007518 <malloc+0xc>)
 800750e:	4601      	mov	r1, r0
 8007510:	6818      	ldr	r0, [r3, #0]
 8007512:	f000 bac9 	b.w	8007aa8 <_malloc_r>
 8007516:	bf00      	nop
 8007518:	20000010 	.word	0x20000010

0800751c <free>:
 800751c:	4b02      	ldr	r3, [pc, #8]	; (8007528 <free+0xc>)
 800751e:	4601      	mov	r1, r0
 8007520:	6818      	ldr	r0, [r3, #0]
 8007522:	f000 ba73 	b.w	8007a0c <_free_r>
 8007526:	bf00      	nop
 8007528:	20000010 	.word	0x20000010

0800752c <memcpy>:
 800752c:	b510      	push	{r4, lr}
 800752e:	1e43      	subs	r3, r0, #1
 8007530:	440a      	add	r2, r1
 8007532:	4291      	cmp	r1, r2
 8007534:	d100      	bne.n	8007538 <memcpy+0xc>
 8007536:	bd10      	pop	{r4, pc}
 8007538:	f811 4b01 	ldrb.w	r4, [r1], #1
 800753c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007540:	e7f7      	b.n	8007532 <memcpy+0x6>

08007542 <memset>:
 8007542:	4402      	add	r2, r0
 8007544:	4603      	mov	r3, r0
 8007546:	4293      	cmp	r3, r2
 8007548:	d100      	bne.n	800754c <memset+0xa>
 800754a:	4770      	bx	lr
 800754c:	f803 1b01 	strb.w	r1, [r3], #1
 8007550:	e7f9      	b.n	8007546 <memset+0x4>
	...

08007554 <validate_structure>:
 8007554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007556:	6801      	ldr	r1, [r0, #0]
 8007558:	293b      	cmp	r1, #59	; 0x3b
 800755a:	4604      	mov	r4, r0
 800755c:	d911      	bls.n	8007582 <validate_structure+0x2e>
 800755e:	223c      	movs	r2, #60	; 0x3c
 8007560:	4668      	mov	r0, sp
 8007562:	f001 fbd3 	bl	8008d0c <div>
 8007566:	9a01      	ldr	r2, [sp, #4]
 8007568:	6863      	ldr	r3, [r4, #4]
 800756a:	9900      	ldr	r1, [sp, #0]
 800756c:	2a00      	cmp	r2, #0
 800756e:	440b      	add	r3, r1
 8007570:	6063      	str	r3, [r4, #4]
 8007572:	bfbb      	ittet	lt
 8007574:	323c      	addlt	r2, #60	; 0x3c
 8007576:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800757a:	6022      	strge	r2, [r4, #0]
 800757c:	6022      	strlt	r2, [r4, #0]
 800757e:	bfb8      	it	lt
 8007580:	6063      	strlt	r3, [r4, #4]
 8007582:	6861      	ldr	r1, [r4, #4]
 8007584:	293b      	cmp	r1, #59	; 0x3b
 8007586:	d911      	bls.n	80075ac <validate_structure+0x58>
 8007588:	223c      	movs	r2, #60	; 0x3c
 800758a:	4668      	mov	r0, sp
 800758c:	f001 fbbe 	bl	8008d0c <div>
 8007590:	9a01      	ldr	r2, [sp, #4]
 8007592:	68a3      	ldr	r3, [r4, #8]
 8007594:	9900      	ldr	r1, [sp, #0]
 8007596:	2a00      	cmp	r2, #0
 8007598:	440b      	add	r3, r1
 800759a:	60a3      	str	r3, [r4, #8]
 800759c:	bfbb      	ittet	lt
 800759e:	323c      	addlt	r2, #60	; 0x3c
 80075a0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80075a4:	6062      	strge	r2, [r4, #4]
 80075a6:	6062      	strlt	r2, [r4, #4]
 80075a8:	bfb8      	it	lt
 80075aa:	60a3      	strlt	r3, [r4, #8]
 80075ac:	68a1      	ldr	r1, [r4, #8]
 80075ae:	2917      	cmp	r1, #23
 80075b0:	d911      	bls.n	80075d6 <validate_structure+0x82>
 80075b2:	2218      	movs	r2, #24
 80075b4:	4668      	mov	r0, sp
 80075b6:	f001 fba9 	bl	8008d0c <div>
 80075ba:	9a01      	ldr	r2, [sp, #4]
 80075bc:	68e3      	ldr	r3, [r4, #12]
 80075be:	9900      	ldr	r1, [sp, #0]
 80075c0:	2a00      	cmp	r2, #0
 80075c2:	440b      	add	r3, r1
 80075c4:	60e3      	str	r3, [r4, #12]
 80075c6:	bfbb      	ittet	lt
 80075c8:	3218      	addlt	r2, #24
 80075ca:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80075ce:	60a2      	strge	r2, [r4, #8]
 80075d0:	60a2      	strlt	r2, [r4, #8]
 80075d2:	bfb8      	it	lt
 80075d4:	60e3      	strlt	r3, [r4, #12]
 80075d6:	6921      	ldr	r1, [r4, #16]
 80075d8:	290b      	cmp	r1, #11
 80075da:	d911      	bls.n	8007600 <validate_structure+0xac>
 80075dc:	220c      	movs	r2, #12
 80075de:	4668      	mov	r0, sp
 80075e0:	f001 fb94 	bl	8008d0c <div>
 80075e4:	9a01      	ldr	r2, [sp, #4]
 80075e6:	6963      	ldr	r3, [r4, #20]
 80075e8:	9900      	ldr	r1, [sp, #0]
 80075ea:	2a00      	cmp	r2, #0
 80075ec:	440b      	add	r3, r1
 80075ee:	6163      	str	r3, [r4, #20]
 80075f0:	bfbb      	ittet	lt
 80075f2:	320c      	addlt	r2, #12
 80075f4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80075f8:	6122      	strge	r2, [r4, #16]
 80075fa:	6122      	strlt	r2, [r4, #16]
 80075fc:	bfb8      	it	lt
 80075fe:	6163      	strlt	r3, [r4, #20]
 8007600:	6963      	ldr	r3, [r4, #20]
 8007602:	0799      	lsls	r1, r3, #30
 8007604:	d143      	bne.n	800768e <validate_structure+0x13a>
 8007606:	2164      	movs	r1, #100	; 0x64
 8007608:	fb93 f2f1 	sdiv	r2, r3, r1
 800760c:	fb01 3212 	mls	r2, r1, r2, r3
 8007610:	2a00      	cmp	r2, #0
 8007612:	d13e      	bne.n	8007692 <validate_structure+0x13e>
 8007614:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8007618:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800761c:	fb93 f2f1 	sdiv	r2, r3, r1
 8007620:	fb01 3312 	mls	r3, r1, r2, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	bf14      	ite	ne
 8007628:	231c      	movne	r3, #28
 800762a:	231d      	moveq	r3, #29
 800762c:	68e2      	ldr	r2, [r4, #12]
 800762e:	2a00      	cmp	r2, #0
 8007630:	dd31      	ble.n	8007696 <validate_structure+0x142>
 8007632:	4f37      	ldr	r7, [pc, #220]	; (8007710 <validate_structure+0x1bc>)
 8007634:	2602      	movs	r6, #2
 8007636:	f04f 0e00 	mov.w	lr, #0
 800763a:	2064      	movs	r0, #100	; 0x64
 800763c:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8007640:	6921      	ldr	r1, [r4, #16]
 8007642:	68e2      	ldr	r2, [r4, #12]
 8007644:	2901      	cmp	r1, #1
 8007646:	d05d      	beq.n	8007704 <validate_structure+0x1b0>
 8007648:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 800764c:	4562      	cmp	r2, ip
 800764e:	dd2c      	ble.n	80076aa <validate_structure+0x156>
 8007650:	3101      	adds	r1, #1
 8007652:	eba2 020c 	sub.w	r2, r2, ip
 8007656:	290c      	cmp	r1, #12
 8007658:	60e2      	str	r2, [r4, #12]
 800765a:	6121      	str	r1, [r4, #16]
 800765c:	d1f0      	bne.n	8007640 <validate_structure+0xec>
 800765e:	6963      	ldr	r3, [r4, #20]
 8007660:	f8c4 e010 	str.w	lr, [r4, #16]
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	0791      	lsls	r1, r2, #30
 8007668:	6162      	str	r2, [r4, #20]
 800766a:	d147      	bne.n	80076fc <validate_structure+0x1a8>
 800766c:	fb92 f1f0 	sdiv	r1, r2, r0
 8007670:	fb00 2211 	mls	r2, r0, r1, r2
 8007674:	2a00      	cmp	r2, #0
 8007676:	d143      	bne.n	8007700 <validate_structure+0x1ac>
 8007678:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800767c:	fb93 f2f5 	sdiv	r2, r3, r5
 8007680:	fb05 3312 	mls	r3, r5, r2, r3
 8007684:	2b00      	cmp	r3, #0
 8007686:	bf14      	ite	ne
 8007688:	231c      	movne	r3, #28
 800768a:	231d      	moveq	r3, #29
 800768c:	e7d8      	b.n	8007640 <validate_structure+0xec>
 800768e:	231c      	movs	r3, #28
 8007690:	e7cc      	b.n	800762c <validate_structure+0xd8>
 8007692:	231d      	movs	r3, #29
 8007694:	e7ca      	b.n	800762c <validate_structure+0xd8>
 8007696:	4f1e      	ldr	r7, [pc, #120]	; (8007710 <validate_structure+0x1bc>)
 8007698:	260b      	movs	r6, #11
 800769a:	2064      	movs	r0, #100	; 0x64
 800769c:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80076a0:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80076a4:	f1be 0f00 	cmp.w	lr, #0
 80076a8:	dd01      	ble.n	80076ae <validate_structure+0x15a>
 80076aa:	b003      	add	sp, #12
 80076ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076ae:	6921      	ldr	r1, [r4, #16]
 80076b0:	3901      	subs	r1, #1
 80076b2:	6121      	str	r1, [r4, #16]
 80076b4:	3101      	adds	r1, #1
 80076b6:	d114      	bne.n	80076e2 <validate_structure+0x18e>
 80076b8:	6963      	ldr	r3, [r4, #20]
 80076ba:	6126      	str	r6, [r4, #16]
 80076bc:	1e59      	subs	r1, r3, #1
 80076be:	078a      	lsls	r2, r1, #30
 80076c0:	6161      	str	r1, [r4, #20]
 80076c2:	d117      	bne.n	80076f4 <validate_structure+0x1a0>
 80076c4:	fb91 f2f0 	sdiv	r2, r1, r0
 80076c8:	fb00 1112 	mls	r1, r0, r2, r1
 80076cc:	b9a1      	cbnz	r1, 80076f8 <validate_structure+0x1a4>
 80076ce:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80076d2:	fb93 f2f5 	sdiv	r2, r3, r5
 80076d6:	fb05 3312 	mls	r3, r5, r2, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	bf14      	ite	ne
 80076de:	231c      	movne	r3, #28
 80076e0:	231d      	moveq	r3, #29
 80076e2:	6922      	ldr	r2, [r4, #16]
 80076e4:	2a01      	cmp	r2, #1
 80076e6:	bf14      	ite	ne
 80076e8:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 80076ec:	461a      	moveq	r2, r3
 80076ee:	4472      	add	r2, lr
 80076f0:	60e2      	str	r2, [r4, #12]
 80076f2:	e7d5      	b.n	80076a0 <validate_structure+0x14c>
 80076f4:	231c      	movs	r3, #28
 80076f6:	e7f4      	b.n	80076e2 <validate_structure+0x18e>
 80076f8:	231d      	movs	r3, #29
 80076fa:	e7f2      	b.n	80076e2 <validate_structure+0x18e>
 80076fc:	231c      	movs	r3, #28
 80076fe:	e79f      	b.n	8007640 <validate_structure+0xec>
 8007700:	231d      	movs	r3, #29
 8007702:	e79d      	b.n	8007640 <validate_structure+0xec>
 8007704:	4293      	cmp	r3, r2
 8007706:	dad0      	bge.n	80076aa <validate_structure+0x156>
 8007708:	1ad2      	subs	r2, r2, r3
 800770a:	60e2      	str	r2, [r4, #12]
 800770c:	6126      	str	r6, [r4, #16]
 800770e:	e797      	b.n	8007640 <validate_structure+0xec>
 8007710:	0800a954 	.word	0x0800a954

08007714 <mktime>:
 8007714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007718:	4681      	mov	r9, r0
 800771a:	f001 fe83 	bl	8009424 <__gettzinfo>
 800771e:	4680      	mov	r8, r0
 8007720:	4648      	mov	r0, r9
 8007722:	f7ff ff17 	bl	8007554 <validate_structure>
 8007726:	e899 0081 	ldmia.w	r9, {r0, r7}
 800772a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800772e:	4ab4      	ldr	r2, [pc, #720]	; (8007a00 <mktime+0x2ec>)
 8007730:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8007734:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007738:	253c      	movs	r5, #60	; 0x3c
 800773a:	fb05 0707 	mla	r7, r5, r7, r0
 800773e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8007742:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 8007746:	3c01      	subs	r4, #1
 8007748:	2b01      	cmp	r3, #1
 800774a:	fb05 7000 	mla	r0, r5, r0, r7
 800774e:	4414      	add	r4, r2
 8007750:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8007754:	dd11      	ble.n	800777a <mktime+0x66>
 8007756:	0799      	lsls	r1, r3, #30
 8007758:	d10f      	bne.n	800777a <mktime+0x66>
 800775a:	2164      	movs	r1, #100	; 0x64
 800775c:	fb93 f2f1 	sdiv	r2, r3, r1
 8007760:	fb01 3212 	mls	r2, r1, r2, r3
 8007764:	b942      	cbnz	r2, 8007778 <mktime+0x64>
 8007766:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800776a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800776e:	fb95 f2f1 	sdiv	r2, r5, r1
 8007772:	fb01 5212 	mls	r2, r1, r2, r5
 8007776:	b902      	cbnz	r2, 800777a <mktime+0x66>
 8007778:	3401      	adds	r4, #1
 800777a:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 800777e:	3210      	adds	r2, #16
 8007780:	f644 6120 	movw	r1, #20000	; 0x4e20
 8007784:	428a      	cmp	r2, r1
 8007786:	f8c9 401c 	str.w	r4, [r9, #28]
 800778a:	f200 812d 	bhi.w	80079e8 <mktime+0x2d4>
 800778e:	2b46      	cmp	r3, #70	; 0x46
 8007790:	dd70      	ble.n	8007874 <mktime+0x160>
 8007792:	2546      	movs	r5, #70	; 0x46
 8007794:	f240 176d 	movw	r7, #365	; 0x16d
 8007798:	2164      	movs	r1, #100	; 0x64
 800779a:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800779e:	07aa      	lsls	r2, r5, #30
 80077a0:	d162      	bne.n	8007868 <mktime+0x154>
 80077a2:	fb95 f2f1 	sdiv	r2, r5, r1
 80077a6:	fb01 5212 	mls	r2, r1, r2, r5
 80077aa:	2a00      	cmp	r2, #0
 80077ac:	d15f      	bne.n	800786e <mktime+0x15a>
 80077ae:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 80077b2:	fb9e f2f6 	sdiv	r2, lr, r6
 80077b6:	fb06 e212 	mls	r2, r6, r2, lr
 80077ba:	2a00      	cmp	r2, #0
 80077bc:	bf14      	ite	ne
 80077be:	463a      	movne	r2, r7
 80077c0:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80077c4:	3501      	adds	r5, #1
 80077c6:	42ab      	cmp	r3, r5
 80077c8:	4414      	add	r4, r2
 80077ca:	d1e8      	bne.n	800779e <mktime+0x8a>
 80077cc:	4f8d      	ldr	r7, [pc, #564]	; (8007a04 <mktime+0x2f0>)
 80077ce:	fb07 0704 	mla	r7, r7, r4, r0
 80077d2:	f001 f911 	bl	80089f8 <__tz_lock>
 80077d6:	f001 f911 	bl	80089fc <_tzset_unlocked>
 80077da:	4b8b      	ldr	r3, [pc, #556]	; (8007a08 <mktime+0x2f4>)
 80077dc:	681e      	ldr	r6, [r3, #0]
 80077de:	2e00      	cmp	r6, #0
 80077e0:	f000 810a 	beq.w	80079f8 <mktime+0x2e4>
 80077e4:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80077e8:	f8d9 0014 	ldr.w	r0, [r9, #20]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	bfa8      	it	ge
 80077f0:	2301      	movge	r3, #1
 80077f2:	469a      	mov	sl, r3
 80077f4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80077f8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80077fc:	4298      	cmp	r0, r3
 80077fe:	d17c      	bne.n	80078fa <mktime+0x1e6>
 8007800:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 8007804:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8007808:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 800780c:	f8d8 101c 	ldr.w	r1, [r8, #28]
 8007810:	1ad6      	subs	r6, r2, r3
 8007812:	42b7      	cmp	r7, r6
 8007814:	eba1 0100 	sub.w	r1, r1, r0
 8007818:	da76      	bge.n	8007908 <mktime+0x1f4>
 800781a:	f8d8 2000 	ldr.w	r2, [r8]
 800781e:	2a00      	cmp	r2, #0
 8007820:	d076      	beq.n	8007910 <mktime+0x1fc>
 8007822:	428f      	cmp	r7, r1
 8007824:	f2c0 80e3 	blt.w	80079ee <mktime+0x2da>
 8007828:	42b7      	cmp	r7, r6
 800782a:	bfac      	ite	ge
 800782c:	2600      	movge	r6, #0
 800782e:	2601      	movlt	r6, #1
 8007830:	f1ba 0f00 	cmp.w	sl, #0
 8007834:	da72      	bge.n	800791c <mktime+0x208>
 8007836:	2e01      	cmp	r6, #1
 8007838:	f040 80de 	bne.w	80079f8 <mktime+0x2e4>
 800783c:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 8007840:	2601      	movs	r6, #1
 8007842:	443d      	add	r5, r7
 8007844:	f001 f8d9 	bl	80089fa <__tz_unlock>
 8007848:	3404      	adds	r4, #4
 800784a:	2307      	movs	r3, #7
 800784c:	fb94 f3f3 	sdiv	r3, r4, r3
 8007850:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007854:	1ae4      	subs	r4, r4, r3
 8007856:	bf48      	it	mi
 8007858:	3407      	addmi	r4, #7
 800785a:	f8c9 6020 	str.w	r6, [r9, #32]
 800785e:	f8c9 4018 	str.w	r4, [r9, #24]
 8007862:	4628      	mov	r0, r5
 8007864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007868:	f240 126d 	movw	r2, #365	; 0x16d
 800786c:	e7aa      	b.n	80077c4 <mktime+0xb0>
 800786e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8007872:	e7a7      	b.n	80077c4 <mktime+0xb0>
 8007874:	d01e      	beq.n	80078b4 <mktime+0x1a0>
 8007876:	2245      	movs	r2, #69	; 0x45
 8007878:	f240 176d 	movw	r7, #365	; 0x16d
 800787c:	2564      	movs	r5, #100	; 0x64
 800787e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8007882:	429a      	cmp	r2, r3
 8007884:	dc18      	bgt.n	80078b8 <mktime+0x1a4>
 8007886:	079d      	lsls	r5, r3, #30
 8007888:	d131      	bne.n	80078ee <mktime+0x1da>
 800788a:	2164      	movs	r1, #100	; 0x64
 800788c:	fb93 f2f1 	sdiv	r2, r3, r1
 8007890:	fb01 3212 	mls	r2, r1, r2, r3
 8007894:	bb72      	cbnz	r2, 80078f4 <mktime+0x1e0>
 8007896:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800789a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800789e:	fb95 f2f1 	sdiv	r2, r5, r1
 80078a2:	fb01 5212 	mls	r2, r1, r2, r5
 80078a6:	2a00      	cmp	r2, #0
 80078a8:	f240 126d 	movw	r2, #365	; 0x16d
 80078ac:	bf08      	it	eq
 80078ae:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80078b2:	1aa4      	subs	r4, r4, r2
 80078b4:	461d      	mov	r5, r3
 80078b6:	e789      	b.n	80077cc <mktime+0xb8>
 80078b8:	0791      	lsls	r1, r2, #30
 80078ba:	d112      	bne.n	80078e2 <mktime+0x1ce>
 80078bc:	fb92 f1f5 	sdiv	r1, r2, r5
 80078c0:	fb05 2111 	mls	r1, r5, r1, r2
 80078c4:	b981      	cbnz	r1, 80078e8 <mktime+0x1d4>
 80078c6:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 80078ca:	fb9e f1f6 	sdiv	r1, lr, r6
 80078ce:	fb06 e111 	mls	r1, r6, r1, lr
 80078d2:	2900      	cmp	r1, #0
 80078d4:	bf14      	ite	ne
 80078d6:	4639      	movne	r1, r7
 80078d8:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 80078dc:	1a64      	subs	r4, r4, r1
 80078de:	3a01      	subs	r2, #1
 80078e0:	e7cf      	b.n	8007882 <mktime+0x16e>
 80078e2:	f240 116d 	movw	r1, #365	; 0x16d
 80078e6:	e7f9      	b.n	80078dc <mktime+0x1c8>
 80078e8:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 80078ec:	e7f6      	b.n	80078dc <mktime+0x1c8>
 80078ee:	f240 126d 	movw	r2, #365	; 0x16d
 80078f2:	e7de      	b.n	80078b2 <mktime+0x19e>
 80078f4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80078f8:	e7db      	b.n	80078b2 <mktime+0x19e>
 80078fa:	f000 ffd5 	bl	80088a8 <__tzcalc_limits>
 80078fe:	2800      	cmp	r0, #0
 8007900:	f47f af7e 	bne.w	8007800 <mktime+0xec>
 8007904:	4656      	mov	r6, sl
 8007906:	e796      	b.n	8007836 <mktime+0x122>
 8007908:	1a12      	subs	r2, r2, r0
 800790a:	4297      	cmp	r7, r2
 800790c:	dbfa      	blt.n	8007904 <mktime+0x1f0>
 800790e:	e784      	b.n	800781a <mktime+0x106>
 8007910:	428f      	cmp	r7, r1
 8007912:	db89      	blt.n	8007828 <mktime+0x114>
 8007914:	f1ba 0f00 	cmp.w	sl, #0
 8007918:	db90      	blt.n	800783c <mktime+0x128>
 800791a:	2601      	movs	r6, #1
 800791c:	ea8a 0a06 	eor.w	sl, sl, r6
 8007920:	f1ba 0f01 	cmp.w	sl, #1
 8007924:	d187      	bne.n	8007836 <mktime+0x122>
 8007926:	1a1b      	subs	r3, r3, r0
 8007928:	b906      	cbnz	r6, 800792c <mktime+0x218>
 800792a:	425b      	negs	r3, r3
 800792c:	f8d9 2000 	ldr.w	r2, [r9]
 8007930:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 8007934:	441a      	add	r2, r3
 8007936:	f8c9 2000 	str.w	r2, [r9]
 800793a:	4648      	mov	r0, r9
 800793c:	441f      	add	r7, r3
 800793e:	f7ff fe09 	bl	8007554 <validate_structure>
 8007942:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8007946:	ebb3 030a 	subs.w	r3, r3, sl
 800794a:	f43f af74 	beq.w	8007836 <mktime+0x122>
 800794e:	2b01      	cmp	r3, #1
 8007950:	dc21      	bgt.n	8007996 <mktime+0x282>
 8007952:	1c98      	adds	r0, r3, #2
 8007954:	bfd8      	it	le
 8007956:	2301      	movle	r3, #1
 8007958:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800795c:	441c      	add	r4, r3
 800795e:	189b      	adds	r3, r3, r2
 8007960:	d522      	bpl.n	80079a8 <mktime+0x294>
 8007962:	1e6a      	subs	r2, r5, #1
 8007964:	0791      	lsls	r1, r2, #30
 8007966:	d119      	bne.n	800799c <mktime+0x288>
 8007968:	2164      	movs	r1, #100	; 0x64
 800796a:	fb92 f3f1 	sdiv	r3, r2, r1
 800796e:	fb01 2313 	mls	r3, r1, r3, r2
 8007972:	b9b3      	cbnz	r3, 80079a2 <mktime+0x28e>
 8007974:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 8007978:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800797c:	fb95 f3f2 	sdiv	r3, r5, r2
 8007980:	fb02 5513 	mls	r5, r2, r3, r5
 8007984:	2d00      	cmp	r5, #0
 8007986:	f240 136d 	movw	r3, #365	; 0x16d
 800798a:	bf18      	it	ne
 800798c:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8007990:	f8c9 301c 	str.w	r3, [r9, #28]
 8007994:	e74f      	b.n	8007836 <mktime+0x122>
 8007996:	f04f 33ff 	mov.w	r3, #4294967295
 800799a:	e7dd      	b.n	8007958 <mktime+0x244>
 800799c:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80079a0:	e7f6      	b.n	8007990 <mktime+0x27c>
 80079a2:	f240 136d 	movw	r3, #365	; 0x16d
 80079a6:	e7f3      	b.n	8007990 <mktime+0x27c>
 80079a8:	07aa      	lsls	r2, r5, #30
 80079aa:	d117      	bne.n	80079dc <mktime+0x2c8>
 80079ac:	2164      	movs	r1, #100	; 0x64
 80079ae:	fb95 f2f1 	sdiv	r2, r5, r1
 80079b2:	fb01 5212 	mls	r2, r1, r2, r5
 80079b6:	b9a2      	cbnz	r2, 80079e2 <mktime+0x2ce>
 80079b8:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 80079bc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80079c0:	fb95 f2f1 	sdiv	r2, r5, r1
 80079c4:	fb01 5512 	mls	r5, r1, r2, r5
 80079c8:	2d00      	cmp	r5, #0
 80079ca:	f240 126d 	movw	r2, #365	; 0x16d
 80079ce:	bf08      	it	eq
 80079d0:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80079d4:	429a      	cmp	r2, r3
 80079d6:	bfd8      	it	le
 80079d8:	1a9b      	suble	r3, r3, r2
 80079da:	e7d9      	b.n	8007990 <mktime+0x27c>
 80079dc:	f240 126d 	movw	r2, #365	; 0x16d
 80079e0:	e7f8      	b.n	80079d4 <mktime+0x2c0>
 80079e2:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80079e6:	e7f5      	b.n	80079d4 <mktime+0x2c0>
 80079e8:	f04f 35ff 	mov.w	r5, #4294967295
 80079ec:	e739      	b.n	8007862 <mktime+0x14e>
 80079ee:	f1ba 0f00 	cmp.w	sl, #0
 80079f2:	f04f 0600 	mov.w	r6, #0
 80079f6:	da91      	bge.n	800791c <mktime+0x208>
 80079f8:	f8d8 5020 	ldr.w	r5, [r8, #32]
 80079fc:	443d      	add	r5, r7
 80079fe:	e721      	b.n	8007844 <mktime+0x130>
 8007a00:	0800a984 	.word	0x0800a984
 8007a04:	00015180 	.word	0x00015180
 8007a08:	20000270 	.word	0x20000270

08007a0c <_free_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4605      	mov	r5, r0
 8007a10:	2900      	cmp	r1, #0
 8007a12:	d045      	beq.n	8007aa0 <_free_r+0x94>
 8007a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a18:	1f0c      	subs	r4, r1, #4
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	bfb8      	it	lt
 8007a1e:	18e4      	addlt	r4, r4, r3
 8007a20:	f001 fdc4 	bl	80095ac <__malloc_lock>
 8007a24:	4a1f      	ldr	r2, [pc, #124]	; (8007aa4 <_free_r+0x98>)
 8007a26:	6813      	ldr	r3, [r2, #0]
 8007a28:	4610      	mov	r0, r2
 8007a2a:	b933      	cbnz	r3, 8007a3a <_free_r+0x2e>
 8007a2c:	6063      	str	r3, [r4, #4]
 8007a2e:	6014      	str	r4, [r2, #0]
 8007a30:	4628      	mov	r0, r5
 8007a32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a36:	f001 bdba 	b.w	80095ae <__malloc_unlock>
 8007a3a:	42a3      	cmp	r3, r4
 8007a3c:	d90c      	bls.n	8007a58 <_free_r+0x4c>
 8007a3e:	6821      	ldr	r1, [r4, #0]
 8007a40:	1862      	adds	r2, r4, r1
 8007a42:	4293      	cmp	r3, r2
 8007a44:	bf04      	itt	eq
 8007a46:	681a      	ldreq	r2, [r3, #0]
 8007a48:	685b      	ldreq	r3, [r3, #4]
 8007a4a:	6063      	str	r3, [r4, #4]
 8007a4c:	bf04      	itt	eq
 8007a4e:	1852      	addeq	r2, r2, r1
 8007a50:	6022      	streq	r2, [r4, #0]
 8007a52:	6004      	str	r4, [r0, #0]
 8007a54:	e7ec      	b.n	8007a30 <_free_r+0x24>
 8007a56:	4613      	mov	r3, r2
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	b10a      	cbz	r2, 8007a60 <_free_r+0x54>
 8007a5c:	42a2      	cmp	r2, r4
 8007a5e:	d9fa      	bls.n	8007a56 <_free_r+0x4a>
 8007a60:	6819      	ldr	r1, [r3, #0]
 8007a62:	1858      	adds	r0, r3, r1
 8007a64:	42a0      	cmp	r0, r4
 8007a66:	d10b      	bne.n	8007a80 <_free_r+0x74>
 8007a68:	6820      	ldr	r0, [r4, #0]
 8007a6a:	4401      	add	r1, r0
 8007a6c:	1858      	adds	r0, r3, r1
 8007a6e:	4282      	cmp	r2, r0
 8007a70:	6019      	str	r1, [r3, #0]
 8007a72:	d1dd      	bne.n	8007a30 <_free_r+0x24>
 8007a74:	6810      	ldr	r0, [r2, #0]
 8007a76:	6852      	ldr	r2, [r2, #4]
 8007a78:	605a      	str	r2, [r3, #4]
 8007a7a:	4401      	add	r1, r0
 8007a7c:	6019      	str	r1, [r3, #0]
 8007a7e:	e7d7      	b.n	8007a30 <_free_r+0x24>
 8007a80:	d902      	bls.n	8007a88 <_free_r+0x7c>
 8007a82:	230c      	movs	r3, #12
 8007a84:	602b      	str	r3, [r5, #0]
 8007a86:	e7d3      	b.n	8007a30 <_free_r+0x24>
 8007a88:	6820      	ldr	r0, [r4, #0]
 8007a8a:	1821      	adds	r1, r4, r0
 8007a8c:	428a      	cmp	r2, r1
 8007a8e:	bf04      	itt	eq
 8007a90:	6811      	ldreq	r1, [r2, #0]
 8007a92:	6852      	ldreq	r2, [r2, #4]
 8007a94:	6062      	str	r2, [r4, #4]
 8007a96:	bf04      	itt	eq
 8007a98:	1809      	addeq	r1, r1, r0
 8007a9a:	6021      	streq	r1, [r4, #0]
 8007a9c:	605c      	str	r4, [r3, #4]
 8007a9e:	e7c7      	b.n	8007a30 <_free_r+0x24>
 8007aa0:	bd38      	pop	{r3, r4, r5, pc}
 8007aa2:	bf00      	nop
 8007aa4:	2000024c 	.word	0x2000024c

08007aa8 <_malloc_r>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	1ccd      	adds	r5, r1, #3
 8007aac:	f025 0503 	bic.w	r5, r5, #3
 8007ab0:	3508      	adds	r5, #8
 8007ab2:	2d0c      	cmp	r5, #12
 8007ab4:	bf38      	it	cc
 8007ab6:	250c      	movcc	r5, #12
 8007ab8:	2d00      	cmp	r5, #0
 8007aba:	4606      	mov	r6, r0
 8007abc:	db01      	blt.n	8007ac2 <_malloc_r+0x1a>
 8007abe:	42a9      	cmp	r1, r5
 8007ac0:	d903      	bls.n	8007aca <_malloc_r+0x22>
 8007ac2:	230c      	movs	r3, #12
 8007ac4:	6033      	str	r3, [r6, #0]
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	bd70      	pop	{r4, r5, r6, pc}
 8007aca:	f001 fd6f 	bl	80095ac <__malloc_lock>
 8007ace:	4a23      	ldr	r2, [pc, #140]	; (8007b5c <_malloc_r+0xb4>)
 8007ad0:	6814      	ldr	r4, [r2, #0]
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	b991      	cbnz	r1, 8007afc <_malloc_r+0x54>
 8007ad6:	4c22      	ldr	r4, [pc, #136]	; (8007b60 <_malloc_r+0xb8>)
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	b91b      	cbnz	r3, 8007ae4 <_malloc_r+0x3c>
 8007adc:	4630      	mov	r0, r6
 8007ade:	f000 f841 	bl	8007b64 <_sbrk_r>
 8007ae2:	6020      	str	r0, [r4, #0]
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f000 f83c 	bl	8007b64 <_sbrk_r>
 8007aec:	1c43      	adds	r3, r0, #1
 8007aee:	d126      	bne.n	8007b3e <_malloc_r+0x96>
 8007af0:	230c      	movs	r3, #12
 8007af2:	6033      	str	r3, [r6, #0]
 8007af4:	4630      	mov	r0, r6
 8007af6:	f001 fd5a 	bl	80095ae <__malloc_unlock>
 8007afa:	e7e4      	b.n	8007ac6 <_malloc_r+0x1e>
 8007afc:	680b      	ldr	r3, [r1, #0]
 8007afe:	1b5b      	subs	r3, r3, r5
 8007b00:	d41a      	bmi.n	8007b38 <_malloc_r+0x90>
 8007b02:	2b0b      	cmp	r3, #11
 8007b04:	d90f      	bls.n	8007b26 <_malloc_r+0x7e>
 8007b06:	600b      	str	r3, [r1, #0]
 8007b08:	50cd      	str	r5, [r1, r3]
 8007b0a:	18cc      	adds	r4, r1, r3
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	f001 fd4e 	bl	80095ae <__malloc_unlock>
 8007b12:	f104 000b 	add.w	r0, r4, #11
 8007b16:	1d23      	adds	r3, r4, #4
 8007b18:	f020 0007 	bic.w	r0, r0, #7
 8007b1c:	1ac3      	subs	r3, r0, r3
 8007b1e:	d01b      	beq.n	8007b58 <_malloc_r+0xb0>
 8007b20:	425a      	negs	r2, r3
 8007b22:	50e2      	str	r2, [r4, r3]
 8007b24:	bd70      	pop	{r4, r5, r6, pc}
 8007b26:	428c      	cmp	r4, r1
 8007b28:	bf0d      	iteet	eq
 8007b2a:	6863      	ldreq	r3, [r4, #4]
 8007b2c:	684b      	ldrne	r3, [r1, #4]
 8007b2e:	6063      	strne	r3, [r4, #4]
 8007b30:	6013      	streq	r3, [r2, #0]
 8007b32:	bf18      	it	ne
 8007b34:	460c      	movne	r4, r1
 8007b36:	e7e9      	b.n	8007b0c <_malloc_r+0x64>
 8007b38:	460c      	mov	r4, r1
 8007b3a:	6849      	ldr	r1, [r1, #4]
 8007b3c:	e7ca      	b.n	8007ad4 <_malloc_r+0x2c>
 8007b3e:	1cc4      	adds	r4, r0, #3
 8007b40:	f024 0403 	bic.w	r4, r4, #3
 8007b44:	42a0      	cmp	r0, r4
 8007b46:	d005      	beq.n	8007b54 <_malloc_r+0xac>
 8007b48:	1a21      	subs	r1, r4, r0
 8007b4a:	4630      	mov	r0, r6
 8007b4c:	f000 f80a 	bl	8007b64 <_sbrk_r>
 8007b50:	3001      	adds	r0, #1
 8007b52:	d0cd      	beq.n	8007af0 <_malloc_r+0x48>
 8007b54:	6025      	str	r5, [r4, #0]
 8007b56:	e7d9      	b.n	8007b0c <_malloc_r+0x64>
 8007b58:	bd70      	pop	{r4, r5, r6, pc}
 8007b5a:	bf00      	nop
 8007b5c:	2000024c 	.word	0x2000024c
 8007b60:	20000250 	.word	0x20000250

08007b64 <_sbrk_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	4c06      	ldr	r4, [pc, #24]	; (8007b80 <_sbrk_r+0x1c>)
 8007b68:	2300      	movs	r3, #0
 8007b6a:	4605      	mov	r5, r0
 8007b6c:	4608      	mov	r0, r1
 8007b6e:	6023      	str	r3, [r4, #0]
 8007b70:	f7ff fb1e 	bl	80071b0 <_sbrk>
 8007b74:	1c43      	adds	r3, r0, #1
 8007b76:	d102      	bne.n	8007b7e <_sbrk_r+0x1a>
 8007b78:	6823      	ldr	r3, [r4, #0]
 8007b7a:	b103      	cbz	r3, 8007b7e <_sbrk_r+0x1a>
 8007b7c:	602b      	str	r3, [r5, #0]
 8007b7e:	bd38      	pop	{r3, r4, r5, pc}
 8007b80:	20001c40 	.word	0x20001c40

08007b84 <strchr>:
 8007b84:	b2c9      	uxtb	r1, r1
 8007b86:	4603      	mov	r3, r0
 8007b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b8c:	b11a      	cbz	r2, 8007b96 <strchr+0x12>
 8007b8e:	4291      	cmp	r1, r2
 8007b90:	d1f9      	bne.n	8007b86 <strchr+0x2>
 8007b92:	4618      	mov	r0, r3
 8007b94:	4770      	bx	lr
 8007b96:	2900      	cmp	r1, #0
 8007b98:	bf0c      	ite	eq
 8007b9a:	4618      	moveq	r0, r3
 8007b9c:	2000      	movne	r0, #0
 8007b9e:	4770      	bx	lr

08007ba0 <sulp>:
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	460d      	mov	r5, r1
 8007ba6:	ec45 4b10 	vmov	d0, r4, r5
 8007baa:	4616      	mov	r6, r2
 8007bac:	f001 ffc0 	bl	8009b30 <__ulp>
 8007bb0:	ec51 0b10 	vmov	r0, r1, d0
 8007bb4:	b17e      	cbz	r6, 8007bd6 <sulp+0x36>
 8007bb6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007bba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	dd09      	ble.n	8007bd6 <sulp+0x36>
 8007bc2:	051b      	lsls	r3, r3, #20
 8007bc4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007bc8:	2400      	movs	r4, #0
 8007bca:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007bce:	4622      	mov	r2, r4
 8007bd0:	462b      	mov	r3, r5
 8007bd2:	f7f8 fd1d 	bl	8000610 <__aeabi_dmul>
 8007bd6:	bd70      	pop	{r4, r5, r6, pc}

08007bd8 <_strtod_l>:
 8007bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bdc:	b09f      	sub	sp, #124	; 0x7c
 8007bde:	4698      	mov	r8, r3
 8007be0:	9004      	str	r0, [sp, #16]
 8007be2:	2300      	movs	r3, #0
 8007be4:	4640      	mov	r0, r8
 8007be6:	460c      	mov	r4, r1
 8007be8:	9215      	str	r2, [sp, #84]	; 0x54
 8007bea:	931a      	str	r3, [sp, #104]	; 0x68
 8007bec:	f001 fcca 	bl	8009584 <__localeconv_l>
 8007bf0:	4607      	mov	r7, r0
 8007bf2:	6800      	ldr	r0, [r0, #0]
 8007bf4:	f7f8 faf6 	bl	80001e4 <strlen>
 8007bf8:	f04f 0a00 	mov.w	sl, #0
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	f04f 0b00 	mov.w	fp, #0
 8007c02:	9419      	str	r4, [sp, #100]	; 0x64
 8007c04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c06:	781a      	ldrb	r2, [r3, #0]
 8007c08:	2a0d      	cmp	r2, #13
 8007c0a:	d833      	bhi.n	8007c74 <_strtod_l+0x9c>
 8007c0c:	2a09      	cmp	r2, #9
 8007c0e:	d237      	bcs.n	8007c80 <_strtod_l+0xa8>
 8007c10:	2a00      	cmp	r2, #0
 8007c12:	d03f      	beq.n	8007c94 <_strtod_l+0xbc>
 8007c14:	2300      	movs	r3, #0
 8007c16:	9309      	str	r3, [sp, #36]	; 0x24
 8007c18:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007c1a:	7833      	ldrb	r3, [r6, #0]
 8007c1c:	2b30      	cmp	r3, #48	; 0x30
 8007c1e:	f040 8103 	bne.w	8007e28 <_strtod_l+0x250>
 8007c22:	7873      	ldrb	r3, [r6, #1]
 8007c24:	2b58      	cmp	r3, #88	; 0x58
 8007c26:	d001      	beq.n	8007c2c <_strtod_l+0x54>
 8007c28:	2b78      	cmp	r3, #120	; 0x78
 8007c2a:	d16b      	bne.n	8007d04 <_strtod_l+0x12c>
 8007c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c2e:	9301      	str	r3, [sp, #4]
 8007c30:	ab1a      	add	r3, sp, #104	; 0x68
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	f8cd 8008 	str.w	r8, [sp, #8]
 8007c38:	ab1b      	add	r3, sp, #108	; 0x6c
 8007c3a:	4aad      	ldr	r2, [pc, #692]	; (8007ef0 <_strtod_l+0x318>)
 8007c3c:	9804      	ldr	r0, [sp, #16]
 8007c3e:	a919      	add	r1, sp, #100	; 0x64
 8007c40:	f001 f8c2 	bl	8008dc8 <__gethex>
 8007c44:	f010 0407 	ands.w	r4, r0, #7
 8007c48:	4605      	mov	r5, r0
 8007c4a:	d005      	beq.n	8007c58 <_strtod_l+0x80>
 8007c4c:	2c06      	cmp	r4, #6
 8007c4e:	d12b      	bne.n	8007ca8 <_strtod_l+0xd0>
 8007c50:	3601      	adds	r6, #1
 8007c52:	2300      	movs	r3, #0
 8007c54:	9619      	str	r6, [sp, #100]	; 0x64
 8007c56:	9309      	str	r3, [sp, #36]	; 0x24
 8007c58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	f040 8590 	bne.w	8008780 <_strtod_l+0xba8>
 8007c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c62:	b1e3      	cbz	r3, 8007c9e <_strtod_l+0xc6>
 8007c64:	4652      	mov	r2, sl
 8007c66:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007c6a:	ec43 2b10 	vmov	d0, r2, r3
 8007c6e:	b01f      	add	sp, #124	; 0x7c
 8007c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c74:	2a2b      	cmp	r2, #43	; 0x2b
 8007c76:	d006      	beq.n	8007c86 <_strtod_l+0xae>
 8007c78:	2a2d      	cmp	r2, #45	; 0x2d
 8007c7a:	d013      	beq.n	8007ca4 <_strtod_l+0xcc>
 8007c7c:	2a20      	cmp	r2, #32
 8007c7e:	d1c9      	bne.n	8007c14 <_strtod_l+0x3c>
 8007c80:	3301      	adds	r3, #1
 8007c82:	9319      	str	r3, [sp, #100]	; 0x64
 8007c84:	e7be      	b.n	8007c04 <_strtod_l+0x2c>
 8007c86:	2200      	movs	r2, #0
 8007c88:	9209      	str	r2, [sp, #36]	; 0x24
 8007c8a:	1c5a      	adds	r2, r3, #1
 8007c8c:	9219      	str	r2, [sp, #100]	; 0x64
 8007c8e:	785b      	ldrb	r3, [r3, #1]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1c1      	bne.n	8007c18 <_strtod_l+0x40>
 8007c94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c96:	9419      	str	r4, [sp, #100]	; 0x64
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f040 856f 	bne.w	800877c <_strtod_l+0xba4>
 8007c9e:	4652      	mov	r2, sl
 8007ca0:	465b      	mov	r3, fp
 8007ca2:	e7e2      	b.n	8007c6a <_strtod_l+0x92>
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	e7ef      	b.n	8007c88 <_strtod_l+0xb0>
 8007ca8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007caa:	b13a      	cbz	r2, 8007cbc <_strtod_l+0xe4>
 8007cac:	2135      	movs	r1, #53	; 0x35
 8007cae:	a81c      	add	r0, sp, #112	; 0x70
 8007cb0:	f002 f82f 	bl	8009d12 <__copybits>
 8007cb4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007cb6:	9804      	ldr	r0, [sp, #16]
 8007cb8:	f001 fcae 	bl	8009618 <_Bfree>
 8007cbc:	3c01      	subs	r4, #1
 8007cbe:	2c04      	cmp	r4, #4
 8007cc0:	d808      	bhi.n	8007cd4 <_strtod_l+0xfc>
 8007cc2:	e8df f004 	tbb	[pc, r4]
 8007cc6:	030c      	.short	0x030c
 8007cc8:	1a17      	.short	0x1a17
 8007cca:	0c          	.byte	0x0c
 8007ccb:	00          	.byte	0x00
 8007ccc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007cd0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8007cd4:	0729      	lsls	r1, r5, #28
 8007cd6:	d5bf      	bpl.n	8007c58 <_strtod_l+0x80>
 8007cd8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007cdc:	e7bc      	b.n	8007c58 <_strtod_l+0x80>
 8007cde:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ce0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007ce2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007ce6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cea:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007cee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007cf2:	e7ef      	b.n	8007cd4 <_strtod_l+0xfc>
 8007cf4:	f8df b204 	ldr.w	fp, [pc, #516]	; 8007efc <_strtod_l+0x324>
 8007cf8:	e7ec      	b.n	8007cd4 <_strtod_l+0xfc>
 8007cfa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007cfe:	f04f 3aff 	mov.w	sl, #4294967295
 8007d02:	e7e7      	b.n	8007cd4 <_strtod_l+0xfc>
 8007d04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	9219      	str	r2, [sp, #100]	; 0x64
 8007d0a:	785b      	ldrb	r3, [r3, #1]
 8007d0c:	2b30      	cmp	r3, #48	; 0x30
 8007d0e:	d0f9      	beq.n	8007d04 <_strtod_l+0x12c>
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d0a1      	beq.n	8007c58 <_strtod_l+0x80>
 8007d14:	2301      	movs	r3, #1
 8007d16:	f04f 0900 	mov.w	r9, #0
 8007d1a:	9308      	str	r3, [sp, #32]
 8007d1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8007d20:	f8cd 901c 	str.w	r9, [sp, #28]
 8007d24:	f8cd 9018 	str.w	r9, [sp, #24]
 8007d28:	220a      	movs	r2, #10
 8007d2a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007d2c:	7806      	ldrb	r6, [r0, #0]
 8007d2e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007d32:	b2d9      	uxtb	r1, r3
 8007d34:	2909      	cmp	r1, #9
 8007d36:	d979      	bls.n	8007e2c <_strtod_l+0x254>
 8007d38:	462a      	mov	r2, r5
 8007d3a:	6839      	ldr	r1, [r7, #0]
 8007d3c:	f002 f866 	bl	8009e0c <strncmp>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	f000 8082 	beq.w	8007e4a <_strtod_l+0x272>
 8007d46:	2000      	movs	r0, #0
 8007d48:	9d06      	ldr	r5, [sp, #24]
 8007d4a:	4633      	mov	r3, r6
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	4601      	mov	r1, r0
 8007d50:	2b65      	cmp	r3, #101	; 0x65
 8007d52:	d002      	beq.n	8007d5a <_strtod_l+0x182>
 8007d54:	2b45      	cmp	r3, #69	; 0x45
 8007d56:	f040 80e8 	bne.w	8007f2a <_strtod_l+0x352>
 8007d5a:	b925      	cbnz	r5, 8007d66 <_strtod_l+0x18e>
 8007d5c:	b910      	cbnz	r0, 8007d64 <_strtod_l+0x18c>
 8007d5e:	9b08      	ldr	r3, [sp, #32]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d097      	beq.n	8007c94 <_strtod_l+0xbc>
 8007d64:	2500      	movs	r5, #0
 8007d66:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8007d68:	1c63      	adds	r3, r4, #1
 8007d6a:	9319      	str	r3, [sp, #100]	; 0x64
 8007d6c:	7863      	ldrb	r3, [r4, #1]
 8007d6e:	2b2b      	cmp	r3, #43	; 0x2b
 8007d70:	f000 80c8 	beq.w	8007f04 <_strtod_l+0x32c>
 8007d74:	2b2d      	cmp	r3, #45	; 0x2d
 8007d76:	f000 80cb 	beq.w	8007f10 <_strtod_l+0x338>
 8007d7a:	2600      	movs	r6, #0
 8007d7c:	9605      	str	r6, [sp, #20]
 8007d7e:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007d82:	2e09      	cmp	r6, #9
 8007d84:	f200 80d0 	bhi.w	8007f28 <_strtod_l+0x350>
 8007d88:	2b30      	cmp	r3, #48	; 0x30
 8007d8a:	f000 80c3 	beq.w	8007f14 <_strtod_l+0x33c>
 8007d8e:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8007d92:	2e08      	cmp	r6, #8
 8007d94:	f200 80c9 	bhi.w	8007f2a <_strtod_l+0x352>
 8007d98:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007d9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d9e:	f04f 0c0a 	mov.w	ip, #10
 8007da2:	461f      	mov	r7, r3
 8007da4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007da6:	1c5e      	adds	r6, r3, #1
 8007da8:	9619      	str	r6, [sp, #100]	; 0x64
 8007daa:	785b      	ldrb	r3, [r3, #1]
 8007dac:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007db0:	f1b8 0f09 	cmp.w	r8, #9
 8007db4:	f240 80b3 	bls.w	8007f1e <_strtod_l+0x346>
 8007db8:	1bf6      	subs	r6, r6, r7
 8007dba:	2e08      	cmp	r6, #8
 8007dbc:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8007dc0:	dc02      	bgt.n	8007dc8 <_strtod_l+0x1f0>
 8007dc2:	45f0      	cmp	r8, lr
 8007dc4:	bfa8      	it	ge
 8007dc6:	46f0      	movge	r8, lr
 8007dc8:	9e05      	ldr	r6, [sp, #20]
 8007dca:	b10e      	cbz	r6, 8007dd0 <_strtod_l+0x1f8>
 8007dcc:	f1c8 0800 	rsb	r8, r8, #0
 8007dd0:	2d00      	cmp	r5, #0
 8007dd2:	f040 80d0 	bne.w	8007f76 <_strtod_l+0x39e>
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	f47f af3e 	bne.w	8007c58 <_strtod_l+0x80>
 8007ddc:	9a08      	ldr	r2, [sp, #32]
 8007dde:	2a00      	cmp	r2, #0
 8007de0:	f47f af3a 	bne.w	8007c58 <_strtod_l+0x80>
 8007de4:	2900      	cmp	r1, #0
 8007de6:	f47f af55 	bne.w	8007c94 <_strtod_l+0xbc>
 8007dea:	2b4e      	cmp	r3, #78	; 0x4e
 8007dec:	f000 80a6 	beq.w	8007f3c <_strtod_l+0x364>
 8007df0:	f300 809e 	bgt.w	8007f30 <_strtod_l+0x358>
 8007df4:	2b49      	cmp	r3, #73	; 0x49
 8007df6:	f47f af4d 	bne.w	8007c94 <_strtod_l+0xbc>
 8007dfa:	493e      	ldr	r1, [pc, #248]	; (8007ef4 <_strtod_l+0x31c>)
 8007dfc:	a819      	add	r0, sp, #100	; 0x64
 8007dfe:	f001 fa13 	bl	8009228 <__match>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	f43f af46 	beq.w	8007c94 <_strtod_l+0xbc>
 8007e08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e0a:	493b      	ldr	r1, [pc, #236]	; (8007ef8 <_strtod_l+0x320>)
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	a819      	add	r0, sp, #100	; 0x64
 8007e10:	9319      	str	r3, [sp, #100]	; 0x64
 8007e12:	f001 fa09 	bl	8009228 <__match>
 8007e16:	b910      	cbnz	r0, 8007e1e <_strtod_l+0x246>
 8007e18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	9319      	str	r3, [sp, #100]	; 0x64
 8007e1e:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8007efc <_strtod_l+0x324>
 8007e22:	f04f 0a00 	mov.w	sl, #0
 8007e26:	e717      	b.n	8007c58 <_strtod_l+0x80>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	e774      	b.n	8007d16 <_strtod_l+0x13e>
 8007e2c:	9906      	ldr	r1, [sp, #24]
 8007e2e:	2908      	cmp	r1, #8
 8007e30:	bfdd      	ittte	le
 8007e32:	9907      	ldrle	r1, [sp, #28]
 8007e34:	fb02 3301 	mlale	r3, r2, r1, r3
 8007e38:	9307      	strle	r3, [sp, #28]
 8007e3a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007e3e:	9b06      	ldr	r3, [sp, #24]
 8007e40:	3001      	adds	r0, #1
 8007e42:	3301      	adds	r3, #1
 8007e44:	9306      	str	r3, [sp, #24]
 8007e46:	9019      	str	r0, [sp, #100]	; 0x64
 8007e48:	e76f      	b.n	8007d2a <_strtod_l+0x152>
 8007e4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e4c:	195a      	adds	r2, r3, r5
 8007e4e:	9219      	str	r2, [sp, #100]	; 0x64
 8007e50:	9a06      	ldr	r2, [sp, #24]
 8007e52:	5d5b      	ldrb	r3, [r3, r5]
 8007e54:	2a00      	cmp	r2, #0
 8007e56:	d148      	bne.n	8007eea <_strtod_l+0x312>
 8007e58:	4610      	mov	r0, r2
 8007e5a:	2b30      	cmp	r3, #48	; 0x30
 8007e5c:	d02a      	beq.n	8007eb4 <_strtod_l+0x2dc>
 8007e5e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007e62:	2a08      	cmp	r2, #8
 8007e64:	f200 8491 	bhi.w	800878a <_strtod_l+0xbb2>
 8007e68:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e6a:	920a      	str	r2, [sp, #40]	; 0x28
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	2000      	movs	r0, #0
 8007e70:	4605      	mov	r5, r0
 8007e72:	3b30      	subs	r3, #48	; 0x30
 8007e74:	f100 0101 	add.w	r1, r0, #1
 8007e78:	d011      	beq.n	8007e9e <_strtod_l+0x2c6>
 8007e7a:	440a      	add	r2, r1
 8007e7c:	eb00 0c05 	add.w	ip, r0, r5
 8007e80:	4629      	mov	r1, r5
 8007e82:	260a      	movs	r6, #10
 8007e84:	4561      	cmp	r1, ip
 8007e86:	d11b      	bne.n	8007ec0 <_strtod_l+0x2e8>
 8007e88:	4428      	add	r0, r5
 8007e8a:	2808      	cmp	r0, #8
 8007e8c:	f100 0501 	add.w	r5, r0, #1
 8007e90:	dc25      	bgt.n	8007ede <_strtod_l+0x306>
 8007e92:	9807      	ldr	r0, [sp, #28]
 8007e94:	210a      	movs	r1, #10
 8007e96:	fb01 3300 	mla	r3, r1, r0, r3
 8007e9a:	9307      	str	r3, [sp, #28]
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ea0:	1c58      	adds	r0, r3, #1
 8007ea2:	9019      	str	r0, [sp, #100]	; 0x64
 8007ea4:	785b      	ldrb	r3, [r3, #1]
 8007ea6:	4608      	mov	r0, r1
 8007ea8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007eac:	2909      	cmp	r1, #9
 8007eae:	d9e0      	bls.n	8007e72 <_strtod_l+0x29a>
 8007eb0:	2101      	movs	r1, #1
 8007eb2:	e74d      	b.n	8007d50 <_strtod_l+0x178>
 8007eb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007eb6:	1c5a      	adds	r2, r3, #1
 8007eb8:	9219      	str	r2, [sp, #100]	; 0x64
 8007eba:	3001      	adds	r0, #1
 8007ebc:	785b      	ldrb	r3, [r3, #1]
 8007ebe:	e7cc      	b.n	8007e5a <_strtod_l+0x282>
 8007ec0:	3101      	adds	r1, #1
 8007ec2:	f101 3eff 	add.w	lr, r1, #4294967295
 8007ec6:	f1be 0f08 	cmp.w	lr, #8
 8007eca:	dc03      	bgt.n	8007ed4 <_strtod_l+0x2fc>
 8007ecc:	9f07      	ldr	r7, [sp, #28]
 8007ece:	4377      	muls	r7, r6
 8007ed0:	9707      	str	r7, [sp, #28]
 8007ed2:	e7d7      	b.n	8007e84 <_strtod_l+0x2ac>
 8007ed4:	2910      	cmp	r1, #16
 8007ed6:	bfd8      	it	le
 8007ed8:	fb06 f909 	mulle.w	r9, r6, r9
 8007edc:	e7d2      	b.n	8007e84 <_strtod_l+0x2ac>
 8007ede:	2d10      	cmp	r5, #16
 8007ee0:	bfdc      	itt	le
 8007ee2:	210a      	movle	r1, #10
 8007ee4:	fb01 3909 	mlale	r9, r1, r9, r3
 8007ee8:	e7d8      	b.n	8007e9c <_strtod_l+0x2c4>
 8007eea:	4602      	mov	r2, r0
 8007eec:	9d06      	ldr	r5, [sp, #24]
 8007eee:	e7db      	b.n	8007ea8 <_strtod_l+0x2d0>
 8007ef0:	0800aa20 	.word	0x0800aa20
 8007ef4:	0800aa14 	.word	0x0800aa14
 8007ef8:	0800aa17 	.word	0x0800aa17
 8007efc:	7ff00000 	.word	0x7ff00000
 8007f00:	2101      	movs	r1, #1
 8007f02:	e72b      	b.n	8007d5c <_strtod_l+0x184>
 8007f04:	2300      	movs	r3, #0
 8007f06:	9305      	str	r3, [sp, #20]
 8007f08:	1ca3      	adds	r3, r4, #2
 8007f0a:	9319      	str	r3, [sp, #100]	; 0x64
 8007f0c:	78a3      	ldrb	r3, [r4, #2]
 8007f0e:	e736      	b.n	8007d7e <_strtod_l+0x1a6>
 8007f10:	2301      	movs	r3, #1
 8007f12:	e7f8      	b.n	8007f06 <_strtod_l+0x32e>
 8007f14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f16:	1c5e      	adds	r6, r3, #1
 8007f18:	9619      	str	r6, [sp, #100]	; 0x64
 8007f1a:	785b      	ldrb	r3, [r3, #1]
 8007f1c:	e734      	b.n	8007d88 <_strtod_l+0x1b0>
 8007f1e:	fb0c 3e0e 	mla	lr, ip, lr, r3
 8007f22:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007f26:	e73d      	b.n	8007da4 <_strtod_l+0x1cc>
 8007f28:	9419      	str	r4, [sp, #100]	; 0x64
 8007f2a:	f04f 0800 	mov.w	r8, #0
 8007f2e:	e74f      	b.n	8007dd0 <_strtod_l+0x1f8>
 8007f30:	2b69      	cmp	r3, #105	; 0x69
 8007f32:	f43f af62 	beq.w	8007dfa <_strtod_l+0x222>
 8007f36:	2b6e      	cmp	r3, #110	; 0x6e
 8007f38:	f47f aeac 	bne.w	8007c94 <_strtod_l+0xbc>
 8007f3c:	4988      	ldr	r1, [pc, #544]	; (8008160 <_strtod_l+0x588>)
 8007f3e:	a819      	add	r0, sp, #100	; 0x64
 8007f40:	f001 f972 	bl	8009228 <__match>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	f43f aea5 	beq.w	8007c94 <_strtod_l+0xbc>
 8007f4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	2b28      	cmp	r3, #40	; 0x28
 8007f50:	d10e      	bne.n	8007f70 <_strtod_l+0x398>
 8007f52:	aa1c      	add	r2, sp, #112	; 0x70
 8007f54:	4983      	ldr	r1, [pc, #524]	; (8008164 <_strtod_l+0x58c>)
 8007f56:	a819      	add	r0, sp, #100	; 0x64
 8007f58:	f001 f979 	bl	800924e <__hexnan>
 8007f5c:	2805      	cmp	r0, #5
 8007f5e:	d107      	bne.n	8007f70 <_strtod_l+0x398>
 8007f60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007f62:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007f66:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007f6a:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007f6e:	e673      	b.n	8007c58 <_strtod_l+0x80>
 8007f70:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008174 <_strtod_l+0x59c>
 8007f74:	e755      	b.n	8007e22 <_strtod_l+0x24a>
 8007f76:	9b06      	ldr	r3, [sp, #24]
 8007f78:	9807      	ldr	r0, [sp, #28]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	bf08      	it	eq
 8007f7e:	462b      	moveq	r3, r5
 8007f80:	2d10      	cmp	r5, #16
 8007f82:	462c      	mov	r4, r5
 8007f84:	eba8 0802 	sub.w	r8, r8, r2
 8007f88:	bfa8      	it	ge
 8007f8a:	2410      	movge	r4, #16
 8007f8c:	9306      	str	r3, [sp, #24]
 8007f8e:	f7f8 fac9 	bl	8000524 <__aeabi_ui2d>
 8007f92:	2c09      	cmp	r4, #9
 8007f94:	4682      	mov	sl, r0
 8007f96:	468b      	mov	fp, r1
 8007f98:	dd13      	ble.n	8007fc2 <_strtod_l+0x3ea>
 8007f9a:	4b73      	ldr	r3, [pc, #460]	; (8008168 <_strtod_l+0x590>)
 8007f9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007fa0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007fa4:	f7f8 fb34 	bl	8000610 <__aeabi_dmul>
 8007fa8:	4606      	mov	r6, r0
 8007faa:	4648      	mov	r0, r9
 8007fac:	460f      	mov	r7, r1
 8007fae:	f7f8 fab9 	bl	8000524 <__aeabi_ui2d>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	4639      	mov	r1, r7
 8007fba:	f7f8 f977 	bl	80002ac <__adddf3>
 8007fbe:	4682      	mov	sl, r0
 8007fc0:	468b      	mov	fp, r1
 8007fc2:	2d0f      	cmp	r5, #15
 8007fc4:	dc36      	bgt.n	8008034 <_strtod_l+0x45c>
 8007fc6:	f1b8 0f00 	cmp.w	r8, #0
 8007fca:	f43f ae45 	beq.w	8007c58 <_strtod_l+0x80>
 8007fce:	dd24      	ble.n	800801a <_strtod_l+0x442>
 8007fd0:	f1b8 0f16 	cmp.w	r8, #22
 8007fd4:	dc0b      	bgt.n	8007fee <_strtod_l+0x416>
 8007fd6:	4d64      	ldr	r5, [pc, #400]	; (8008168 <_strtod_l+0x590>)
 8007fd8:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 8007fdc:	e9d8 0100 	ldrd	r0, r1, [r8]
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	465b      	mov	r3, fp
 8007fe4:	f7f8 fb14 	bl	8000610 <__aeabi_dmul>
 8007fe8:	4682      	mov	sl, r0
 8007fea:	468b      	mov	fp, r1
 8007fec:	e634      	b.n	8007c58 <_strtod_l+0x80>
 8007fee:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007ff2:	4598      	cmp	r8, r3
 8007ff4:	dc1e      	bgt.n	8008034 <_strtod_l+0x45c>
 8007ff6:	4c5c      	ldr	r4, [pc, #368]	; (8008168 <_strtod_l+0x590>)
 8007ff8:	f1c5 050f 	rsb	r5, r5, #15
 8007ffc:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008000:	eba8 0505 	sub.w	r5, r8, r5
 8008004:	4652      	mov	r2, sl
 8008006:	465b      	mov	r3, fp
 8008008:	e9d1 0100 	ldrd	r0, r1, [r1]
 800800c:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008010:	f7f8 fafe 	bl	8000610 <__aeabi_dmul>
 8008014:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008018:	e7e4      	b.n	8007fe4 <_strtod_l+0x40c>
 800801a:	f118 0f16 	cmn.w	r8, #22
 800801e:	db09      	blt.n	8008034 <_strtod_l+0x45c>
 8008020:	4d51      	ldr	r5, [pc, #324]	; (8008168 <_strtod_l+0x590>)
 8008022:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 8008026:	e9d8 2300 	ldrd	r2, r3, [r8]
 800802a:	4650      	mov	r0, sl
 800802c:	4659      	mov	r1, fp
 800802e:	f7f8 fc19 	bl	8000864 <__aeabi_ddiv>
 8008032:	e7d9      	b.n	8007fe8 <_strtod_l+0x410>
 8008034:	1b2c      	subs	r4, r5, r4
 8008036:	4444      	add	r4, r8
 8008038:	2c00      	cmp	r4, #0
 800803a:	dd70      	ble.n	800811e <_strtod_l+0x546>
 800803c:	f014 030f 	ands.w	r3, r4, #15
 8008040:	d00a      	beq.n	8008058 <_strtod_l+0x480>
 8008042:	4949      	ldr	r1, [pc, #292]	; (8008168 <_strtod_l+0x590>)
 8008044:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008048:	4652      	mov	r2, sl
 800804a:	465b      	mov	r3, fp
 800804c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008050:	f7f8 fade 	bl	8000610 <__aeabi_dmul>
 8008054:	4682      	mov	sl, r0
 8008056:	468b      	mov	fp, r1
 8008058:	f034 040f 	bics.w	r4, r4, #15
 800805c:	d050      	beq.n	8008100 <_strtod_l+0x528>
 800805e:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8008062:	dd23      	ble.n	80080ac <_strtod_l+0x4d4>
 8008064:	2400      	movs	r4, #0
 8008066:	4625      	mov	r5, r4
 8008068:	9407      	str	r4, [sp, #28]
 800806a:	9406      	str	r4, [sp, #24]
 800806c:	9a04      	ldr	r2, [sp, #16]
 800806e:	f8df b108 	ldr.w	fp, [pc, #264]	; 8008178 <_strtod_l+0x5a0>
 8008072:	2322      	movs	r3, #34	; 0x22
 8008074:	6013      	str	r3, [r2, #0]
 8008076:	f04f 0a00 	mov.w	sl, #0
 800807a:	9b07      	ldr	r3, [sp, #28]
 800807c:	2b00      	cmp	r3, #0
 800807e:	f43f adeb 	beq.w	8007c58 <_strtod_l+0x80>
 8008082:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008084:	9804      	ldr	r0, [sp, #16]
 8008086:	f001 fac7 	bl	8009618 <_Bfree>
 800808a:	9906      	ldr	r1, [sp, #24]
 800808c:	9804      	ldr	r0, [sp, #16]
 800808e:	f001 fac3 	bl	8009618 <_Bfree>
 8008092:	4629      	mov	r1, r5
 8008094:	9804      	ldr	r0, [sp, #16]
 8008096:	f001 fabf 	bl	8009618 <_Bfree>
 800809a:	9907      	ldr	r1, [sp, #28]
 800809c:	9804      	ldr	r0, [sp, #16]
 800809e:	f001 fabb 	bl	8009618 <_Bfree>
 80080a2:	4621      	mov	r1, r4
 80080a4:	9804      	ldr	r0, [sp, #16]
 80080a6:	f001 fab7 	bl	8009618 <_Bfree>
 80080aa:	e5d5      	b.n	8007c58 <_strtod_l+0x80>
 80080ac:	4e2f      	ldr	r6, [pc, #188]	; (800816c <_strtod_l+0x594>)
 80080ae:	2300      	movs	r3, #0
 80080b0:	1124      	asrs	r4, r4, #4
 80080b2:	4650      	mov	r0, sl
 80080b4:	4659      	mov	r1, fp
 80080b6:	4699      	mov	r9, r3
 80080b8:	4637      	mov	r7, r6
 80080ba:	2c01      	cmp	r4, #1
 80080bc:	dc23      	bgt.n	8008106 <_strtod_l+0x52e>
 80080be:	b10b      	cbz	r3, 80080c4 <_strtod_l+0x4ec>
 80080c0:	4682      	mov	sl, r0
 80080c2:	468b      	mov	fp, r1
 80080c4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80080c8:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 80080cc:	4652      	mov	r2, sl
 80080ce:	465b      	mov	r3, fp
 80080d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080d4:	f7f8 fa9c 	bl	8000610 <__aeabi_dmul>
 80080d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80080dc:	468b      	mov	fp, r1
 80080de:	460a      	mov	r2, r1
 80080e0:	0d1b      	lsrs	r3, r3, #20
 80080e2:	4923      	ldr	r1, [pc, #140]	; (8008170 <_strtod_l+0x598>)
 80080e4:	051b      	lsls	r3, r3, #20
 80080e6:	428b      	cmp	r3, r1
 80080e8:	4682      	mov	sl, r0
 80080ea:	d8bb      	bhi.n	8008064 <_strtod_l+0x48c>
 80080ec:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80080f0:	428b      	cmp	r3, r1
 80080f2:	bf86      	itte	hi
 80080f4:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 800817c <_strtod_l+0x5a4>
 80080f8:	f04f 3aff 	movhi.w	sl, #4294967295
 80080fc:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008100:	2300      	movs	r3, #0
 8008102:	9305      	str	r3, [sp, #20]
 8008104:	e06d      	b.n	80081e2 <_strtod_l+0x60a>
 8008106:	07e2      	lsls	r2, r4, #31
 8008108:	d504      	bpl.n	8008114 <_strtod_l+0x53c>
 800810a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800810e:	f7f8 fa7f 	bl	8000610 <__aeabi_dmul>
 8008112:	2301      	movs	r3, #1
 8008114:	f109 0901 	add.w	r9, r9, #1
 8008118:	1064      	asrs	r4, r4, #1
 800811a:	3608      	adds	r6, #8
 800811c:	e7cd      	b.n	80080ba <_strtod_l+0x4e2>
 800811e:	d0ef      	beq.n	8008100 <_strtod_l+0x528>
 8008120:	4264      	negs	r4, r4
 8008122:	f014 020f 	ands.w	r2, r4, #15
 8008126:	d00a      	beq.n	800813e <_strtod_l+0x566>
 8008128:	4b0f      	ldr	r3, [pc, #60]	; (8008168 <_strtod_l+0x590>)
 800812a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800812e:	4650      	mov	r0, sl
 8008130:	4659      	mov	r1, fp
 8008132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008136:	f7f8 fb95 	bl	8000864 <__aeabi_ddiv>
 800813a:	4682      	mov	sl, r0
 800813c:	468b      	mov	fp, r1
 800813e:	1124      	asrs	r4, r4, #4
 8008140:	d0de      	beq.n	8008100 <_strtod_l+0x528>
 8008142:	2c1f      	cmp	r4, #31
 8008144:	dd1c      	ble.n	8008180 <_strtod_l+0x5a8>
 8008146:	2400      	movs	r4, #0
 8008148:	4625      	mov	r5, r4
 800814a:	9407      	str	r4, [sp, #28]
 800814c:	9406      	str	r4, [sp, #24]
 800814e:	9a04      	ldr	r2, [sp, #16]
 8008150:	2322      	movs	r3, #34	; 0x22
 8008152:	f04f 0a00 	mov.w	sl, #0
 8008156:	f04f 0b00 	mov.w	fp, #0
 800815a:	6013      	str	r3, [r2, #0]
 800815c:	e78d      	b.n	800807a <_strtod_l+0x4a2>
 800815e:	bf00      	nop
 8008160:	0800aa1d 	.word	0x0800aa1d
 8008164:	0800aa34 	.word	0x0800aa34
 8008168:	0800aae0 	.word	0x0800aae0
 800816c:	0800aab8 	.word	0x0800aab8
 8008170:	7ca00000 	.word	0x7ca00000
 8008174:	fff80000 	.word	0xfff80000
 8008178:	7ff00000 	.word	0x7ff00000
 800817c:	7fefffff 	.word	0x7fefffff
 8008180:	f014 0310 	ands.w	r3, r4, #16
 8008184:	bf18      	it	ne
 8008186:	236a      	movne	r3, #106	; 0x6a
 8008188:	4ea0      	ldr	r6, [pc, #640]	; (800840c <_strtod_l+0x834>)
 800818a:	9305      	str	r3, [sp, #20]
 800818c:	4650      	mov	r0, sl
 800818e:	4659      	mov	r1, fp
 8008190:	2300      	movs	r3, #0
 8008192:	2c00      	cmp	r4, #0
 8008194:	f300 8106 	bgt.w	80083a4 <_strtod_l+0x7cc>
 8008198:	b10b      	cbz	r3, 800819e <_strtod_l+0x5c6>
 800819a:	4682      	mov	sl, r0
 800819c:	468b      	mov	fp, r1
 800819e:	9b05      	ldr	r3, [sp, #20]
 80081a0:	b1bb      	cbz	r3, 80081d2 <_strtod_l+0x5fa>
 80081a2:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80081a6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	4659      	mov	r1, fp
 80081ae:	dd10      	ble.n	80081d2 <_strtod_l+0x5fa>
 80081b0:	2b1f      	cmp	r3, #31
 80081b2:	f340 8101 	ble.w	80083b8 <_strtod_l+0x7e0>
 80081b6:	2b34      	cmp	r3, #52	; 0x34
 80081b8:	bfde      	ittt	le
 80081ba:	3b20      	suble	r3, #32
 80081bc:	f04f 32ff 	movle.w	r2, #4294967295
 80081c0:	fa02 f303 	lslle.w	r3, r2, r3
 80081c4:	f04f 0a00 	mov.w	sl, #0
 80081c8:	bfcc      	ite	gt
 80081ca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80081ce:	ea03 0b01 	andle.w	fp, r3, r1
 80081d2:	2200      	movs	r2, #0
 80081d4:	2300      	movs	r3, #0
 80081d6:	4650      	mov	r0, sl
 80081d8:	4659      	mov	r1, fp
 80081da:	f7f8 fc81 	bl	8000ae0 <__aeabi_dcmpeq>
 80081de:	2800      	cmp	r0, #0
 80081e0:	d1b1      	bne.n	8008146 <_strtod_l+0x56e>
 80081e2:	9b07      	ldr	r3, [sp, #28]
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	9a06      	ldr	r2, [sp, #24]
 80081e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80081ea:	9804      	ldr	r0, [sp, #16]
 80081ec:	462b      	mov	r3, r5
 80081ee:	f001 fa65 	bl	80096bc <__s2b>
 80081f2:	9007      	str	r0, [sp, #28]
 80081f4:	2800      	cmp	r0, #0
 80081f6:	f43f af35 	beq.w	8008064 <_strtod_l+0x48c>
 80081fa:	f1b8 0f00 	cmp.w	r8, #0
 80081fe:	f1c8 0300 	rsb	r3, r8, #0
 8008202:	bfa8      	it	ge
 8008204:	2300      	movge	r3, #0
 8008206:	930e      	str	r3, [sp, #56]	; 0x38
 8008208:	2400      	movs	r4, #0
 800820a:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 800820e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008210:	4625      	mov	r5, r4
 8008212:	9b07      	ldr	r3, [sp, #28]
 8008214:	9804      	ldr	r0, [sp, #16]
 8008216:	6859      	ldr	r1, [r3, #4]
 8008218:	f001 f9ca 	bl	80095b0 <_Balloc>
 800821c:	9006      	str	r0, [sp, #24]
 800821e:	2800      	cmp	r0, #0
 8008220:	f43f af24 	beq.w	800806c <_strtod_l+0x494>
 8008224:	9b07      	ldr	r3, [sp, #28]
 8008226:	691a      	ldr	r2, [r3, #16]
 8008228:	3202      	adds	r2, #2
 800822a:	f103 010c 	add.w	r1, r3, #12
 800822e:	0092      	lsls	r2, r2, #2
 8008230:	300c      	adds	r0, #12
 8008232:	f7ff f97b 	bl	800752c <memcpy>
 8008236:	aa1c      	add	r2, sp, #112	; 0x70
 8008238:	a91b      	add	r1, sp, #108	; 0x6c
 800823a:	ec4b ab10 	vmov	d0, sl, fp
 800823e:	9804      	ldr	r0, [sp, #16]
 8008240:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008244:	f001 fcea 	bl	8009c1c <__d2b>
 8008248:	901a      	str	r0, [sp, #104]	; 0x68
 800824a:	2800      	cmp	r0, #0
 800824c:	f43f af0e 	beq.w	800806c <_strtod_l+0x494>
 8008250:	2101      	movs	r1, #1
 8008252:	9804      	ldr	r0, [sp, #16]
 8008254:	f001 fabe 	bl	80097d4 <__i2b>
 8008258:	4605      	mov	r5, r0
 800825a:	2800      	cmp	r0, #0
 800825c:	f43f af06 	beq.w	800806c <_strtod_l+0x494>
 8008260:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008262:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008264:	2e00      	cmp	r6, #0
 8008266:	bfab      	itete	ge
 8008268:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800826a:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800826c:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 800826e:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 8008272:	bfac      	ite	ge
 8008274:	eb03 0806 	addge.w	r8, r3, r6
 8008278:	1b9f      	sublt	r7, r3, r6
 800827a:	9b05      	ldr	r3, [sp, #20]
 800827c:	1af6      	subs	r6, r6, r3
 800827e:	4416      	add	r6, r2
 8008280:	4b63      	ldr	r3, [pc, #396]	; (8008410 <_strtod_l+0x838>)
 8008282:	3e01      	subs	r6, #1
 8008284:	429e      	cmp	r6, r3
 8008286:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800828a:	f280 80a8 	bge.w	80083de <_strtod_l+0x806>
 800828e:	1b9b      	subs	r3, r3, r6
 8008290:	2b1f      	cmp	r3, #31
 8008292:	eba2 0203 	sub.w	r2, r2, r3
 8008296:	f04f 0901 	mov.w	r9, #1
 800829a:	f300 8094 	bgt.w	80083c6 <_strtod_l+0x7ee>
 800829e:	fa09 f303 	lsl.w	r3, r9, r3
 80082a2:	9314      	str	r3, [sp, #80]	; 0x50
 80082a4:	2600      	movs	r6, #0
 80082a6:	eb08 0902 	add.w	r9, r8, r2
 80082aa:	9b05      	ldr	r3, [sp, #20]
 80082ac:	45c8      	cmp	r8, r9
 80082ae:	4417      	add	r7, r2
 80082b0:	441f      	add	r7, r3
 80082b2:	4643      	mov	r3, r8
 80082b4:	bfa8      	it	ge
 80082b6:	464b      	movge	r3, r9
 80082b8:	42bb      	cmp	r3, r7
 80082ba:	bfa8      	it	ge
 80082bc:	463b      	movge	r3, r7
 80082be:	2b00      	cmp	r3, #0
 80082c0:	bfc2      	ittt	gt
 80082c2:	eba9 0903 	subgt.w	r9, r9, r3
 80082c6:	1aff      	subgt	r7, r7, r3
 80082c8:	eba8 0803 	subgt.w	r8, r8, r3
 80082cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082ce:	b1bb      	cbz	r3, 8008300 <_strtod_l+0x728>
 80082d0:	4629      	mov	r1, r5
 80082d2:	461a      	mov	r2, r3
 80082d4:	9804      	ldr	r0, [sp, #16]
 80082d6:	f001 fb13 	bl	8009900 <__pow5mult>
 80082da:	4605      	mov	r5, r0
 80082dc:	2800      	cmp	r0, #0
 80082de:	f43f aec5 	beq.w	800806c <_strtod_l+0x494>
 80082e2:	4601      	mov	r1, r0
 80082e4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80082e6:	9804      	ldr	r0, [sp, #16]
 80082e8:	f001 fa7d 	bl	80097e6 <__multiply>
 80082ec:	9008      	str	r0, [sp, #32]
 80082ee:	2800      	cmp	r0, #0
 80082f0:	f43f aebc 	beq.w	800806c <_strtod_l+0x494>
 80082f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80082f6:	9804      	ldr	r0, [sp, #16]
 80082f8:	f001 f98e 	bl	8009618 <_Bfree>
 80082fc:	9b08      	ldr	r3, [sp, #32]
 80082fe:	931a      	str	r3, [sp, #104]	; 0x68
 8008300:	f1b9 0f00 	cmp.w	r9, #0
 8008304:	dc6f      	bgt.n	80083e6 <_strtod_l+0x80e>
 8008306:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d175      	bne.n	80083f8 <_strtod_l+0x820>
 800830c:	2f00      	cmp	r7, #0
 800830e:	dd08      	ble.n	8008322 <_strtod_l+0x74a>
 8008310:	463a      	mov	r2, r7
 8008312:	9906      	ldr	r1, [sp, #24]
 8008314:	9804      	ldr	r0, [sp, #16]
 8008316:	f001 fb41 	bl	800999c <__lshift>
 800831a:	9006      	str	r0, [sp, #24]
 800831c:	2800      	cmp	r0, #0
 800831e:	f43f aea5 	beq.w	800806c <_strtod_l+0x494>
 8008322:	f1b8 0f00 	cmp.w	r8, #0
 8008326:	dd08      	ble.n	800833a <_strtod_l+0x762>
 8008328:	4629      	mov	r1, r5
 800832a:	4642      	mov	r2, r8
 800832c:	9804      	ldr	r0, [sp, #16]
 800832e:	f001 fb35 	bl	800999c <__lshift>
 8008332:	4605      	mov	r5, r0
 8008334:	2800      	cmp	r0, #0
 8008336:	f43f ae99 	beq.w	800806c <_strtod_l+0x494>
 800833a:	9a06      	ldr	r2, [sp, #24]
 800833c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800833e:	9804      	ldr	r0, [sp, #16]
 8008340:	f001 fb97 	bl	8009a72 <__mdiff>
 8008344:	4604      	mov	r4, r0
 8008346:	2800      	cmp	r0, #0
 8008348:	f43f ae90 	beq.w	800806c <_strtod_l+0x494>
 800834c:	68c3      	ldr	r3, [r0, #12]
 800834e:	9308      	str	r3, [sp, #32]
 8008350:	2300      	movs	r3, #0
 8008352:	60c3      	str	r3, [r0, #12]
 8008354:	4629      	mov	r1, r5
 8008356:	f001 fb72 	bl	8009a3e <__mcmp>
 800835a:	2800      	cmp	r0, #0
 800835c:	da5a      	bge.n	8008414 <_strtod_l+0x83c>
 800835e:	9b08      	ldr	r3, [sp, #32]
 8008360:	b9e3      	cbnz	r3, 800839c <_strtod_l+0x7c4>
 8008362:	f1ba 0f00 	cmp.w	sl, #0
 8008366:	d119      	bne.n	800839c <_strtod_l+0x7c4>
 8008368:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800836c:	b9b3      	cbnz	r3, 800839c <_strtod_l+0x7c4>
 800836e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008372:	0d1b      	lsrs	r3, r3, #20
 8008374:	051b      	lsls	r3, r3, #20
 8008376:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800837a:	d90f      	bls.n	800839c <_strtod_l+0x7c4>
 800837c:	6963      	ldr	r3, [r4, #20]
 800837e:	b913      	cbnz	r3, 8008386 <_strtod_l+0x7ae>
 8008380:	6923      	ldr	r3, [r4, #16]
 8008382:	2b01      	cmp	r3, #1
 8008384:	dd0a      	ble.n	800839c <_strtod_l+0x7c4>
 8008386:	4621      	mov	r1, r4
 8008388:	2201      	movs	r2, #1
 800838a:	9804      	ldr	r0, [sp, #16]
 800838c:	f001 fb06 	bl	800999c <__lshift>
 8008390:	4629      	mov	r1, r5
 8008392:	4604      	mov	r4, r0
 8008394:	f001 fb53 	bl	8009a3e <__mcmp>
 8008398:	2800      	cmp	r0, #0
 800839a:	dc6c      	bgt.n	8008476 <_strtod_l+0x89e>
 800839c:	9b05      	ldr	r3, [sp, #20]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d176      	bne.n	8008490 <_strtod_l+0x8b8>
 80083a2:	e66e      	b.n	8008082 <_strtod_l+0x4aa>
 80083a4:	07e2      	lsls	r2, r4, #31
 80083a6:	d504      	bpl.n	80083b2 <_strtod_l+0x7da>
 80083a8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80083ac:	f7f8 f930 	bl	8000610 <__aeabi_dmul>
 80083b0:	2301      	movs	r3, #1
 80083b2:	1064      	asrs	r4, r4, #1
 80083b4:	3608      	adds	r6, #8
 80083b6:	e6ec      	b.n	8008192 <_strtod_l+0x5ba>
 80083b8:	f04f 32ff 	mov.w	r2, #4294967295
 80083bc:	fa02 f303 	lsl.w	r3, r2, r3
 80083c0:	ea03 0a0a 	and.w	sl, r3, sl
 80083c4:	e705      	b.n	80081d2 <_strtod_l+0x5fa>
 80083c6:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80083ca:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80083ce:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80083d2:	36e2      	adds	r6, #226	; 0xe2
 80083d4:	fa09 f606 	lsl.w	r6, r9, r6
 80083d8:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 80083dc:	e763      	b.n	80082a6 <_strtod_l+0x6ce>
 80083de:	2301      	movs	r3, #1
 80083e0:	2600      	movs	r6, #0
 80083e2:	9314      	str	r3, [sp, #80]	; 0x50
 80083e4:	e75f      	b.n	80082a6 <_strtod_l+0x6ce>
 80083e6:	464a      	mov	r2, r9
 80083e8:	991a      	ldr	r1, [sp, #104]	; 0x68
 80083ea:	9804      	ldr	r0, [sp, #16]
 80083ec:	f001 fad6 	bl	800999c <__lshift>
 80083f0:	901a      	str	r0, [sp, #104]	; 0x68
 80083f2:	2800      	cmp	r0, #0
 80083f4:	d187      	bne.n	8008306 <_strtod_l+0x72e>
 80083f6:	e639      	b.n	800806c <_strtod_l+0x494>
 80083f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083fa:	9906      	ldr	r1, [sp, #24]
 80083fc:	9804      	ldr	r0, [sp, #16]
 80083fe:	f001 fa7f 	bl	8009900 <__pow5mult>
 8008402:	9006      	str	r0, [sp, #24]
 8008404:	2800      	cmp	r0, #0
 8008406:	d181      	bne.n	800830c <_strtod_l+0x734>
 8008408:	e630      	b.n	800806c <_strtod_l+0x494>
 800840a:	bf00      	nop
 800840c:	0800aa48 	.word	0x0800aa48
 8008410:	fffffc02 	.word	0xfffffc02
 8008414:	f040 8086 	bne.w	8008524 <_strtod_l+0x94c>
 8008418:	9a08      	ldr	r2, [sp, #32]
 800841a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800841e:	b332      	cbz	r2, 800846e <_strtod_l+0x896>
 8008420:	4aad      	ldr	r2, [pc, #692]	; (80086d8 <_strtod_l+0xb00>)
 8008422:	4293      	cmp	r3, r2
 8008424:	4659      	mov	r1, fp
 8008426:	d152      	bne.n	80084ce <_strtod_l+0x8f6>
 8008428:	9b05      	ldr	r3, [sp, #20]
 800842a:	4650      	mov	r0, sl
 800842c:	b1d3      	cbz	r3, 8008464 <_strtod_l+0x88c>
 800842e:	4aab      	ldr	r2, [pc, #684]	; (80086dc <_strtod_l+0xb04>)
 8008430:	400a      	ands	r2, r1
 8008432:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008436:	f04f 37ff 	mov.w	r7, #4294967295
 800843a:	d816      	bhi.n	800846a <_strtod_l+0x892>
 800843c:	0d12      	lsrs	r2, r2, #20
 800843e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008442:	fa07 f303 	lsl.w	r3, r7, r3
 8008446:	4283      	cmp	r3, r0
 8008448:	d141      	bne.n	80084ce <_strtod_l+0x8f6>
 800844a:	4aa5      	ldr	r2, [pc, #660]	; (80086e0 <_strtod_l+0xb08>)
 800844c:	4291      	cmp	r1, r2
 800844e:	d102      	bne.n	8008456 <_strtod_l+0x87e>
 8008450:	3301      	adds	r3, #1
 8008452:	f43f ae0b 	beq.w	800806c <_strtod_l+0x494>
 8008456:	4ba1      	ldr	r3, [pc, #644]	; (80086dc <_strtod_l+0xb04>)
 8008458:	400b      	ands	r3, r1
 800845a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800845e:	f04f 0a00 	mov.w	sl, #0
 8008462:	e79b      	b.n	800839c <_strtod_l+0x7c4>
 8008464:	f04f 33ff 	mov.w	r3, #4294967295
 8008468:	e7ed      	b.n	8008446 <_strtod_l+0x86e>
 800846a:	463b      	mov	r3, r7
 800846c:	e7eb      	b.n	8008446 <_strtod_l+0x86e>
 800846e:	bb73      	cbnz	r3, 80084ce <_strtod_l+0x8f6>
 8008470:	f1ba 0f00 	cmp.w	sl, #0
 8008474:	d12b      	bne.n	80084ce <_strtod_l+0x8f6>
 8008476:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800847a:	9a05      	ldr	r2, [sp, #20]
 800847c:	0d1b      	lsrs	r3, r3, #20
 800847e:	051b      	lsls	r3, r3, #20
 8008480:	b1e2      	cbz	r2, 80084bc <_strtod_l+0x8e4>
 8008482:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008486:	dc19      	bgt.n	80084bc <_strtod_l+0x8e4>
 8008488:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800848c:	f77f ae5f 	ble.w	800814e <_strtod_l+0x576>
 8008490:	4b94      	ldr	r3, [pc, #592]	; (80086e4 <_strtod_l+0xb0c>)
 8008492:	930d      	str	r3, [sp, #52]	; 0x34
 8008494:	2300      	movs	r3, #0
 8008496:	930c      	str	r3, [sp, #48]	; 0x30
 8008498:	4650      	mov	r0, sl
 800849a:	4659      	mov	r1, fp
 800849c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084a0:	f7f8 f8b6 	bl	8000610 <__aeabi_dmul>
 80084a4:	4682      	mov	sl, r0
 80084a6:	468b      	mov	fp, r1
 80084a8:	2900      	cmp	r1, #0
 80084aa:	f47f adea 	bne.w	8008082 <_strtod_l+0x4aa>
 80084ae:	2800      	cmp	r0, #0
 80084b0:	f47f ade7 	bne.w	8008082 <_strtod_l+0x4aa>
 80084b4:	9a04      	ldr	r2, [sp, #16]
 80084b6:	2322      	movs	r3, #34	; 0x22
 80084b8:	6013      	str	r3, [r2, #0]
 80084ba:	e5e2      	b.n	8008082 <_strtod_l+0x4aa>
 80084bc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80084c0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80084c4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80084c8:	f04f 3aff 	mov.w	sl, #4294967295
 80084cc:	e766      	b.n	800839c <_strtod_l+0x7c4>
 80084ce:	b19e      	cbz	r6, 80084f8 <_strtod_l+0x920>
 80084d0:	ea16 0f0b 	tst.w	r6, fp
 80084d4:	f43f af62 	beq.w	800839c <_strtod_l+0x7c4>
 80084d8:	9b08      	ldr	r3, [sp, #32]
 80084da:	9a05      	ldr	r2, [sp, #20]
 80084dc:	4650      	mov	r0, sl
 80084de:	4659      	mov	r1, fp
 80084e0:	b173      	cbz	r3, 8008500 <_strtod_l+0x928>
 80084e2:	f7ff fb5d 	bl	8007ba0 <sulp>
 80084e6:	4602      	mov	r2, r0
 80084e8:	460b      	mov	r3, r1
 80084ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084ee:	f7f7 fedd 	bl	80002ac <__adddf3>
 80084f2:	4682      	mov	sl, r0
 80084f4:	468b      	mov	fp, r1
 80084f6:	e751      	b.n	800839c <_strtod_l+0x7c4>
 80084f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084fa:	ea13 0f0a 	tst.w	r3, sl
 80084fe:	e7e9      	b.n	80084d4 <_strtod_l+0x8fc>
 8008500:	f7ff fb4e 	bl	8007ba0 <sulp>
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800850c:	f7f7 fecc 	bl	80002a8 <__aeabi_dsub>
 8008510:	2200      	movs	r2, #0
 8008512:	2300      	movs	r3, #0
 8008514:	4682      	mov	sl, r0
 8008516:	468b      	mov	fp, r1
 8008518:	f7f8 fae2 	bl	8000ae0 <__aeabi_dcmpeq>
 800851c:	2800      	cmp	r0, #0
 800851e:	f47f ae16 	bne.w	800814e <_strtod_l+0x576>
 8008522:	e73b      	b.n	800839c <_strtod_l+0x7c4>
 8008524:	4629      	mov	r1, r5
 8008526:	4620      	mov	r0, r4
 8008528:	f001 fbc7 	bl	8009cba <__ratio>
 800852c:	ec57 6b10 	vmov	r6, r7, d0
 8008530:	2200      	movs	r2, #0
 8008532:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008536:	ee10 0a10 	vmov	r0, s0
 800853a:	4639      	mov	r1, r7
 800853c:	f7f8 fae4 	bl	8000b08 <__aeabi_dcmple>
 8008540:	2800      	cmp	r0, #0
 8008542:	d074      	beq.n	800862e <_strtod_l+0xa56>
 8008544:	9b08      	ldr	r3, [sp, #32]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d046      	beq.n	80085d8 <_strtod_l+0xa00>
 800854a:	f8df 919c 	ldr.w	r9, [pc, #412]	; 80086e8 <_strtod_l+0xb10>
 800854e:	f04f 0800 	mov.w	r8, #0
 8008552:	4f65      	ldr	r7, [pc, #404]	; (80086e8 <_strtod_l+0xb10>)
 8008554:	2600      	movs	r6, #0
 8008556:	4b61      	ldr	r3, [pc, #388]	; (80086dc <_strtod_l+0xb04>)
 8008558:	ea0b 0303 	and.w	r3, fp, r3
 800855c:	9314      	str	r3, [sp, #80]	; 0x50
 800855e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008560:	4b62      	ldr	r3, [pc, #392]	; (80086ec <_strtod_l+0xb14>)
 8008562:	429a      	cmp	r2, r3
 8008564:	f040 80ca 	bne.w	80086fc <_strtod_l+0xb24>
 8008568:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800856c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008570:	ec4b ab10 	vmov	d0, sl, fp
 8008574:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008578:	f001 fada 	bl	8009b30 <__ulp>
 800857c:	4640      	mov	r0, r8
 800857e:	ec53 2b10 	vmov	r2, r3, d0
 8008582:	4649      	mov	r1, r9
 8008584:	f7f8 f844 	bl	8000610 <__aeabi_dmul>
 8008588:	4652      	mov	r2, sl
 800858a:	465b      	mov	r3, fp
 800858c:	f7f7 fe8e 	bl	80002ac <__adddf3>
 8008590:	4a52      	ldr	r2, [pc, #328]	; (80086dc <_strtod_l+0xb04>)
 8008592:	4b57      	ldr	r3, [pc, #348]	; (80086f0 <_strtod_l+0xb18>)
 8008594:	400a      	ands	r2, r1
 8008596:	429a      	cmp	r2, r3
 8008598:	4682      	mov	sl, r0
 800859a:	d95c      	bls.n	8008656 <_strtod_l+0xa7e>
 800859c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800859e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d103      	bne.n	80085ae <_strtod_l+0x9d6>
 80085a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085a8:	3301      	adds	r3, #1
 80085aa:	f43f ad5f 	beq.w	800806c <_strtod_l+0x494>
 80085ae:	f8df b130 	ldr.w	fp, [pc, #304]	; 80086e0 <_strtod_l+0xb08>
 80085b2:	f04f 3aff 	mov.w	sl, #4294967295
 80085b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80085b8:	9804      	ldr	r0, [sp, #16]
 80085ba:	f001 f82d 	bl	8009618 <_Bfree>
 80085be:	9906      	ldr	r1, [sp, #24]
 80085c0:	9804      	ldr	r0, [sp, #16]
 80085c2:	f001 f829 	bl	8009618 <_Bfree>
 80085c6:	4629      	mov	r1, r5
 80085c8:	9804      	ldr	r0, [sp, #16]
 80085ca:	f001 f825 	bl	8009618 <_Bfree>
 80085ce:	4621      	mov	r1, r4
 80085d0:	9804      	ldr	r0, [sp, #16]
 80085d2:	f001 f821 	bl	8009618 <_Bfree>
 80085d6:	e61c      	b.n	8008212 <_strtod_l+0x63a>
 80085d8:	f1ba 0f00 	cmp.w	sl, #0
 80085dc:	d118      	bne.n	8008610 <_strtod_l+0xa38>
 80085de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085e2:	b9e3      	cbnz	r3, 800861e <_strtod_l+0xa46>
 80085e4:	2200      	movs	r2, #0
 80085e6:	4b40      	ldr	r3, [pc, #256]	; (80086e8 <_strtod_l+0xb10>)
 80085e8:	4630      	mov	r0, r6
 80085ea:	4639      	mov	r1, r7
 80085ec:	f7f8 fa82 	bl	8000af4 <__aeabi_dcmplt>
 80085f0:	b9d0      	cbnz	r0, 8008628 <_strtod_l+0xa50>
 80085f2:	4630      	mov	r0, r6
 80085f4:	4639      	mov	r1, r7
 80085f6:	2200      	movs	r2, #0
 80085f8:	4b3e      	ldr	r3, [pc, #248]	; (80086f4 <_strtod_l+0xb1c>)
 80085fa:	f7f8 f809 	bl	8000610 <__aeabi_dmul>
 80085fe:	4606      	mov	r6, r0
 8008600:	460f      	mov	r7, r1
 8008602:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008606:	9616      	str	r6, [sp, #88]	; 0x58
 8008608:	9317      	str	r3, [sp, #92]	; 0x5c
 800860a:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 800860e:	e7a2      	b.n	8008556 <_strtod_l+0x97e>
 8008610:	f1ba 0f01 	cmp.w	sl, #1
 8008614:	d103      	bne.n	800861e <_strtod_l+0xa46>
 8008616:	f1bb 0f00 	cmp.w	fp, #0
 800861a:	f43f ad98 	beq.w	800814e <_strtod_l+0x576>
 800861e:	f04f 0800 	mov.w	r8, #0
 8008622:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 80086f8 <_strtod_l+0xb20>
 8008626:	e794      	b.n	8008552 <_strtod_l+0x97a>
 8008628:	2600      	movs	r6, #0
 800862a:	4f32      	ldr	r7, [pc, #200]	; (80086f4 <_strtod_l+0xb1c>)
 800862c:	e7e9      	b.n	8008602 <_strtod_l+0xa2a>
 800862e:	4b31      	ldr	r3, [pc, #196]	; (80086f4 <_strtod_l+0xb1c>)
 8008630:	4630      	mov	r0, r6
 8008632:	4639      	mov	r1, r7
 8008634:	2200      	movs	r2, #0
 8008636:	f7f7 ffeb 	bl	8000610 <__aeabi_dmul>
 800863a:	9b08      	ldr	r3, [sp, #32]
 800863c:	4606      	mov	r6, r0
 800863e:	460f      	mov	r7, r1
 8008640:	b933      	cbnz	r3, 8008650 <_strtod_l+0xa78>
 8008642:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008646:	9010      	str	r0, [sp, #64]	; 0x40
 8008648:	9311      	str	r3, [sp, #68]	; 0x44
 800864a:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800864e:	e782      	b.n	8008556 <_strtod_l+0x97e>
 8008650:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008654:	e7f9      	b.n	800864a <_strtod_l+0xa72>
 8008656:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800865a:	9b05      	ldr	r3, [sp, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1aa      	bne.n	80085b6 <_strtod_l+0x9de>
 8008660:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008664:	0d1b      	lsrs	r3, r3, #20
 8008666:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008668:	051b      	lsls	r3, r3, #20
 800866a:	429a      	cmp	r2, r3
 800866c:	46d8      	mov	r8, fp
 800866e:	d1a2      	bne.n	80085b6 <_strtod_l+0x9de>
 8008670:	4639      	mov	r1, r7
 8008672:	4630      	mov	r0, r6
 8008674:	f7f8 fa66 	bl	8000b44 <__aeabi_d2iz>
 8008678:	f7f7 ff64 	bl	8000544 <__aeabi_i2d>
 800867c:	460b      	mov	r3, r1
 800867e:	4602      	mov	r2, r0
 8008680:	4639      	mov	r1, r7
 8008682:	4630      	mov	r0, r6
 8008684:	f7f7 fe10 	bl	80002a8 <__aeabi_dsub>
 8008688:	9b08      	ldr	r3, [sp, #32]
 800868a:	4606      	mov	r6, r0
 800868c:	460f      	mov	r7, r1
 800868e:	b933      	cbnz	r3, 800869e <_strtod_l+0xac6>
 8008690:	f1ba 0f00 	cmp.w	sl, #0
 8008694:	d103      	bne.n	800869e <_strtod_l+0xac6>
 8008696:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800869a:	2b00      	cmp	r3, #0
 800869c:	d068      	beq.n	8008770 <_strtod_l+0xb98>
 800869e:	a30a      	add	r3, pc, #40	; (adr r3, 80086c8 <_strtod_l+0xaf0>)
 80086a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a4:	4630      	mov	r0, r6
 80086a6:	4639      	mov	r1, r7
 80086a8:	f7f8 fa24 	bl	8000af4 <__aeabi_dcmplt>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	f47f ace8 	bne.w	8008082 <_strtod_l+0x4aa>
 80086b2:	a307      	add	r3, pc, #28	; (adr r3, 80086d0 <_strtod_l+0xaf8>)
 80086b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b8:	4630      	mov	r0, r6
 80086ba:	4639      	mov	r1, r7
 80086bc:	f7f8 fa38 	bl	8000b30 <__aeabi_dcmpgt>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f43f af78 	beq.w	80085b6 <_strtod_l+0x9de>
 80086c6:	e4dc      	b.n	8008082 <_strtod_l+0x4aa>
 80086c8:	94a03595 	.word	0x94a03595
 80086cc:	3fdfffff 	.word	0x3fdfffff
 80086d0:	35afe535 	.word	0x35afe535
 80086d4:	3fe00000 	.word	0x3fe00000
 80086d8:	000fffff 	.word	0x000fffff
 80086dc:	7ff00000 	.word	0x7ff00000
 80086e0:	7fefffff 	.word	0x7fefffff
 80086e4:	39500000 	.word	0x39500000
 80086e8:	3ff00000 	.word	0x3ff00000
 80086ec:	7fe00000 	.word	0x7fe00000
 80086f0:	7c9fffff 	.word	0x7c9fffff
 80086f4:	3fe00000 	.word	0x3fe00000
 80086f8:	bff00000 	.word	0xbff00000
 80086fc:	9b05      	ldr	r3, [sp, #20]
 80086fe:	b31b      	cbz	r3, 8008748 <_strtod_l+0xb70>
 8008700:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008702:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008706:	d81f      	bhi.n	8008748 <_strtod_l+0xb70>
 8008708:	a325      	add	r3, pc, #148	; (adr r3, 80087a0 <_strtod_l+0xbc8>)
 800870a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870e:	4630      	mov	r0, r6
 8008710:	4639      	mov	r1, r7
 8008712:	f7f8 f9f9 	bl	8000b08 <__aeabi_dcmple>
 8008716:	b190      	cbz	r0, 800873e <_strtod_l+0xb66>
 8008718:	4639      	mov	r1, r7
 800871a:	4630      	mov	r0, r6
 800871c:	f7f8 fa3a 	bl	8000b94 <__aeabi_d2uiz>
 8008720:	2800      	cmp	r0, #0
 8008722:	bf08      	it	eq
 8008724:	2001      	moveq	r0, #1
 8008726:	f7f7 fefd 	bl	8000524 <__aeabi_ui2d>
 800872a:	9b08      	ldr	r3, [sp, #32]
 800872c:	4606      	mov	r6, r0
 800872e:	460f      	mov	r7, r1
 8008730:	b9db      	cbnz	r3, 800876a <_strtod_l+0xb92>
 8008732:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008736:	9012      	str	r0, [sp, #72]	; 0x48
 8008738:	9313      	str	r3, [sp, #76]	; 0x4c
 800873a:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 800873e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008740:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 8008744:	eba3 0902 	sub.w	r9, r3, r2
 8008748:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800874c:	f001 f9f0 	bl	8009b30 <__ulp>
 8008750:	4640      	mov	r0, r8
 8008752:	ec53 2b10 	vmov	r2, r3, d0
 8008756:	4649      	mov	r1, r9
 8008758:	f7f7 ff5a 	bl	8000610 <__aeabi_dmul>
 800875c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008760:	f7f7 fda4 	bl	80002ac <__adddf3>
 8008764:	4682      	mov	sl, r0
 8008766:	468b      	mov	fp, r1
 8008768:	e777      	b.n	800865a <_strtod_l+0xa82>
 800876a:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800876e:	e7e4      	b.n	800873a <_strtod_l+0xb62>
 8008770:	a30d      	add	r3, pc, #52	; (adr r3, 80087a8 <_strtod_l+0xbd0>)
 8008772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008776:	f7f8 f9bd 	bl	8000af4 <__aeabi_dcmplt>
 800877a:	e7a1      	b.n	80086c0 <_strtod_l+0xae8>
 800877c:	2300      	movs	r3, #0
 800877e:	9309      	str	r3, [sp, #36]	; 0x24
 8008780:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008782:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008784:	6013      	str	r3, [r2, #0]
 8008786:	f7ff ba6b 	b.w	8007c60 <_strtod_l+0x88>
 800878a:	2b65      	cmp	r3, #101	; 0x65
 800878c:	f04f 0200 	mov.w	r2, #0
 8008790:	f43f abb6 	beq.w	8007f00 <_strtod_l+0x328>
 8008794:	4615      	mov	r5, r2
 8008796:	2101      	movs	r1, #1
 8008798:	f7ff badc 	b.w	8007d54 <_strtod_l+0x17c>
 800879c:	f3af 8000 	nop.w
 80087a0:	ffc00000 	.word	0xffc00000
 80087a4:	41dfffff 	.word	0x41dfffff
 80087a8:	94a03595 	.word	0x94a03595
 80087ac:	3fcfffff 	.word	0x3fcfffff

080087b0 <strtod>:
 80087b0:	4b07      	ldr	r3, [pc, #28]	; (80087d0 <strtod+0x20>)
 80087b2:	4a08      	ldr	r2, [pc, #32]	; (80087d4 <strtod+0x24>)
 80087b4:	b410      	push	{r4}
 80087b6:	681c      	ldr	r4, [r3, #0]
 80087b8:	6a23      	ldr	r3, [r4, #32]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	bf08      	it	eq
 80087be:	4613      	moveq	r3, r2
 80087c0:	460a      	mov	r2, r1
 80087c2:	4601      	mov	r1, r0
 80087c4:	4620      	mov	r0, r4
 80087c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ca:	f7ff ba05 	b.w	8007bd8 <_strtod_l>
 80087ce:	bf00      	nop
 80087d0:	20000010 	.word	0x20000010
 80087d4:	200000bc 	.word	0x200000bc

080087d8 <strtok>:
 80087d8:	4b13      	ldr	r3, [pc, #76]	; (8008828 <strtok+0x50>)
 80087da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087de:	681d      	ldr	r5, [r3, #0]
 80087e0:	6dac      	ldr	r4, [r5, #88]	; 0x58
 80087e2:	4606      	mov	r6, r0
 80087e4:	460f      	mov	r7, r1
 80087e6:	b9b4      	cbnz	r4, 8008816 <strtok+0x3e>
 80087e8:	2050      	movs	r0, #80	; 0x50
 80087ea:	f7fe fe8f 	bl	800750c <malloc>
 80087ee:	65a8      	str	r0, [r5, #88]	; 0x58
 80087f0:	6004      	str	r4, [r0, #0]
 80087f2:	6044      	str	r4, [r0, #4]
 80087f4:	6084      	str	r4, [r0, #8]
 80087f6:	60c4      	str	r4, [r0, #12]
 80087f8:	6104      	str	r4, [r0, #16]
 80087fa:	6144      	str	r4, [r0, #20]
 80087fc:	6184      	str	r4, [r0, #24]
 80087fe:	6284      	str	r4, [r0, #40]	; 0x28
 8008800:	62c4      	str	r4, [r0, #44]	; 0x2c
 8008802:	6304      	str	r4, [r0, #48]	; 0x30
 8008804:	6344      	str	r4, [r0, #52]	; 0x34
 8008806:	6384      	str	r4, [r0, #56]	; 0x38
 8008808:	63c4      	str	r4, [r0, #60]	; 0x3c
 800880a:	6404      	str	r4, [r0, #64]	; 0x40
 800880c:	6444      	str	r4, [r0, #68]	; 0x44
 800880e:	6484      	str	r4, [r0, #72]	; 0x48
 8008810:	64c4      	str	r4, [r0, #76]	; 0x4c
 8008812:	7704      	strb	r4, [r0, #28]
 8008814:	6244      	str	r4, [r0, #36]	; 0x24
 8008816:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8008818:	4639      	mov	r1, r7
 800881a:	4630      	mov	r0, r6
 800881c:	2301      	movs	r3, #1
 800881e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008822:	f000 b803 	b.w	800882c <__strtok_r>
 8008826:	bf00      	nop
 8008828:	20000010 	.word	0x20000010

0800882c <__strtok_r>:
 800882c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800882e:	b918      	cbnz	r0, 8008838 <__strtok_r+0xc>
 8008830:	6810      	ldr	r0, [r2, #0]
 8008832:	b908      	cbnz	r0, 8008838 <__strtok_r+0xc>
 8008834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008836:	4620      	mov	r0, r4
 8008838:	4604      	mov	r4, r0
 800883a:	460f      	mov	r7, r1
 800883c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008840:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008844:	b91e      	cbnz	r6, 800884e <__strtok_r+0x22>
 8008846:	b965      	cbnz	r5, 8008862 <__strtok_r+0x36>
 8008848:	6015      	str	r5, [r2, #0]
 800884a:	4628      	mov	r0, r5
 800884c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800884e:	42b5      	cmp	r5, r6
 8008850:	d1f6      	bne.n	8008840 <__strtok_r+0x14>
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1ef      	bne.n	8008836 <__strtok_r+0xa>
 8008856:	6014      	str	r4, [r2, #0]
 8008858:	7003      	strb	r3, [r0, #0]
 800885a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800885c:	461c      	mov	r4, r3
 800885e:	e00c      	b.n	800887a <__strtok_r+0x4e>
 8008860:	b915      	cbnz	r5, 8008868 <__strtok_r+0x3c>
 8008862:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008866:	460e      	mov	r6, r1
 8008868:	f816 5b01 	ldrb.w	r5, [r6], #1
 800886c:	42ab      	cmp	r3, r5
 800886e:	d1f7      	bne.n	8008860 <__strtok_r+0x34>
 8008870:	2b00      	cmp	r3, #0
 8008872:	d0f3      	beq.n	800885c <__strtok_r+0x30>
 8008874:	2300      	movs	r3, #0
 8008876:	f804 3c01 	strb.w	r3, [r4, #-1]
 800887a:	6014      	str	r4, [r2, #0]
 800887c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08008880 <time>:
 8008880:	b513      	push	{r0, r1, r4, lr}
 8008882:	4b08      	ldr	r3, [pc, #32]	; (80088a4 <time+0x24>)
 8008884:	4604      	mov	r4, r0
 8008886:	2200      	movs	r2, #0
 8008888:	6818      	ldr	r0, [r3, #0]
 800888a:	4669      	mov	r1, sp
 800888c:	f000 fdb8 	bl	8009400 <_gettimeofday_r>
 8008890:	2800      	cmp	r0, #0
 8008892:	bfbc      	itt	lt
 8008894:	f04f 33ff 	movlt.w	r3, #4294967295
 8008898:	9300      	strlt	r3, [sp, #0]
 800889a:	9800      	ldr	r0, [sp, #0]
 800889c:	b104      	cbz	r4, 80088a0 <time+0x20>
 800889e:	6020      	str	r0, [r4, #0]
 80088a0:	b002      	add	sp, #8
 80088a2:	bd10      	pop	{r4, pc}
 80088a4:	20000010 	.word	0x20000010

080088a8 <__tzcalc_limits>:
 80088a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ac:	4604      	mov	r4, r0
 80088ae:	f000 fdb9 	bl	8009424 <__gettzinfo>
 80088b2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80088b6:	429c      	cmp	r4, r3
 80088b8:	f340 8098 	ble.w	80089ec <__tzcalc_limits+0x144>
 80088bc:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80088c0:	18e3      	adds	r3, r4, r3
 80088c2:	109b      	asrs	r3, r3, #2
 80088c4:	f240 126d 	movw	r2, #365	; 0x16d
 80088c8:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 80088cc:	fb02 3505 	mla	r5, r2, r5, r3
 80088d0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80088d4:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 80088d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80088dc:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80088e0:	441d      	add	r5, r3
 80088e2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80088e6:	18a2      	adds	r2, r4, r2
 80088e8:	fb94 f7f3 	sdiv	r7, r4, r3
 80088ec:	fb92 f2f3 	sdiv	r2, r2, r3
 80088f0:	fb03 4717 	mls	r7, r3, r7, r4
 80088f4:	f100 0338 	add.w	r3, r0, #56	; 0x38
 80088f8:	4415      	add	r5, r2
 80088fa:	fab7 fe87 	clz	lr, r7
 80088fe:	2264      	movs	r2, #100	; 0x64
 8008900:	9301      	str	r3, [sp, #4]
 8008902:	f004 0303 	and.w	r3, r4, #3
 8008906:	fb94 f6f2 	sdiv	r6, r4, r2
 800890a:	6044      	str	r4, [r0, #4]
 800890c:	fb02 4616 	mls	r6, r2, r6, r4
 8008910:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8008914:	4601      	mov	r1, r0
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 800891c:	7a0b      	ldrb	r3, [r1, #8]
 800891e:	2b4a      	cmp	r3, #74	; 0x4a
 8008920:	d123      	bne.n	800896a <__tzcalc_limits+0xc2>
 8008922:	694c      	ldr	r4, [r1, #20]
 8008924:	9a00      	ldr	r2, [sp, #0]
 8008926:	192b      	adds	r3, r5, r4
 8008928:	b902      	cbnz	r2, 800892c <__tzcalc_limits+0x84>
 800892a:	b906      	cbnz	r6, 800892e <__tzcalc_limits+0x86>
 800892c:	b9df      	cbnz	r7, 8008966 <__tzcalc_limits+0xbe>
 800892e:	2c3b      	cmp	r4, #59	; 0x3b
 8008930:	bfd4      	ite	le
 8008932:	2400      	movle	r4, #0
 8008934:	2401      	movgt	r4, #1
 8008936:	441c      	add	r4, r3
 8008938:	3c01      	subs	r4, #1
 800893a:	4b2d      	ldr	r3, [pc, #180]	; (80089f0 <__tzcalc_limits+0x148>)
 800893c:	698a      	ldr	r2, [r1, #24]
 800893e:	fb03 2404 	mla	r4, r3, r4, r2
 8008942:	6a0b      	ldr	r3, [r1, #32]
 8008944:	441c      	add	r4, r3
 8008946:	f841 4f1c 	str.w	r4, [r1, #28]!
 800894a:	9b01      	ldr	r3, [sp, #4]
 800894c:	428b      	cmp	r3, r1
 800894e:	d1e5      	bne.n	800891c <__tzcalc_limits+0x74>
 8008950:	69c3      	ldr	r3, [r0, #28]
 8008952:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8008954:	4293      	cmp	r3, r2
 8008956:	bfac      	ite	ge
 8008958:	2300      	movge	r3, #0
 800895a:	2301      	movlt	r3, #1
 800895c:	6003      	str	r3, [r0, #0]
 800895e:	2001      	movs	r0, #1
 8008960:	b003      	add	sp, #12
 8008962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008966:	2400      	movs	r4, #0
 8008968:	e7e5      	b.n	8008936 <__tzcalc_limits+0x8e>
 800896a:	2b44      	cmp	r3, #68	; 0x44
 800896c:	d102      	bne.n	8008974 <__tzcalc_limits+0xcc>
 800896e:	694b      	ldr	r3, [r1, #20]
 8008970:	18ec      	adds	r4, r5, r3
 8008972:	e7e2      	b.n	800893a <__tzcalc_limits+0x92>
 8008974:	9b00      	ldr	r3, [sp, #0]
 8008976:	bb7b      	cbnz	r3, 80089d8 <__tzcalc_limits+0x130>
 8008978:	2e00      	cmp	r6, #0
 800897a:	bf0c      	ite	eq
 800897c:	46f0      	moveq	r8, lr
 800897e:	f04f 0801 	movne.w	r8, #1
 8008982:	4b1c      	ldr	r3, [pc, #112]	; (80089f4 <__tzcalc_limits+0x14c>)
 8008984:	68cc      	ldr	r4, [r1, #12]
 8008986:	2230      	movs	r2, #48	; 0x30
 8008988:	fb02 3808 	mla	r8, r2, r8, r3
 800898c:	f1a8 0a04 	sub.w	sl, r8, #4
 8008990:	462b      	mov	r3, r5
 8008992:	f04f 0901 	mov.w	r9, #1
 8008996:	45a1      	cmp	r9, r4
 8008998:	db20      	blt.n	80089dc <__tzcalc_limits+0x134>
 800899a:	2c01      	cmp	r4, #1
 800899c:	bfb8      	it	lt
 800899e:	2401      	movlt	r4, #1
 80089a0:	46a1      	mov	r9, r4
 80089a2:	f103 0b04 	add.w	fp, r3, #4
 80089a6:	2207      	movs	r2, #7
 80089a8:	694c      	ldr	r4, [r1, #20]
 80089aa:	fb9b faf2 	sdiv	sl, fp, r2
 80089ae:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 80089b2:	ebab 0a0a 	sub.w	sl, fp, sl
 80089b6:	ebb4 0a0a 	subs.w	sl, r4, sl
 80089ba:	690c      	ldr	r4, [r1, #16]
 80089bc:	44e1      	add	r9, ip
 80089be:	f104 34ff 	add.w	r4, r4, #4294967295
 80089c2:	bf48      	it	mi
 80089c4:	4492      	addmi	sl, r2
 80089c6:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80089ca:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 80089ce:	4454      	add	r4, sl
 80089d0:	4544      	cmp	r4, r8
 80089d2:	da09      	bge.n	80089e8 <__tzcalc_limits+0x140>
 80089d4:	441c      	add	r4, r3
 80089d6:	e7b0      	b.n	800893a <__tzcalc_limits+0x92>
 80089d8:	46f0      	mov	r8, lr
 80089da:	e7d2      	b.n	8008982 <__tzcalc_limits+0xda>
 80089dc:	f85a bf04 	ldr.w	fp, [sl, #4]!
 80089e0:	f109 0901 	add.w	r9, r9, #1
 80089e4:	445b      	add	r3, fp
 80089e6:	e7d6      	b.n	8008996 <__tzcalc_limits+0xee>
 80089e8:	3c07      	subs	r4, #7
 80089ea:	e7f1      	b.n	80089d0 <__tzcalc_limits+0x128>
 80089ec:	2000      	movs	r0, #0
 80089ee:	e7b7      	b.n	8008960 <__tzcalc_limits+0xb8>
 80089f0:	00015180 	.word	0x00015180
 80089f4:	0800a9b4 	.word	0x0800a9b4

080089f8 <__tz_lock>:
 80089f8:	4770      	bx	lr

080089fa <__tz_unlock>:
 80089fa:	4770      	bx	lr

080089fc <_tzset_unlocked>:
 80089fc:	4b01      	ldr	r3, [pc, #4]	; (8008a04 <_tzset_unlocked+0x8>)
 80089fe:	6818      	ldr	r0, [r3, #0]
 8008a00:	f000 b802 	b.w	8008a08 <_tzset_unlocked_r>
 8008a04:	20000010 	.word	0x20000010

08008a08 <_tzset_unlocked_r>:
 8008a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0c:	b08d      	sub	sp, #52	; 0x34
 8008a0e:	4607      	mov	r7, r0
 8008a10:	f000 fd08 	bl	8009424 <__gettzinfo>
 8008a14:	49b1      	ldr	r1, [pc, #708]	; (8008cdc <_tzset_unlocked_r+0x2d4>)
 8008a16:	4eb2      	ldr	r6, [pc, #712]	; (8008ce0 <_tzset_unlocked_r+0x2d8>)
 8008a18:	4605      	mov	r5, r0
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	f000 fce8 	bl	80093f0 <_getenv_r>
 8008a20:	4604      	mov	r4, r0
 8008a22:	b970      	cbnz	r0, 8008a42 <_tzset_unlocked_r+0x3a>
 8008a24:	4baf      	ldr	r3, [pc, #700]	; (8008ce4 <_tzset_unlocked_r+0x2dc>)
 8008a26:	4ab0      	ldr	r2, [pc, #704]	; (8008ce8 <_tzset_unlocked_r+0x2e0>)
 8008a28:	6018      	str	r0, [r3, #0]
 8008a2a:	4bb0      	ldr	r3, [pc, #704]	; (8008cec <_tzset_unlocked_r+0x2e4>)
 8008a2c:	6018      	str	r0, [r3, #0]
 8008a2e:	4bb0      	ldr	r3, [pc, #704]	; (8008cf0 <_tzset_unlocked_r+0x2e8>)
 8008a30:	6830      	ldr	r0, [r6, #0]
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	605a      	str	r2, [r3, #4]
 8008a36:	f7fe fd71 	bl	800751c <free>
 8008a3a:	6034      	str	r4, [r6, #0]
 8008a3c:	b00d      	add	sp, #52	; 0x34
 8008a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a42:	6831      	ldr	r1, [r6, #0]
 8008a44:	2900      	cmp	r1, #0
 8008a46:	d160      	bne.n	8008b0a <_tzset_unlocked_r+0x102>
 8008a48:	6830      	ldr	r0, [r6, #0]
 8008a4a:	f7fe fd67 	bl	800751c <free>
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f7f7 fbc8 	bl	80001e4 <strlen>
 8008a54:	1c41      	adds	r1, r0, #1
 8008a56:	4638      	mov	r0, r7
 8008a58:	f7ff f826 	bl	8007aa8 <_malloc_r>
 8008a5c:	6030      	str	r0, [r6, #0]
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	d158      	bne.n	8008b14 <_tzset_unlocked_r+0x10c>
 8008a62:	7823      	ldrb	r3, [r4, #0]
 8008a64:	4aa3      	ldr	r2, [pc, #652]	; (8008cf4 <_tzset_unlocked_r+0x2ec>)
 8008a66:	49a4      	ldr	r1, [pc, #656]	; (8008cf8 <_tzset_unlocked_r+0x2f0>)
 8008a68:	2b3a      	cmp	r3, #58	; 0x3a
 8008a6a:	bf08      	it	eq
 8008a6c:	3401      	addeq	r4, #1
 8008a6e:	ae0a      	add	r6, sp, #40	; 0x28
 8008a70:	4633      	mov	r3, r6
 8008a72:	4620      	mov	r0, r4
 8008a74:	f001 f996 	bl	8009da4 <siscanf>
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	dddf      	ble.n	8008a3c <_tzset_unlocked_r+0x34>
 8008a7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a7e:	18e7      	adds	r7, r4, r3
 8008a80:	5ce3      	ldrb	r3, [r4, r3]
 8008a82:	2b2d      	cmp	r3, #45	; 0x2d
 8008a84:	d14a      	bne.n	8008b1c <_tzset_unlocked_r+0x114>
 8008a86:	3701      	adds	r7, #1
 8008a88:	f04f 34ff 	mov.w	r4, #4294967295
 8008a8c:	f10d 0a20 	add.w	sl, sp, #32
 8008a90:	f10d 0b1e 	add.w	fp, sp, #30
 8008a94:	f04f 0800 	mov.w	r8, #0
 8008a98:	9603      	str	r6, [sp, #12]
 8008a9a:	f8cd a008 	str.w	sl, [sp, #8]
 8008a9e:	9601      	str	r6, [sp, #4]
 8008aa0:	f8cd b000 	str.w	fp, [sp]
 8008aa4:	4633      	mov	r3, r6
 8008aa6:	aa07      	add	r2, sp, #28
 8008aa8:	4994      	ldr	r1, [pc, #592]	; (8008cfc <_tzset_unlocked_r+0x2f4>)
 8008aaa:	f8ad 801e 	strh.w	r8, [sp, #30]
 8008aae:	4638      	mov	r0, r7
 8008ab0:	f8ad 8020 	strh.w	r8, [sp, #32]
 8008ab4:	f001 f976 	bl	8009da4 <siscanf>
 8008ab8:	4540      	cmp	r0, r8
 8008aba:	ddbf      	ble.n	8008a3c <_tzset_unlocked_r+0x34>
 8008abc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008ac0:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008ac4:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8008d08 <_tzset_unlocked_r+0x300>
 8008ac8:	213c      	movs	r1, #60	; 0x3c
 8008aca:	fb01 2203 	mla	r2, r1, r3, r2
 8008ace:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008ad2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008ad6:	fb01 2303 	mla	r3, r1, r3, r2
 8008ada:	435c      	muls	r4, r3
 8008adc:	622c      	str	r4, [r5, #32]
 8008ade:	4c84      	ldr	r4, [pc, #528]	; (8008cf0 <_tzset_unlocked_r+0x2e8>)
 8008ae0:	4b84      	ldr	r3, [pc, #528]	; (8008cf4 <_tzset_unlocked_r+0x2ec>)
 8008ae2:	6023      	str	r3, [r4, #0]
 8008ae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae6:	4984      	ldr	r1, [pc, #528]	; (8008cf8 <_tzset_unlocked_r+0x2f0>)
 8008ae8:	441f      	add	r7, r3
 8008aea:	464a      	mov	r2, r9
 8008aec:	4633      	mov	r3, r6
 8008aee:	4638      	mov	r0, r7
 8008af0:	f001 f958 	bl	8009da4 <siscanf>
 8008af4:	4540      	cmp	r0, r8
 8008af6:	dc16      	bgt.n	8008b26 <_tzset_unlocked_r+0x11e>
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	6063      	str	r3, [r4, #4]
 8008afc:	4b79      	ldr	r3, [pc, #484]	; (8008ce4 <_tzset_unlocked_r+0x2dc>)
 8008afe:	6a2a      	ldr	r2, [r5, #32]
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	4b7a      	ldr	r3, [pc, #488]	; (8008cec <_tzset_unlocked_r+0x2e4>)
 8008b04:	f8c3 8000 	str.w	r8, [r3]
 8008b08:	e798      	b.n	8008a3c <_tzset_unlocked_r+0x34>
 8008b0a:	f7f7 fb61 	bl	80001d0 <strcmp>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	d094      	beq.n	8008a3c <_tzset_unlocked_r+0x34>
 8008b12:	e799      	b.n	8008a48 <_tzset_unlocked_r+0x40>
 8008b14:	4621      	mov	r1, r4
 8008b16:	f001 f971 	bl	8009dfc <strcpy>
 8008b1a:	e7a2      	b.n	8008a62 <_tzset_unlocked_r+0x5a>
 8008b1c:	2b2b      	cmp	r3, #43	; 0x2b
 8008b1e:	bf08      	it	eq
 8008b20:	3701      	addeq	r7, #1
 8008b22:	2401      	movs	r4, #1
 8008b24:	e7b2      	b.n	8008a8c <_tzset_unlocked_r+0x84>
 8008b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b28:	f8c4 9004 	str.w	r9, [r4, #4]
 8008b2c:	18fc      	adds	r4, r7, r3
 8008b2e:	5cfb      	ldrb	r3, [r7, r3]
 8008b30:	2b2d      	cmp	r3, #45	; 0x2d
 8008b32:	f040 8092 	bne.w	8008c5a <_tzset_unlocked_r+0x252>
 8008b36:	3401      	adds	r4, #1
 8008b38:	f04f 37ff 	mov.w	r7, #4294967295
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008b42:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008b46:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008b4a:	930a      	str	r3, [sp, #40]	; 0x28
 8008b4c:	9603      	str	r6, [sp, #12]
 8008b4e:	f8cd a008 	str.w	sl, [sp, #8]
 8008b52:	9601      	str	r6, [sp, #4]
 8008b54:	f8cd b000 	str.w	fp, [sp]
 8008b58:	4633      	mov	r3, r6
 8008b5a:	aa07      	add	r2, sp, #28
 8008b5c:	4967      	ldr	r1, [pc, #412]	; (8008cfc <_tzset_unlocked_r+0x2f4>)
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f001 f920 	bl	8009da4 <siscanf>
 8008b64:	2800      	cmp	r0, #0
 8008b66:	dc7d      	bgt.n	8008c64 <_tzset_unlocked_r+0x25c>
 8008b68:	6a2b      	ldr	r3, [r5, #32]
 8008b6a:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8008b6e:	63eb      	str	r3, [r5, #60]	; 0x3c
 8008b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b72:	462f      	mov	r7, r5
 8008b74:	441c      	add	r4, r3
 8008b76:	f04f 0900 	mov.w	r9, #0
 8008b7a:	7823      	ldrb	r3, [r4, #0]
 8008b7c:	2b2c      	cmp	r3, #44	; 0x2c
 8008b7e:	bf08      	it	eq
 8008b80:	3401      	addeq	r4, #1
 8008b82:	f894 8000 	ldrb.w	r8, [r4]
 8008b86:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8008b8a:	d17b      	bne.n	8008c84 <_tzset_unlocked_r+0x27c>
 8008b8c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8008b90:	9302      	str	r3, [sp, #8]
 8008b92:	ab09      	add	r3, sp, #36	; 0x24
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	9603      	str	r6, [sp, #12]
 8008b98:	9601      	str	r6, [sp, #4]
 8008b9a:	4633      	mov	r3, r6
 8008b9c:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8008ba0:	4957      	ldr	r1, [pc, #348]	; (8008d00 <_tzset_unlocked_r+0x2f8>)
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f001 f8fe 	bl	8009da4 <siscanf>
 8008ba8:	2803      	cmp	r0, #3
 8008baa:	f47f af47 	bne.w	8008a3c <_tzset_unlocked_r+0x34>
 8008bae:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8008bb2:	1e4b      	subs	r3, r1, #1
 8008bb4:	2b0b      	cmp	r3, #11
 8008bb6:	f63f af41 	bhi.w	8008a3c <_tzset_unlocked_r+0x34>
 8008bba:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8008bbe:	1e53      	subs	r3, r2, #1
 8008bc0:	2b04      	cmp	r3, #4
 8008bc2:	f63f af3b 	bhi.w	8008a3c <_tzset_unlocked_r+0x34>
 8008bc6:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8008bca:	2b06      	cmp	r3, #6
 8008bcc:	f63f af36 	bhi.w	8008a3c <_tzset_unlocked_r+0x34>
 8008bd0:	f887 8008 	strb.w	r8, [r7, #8]
 8008bd4:	60f9      	str	r1, [r7, #12]
 8008bd6:	613a      	str	r2, [r7, #16]
 8008bd8:	617b      	str	r3, [r7, #20]
 8008bda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bdc:	eb04 0803 	add.w	r8, r4, r3
 8008be0:	2302      	movs	r3, #2
 8008be2:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008be6:	2300      	movs	r3, #0
 8008be8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008bec:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8008bf2:	f898 3000 	ldrb.w	r3, [r8]
 8008bf6:	2b2f      	cmp	r3, #47	; 0x2f
 8008bf8:	d10b      	bne.n	8008c12 <_tzset_unlocked_r+0x20a>
 8008bfa:	9603      	str	r6, [sp, #12]
 8008bfc:	f8cd a008 	str.w	sl, [sp, #8]
 8008c00:	9601      	str	r6, [sp, #4]
 8008c02:	f8cd b000 	str.w	fp, [sp]
 8008c06:	4633      	mov	r3, r6
 8008c08:	aa07      	add	r2, sp, #28
 8008c0a:	493e      	ldr	r1, [pc, #248]	; (8008d04 <_tzset_unlocked_r+0x2fc>)
 8008c0c:	4640      	mov	r0, r8
 8008c0e:	f001 f8c9 	bl	8009da4 <siscanf>
 8008c12:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008c16:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008c1a:	213c      	movs	r1, #60	; 0x3c
 8008c1c:	fb01 2203 	mla	r2, r1, r3, r2
 8008c20:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008c24:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008c28:	fb01 2303 	mla	r3, r1, r3, r2
 8008c2c:	61bb      	str	r3, [r7, #24]
 8008c2e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008c30:	f109 0901 	add.w	r9, r9, #1
 8008c34:	f1b9 0f02 	cmp.w	r9, #2
 8008c38:	4444      	add	r4, r8
 8008c3a:	f107 071c 	add.w	r7, r7, #28
 8008c3e:	d19c      	bne.n	8008b7a <_tzset_unlocked_r+0x172>
 8008c40:	6868      	ldr	r0, [r5, #4]
 8008c42:	f7ff fe31 	bl	80088a8 <__tzcalc_limits>
 8008c46:	4b27      	ldr	r3, [pc, #156]	; (8008ce4 <_tzset_unlocked_r+0x2dc>)
 8008c48:	6a2a      	ldr	r2, [r5, #32]
 8008c4a:	601a      	str	r2, [r3, #0]
 8008c4c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008c4e:	1a9b      	subs	r3, r3, r2
 8008c50:	4a26      	ldr	r2, [pc, #152]	; (8008cec <_tzset_unlocked_r+0x2e4>)
 8008c52:	bf18      	it	ne
 8008c54:	2301      	movne	r3, #1
 8008c56:	6013      	str	r3, [r2, #0]
 8008c58:	e6f0      	b.n	8008a3c <_tzset_unlocked_r+0x34>
 8008c5a:	2b2b      	cmp	r3, #43	; 0x2b
 8008c5c:	bf08      	it	eq
 8008c5e:	3401      	addeq	r4, #1
 8008c60:	2701      	movs	r7, #1
 8008c62:	e76b      	b.n	8008b3c <_tzset_unlocked_r+0x134>
 8008c64:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008c68:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008c6c:	213c      	movs	r1, #60	; 0x3c
 8008c6e:	fb01 2203 	mla	r2, r1, r3, r2
 8008c72:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008c76:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008c7a:	fb01 2303 	mla	r3, r1, r3, r2
 8008c7e:	435f      	muls	r7, r3
 8008c80:	63ef      	str	r7, [r5, #60]	; 0x3c
 8008c82:	e775      	b.n	8008b70 <_tzset_unlocked_r+0x168>
 8008c84:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8008c88:	bf06      	itte	eq
 8008c8a:	3401      	addeq	r4, #1
 8008c8c:	4643      	moveq	r3, r8
 8008c8e:	2344      	movne	r3, #68	; 0x44
 8008c90:	220a      	movs	r2, #10
 8008c92:	a90b      	add	r1, sp, #44	; 0x2c
 8008c94:	4620      	mov	r0, r4
 8008c96:	9305      	str	r3, [sp, #20]
 8008c98:	f001 f95a 	bl	8009f50 <strtoul>
 8008c9c:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8008ca0:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8008ca4:	4544      	cmp	r4, r8
 8008ca6:	9b05      	ldr	r3, [sp, #20]
 8008ca8:	d114      	bne.n	8008cd4 <_tzset_unlocked_r+0x2cc>
 8008caa:	234d      	movs	r3, #77	; 0x4d
 8008cac:	f1b9 0f00 	cmp.w	r9, #0
 8008cb0:	d107      	bne.n	8008cc2 <_tzset_unlocked_r+0x2ba>
 8008cb2:	722b      	strb	r3, [r5, #8]
 8008cb4:	2303      	movs	r3, #3
 8008cb6:	60eb      	str	r3, [r5, #12]
 8008cb8:	2302      	movs	r3, #2
 8008cba:	612b      	str	r3, [r5, #16]
 8008cbc:	f8c5 9014 	str.w	r9, [r5, #20]
 8008cc0:	e78e      	b.n	8008be0 <_tzset_unlocked_r+0x1d8>
 8008cc2:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8008cc6:	230b      	movs	r3, #11
 8008cc8:	62ab      	str	r3, [r5, #40]	; 0x28
 8008cca:	2301      	movs	r3, #1
 8008ccc:	62eb      	str	r3, [r5, #44]	; 0x2c
 8008cce:	2300      	movs	r3, #0
 8008cd0:	632b      	str	r3, [r5, #48]	; 0x30
 8008cd2:	e785      	b.n	8008be0 <_tzset_unlocked_r+0x1d8>
 8008cd4:	b280      	uxth	r0, r0
 8008cd6:	723b      	strb	r3, [r7, #8]
 8008cd8:	6178      	str	r0, [r7, #20]
 8008cda:	e781      	b.n	8008be0 <_tzset_unlocked_r+0x1d8>
 8008cdc:	0800aa70 	.word	0x0800aa70
 8008ce0:	2000026c 	.word	0x2000026c
 8008ce4:	20000274 	.word	0x20000274
 8008ce8:	0800aa73 	.word	0x0800aa73
 8008cec:	20000270 	.word	0x20000270
 8008cf0:	20000074 	.word	0x20000074
 8008cf4:	2000025f 	.word	0x2000025f
 8008cf8:	0800aa77 	.word	0x0800aa77
 8008cfc:	0800aa9a 	.word	0x0800aa9a
 8008d00:	0800aa86 	.word	0x0800aa86
 8008d04:	0800aa99 	.word	0x0800aa99
 8008d08:	20000254 	.word	0x20000254

08008d0c <div>:
 8008d0c:	2900      	cmp	r1, #0
 8008d0e:	b510      	push	{r4, lr}
 8008d10:	fb91 f4f2 	sdiv	r4, r1, r2
 8008d14:	fb02 1314 	mls	r3, r2, r4, r1
 8008d18:	db06      	blt.n	8008d28 <div+0x1c>
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	da01      	bge.n	8008d22 <div+0x16>
 8008d1e:	3401      	adds	r4, #1
 8008d20:	1a9b      	subs	r3, r3, r2
 8008d22:	6004      	str	r4, [r0, #0]
 8008d24:	6043      	str	r3, [r0, #4]
 8008d26:	bd10      	pop	{r4, pc}
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	bfc4      	itt	gt
 8008d2c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8008d30:	189b      	addgt	r3, r3, r2
 8008d32:	e7f6      	b.n	8008d22 <div+0x16>

08008d34 <rshift>:
 8008d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d36:	6906      	ldr	r6, [r0, #16]
 8008d38:	114b      	asrs	r3, r1, #5
 8008d3a:	42b3      	cmp	r3, r6
 8008d3c:	f100 0514 	add.w	r5, r0, #20
 8008d40:	da2b      	bge.n	8008d9a <rshift+0x66>
 8008d42:	f011 011f 	ands.w	r1, r1, #31
 8008d46:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8008d4a:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8008d4e:	d108      	bne.n	8008d62 <rshift+0x2e>
 8008d50:	4629      	mov	r1, r5
 8008d52:	42b2      	cmp	r2, r6
 8008d54:	460b      	mov	r3, r1
 8008d56:	d210      	bcs.n	8008d7a <rshift+0x46>
 8008d58:	f852 3b04 	ldr.w	r3, [r2], #4
 8008d5c:	f841 3b04 	str.w	r3, [r1], #4
 8008d60:	e7f7      	b.n	8008d52 <rshift+0x1e>
 8008d62:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8008d66:	f1c1 0e20 	rsb	lr, r1, #32
 8008d6a:	3204      	adds	r2, #4
 8008d6c:	40cc      	lsrs	r4, r1
 8008d6e:	462b      	mov	r3, r5
 8008d70:	42b2      	cmp	r2, r6
 8008d72:	d308      	bcc.n	8008d86 <rshift+0x52>
 8008d74:	601c      	str	r4, [r3, #0]
 8008d76:	b104      	cbz	r4, 8008d7a <rshift+0x46>
 8008d78:	3304      	adds	r3, #4
 8008d7a:	1b5b      	subs	r3, r3, r5
 8008d7c:	109b      	asrs	r3, r3, #2
 8008d7e:	6103      	str	r3, [r0, #16]
 8008d80:	b903      	cbnz	r3, 8008d84 <rshift+0x50>
 8008d82:	6143      	str	r3, [r0, #20]
 8008d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d86:	6817      	ldr	r7, [r2, #0]
 8008d88:	fa07 f70e 	lsl.w	r7, r7, lr
 8008d8c:	433c      	orrs	r4, r7
 8008d8e:	f843 4b04 	str.w	r4, [r3], #4
 8008d92:	f852 4b04 	ldr.w	r4, [r2], #4
 8008d96:	40cc      	lsrs	r4, r1
 8008d98:	e7ea      	b.n	8008d70 <rshift+0x3c>
 8008d9a:	462b      	mov	r3, r5
 8008d9c:	e7ed      	b.n	8008d7a <rshift+0x46>

08008d9e <__hexdig_fun>:
 8008d9e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008da2:	2b09      	cmp	r3, #9
 8008da4:	d802      	bhi.n	8008dac <__hexdig_fun+0xe>
 8008da6:	3820      	subs	r0, #32
 8008da8:	b2c0      	uxtb	r0, r0
 8008daa:	4770      	bx	lr
 8008dac:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008db0:	2b05      	cmp	r3, #5
 8008db2:	d801      	bhi.n	8008db8 <__hexdig_fun+0x1a>
 8008db4:	3847      	subs	r0, #71	; 0x47
 8008db6:	e7f7      	b.n	8008da8 <__hexdig_fun+0xa>
 8008db8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008dbc:	2b05      	cmp	r3, #5
 8008dbe:	d801      	bhi.n	8008dc4 <__hexdig_fun+0x26>
 8008dc0:	3827      	subs	r0, #39	; 0x27
 8008dc2:	e7f1      	b.n	8008da8 <__hexdig_fun+0xa>
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	4770      	bx	lr

08008dc8 <__gethex>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	b08b      	sub	sp, #44	; 0x2c
 8008dce:	468a      	mov	sl, r1
 8008dd0:	9002      	str	r0, [sp, #8]
 8008dd2:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008dd4:	9306      	str	r3, [sp, #24]
 8008dd6:	4690      	mov	r8, r2
 8008dd8:	f000 fbd4 	bl	8009584 <__localeconv_l>
 8008ddc:	6803      	ldr	r3, [r0, #0]
 8008dde:	9303      	str	r3, [sp, #12]
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7f7 f9ff 	bl	80001e4 <strlen>
 8008de6:	9b03      	ldr	r3, [sp, #12]
 8008de8:	9001      	str	r0, [sp, #4]
 8008dea:	4403      	add	r3, r0
 8008dec:	f04f 0b00 	mov.w	fp, #0
 8008df0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008df4:	9307      	str	r3, [sp, #28]
 8008df6:	f8da 3000 	ldr.w	r3, [sl]
 8008dfa:	3302      	adds	r3, #2
 8008dfc:	461f      	mov	r7, r3
 8008dfe:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e02:	2830      	cmp	r0, #48	; 0x30
 8008e04:	d06c      	beq.n	8008ee0 <__gethex+0x118>
 8008e06:	f7ff ffca 	bl	8008d9e <__hexdig_fun>
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	d16a      	bne.n	8008ee6 <__gethex+0x11e>
 8008e10:	9a01      	ldr	r2, [sp, #4]
 8008e12:	9903      	ldr	r1, [sp, #12]
 8008e14:	4638      	mov	r0, r7
 8008e16:	f000 fff9 	bl	8009e0c <strncmp>
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	d166      	bne.n	8008eec <__gethex+0x124>
 8008e1e:	9b01      	ldr	r3, [sp, #4]
 8008e20:	5cf8      	ldrb	r0, [r7, r3]
 8008e22:	18fe      	adds	r6, r7, r3
 8008e24:	f7ff ffbb 	bl	8008d9e <__hexdig_fun>
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	d062      	beq.n	8008ef2 <__gethex+0x12a>
 8008e2c:	4633      	mov	r3, r6
 8008e2e:	7818      	ldrb	r0, [r3, #0]
 8008e30:	2830      	cmp	r0, #48	; 0x30
 8008e32:	461f      	mov	r7, r3
 8008e34:	f103 0301 	add.w	r3, r3, #1
 8008e38:	d0f9      	beq.n	8008e2e <__gethex+0x66>
 8008e3a:	f7ff ffb0 	bl	8008d9e <__hexdig_fun>
 8008e3e:	fab0 f580 	clz	r5, r0
 8008e42:	096d      	lsrs	r5, r5, #5
 8008e44:	4634      	mov	r4, r6
 8008e46:	f04f 0b01 	mov.w	fp, #1
 8008e4a:	463a      	mov	r2, r7
 8008e4c:	4616      	mov	r6, r2
 8008e4e:	3201      	adds	r2, #1
 8008e50:	7830      	ldrb	r0, [r6, #0]
 8008e52:	f7ff ffa4 	bl	8008d9e <__hexdig_fun>
 8008e56:	2800      	cmp	r0, #0
 8008e58:	d1f8      	bne.n	8008e4c <__gethex+0x84>
 8008e5a:	9a01      	ldr	r2, [sp, #4]
 8008e5c:	9903      	ldr	r1, [sp, #12]
 8008e5e:	4630      	mov	r0, r6
 8008e60:	f000 ffd4 	bl	8009e0c <strncmp>
 8008e64:	b950      	cbnz	r0, 8008e7c <__gethex+0xb4>
 8008e66:	b954      	cbnz	r4, 8008e7e <__gethex+0xb6>
 8008e68:	9b01      	ldr	r3, [sp, #4]
 8008e6a:	18f4      	adds	r4, r6, r3
 8008e6c:	4622      	mov	r2, r4
 8008e6e:	4616      	mov	r6, r2
 8008e70:	3201      	adds	r2, #1
 8008e72:	7830      	ldrb	r0, [r6, #0]
 8008e74:	f7ff ff93 	bl	8008d9e <__hexdig_fun>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d1f8      	bne.n	8008e6e <__gethex+0xa6>
 8008e7c:	b10c      	cbz	r4, 8008e82 <__gethex+0xba>
 8008e7e:	1ba4      	subs	r4, r4, r6
 8008e80:	00a4      	lsls	r4, r4, #2
 8008e82:	7833      	ldrb	r3, [r6, #0]
 8008e84:	2b50      	cmp	r3, #80	; 0x50
 8008e86:	d001      	beq.n	8008e8c <__gethex+0xc4>
 8008e88:	2b70      	cmp	r3, #112	; 0x70
 8008e8a:	d140      	bne.n	8008f0e <__gethex+0x146>
 8008e8c:	7873      	ldrb	r3, [r6, #1]
 8008e8e:	2b2b      	cmp	r3, #43	; 0x2b
 8008e90:	d035      	beq.n	8008efe <__gethex+0x136>
 8008e92:	2b2d      	cmp	r3, #45	; 0x2d
 8008e94:	d02f      	beq.n	8008ef6 <__gethex+0x12e>
 8008e96:	1c71      	adds	r1, r6, #1
 8008e98:	f04f 0900 	mov.w	r9, #0
 8008e9c:	7808      	ldrb	r0, [r1, #0]
 8008e9e:	f7ff ff7e 	bl	8008d9e <__hexdig_fun>
 8008ea2:	1e43      	subs	r3, r0, #1
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b18      	cmp	r3, #24
 8008ea8:	d831      	bhi.n	8008f0e <__gethex+0x146>
 8008eaa:	f1a0 0210 	sub.w	r2, r0, #16
 8008eae:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008eb2:	f7ff ff74 	bl	8008d9e <__hexdig_fun>
 8008eb6:	1e43      	subs	r3, r0, #1
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b18      	cmp	r3, #24
 8008ebc:	d922      	bls.n	8008f04 <__gethex+0x13c>
 8008ebe:	f1b9 0f00 	cmp.w	r9, #0
 8008ec2:	d000      	beq.n	8008ec6 <__gethex+0xfe>
 8008ec4:	4252      	negs	r2, r2
 8008ec6:	4414      	add	r4, r2
 8008ec8:	f8ca 1000 	str.w	r1, [sl]
 8008ecc:	b30d      	cbz	r5, 8008f12 <__gethex+0x14a>
 8008ece:	f1bb 0f00 	cmp.w	fp, #0
 8008ed2:	bf14      	ite	ne
 8008ed4:	2700      	movne	r7, #0
 8008ed6:	2706      	moveq	r7, #6
 8008ed8:	4638      	mov	r0, r7
 8008eda:	b00b      	add	sp, #44	; 0x2c
 8008edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee0:	f10b 0b01 	add.w	fp, fp, #1
 8008ee4:	e78a      	b.n	8008dfc <__gethex+0x34>
 8008ee6:	2500      	movs	r5, #0
 8008ee8:	462c      	mov	r4, r5
 8008eea:	e7ae      	b.n	8008e4a <__gethex+0x82>
 8008eec:	463e      	mov	r6, r7
 8008eee:	2501      	movs	r5, #1
 8008ef0:	e7c7      	b.n	8008e82 <__gethex+0xba>
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	e7fb      	b.n	8008eee <__gethex+0x126>
 8008ef6:	f04f 0901 	mov.w	r9, #1
 8008efa:	1cb1      	adds	r1, r6, #2
 8008efc:	e7ce      	b.n	8008e9c <__gethex+0xd4>
 8008efe:	f04f 0900 	mov.w	r9, #0
 8008f02:	e7fa      	b.n	8008efa <__gethex+0x132>
 8008f04:	230a      	movs	r3, #10
 8008f06:	fb03 0202 	mla	r2, r3, r2, r0
 8008f0a:	3a10      	subs	r2, #16
 8008f0c:	e7cf      	b.n	8008eae <__gethex+0xe6>
 8008f0e:	4631      	mov	r1, r6
 8008f10:	e7da      	b.n	8008ec8 <__gethex+0x100>
 8008f12:	1bf3      	subs	r3, r6, r7
 8008f14:	3b01      	subs	r3, #1
 8008f16:	4629      	mov	r1, r5
 8008f18:	2b07      	cmp	r3, #7
 8008f1a:	dc49      	bgt.n	8008fb0 <__gethex+0x1e8>
 8008f1c:	9802      	ldr	r0, [sp, #8]
 8008f1e:	f000 fb47 	bl	80095b0 <_Balloc>
 8008f22:	9b01      	ldr	r3, [sp, #4]
 8008f24:	f100 0914 	add.w	r9, r0, #20
 8008f28:	f04f 0b00 	mov.w	fp, #0
 8008f2c:	f1c3 0301 	rsb	r3, r3, #1
 8008f30:	4605      	mov	r5, r0
 8008f32:	f8cd 9010 	str.w	r9, [sp, #16]
 8008f36:	46da      	mov	sl, fp
 8008f38:	9308      	str	r3, [sp, #32]
 8008f3a:	42b7      	cmp	r7, r6
 8008f3c:	d33b      	bcc.n	8008fb6 <__gethex+0x1ee>
 8008f3e:	9804      	ldr	r0, [sp, #16]
 8008f40:	f840 ab04 	str.w	sl, [r0], #4
 8008f44:	eba0 0009 	sub.w	r0, r0, r9
 8008f48:	1080      	asrs	r0, r0, #2
 8008f4a:	6128      	str	r0, [r5, #16]
 8008f4c:	0147      	lsls	r7, r0, #5
 8008f4e:	4650      	mov	r0, sl
 8008f50:	f000 fbf2 	bl	8009738 <__hi0bits>
 8008f54:	f8d8 6000 	ldr.w	r6, [r8]
 8008f58:	1a3f      	subs	r7, r7, r0
 8008f5a:	42b7      	cmp	r7, r6
 8008f5c:	dd64      	ble.n	8009028 <__gethex+0x260>
 8008f5e:	1bbf      	subs	r7, r7, r6
 8008f60:	4639      	mov	r1, r7
 8008f62:	4628      	mov	r0, r5
 8008f64:	f000 feef 	bl	8009d46 <__any_on>
 8008f68:	4682      	mov	sl, r0
 8008f6a:	b178      	cbz	r0, 8008f8c <__gethex+0x1c4>
 8008f6c:	1e7b      	subs	r3, r7, #1
 8008f6e:	1159      	asrs	r1, r3, #5
 8008f70:	f003 021f 	and.w	r2, r3, #31
 8008f74:	f04f 0a01 	mov.w	sl, #1
 8008f78:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008f7c:	fa0a f202 	lsl.w	r2, sl, r2
 8008f80:	420a      	tst	r2, r1
 8008f82:	d003      	beq.n	8008f8c <__gethex+0x1c4>
 8008f84:	4553      	cmp	r3, sl
 8008f86:	dc46      	bgt.n	8009016 <__gethex+0x24e>
 8008f88:	f04f 0a02 	mov.w	sl, #2
 8008f8c:	4639      	mov	r1, r7
 8008f8e:	4628      	mov	r0, r5
 8008f90:	f7ff fed0 	bl	8008d34 <rshift>
 8008f94:	443c      	add	r4, r7
 8008f96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f9a:	429c      	cmp	r4, r3
 8008f9c:	dd52      	ble.n	8009044 <__gethex+0x27c>
 8008f9e:	4629      	mov	r1, r5
 8008fa0:	9802      	ldr	r0, [sp, #8]
 8008fa2:	f000 fb39 	bl	8009618 <_Bfree>
 8008fa6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008fa8:	2300      	movs	r3, #0
 8008faa:	6013      	str	r3, [r2, #0]
 8008fac:	27a3      	movs	r7, #163	; 0xa3
 8008fae:	e793      	b.n	8008ed8 <__gethex+0x110>
 8008fb0:	3101      	adds	r1, #1
 8008fb2:	105b      	asrs	r3, r3, #1
 8008fb4:	e7b0      	b.n	8008f18 <__gethex+0x150>
 8008fb6:	1e73      	subs	r3, r6, #1
 8008fb8:	9305      	str	r3, [sp, #20]
 8008fba:	9a07      	ldr	r2, [sp, #28]
 8008fbc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d018      	beq.n	8008ff6 <__gethex+0x22e>
 8008fc4:	f1bb 0f20 	cmp.w	fp, #32
 8008fc8:	d107      	bne.n	8008fda <__gethex+0x212>
 8008fca:	9b04      	ldr	r3, [sp, #16]
 8008fcc:	f8c3 a000 	str.w	sl, [r3]
 8008fd0:	3304      	adds	r3, #4
 8008fd2:	f04f 0a00 	mov.w	sl, #0
 8008fd6:	9304      	str	r3, [sp, #16]
 8008fd8:	46d3      	mov	fp, sl
 8008fda:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008fde:	f7ff fede 	bl	8008d9e <__hexdig_fun>
 8008fe2:	f000 000f 	and.w	r0, r0, #15
 8008fe6:	fa00 f00b 	lsl.w	r0, r0, fp
 8008fea:	ea4a 0a00 	orr.w	sl, sl, r0
 8008fee:	f10b 0b04 	add.w	fp, fp, #4
 8008ff2:	9b05      	ldr	r3, [sp, #20]
 8008ff4:	e00d      	b.n	8009012 <__gethex+0x24a>
 8008ff6:	9b05      	ldr	r3, [sp, #20]
 8008ff8:	9a08      	ldr	r2, [sp, #32]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	429f      	cmp	r7, r3
 8008ffe:	d8e1      	bhi.n	8008fc4 <__gethex+0x1fc>
 8009000:	4618      	mov	r0, r3
 8009002:	9a01      	ldr	r2, [sp, #4]
 8009004:	9903      	ldr	r1, [sp, #12]
 8009006:	9309      	str	r3, [sp, #36]	; 0x24
 8009008:	f000 ff00 	bl	8009e0c <strncmp>
 800900c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800900e:	2800      	cmp	r0, #0
 8009010:	d1d8      	bne.n	8008fc4 <__gethex+0x1fc>
 8009012:	461e      	mov	r6, r3
 8009014:	e791      	b.n	8008f3a <__gethex+0x172>
 8009016:	1eb9      	subs	r1, r7, #2
 8009018:	4628      	mov	r0, r5
 800901a:	f000 fe94 	bl	8009d46 <__any_on>
 800901e:	2800      	cmp	r0, #0
 8009020:	d0b2      	beq.n	8008f88 <__gethex+0x1c0>
 8009022:	f04f 0a03 	mov.w	sl, #3
 8009026:	e7b1      	b.n	8008f8c <__gethex+0x1c4>
 8009028:	da09      	bge.n	800903e <__gethex+0x276>
 800902a:	1bf7      	subs	r7, r6, r7
 800902c:	4629      	mov	r1, r5
 800902e:	463a      	mov	r2, r7
 8009030:	9802      	ldr	r0, [sp, #8]
 8009032:	f000 fcb3 	bl	800999c <__lshift>
 8009036:	1be4      	subs	r4, r4, r7
 8009038:	4605      	mov	r5, r0
 800903a:	f100 0914 	add.w	r9, r0, #20
 800903e:	f04f 0a00 	mov.w	sl, #0
 8009042:	e7a8      	b.n	8008f96 <__gethex+0x1ce>
 8009044:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009048:	4284      	cmp	r4, r0
 800904a:	da6a      	bge.n	8009122 <__gethex+0x35a>
 800904c:	1b04      	subs	r4, r0, r4
 800904e:	42a6      	cmp	r6, r4
 8009050:	dc2e      	bgt.n	80090b0 <__gethex+0x2e8>
 8009052:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009056:	2b02      	cmp	r3, #2
 8009058:	d022      	beq.n	80090a0 <__gethex+0x2d8>
 800905a:	2b03      	cmp	r3, #3
 800905c:	d024      	beq.n	80090a8 <__gethex+0x2e0>
 800905e:	2b01      	cmp	r3, #1
 8009060:	d115      	bne.n	800908e <__gethex+0x2c6>
 8009062:	42a6      	cmp	r6, r4
 8009064:	d113      	bne.n	800908e <__gethex+0x2c6>
 8009066:	2e01      	cmp	r6, #1
 8009068:	dc0b      	bgt.n	8009082 <__gethex+0x2ba>
 800906a:	9a06      	ldr	r2, [sp, #24]
 800906c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009070:	6013      	str	r3, [r2, #0]
 8009072:	2301      	movs	r3, #1
 8009074:	612b      	str	r3, [r5, #16]
 8009076:	f8c9 3000 	str.w	r3, [r9]
 800907a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800907c:	2762      	movs	r7, #98	; 0x62
 800907e:	601d      	str	r5, [r3, #0]
 8009080:	e72a      	b.n	8008ed8 <__gethex+0x110>
 8009082:	1e71      	subs	r1, r6, #1
 8009084:	4628      	mov	r0, r5
 8009086:	f000 fe5e 	bl	8009d46 <__any_on>
 800908a:	2800      	cmp	r0, #0
 800908c:	d1ed      	bne.n	800906a <__gethex+0x2a2>
 800908e:	4629      	mov	r1, r5
 8009090:	9802      	ldr	r0, [sp, #8]
 8009092:	f000 fac1 	bl	8009618 <_Bfree>
 8009096:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009098:	2300      	movs	r3, #0
 800909a:	6013      	str	r3, [r2, #0]
 800909c:	2750      	movs	r7, #80	; 0x50
 800909e:	e71b      	b.n	8008ed8 <__gethex+0x110>
 80090a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d0e1      	beq.n	800906a <__gethex+0x2a2>
 80090a6:	e7f2      	b.n	800908e <__gethex+0x2c6>
 80090a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1dd      	bne.n	800906a <__gethex+0x2a2>
 80090ae:	e7ee      	b.n	800908e <__gethex+0x2c6>
 80090b0:	1e67      	subs	r7, r4, #1
 80090b2:	f1ba 0f00 	cmp.w	sl, #0
 80090b6:	d131      	bne.n	800911c <__gethex+0x354>
 80090b8:	b127      	cbz	r7, 80090c4 <__gethex+0x2fc>
 80090ba:	4639      	mov	r1, r7
 80090bc:	4628      	mov	r0, r5
 80090be:	f000 fe42 	bl	8009d46 <__any_on>
 80090c2:	4682      	mov	sl, r0
 80090c4:	117a      	asrs	r2, r7, #5
 80090c6:	2301      	movs	r3, #1
 80090c8:	f007 071f 	and.w	r7, r7, #31
 80090cc:	fa03 f707 	lsl.w	r7, r3, r7
 80090d0:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80090d4:	4621      	mov	r1, r4
 80090d6:	421f      	tst	r7, r3
 80090d8:	4628      	mov	r0, r5
 80090da:	bf18      	it	ne
 80090dc:	f04a 0a02 	orrne.w	sl, sl, #2
 80090e0:	1b36      	subs	r6, r6, r4
 80090e2:	f7ff fe27 	bl	8008d34 <rshift>
 80090e6:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80090ea:	2702      	movs	r7, #2
 80090ec:	f1ba 0f00 	cmp.w	sl, #0
 80090f0:	d045      	beq.n	800917e <__gethex+0x3b6>
 80090f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090f6:	2b02      	cmp	r3, #2
 80090f8:	d015      	beq.n	8009126 <__gethex+0x35e>
 80090fa:	2b03      	cmp	r3, #3
 80090fc:	d017      	beq.n	800912e <__gethex+0x366>
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d109      	bne.n	8009116 <__gethex+0x34e>
 8009102:	f01a 0f02 	tst.w	sl, #2
 8009106:	d006      	beq.n	8009116 <__gethex+0x34e>
 8009108:	f8d9 3000 	ldr.w	r3, [r9]
 800910c:	ea4a 0a03 	orr.w	sl, sl, r3
 8009110:	f01a 0f01 	tst.w	sl, #1
 8009114:	d10e      	bne.n	8009134 <__gethex+0x36c>
 8009116:	f047 0710 	orr.w	r7, r7, #16
 800911a:	e030      	b.n	800917e <__gethex+0x3b6>
 800911c:	f04f 0a01 	mov.w	sl, #1
 8009120:	e7d0      	b.n	80090c4 <__gethex+0x2fc>
 8009122:	2701      	movs	r7, #1
 8009124:	e7e2      	b.n	80090ec <__gethex+0x324>
 8009126:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009128:	f1c3 0301 	rsb	r3, r3, #1
 800912c:	9315      	str	r3, [sp, #84]	; 0x54
 800912e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009130:	2b00      	cmp	r3, #0
 8009132:	d0f0      	beq.n	8009116 <__gethex+0x34e>
 8009134:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009138:	f105 0314 	add.w	r3, r5, #20
 800913c:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009140:	eb03 010a 	add.w	r1, r3, sl
 8009144:	2000      	movs	r0, #0
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	f1b2 3fff 	cmp.w	r2, #4294967295
 800914c:	d01c      	beq.n	8009188 <__gethex+0x3c0>
 800914e:	3201      	adds	r2, #1
 8009150:	601a      	str	r2, [r3, #0]
 8009152:	2f02      	cmp	r7, #2
 8009154:	f105 0314 	add.w	r3, r5, #20
 8009158:	d138      	bne.n	80091cc <__gethex+0x404>
 800915a:	f8d8 2000 	ldr.w	r2, [r8]
 800915e:	3a01      	subs	r2, #1
 8009160:	4296      	cmp	r6, r2
 8009162:	d10a      	bne.n	800917a <__gethex+0x3b2>
 8009164:	1171      	asrs	r1, r6, #5
 8009166:	2201      	movs	r2, #1
 8009168:	f006 061f 	and.w	r6, r6, #31
 800916c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009170:	fa02 f606 	lsl.w	r6, r2, r6
 8009174:	421e      	tst	r6, r3
 8009176:	bf18      	it	ne
 8009178:	4617      	movne	r7, r2
 800917a:	f047 0720 	orr.w	r7, r7, #32
 800917e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009180:	601d      	str	r5, [r3, #0]
 8009182:	9b06      	ldr	r3, [sp, #24]
 8009184:	601c      	str	r4, [r3, #0]
 8009186:	e6a7      	b.n	8008ed8 <__gethex+0x110>
 8009188:	f843 0b04 	str.w	r0, [r3], #4
 800918c:	4299      	cmp	r1, r3
 800918e:	d8da      	bhi.n	8009146 <__gethex+0x37e>
 8009190:	68ab      	ldr	r3, [r5, #8]
 8009192:	4599      	cmp	r9, r3
 8009194:	db12      	blt.n	80091bc <__gethex+0x3f4>
 8009196:	6869      	ldr	r1, [r5, #4]
 8009198:	9802      	ldr	r0, [sp, #8]
 800919a:	3101      	adds	r1, #1
 800919c:	f000 fa08 	bl	80095b0 <_Balloc>
 80091a0:	692a      	ldr	r2, [r5, #16]
 80091a2:	3202      	adds	r2, #2
 80091a4:	f105 010c 	add.w	r1, r5, #12
 80091a8:	4683      	mov	fp, r0
 80091aa:	0092      	lsls	r2, r2, #2
 80091ac:	300c      	adds	r0, #12
 80091ae:	f7fe f9bd 	bl	800752c <memcpy>
 80091b2:	4629      	mov	r1, r5
 80091b4:	9802      	ldr	r0, [sp, #8]
 80091b6:	f000 fa2f 	bl	8009618 <_Bfree>
 80091ba:	465d      	mov	r5, fp
 80091bc:	692b      	ldr	r3, [r5, #16]
 80091be:	1c5a      	adds	r2, r3, #1
 80091c0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80091c4:	612a      	str	r2, [r5, #16]
 80091c6:	2201      	movs	r2, #1
 80091c8:	615a      	str	r2, [r3, #20]
 80091ca:	e7c2      	b.n	8009152 <__gethex+0x38a>
 80091cc:	692a      	ldr	r2, [r5, #16]
 80091ce:	4591      	cmp	r9, r2
 80091d0:	da0b      	bge.n	80091ea <__gethex+0x422>
 80091d2:	2101      	movs	r1, #1
 80091d4:	4628      	mov	r0, r5
 80091d6:	f7ff fdad 	bl	8008d34 <rshift>
 80091da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091de:	3401      	adds	r4, #1
 80091e0:	429c      	cmp	r4, r3
 80091e2:	f73f aedc 	bgt.w	8008f9e <__gethex+0x1d6>
 80091e6:	2701      	movs	r7, #1
 80091e8:	e7c7      	b.n	800917a <__gethex+0x3b2>
 80091ea:	f016 061f 	ands.w	r6, r6, #31
 80091ee:	d0fa      	beq.n	80091e6 <__gethex+0x41e>
 80091f0:	449a      	add	sl, r3
 80091f2:	f1c6 0620 	rsb	r6, r6, #32
 80091f6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80091fa:	f000 fa9d 	bl	8009738 <__hi0bits>
 80091fe:	42b0      	cmp	r0, r6
 8009200:	dbe7      	blt.n	80091d2 <__gethex+0x40a>
 8009202:	e7f0      	b.n	80091e6 <__gethex+0x41e>

08009204 <L_shift>:
 8009204:	f1c2 0208 	rsb	r2, r2, #8
 8009208:	0092      	lsls	r2, r2, #2
 800920a:	b570      	push	{r4, r5, r6, lr}
 800920c:	f1c2 0620 	rsb	r6, r2, #32
 8009210:	6843      	ldr	r3, [r0, #4]
 8009212:	6804      	ldr	r4, [r0, #0]
 8009214:	fa03 f506 	lsl.w	r5, r3, r6
 8009218:	432c      	orrs	r4, r5
 800921a:	40d3      	lsrs	r3, r2
 800921c:	6004      	str	r4, [r0, #0]
 800921e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009222:	4288      	cmp	r0, r1
 8009224:	d3f4      	bcc.n	8009210 <L_shift+0xc>
 8009226:	bd70      	pop	{r4, r5, r6, pc}

08009228 <__match>:
 8009228:	b530      	push	{r4, r5, lr}
 800922a:	6803      	ldr	r3, [r0, #0]
 800922c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009230:	3301      	adds	r3, #1
 8009232:	b914      	cbnz	r4, 800923a <__match+0x12>
 8009234:	6003      	str	r3, [r0, #0]
 8009236:	2001      	movs	r0, #1
 8009238:	bd30      	pop	{r4, r5, pc}
 800923a:	781a      	ldrb	r2, [r3, #0]
 800923c:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009240:	2d19      	cmp	r5, #25
 8009242:	bf98      	it	ls
 8009244:	3220      	addls	r2, #32
 8009246:	42a2      	cmp	r2, r4
 8009248:	d0f0      	beq.n	800922c <__match+0x4>
 800924a:	2000      	movs	r0, #0
 800924c:	bd30      	pop	{r4, r5, pc}

0800924e <__hexnan>:
 800924e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009252:	680b      	ldr	r3, [r1, #0]
 8009254:	6801      	ldr	r1, [r0, #0]
 8009256:	115f      	asrs	r7, r3, #5
 8009258:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800925c:	f013 031f 	ands.w	r3, r3, #31
 8009260:	b087      	sub	sp, #28
 8009262:	bf18      	it	ne
 8009264:	3704      	addne	r7, #4
 8009266:	2500      	movs	r5, #0
 8009268:	1f3e      	subs	r6, r7, #4
 800926a:	4682      	mov	sl, r0
 800926c:	4690      	mov	r8, r2
 800926e:	9302      	str	r3, [sp, #8]
 8009270:	f847 5c04 	str.w	r5, [r7, #-4]
 8009274:	46b1      	mov	r9, r6
 8009276:	4634      	mov	r4, r6
 8009278:	9501      	str	r5, [sp, #4]
 800927a:	46ab      	mov	fp, r5
 800927c:	784a      	ldrb	r2, [r1, #1]
 800927e:	1c4b      	adds	r3, r1, #1
 8009280:	9303      	str	r3, [sp, #12]
 8009282:	b342      	cbz	r2, 80092d6 <__hexnan+0x88>
 8009284:	4610      	mov	r0, r2
 8009286:	9105      	str	r1, [sp, #20]
 8009288:	9204      	str	r2, [sp, #16]
 800928a:	f7ff fd88 	bl	8008d9e <__hexdig_fun>
 800928e:	2800      	cmp	r0, #0
 8009290:	d143      	bne.n	800931a <__hexnan+0xcc>
 8009292:	9a04      	ldr	r2, [sp, #16]
 8009294:	9905      	ldr	r1, [sp, #20]
 8009296:	2a20      	cmp	r2, #32
 8009298:	d818      	bhi.n	80092cc <__hexnan+0x7e>
 800929a:	9b01      	ldr	r3, [sp, #4]
 800929c:	459b      	cmp	fp, r3
 800929e:	dd13      	ble.n	80092c8 <__hexnan+0x7a>
 80092a0:	454c      	cmp	r4, r9
 80092a2:	d206      	bcs.n	80092b2 <__hexnan+0x64>
 80092a4:	2d07      	cmp	r5, #7
 80092a6:	dc04      	bgt.n	80092b2 <__hexnan+0x64>
 80092a8:	462a      	mov	r2, r5
 80092aa:	4649      	mov	r1, r9
 80092ac:	4620      	mov	r0, r4
 80092ae:	f7ff ffa9 	bl	8009204 <L_shift>
 80092b2:	4544      	cmp	r4, r8
 80092b4:	d944      	bls.n	8009340 <__hexnan+0xf2>
 80092b6:	2300      	movs	r3, #0
 80092b8:	f1a4 0904 	sub.w	r9, r4, #4
 80092bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80092c0:	f8cd b004 	str.w	fp, [sp, #4]
 80092c4:	464c      	mov	r4, r9
 80092c6:	461d      	mov	r5, r3
 80092c8:	9903      	ldr	r1, [sp, #12]
 80092ca:	e7d7      	b.n	800927c <__hexnan+0x2e>
 80092cc:	2a29      	cmp	r2, #41	; 0x29
 80092ce:	d14a      	bne.n	8009366 <__hexnan+0x118>
 80092d0:	3102      	adds	r1, #2
 80092d2:	f8ca 1000 	str.w	r1, [sl]
 80092d6:	f1bb 0f00 	cmp.w	fp, #0
 80092da:	d044      	beq.n	8009366 <__hexnan+0x118>
 80092dc:	454c      	cmp	r4, r9
 80092de:	d206      	bcs.n	80092ee <__hexnan+0xa0>
 80092e0:	2d07      	cmp	r5, #7
 80092e2:	dc04      	bgt.n	80092ee <__hexnan+0xa0>
 80092e4:	462a      	mov	r2, r5
 80092e6:	4649      	mov	r1, r9
 80092e8:	4620      	mov	r0, r4
 80092ea:	f7ff ff8b 	bl	8009204 <L_shift>
 80092ee:	4544      	cmp	r4, r8
 80092f0:	d928      	bls.n	8009344 <__hexnan+0xf6>
 80092f2:	4643      	mov	r3, r8
 80092f4:	f854 2b04 	ldr.w	r2, [r4], #4
 80092f8:	f843 2b04 	str.w	r2, [r3], #4
 80092fc:	42a6      	cmp	r6, r4
 80092fe:	d2f9      	bcs.n	80092f4 <__hexnan+0xa6>
 8009300:	2200      	movs	r2, #0
 8009302:	f843 2b04 	str.w	r2, [r3], #4
 8009306:	429e      	cmp	r6, r3
 8009308:	d2fb      	bcs.n	8009302 <__hexnan+0xb4>
 800930a:	6833      	ldr	r3, [r6, #0]
 800930c:	b91b      	cbnz	r3, 8009316 <__hexnan+0xc8>
 800930e:	4546      	cmp	r6, r8
 8009310:	d127      	bne.n	8009362 <__hexnan+0x114>
 8009312:	2301      	movs	r3, #1
 8009314:	6033      	str	r3, [r6, #0]
 8009316:	2005      	movs	r0, #5
 8009318:	e026      	b.n	8009368 <__hexnan+0x11a>
 800931a:	3501      	adds	r5, #1
 800931c:	2d08      	cmp	r5, #8
 800931e:	f10b 0b01 	add.w	fp, fp, #1
 8009322:	dd06      	ble.n	8009332 <__hexnan+0xe4>
 8009324:	4544      	cmp	r4, r8
 8009326:	d9cf      	bls.n	80092c8 <__hexnan+0x7a>
 8009328:	2300      	movs	r3, #0
 800932a:	f844 3c04 	str.w	r3, [r4, #-4]
 800932e:	2501      	movs	r5, #1
 8009330:	3c04      	subs	r4, #4
 8009332:	6822      	ldr	r2, [r4, #0]
 8009334:	f000 000f 	and.w	r0, r0, #15
 8009338:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800933c:	6020      	str	r0, [r4, #0]
 800933e:	e7c3      	b.n	80092c8 <__hexnan+0x7a>
 8009340:	2508      	movs	r5, #8
 8009342:	e7c1      	b.n	80092c8 <__hexnan+0x7a>
 8009344:	9b02      	ldr	r3, [sp, #8]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d0df      	beq.n	800930a <__hexnan+0xbc>
 800934a:	f04f 32ff 	mov.w	r2, #4294967295
 800934e:	f1c3 0320 	rsb	r3, r3, #32
 8009352:	fa22 f303 	lsr.w	r3, r2, r3
 8009356:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800935a:	401a      	ands	r2, r3
 800935c:	f847 2c04 	str.w	r2, [r7, #-4]
 8009360:	e7d3      	b.n	800930a <__hexnan+0xbc>
 8009362:	3e04      	subs	r6, #4
 8009364:	e7d1      	b.n	800930a <__hexnan+0xbc>
 8009366:	2004      	movs	r0, #4
 8009368:	b007      	add	sp, #28
 800936a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08009370 <_findenv_r>:
 8009370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009374:	4606      	mov	r6, r0
 8009376:	468a      	mov	sl, r1
 8009378:	4617      	mov	r7, r2
 800937a:	f000 fe0c 	bl	8009f96 <__env_lock>
 800937e:	4b1b      	ldr	r3, [pc, #108]	; (80093ec <_findenv_r+0x7c>)
 8009380:	f8d3 8000 	ldr.w	r8, [r3]
 8009384:	4699      	mov	r9, r3
 8009386:	f1b8 0f00 	cmp.w	r8, #0
 800938a:	d007      	beq.n	800939c <_findenv_r+0x2c>
 800938c:	4654      	mov	r4, sl
 800938e:	4623      	mov	r3, r4
 8009390:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009394:	b332      	cbz	r2, 80093e4 <_findenv_r+0x74>
 8009396:	2a3d      	cmp	r2, #61	; 0x3d
 8009398:	461c      	mov	r4, r3
 800939a:	d1f8      	bne.n	800938e <_findenv_r+0x1e>
 800939c:	4630      	mov	r0, r6
 800939e:	f000 fdfb 	bl	8009f98 <__env_unlock>
 80093a2:	2000      	movs	r0, #0
 80093a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a8:	f108 0804 	add.w	r8, r8, #4
 80093ac:	f8d8 0000 	ldr.w	r0, [r8]
 80093b0:	2800      	cmp	r0, #0
 80093b2:	d0f3      	beq.n	800939c <_findenv_r+0x2c>
 80093b4:	4622      	mov	r2, r4
 80093b6:	4651      	mov	r1, sl
 80093b8:	f000 fd28 	bl	8009e0c <strncmp>
 80093bc:	2800      	cmp	r0, #0
 80093be:	d1f3      	bne.n	80093a8 <_findenv_r+0x38>
 80093c0:	f8d8 3000 	ldr.w	r3, [r8]
 80093c4:	191d      	adds	r5, r3, r4
 80093c6:	5d1b      	ldrb	r3, [r3, r4]
 80093c8:	2b3d      	cmp	r3, #61	; 0x3d
 80093ca:	d1ed      	bne.n	80093a8 <_findenv_r+0x38>
 80093cc:	f8d9 3000 	ldr.w	r3, [r9]
 80093d0:	eba8 0303 	sub.w	r3, r8, r3
 80093d4:	109b      	asrs	r3, r3, #2
 80093d6:	4630      	mov	r0, r6
 80093d8:	603b      	str	r3, [r7, #0]
 80093da:	f000 fddd 	bl	8009f98 <__env_unlock>
 80093de:	1c68      	adds	r0, r5, #1
 80093e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e4:	eba4 040a 	sub.w	r4, r4, sl
 80093e8:	e7e0      	b.n	80093ac <_findenv_r+0x3c>
 80093ea:	bf00      	nop
 80093ec:	20000008 	.word	0x20000008

080093f0 <_getenv_r>:
 80093f0:	b507      	push	{r0, r1, r2, lr}
 80093f2:	aa01      	add	r2, sp, #4
 80093f4:	f7ff ffbc 	bl	8009370 <_findenv_r>
 80093f8:	b003      	add	sp, #12
 80093fa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009400 <_gettimeofday_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	4c07      	ldr	r4, [pc, #28]	; (8009420 <_gettimeofday_r+0x20>)
 8009404:	2300      	movs	r3, #0
 8009406:	4605      	mov	r5, r0
 8009408:	4608      	mov	r0, r1
 800940a:	4611      	mov	r1, r2
 800940c:	6023      	str	r3, [r4, #0]
 800940e:	f001 f9f7 	bl	800a800 <_gettimeofday>
 8009412:	1c43      	adds	r3, r0, #1
 8009414:	d102      	bne.n	800941c <_gettimeofday_r+0x1c>
 8009416:	6823      	ldr	r3, [r4, #0]
 8009418:	b103      	cbz	r3, 800941c <_gettimeofday_r+0x1c>
 800941a:	602b      	str	r3, [r5, #0]
 800941c:	bd38      	pop	{r3, r4, r5, pc}
 800941e:	bf00      	nop
 8009420:	20001c40 	.word	0x20001c40

08009424 <__gettzinfo>:
 8009424:	4800      	ldr	r0, [pc, #0]	; (8009428 <__gettzinfo+0x4>)
 8009426:	4770      	bx	lr
 8009428:	2000007c 	.word	0x2000007c

0800942c <gmtime_r>:
 800942c:	6802      	ldr	r2, [r0, #0]
 800942e:	4848      	ldr	r0, [pc, #288]	; (8009550 <gmtime_r+0x124>)
 8009430:	fb92 f3f0 	sdiv	r3, r2, r0
 8009434:	fb00 2013 	mls	r0, r0, r3, r2
 8009438:	2800      	cmp	r0, #0
 800943a:	bfb8      	it	lt
 800943c:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8009440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009442:	bfb8      	it	lt
 8009444:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8009448:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 800944c:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8009450:	fb90 f2f4 	sdiv	r2, r0, r4
 8009454:	fb04 0012 	mls	r0, r4, r2, r0
 8009458:	f04f 043c 	mov.w	r4, #60	; 0x3c
 800945c:	bfac      	ite	ge
 800945e:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 8009462:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8009466:	608a      	str	r2, [r1, #8]
 8009468:	fb90 f2f4 	sdiv	r2, r0, r4
 800946c:	fb04 0012 	mls	r0, r4, r2, r0
 8009470:	604a      	str	r2, [r1, #4]
 8009472:	6008      	str	r0, [r1, #0]
 8009474:	2207      	movs	r2, #7
 8009476:	1cd8      	adds	r0, r3, #3
 8009478:	fb90 f2f2 	sdiv	r2, r0, r2
 800947c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8009480:	1a82      	subs	r2, r0, r2
 8009482:	618a      	str	r2, [r1, #24]
 8009484:	4a33      	ldr	r2, [pc, #204]	; (8009554 <gmtime_r+0x128>)
 8009486:	4c34      	ldr	r4, [pc, #208]	; (8009558 <gmtime_r+0x12c>)
 8009488:	fb93 f4f4 	sdiv	r4, r3, r4
 800948c:	fb02 3304 	mla	r3, r2, r4, r3
 8009490:	f648 60ac 	movw	r0, #36524	; 0x8eac
 8009494:	fbb3 f0f0 	udiv	r0, r3, r0
 8009498:	4418      	add	r0, r3
 800949a:	f240 57b4 	movw	r7, #1460	; 0x5b4
 800949e:	fbb3 f2f7 	udiv	r2, r3, r7
 80094a2:	1a80      	subs	r0, r0, r2
 80094a4:	4a2d      	ldr	r2, [pc, #180]	; (800955c <gmtime_r+0x130>)
 80094a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80094aa:	1a82      	subs	r2, r0, r2
 80094ac:	f648 6094 	movw	r0, #36500	; 0x8e94
 80094b0:	fbb2 f0f0 	udiv	r0, r2, r0
 80094b4:	4403      	add	r3, r0
 80094b6:	f240 166d 	movw	r6, #365	; 0x16d
 80094ba:	fbb2 f5f6 	udiv	r5, r2, r6
 80094be:	fbb2 f2f7 	udiv	r2, r2, r7
 80094c2:	1a9a      	subs	r2, r3, r2
 80094c4:	fb06 2315 	mls	r3, r6, r5, r2
 80094c8:	2099      	movs	r0, #153	; 0x99
 80094ca:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80094ce:	1c5e      	adds	r6, r3, #1
 80094d0:	3202      	adds	r2, #2
 80094d2:	fbb2 f2f0 	udiv	r2, r2, r0
 80094d6:	2a0a      	cmp	r2, #10
 80094d8:	fb00 f002 	mul.w	r0, r0, r2
 80094dc:	f100 0002 	add.w	r0, r0, #2
 80094e0:	f04f 0705 	mov.w	r7, #5
 80094e4:	fbb0 f0f7 	udiv	r0, r0, r7
 80094e8:	eba6 0000 	sub.w	r0, r6, r0
 80094ec:	bf34      	ite	cc
 80094ee:	2602      	movcc	r6, #2
 80094f0:	f06f 0609 	mvncs.w	r6, #9
 80094f4:	4416      	add	r6, r2
 80094f6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80094fa:	fb02 5404 	mla	r4, r2, r4, r5
 80094fe:	2e01      	cmp	r6, #1
 8009500:	bf98      	it	ls
 8009502:	3401      	addls	r4, #1
 8009504:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8009508:	d30b      	bcc.n	8009522 <gmtime_r+0xf6>
 800950a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800950e:	61cb      	str	r3, [r1, #28]
 8009510:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 8009514:	2300      	movs	r3, #0
 8009516:	60c8      	str	r0, [r1, #12]
 8009518:	614c      	str	r4, [r1, #20]
 800951a:	610e      	str	r6, [r1, #16]
 800951c:	620b      	str	r3, [r1, #32]
 800951e:	4608      	mov	r0, r1
 8009520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009522:	07aa      	lsls	r2, r5, #30
 8009524:	d105      	bne.n	8009532 <gmtime_r+0x106>
 8009526:	2764      	movs	r7, #100	; 0x64
 8009528:	fbb5 f2f7 	udiv	r2, r5, r7
 800952c:	fb07 5212 	mls	r2, r7, r2, r5
 8009530:	b95a      	cbnz	r2, 800954a <gmtime_r+0x11e>
 8009532:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8009536:	fbb5 f2f7 	udiv	r2, r5, r7
 800953a:	fb07 5212 	mls	r2, r7, r2, r5
 800953e:	fab2 f282 	clz	r2, r2
 8009542:	0952      	lsrs	r2, r2, #5
 8009544:	333b      	adds	r3, #59	; 0x3b
 8009546:	4413      	add	r3, r2
 8009548:	e7e1      	b.n	800950e <gmtime_r+0xe2>
 800954a:	2201      	movs	r2, #1
 800954c:	e7fa      	b.n	8009544 <gmtime_r+0x118>
 800954e:	bf00      	nop
 8009550:	00015180 	.word	0x00015180
 8009554:	fffdc54f 	.word	0xfffdc54f
 8009558:	00023ab1 	.word	0x00023ab1
 800955c:	00023ab0 	.word	0x00023ab0

08009560 <__locale_ctype_ptr_l>:
 8009560:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009564:	4770      	bx	lr
	...

08009568 <__locale_ctype_ptr>:
 8009568:	4b04      	ldr	r3, [pc, #16]	; (800957c <__locale_ctype_ptr+0x14>)
 800956a:	4a05      	ldr	r2, [pc, #20]	; (8009580 <__locale_ctype_ptr+0x18>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	6a1b      	ldr	r3, [r3, #32]
 8009570:	2b00      	cmp	r3, #0
 8009572:	bf08      	it	eq
 8009574:	4613      	moveq	r3, r2
 8009576:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800957a:	4770      	bx	lr
 800957c:	20000010 	.word	0x20000010
 8009580:	200000bc 	.word	0x200000bc

08009584 <__localeconv_l>:
 8009584:	30f0      	adds	r0, #240	; 0xf0
 8009586:	4770      	bx	lr

08009588 <__ascii_mbtowc>:
 8009588:	b082      	sub	sp, #8
 800958a:	b901      	cbnz	r1, 800958e <__ascii_mbtowc+0x6>
 800958c:	a901      	add	r1, sp, #4
 800958e:	b142      	cbz	r2, 80095a2 <__ascii_mbtowc+0x1a>
 8009590:	b14b      	cbz	r3, 80095a6 <__ascii_mbtowc+0x1e>
 8009592:	7813      	ldrb	r3, [r2, #0]
 8009594:	600b      	str	r3, [r1, #0]
 8009596:	7812      	ldrb	r2, [r2, #0]
 8009598:	1c10      	adds	r0, r2, #0
 800959a:	bf18      	it	ne
 800959c:	2001      	movne	r0, #1
 800959e:	b002      	add	sp, #8
 80095a0:	4770      	bx	lr
 80095a2:	4610      	mov	r0, r2
 80095a4:	e7fb      	b.n	800959e <__ascii_mbtowc+0x16>
 80095a6:	f06f 0001 	mvn.w	r0, #1
 80095aa:	e7f8      	b.n	800959e <__ascii_mbtowc+0x16>

080095ac <__malloc_lock>:
 80095ac:	4770      	bx	lr

080095ae <__malloc_unlock>:
 80095ae:	4770      	bx	lr

080095b0 <_Balloc>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80095b4:	4604      	mov	r4, r0
 80095b6:	460e      	mov	r6, r1
 80095b8:	b93d      	cbnz	r5, 80095ca <_Balloc+0x1a>
 80095ba:	2010      	movs	r0, #16
 80095bc:	f7fd ffa6 	bl	800750c <malloc>
 80095c0:	6260      	str	r0, [r4, #36]	; 0x24
 80095c2:	6045      	str	r5, [r0, #4]
 80095c4:	6085      	str	r5, [r0, #8]
 80095c6:	6005      	str	r5, [r0, #0]
 80095c8:	60c5      	str	r5, [r0, #12]
 80095ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095cc:	68eb      	ldr	r3, [r5, #12]
 80095ce:	b183      	cbz	r3, 80095f2 <_Balloc+0x42>
 80095d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80095d8:	b9b8      	cbnz	r0, 800960a <_Balloc+0x5a>
 80095da:	2101      	movs	r1, #1
 80095dc:	fa01 f506 	lsl.w	r5, r1, r6
 80095e0:	1d6a      	adds	r2, r5, #5
 80095e2:	0092      	lsls	r2, r2, #2
 80095e4:	4620      	mov	r0, r4
 80095e6:	f000 fbcf 	bl	8009d88 <_calloc_r>
 80095ea:	b160      	cbz	r0, 8009606 <_Balloc+0x56>
 80095ec:	6046      	str	r6, [r0, #4]
 80095ee:	6085      	str	r5, [r0, #8]
 80095f0:	e00e      	b.n	8009610 <_Balloc+0x60>
 80095f2:	2221      	movs	r2, #33	; 0x21
 80095f4:	2104      	movs	r1, #4
 80095f6:	4620      	mov	r0, r4
 80095f8:	f000 fbc6 	bl	8009d88 <_calloc_r>
 80095fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095fe:	60e8      	str	r0, [r5, #12]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1e4      	bne.n	80095d0 <_Balloc+0x20>
 8009606:	2000      	movs	r0, #0
 8009608:	bd70      	pop	{r4, r5, r6, pc}
 800960a:	6802      	ldr	r2, [r0, #0]
 800960c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009610:	2300      	movs	r3, #0
 8009612:	6103      	str	r3, [r0, #16]
 8009614:	60c3      	str	r3, [r0, #12]
 8009616:	bd70      	pop	{r4, r5, r6, pc}

08009618 <_Bfree>:
 8009618:	b570      	push	{r4, r5, r6, lr}
 800961a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800961c:	4606      	mov	r6, r0
 800961e:	460d      	mov	r5, r1
 8009620:	b93c      	cbnz	r4, 8009632 <_Bfree+0x1a>
 8009622:	2010      	movs	r0, #16
 8009624:	f7fd ff72 	bl	800750c <malloc>
 8009628:	6270      	str	r0, [r6, #36]	; 0x24
 800962a:	6044      	str	r4, [r0, #4]
 800962c:	6084      	str	r4, [r0, #8]
 800962e:	6004      	str	r4, [r0, #0]
 8009630:	60c4      	str	r4, [r0, #12]
 8009632:	b13d      	cbz	r5, 8009644 <_Bfree+0x2c>
 8009634:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009636:	686a      	ldr	r2, [r5, #4]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800963e:	6029      	str	r1, [r5, #0]
 8009640:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009644:	bd70      	pop	{r4, r5, r6, pc}

08009646 <__multadd>:
 8009646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964a:	690d      	ldr	r5, [r1, #16]
 800964c:	461f      	mov	r7, r3
 800964e:	4606      	mov	r6, r0
 8009650:	460c      	mov	r4, r1
 8009652:	f101 0e14 	add.w	lr, r1, #20
 8009656:	2300      	movs	r3, #0
 8009658:	f8de 0000 	ldr.w	r0, [lr]
 800965c:	b281      	uxth	r1, r0
 800965e:	fb02 7101 	mla	r1, r2, r1, r7
 8009662:	0c0f      	lsrs	r7, r1, #16
 8009664:	0c00      	lsrs	r0, r0, #16
 8009666:	fb02 7000 	mla	r0, r2, r0, r7
 800966a:	b289      	uxth	r1, r1
 800966c:	3301      	adds	r3, #1
 800966e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009672:	429d      	cmp	r5, r3
 8009674:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009678:	f84e 1b04 	str.w	r1, [lr], #4
 800967c:	dcec      	bgt.n	8009658 <__multadd+0x12>
 800967e:	b1d7      	cbz	r7, 80096b6 <__multadd+0x70>
 8009680:	68a3      	ldr	r3, [r4, #8]
 8009682:	429d      	cmp	r5, r3
 8009684:	db12      	blt.n	80096ac <__multadd+0x66>
 8009686:	6861      	ldr	r1, [r4, #4]
 8009688:	4630      	mov	r0, r6
 800968a:	3101      	adds	r1, #1
 800968c:	f7ff ff90 	bl	80095b0 <_Balloc>
 8009690:	6922      	ldr	r2, [r4, #16]
 8009692:	3202      	adds	r2, #2
 8009694:	f104 010c 	add.w	r1, r4, #12
 8009698:	4680      	mov	r8, r0
 800969a:	0092      	lsls	r2, r2, #2
 800969c:	300c      	adds	r0, #12
 800969e:	f7fd ff45 	bl	800752c <memcpy>
 80096a2:	4621      	mov	r1, r4
 80096a4:	4630      	mov	r0, r6
 80096a6:	f7ff ffb7 	bl	8009618 <_Bfree>
 80096aa:	4644      	mov	r4, r8
 80096ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80096b0:	3501      	adds	r5, #1
 80096b2:	615f      	str	r7, [r3, #20]
 80096b4:	6125      	str	r5, [r4, #16]
 80096b6:	4620      	mov	r0, r4
 80096b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080096bc <__s2b>:
 80096bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096c0:	460c      	mov	r4, r1
 80096c2:	4615      	mov	r5, r2
 80096c4:	461f      	mov	r7, r3
 80096c6:	2209      	movs	r2, #9
 80096c8:	3308      	adds	r3, #8
 80096ca:	4606      	mov	r6, r0
 80096cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80096d0:	2100      	movs	r1, #0
 80096d2:	2201      	movs	r2, #1
 80096d4:	429a      	cmp	r2, r3
 80096d6:	db20      	blt.n	800971a <__s2b+0x5e>
 80096d8:	4630      	mov	r0, r6
 80096da:	f7ff ff69 	bl	80095b0 <_Balloc>
 80096de:	9b08      	ldr	r3, [sp, #32]
 80096e0:	6143      	str	r3, [r0, #20]
 80096e2:	2d09      	cmp	r5, #9
 80096e4:	f04f 0301 	mov.w	r3, #1
 80096e8:	6103      	str	r3, [r0, #16]
 80096ea:	dd19      	ble.n	8009720 <__s2b+0x64>
 80096ec:	f104 0909 	add.w	r9, r4, #9
 80096f0:	46c8      	mov	r8, r9
 80096f2:	442c      	add	r4, r5
 80096f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80096f8:	4601      	mov	r1, r0
 80096fa:	3b30      	subs	r3, #48	; 0x30
 80096fc:	220a      	movs	r2, #10
 80096fe:	4630      	mov	r0, r6
 8009700:	f7ff ffa1 	bl	8009646 <__multadd>
 8009704:	45a0      	cmp	r8, r4
 8009706:	d1f5      	bne.n	80096f4 <__s2b+0x38>
 8009708:	f1a5 0408 	sub.w	r4, r5, #8
 800970c:	444c      	add	r4, r9
 800970e:	1b2d      	subs	r5, r5, r4
 8009710:	1963      	adds	r3, r4, r5
 8009712:	42bb      	cmp	r3, r7
 8009714:	db07      	blt.n	8009726 <__s2b+0x6a>
 8009716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800971a:	0052      	lsls	r2, r2, #1
 800971c:	3101      	adds	r1, #1
 800971e:	e7d9      	b.n	80096d4 <__s2b+0x18>
 8009720:	340a      	adds	r4, #10
 8009722:	2509      	movs	r5, #9
 8009724:	e7f3      	b.n	800970e <__s2b+0x52>
 8009726:	f814 3b01 	ldrb.w	r3, [r4], #1
 800972a:	4601      	mov	r1, r0
 800972c:	3b30      	subs	r3, #48	; 0x30
 800972e:	220a      	movs	r2, #10
 8009730:	4630      	mov	r0, r6
 8009732:	f7ff ff88 	bl	8009646 <__multadd>
 8009736:	e7eb      	b.n	8009710 <__s2b+0x54>

08009738 <__hi0bits>:
 8009738:	0c02      	lsrs	r2, r0, #16
 800973a:	0412      	lsls	r2, r2, #16
 800973c:	4603      	mov	r3, r0
 800973e:	b9b2      	cbnz	r2, 800976e <__hi0bits+0x36>
 8009740:	0403      	lsls	r3, r0, #16
 8009742:	2010      	movs	r0, #16
 8009744:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009748:	bf04      	itt	eq
 800974a:	021b      	lsleq	r3, r3, #8
 800974c:	3008      	addeq	r0, #8
 800974e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009752:	bf04      	itt	eq
 8009754:	011b      	lsleq	r3, r3, #4
 8009756:	3004      	addeq	r0, #4
 8009758:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800975c:	bf04      	itt	eq
 800975e:	009b      	lsleq	r3, r3, #2
 8009760:	3002      	addeq	r0, #2
 8009762:	2b00      	cmp	r3, #0
 8009764:	db06      	blt.n	8009774 <__hi0bits+0x3c>
 8009766:	005b      	lsls	r3, r3, #1
 8009768:	d503      	bpl.n	8009772 <__hi0bits+0x3a>
 800976a:	3001      	adds	r0, #1
 800976c:	4770      	bx	lr
 800976e:	2000      	movs	r0, #0
 8009770:	e7e8      	b.n	8009744 <__hi0bits+0xc>
 8009772:	2020      	movs	r0, #32
 8009774:	4770      	bx	lr

08009776 <__lo0bits>:
 8009776:	6803      	ldr	r3, [r0, #0]
 8009778:	f013 0207 	ands.w	r2, r3, #7
 800977c:	4601      	mov	r1, r0
 800977e:	d00b      	beq.n	8009798 <__lo0bits+0x22>
 8009780:	07da      	lsls	r2, r3, #31
 8009782:	d423      	bmi.n	80097cc <__lo0bits+0x56>
 8009784:	0798      	lsls	r0, r3, #30
 8009786:	bf49      	itett	mi
 8009788:	085b      	lsrmi	r3, r3, #1
 800978a:	089b      	lsrpl	r3, r3, #2
 800978c:	2001      	movmi	r0, #1
 800978e:	600b      	strmi	r3, [r1, #0]
 8009790:	bf5c      	itt	pl
 8009792:	600b      	strpl	r3, [r1, #0]
 8009794:	2002      	movpl	r0, #2
 8009796:	4770      	bx	lr
 8009798:	b298      	uxth	r0, r3
 800979a:	b9a8      	cbnz	r0, 80097c8 <__lo0bits+0x52>
 800979c:	0c1b      	lsrs	r3, r3, #16
 800979e:	2010      	movs	r0, #16
 80097a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80097a4:	bf04      	itt	eq
 80097a6:	0a1b      	lsreq	r3, r3, #8
 80097a8:	3008      	addeq	r0, #8
 80097aa:	071a      	lsls	r2, r3, #28
 80097ac:	bf04      	itt	eq
 80097ae:	091b      	lsreq	r3, r3, #4
 80097b0:	3004      	addeq	r0, #4
 80097b2:	079a      	lsls	r2, r3, #30
 80097b4:	bf04      	itt	eq
 80097b6:	089b      	lsreq	r3, r3, #2
 80097b8:	3002      	addeq	r0, #2
 80097ba:	07da      	lsls	r2, r3, #31
 80097bc:	d402      	bmi.n	80097c4 <__lo0bits+0x4e>
 80097be:	085b      	lsrs	r3, r3, #1
 80097c0:	d006      	beq.n	80097d0 <__lo0bits+0x5a>
 80097c2:	3001      	adds	r0, #1
 80097c4:	600b      	str	r3, [r1, #0]
 80097c6:	4770      	bx	lr
 80097c8:	4610      	mov	r0, r2
 80097ca:	e7e9      	b.n	80097a0 <__lo0bits+0x2a>
 80097cc:	2000      	movs	r0, #0
 80097ce:	4770      	bx	lr
 80097d0:	2020      	movs	r0, #32
 80097d2:	4770      	bx	lr

080097d4 <__i2b>:
 80097d4:	b510      	push	{r4, lr}
 80097d6:	460c      	mov	r4, r1
 80097d8:	2101      	movs	r1, #1
 80097da:	f7ff fee9 	bl	80095b0 <_Balloc>
 80097de:	2201      	movs	r2, #1
 80097e0:	6144      	str	r4, [r0, #20]
 80097e2:	6102      	str	r2, [r0, #16]
 80097e4:	bd10      	pop	{r4, pc}

080097e6 <__multiply>:
 80097e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ea:	4614      	mov	r4, r2
 80097ec:	690a      	ldr	r2, [r1, #16]
 80097ee:	6923      	ldr	r3, [r4, #16]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	bfb8      	it	lt
 80097f4:	460b      	movlt	r3, r1
 80097f6:	4689      	mov	r9, r1
 80097f8:	bfbc      	itt	lt
 80097fa:	46a1      	movlt	r9, r4
 80097fc:	461c      	movlt	r4, r3
 80097fe:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009802:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009806:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800980a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800980e:	eb07 060a 	add.w	r6, r7, sl
 8009812:	429e      	cmp	r6, r3
 8009814:	bfc8      	it	gt
 8009816:	3101      	addgt	r1, #1
 8009818:	f7ff feca 	bl	80095b0 <_Balloc>
 800981c:	f100 0514 	add.w	r5, r0, #20
 8009820:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009824:	462b      	mov	r3, r5
 8009826:	2200      	movs	r2, #0
 8009828:	4543      	cmp	r3, r8
 800982a:	d316      	bcc.n	800985a <__multiply+0x74>
 800982c:	f104 0214 	add.w	r2, r4, #20
 8009830:	f109 0114 	add.w	r1, r9, #20
 8009834:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8009838:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800983c:	9301      	str	r3, [sp, #4]
 800983e:	9c01      	ldr	r4, [sp, #4]
 8009840:	4294      	cmp	r4, r2
 8009842:	4613      	mov	r3, r2
 8009844:	d80c      	bhi.n	8009860 <__multiply+0x7a>
 8009846:	2e00      	cmp	r6, #0
 8009848:	dd03      	ble.n	8009852 <__multiply+0x6c>
 800984a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800984e:	2b00      	cmp	r3, #0
 8009850:	d054      	beq.n	80098fc <__multiply+0x116>
 8009852:	6106      	str	r6, [r0, #16]
 8009854:	b003      	add	sp, #12
 8009856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985a:	f843 2b04 	str.w	r2, [r3], #4
 800985e:	e7e3      	b.n	8009828 <__multiply+0x42>
 8009860:	f8b3 a000 	ldrh.w	sl, [r3]
 8009864:	3204      	adds	r2, #4
 8009866:	f1ba 0f00 	cmp.w	sl, #0
 800986a:	d020      	beq.n	80098ae <__multiply+0xc8>
 800986c:	46ae      	mov	lr, r5
 800986e:	4689      	mov	r9, r1
 8009870:	f04f 0c00 	mov.w	ip, #0
 8009874:	f859 4b04 	ldr.w	r4, [r9], #4
 8009878:	f8be b000 	ldrh.w	fp, [lr]
 800987c:	b2a3      	uxth	r3, r4
 800987e:	fb0a b303 	mla	r3, sl, r3, fp
 8009882:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8009886:	f8de 4000 	ldr.w	r4, [lr]
 800988a:	4463      	add	r3, ip
 800988c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009890:	fb0a c40b 	mla	r4, sl, fp, ip
 8009894:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009898:	b29b      	uxth	r3, r3
 800989a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800989e:	454f      	cmp	r7, r9
 80098a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80098a4:	f84e 3b04 	str.w	r3, [lr], #4
 80098a8:	d8e4      	bhi.n	8009874 <__multiply+0x8e>
 80098aa:	f8ce c000 	str.w	ip, [lr]
 80098ae:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80098b2:	f1b9 0f00 	cmp.w	r9, #0
 80098b6:	d01f      	beq.n	80098f8 <__multiply+0x112>
 80098b8:	682b      	ldr	r3, [r5, #0]
 80098ba:	46ae      	mov	lr, r5
 80098bc:	468c      	mov	ip, r1
 80098be:	f04f 0a00 	mov.w	sl, #0
 80098c2:	f8bc 4000 	ldrh.w	r4, [ip]
 80098c6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80098ca:	fb09 b404 	mla	r4, r9, r4, fp
 80098ce:	44a2      	add	sl, r4
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80098d6:	f84e 3b04 	str.w	r3, [lr], #4
 80098da:	f85c 3b04 	ldr.w	r3, [ip], #4
 80098de:	f8be 4000 	ldrh.w	r4, [lr]
 80098e2:	0c1b      	lsrs	r3, r3, #16
 80098e4:	fb09 4303 	mla	r3, r9, r3, r4
 80098e8:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80098ec:	4567      	cmp	r7, ip
 80098ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80098f2:	d8e6      	bhi.n	80098c2 <__multiply+0xdc>
 80098f4:	f8ce 3000 	str.w	r3, [lr]
 80098f8:	3504      	adds	r5, #4
 80098fa:	e7a0      	b.n	800983e <__multiply+0x58>
 80098fc:	3e01      	subs	r6, #1
 80098fe:	e7a2      	b.n	8009846 <__multiply+0x60>

08009900 <__pow5mult>:
 8009900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009904:	4615      	mov	r5, r2
 8009906:	f012 0203 	ands.w	r2, r2, #3
 800990a:	4606      	mov	r6, r0
 800990c:	460f      	mov	r7, r1
 800990e:	d007      	beq.n	8009920 <__pow5mult+0x20>
 8009910:	3a01      	subs	r2, #1
 8009912:	4c21      	ldr	r4, [pc, #132]	; (8009998 <__pow5mult+0x98>)
 8009914:	2300      	movs	r3, #0
 8009916:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800991a:	f7ff fe94 	bl	8009646 <__multadd>
 800991e:	4607      	mov	r7, r0
 8009920:	10ad      	asrs	r5, r5, #2
 8009922:	d035      	beq.n	8009990 <__pow5mult+0x90>
 8009924:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009926:	b93c      	cbnz	r4, 8009938 <__pow5mult+0x38>
 8009928:	2010      	movs	r0, #16
 800992a:	f7fd fdef 	bl	800750c <malloc>
 800992e:	6270      	str	r0, [r6, #36]	; 0x24
 8009930:	6044      	str	r4, [r0, #4]
 8009932:	6084      	str	r4, [r0, #8]
 8009934:	6004      	str	r4, [r0, #0]
 8009936:	60c4      	str	r4, [r0, #12]
 8009938:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800993c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009940:	b94c      	cbnz	r4, 8009956 <__pow5mult+0x56>
 8009942:	f240 2171 	movw	r1, #625	; 0x271
 8009946:	4630      	mov	r0, r6
 8009948:	f7ff ff44 	bl	80097d4 <__i2b>
 800994c:	2300      	movs	r3, #0
 800994e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009952:	4604      	mov	r4, r0
 8009954:	6003      	str	r3, [r0, #0]
 8009956:	f04f 0800 	mov.w	r8, #0
 800995a:	07eb      	lsls	r3, r5, #31
 800995c:	d50a      	bpl.n	8009974 <__pow5mult+0x74>
 800995e:	4639      	mov	r1, r7
 8009960:	4622      	mov	r2, r4
 8009962:	4630      	mov	r0, r6
 8009964:	f7ff ff3f 	bl	80097e6 <__multiply>
 8009968:	4639      	mov	r1, r7
 800996a:	4681      	mov	r9, r0
 800996c:	4630      	mov	r0, r6
 800996e:	f7ff fe53 	bl	8009618 <_Bfree>
 8009972:	464f      	mov	r7, r9
 8009974:	106d      	asrs	r5, r5, #1
 8009976:	d00b      	beq.n	8009990 <__pow5mult+0x90>
 8009978:	6820      	ldr	r0, [r4, #0]
 800997a:	b938      	cbnz	r0, 800998c <__pow5mult+0x8c>
 800997c:	4622      	mov	r2, r4
 800997e:	4621      	mov	r1, r4
 8009980:	4630      	mov	r0, r6
 8009982:	f7ff ff30 	bl	80097e6 <__multiply>
 8009986:	6020      	str	r0, [r4, #0]
 8009988:	f8c0 8000 	str.w	r8, [r0]
 800998c:	4604      	mov	r4, r0
 800998e:	e7e4      	b.n	800995a <__pow5mult+0x5a>
 8009990:	4638      	mov	r0, r7
 8009992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009996:	bf00      	nop
 8009998:	0800aba8 	.word	0x0800aba8

0800999c <__lshift>:
 800999c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099a0:	460c      	mov	r4, r1
 80099a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80099a6:	6923      	ldr	r3, [r4, #16]
 80099a8:	6849      	ldr	r1, [r1, #4]
 80099aa:	eb0a 0903 	add.w	r9, sl, r3
 80099ae:	68a3      	ldr	r3, [r4, #8]
 80099b0:	4607      	mov	r7, r0
 80099b2:	4616      	mov	r6, r2
 80099b4:	f109 0501 	add.w	r5, r9, #1
 80099b8:	42ab      	cmp	r3, r5
 80099ba:	db31      	blt.n	8009a20 <__lshift+0x84>
 80099bc:	4638      	mov	r0, r7
 80099be:	f7ff fdf7 	bl	80095b0 <_Balloc>
 80099c2:	2200      	movs	r2, #0
 80099c4:	4680      	mov	r8, r0
 80099c6:	f100 0314 	add.w	r3, r0, #20
 80099ca:	4611      	mov	r1, r2
 80099cc:	4552      	cmp	r2, sl
 80099ce:	db2a      	blt.n	8009a26 <__lshift+0x8a>
 80099d0:	6920      	ldr	r0, [r4, #16]
 80099d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099d6:	f104 0114 	add.w	r1, r4, #20
 80099da:	f016 021f 	ands.w	r2, r6, #31
 80099de:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80099e2:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80099e6:	d022      	beq.n	8009a2e <__lshift+0x92>
 80099e8:	f1c2 0c20 	rsb	ip, r2, #32
 80099ec:	2000      	movs	r0, #0
 80099ee:	680e      	ldr	r6, [r1, #0]
 80099f0:	4096      	lsls	r6, r2
 80099f2:	4330      	orrs	r0, r6
 80099f4:	f843 0b04 	str.w	r0, [r3], #4
 80099f8:	f851 0b04 	ldr.w	r0, [r1], #4
 80099fc:	458e      	cmp	lr, r1
 80099fe:	fa20 f00c 	lsr.w	r0, r0, ip
 8009a02:	d8f4      	bhi.n	80099ee <__lshift+0x52>
 8009a04:	6018      	str	r0, [r3, #0]
 8009a06:	b108      	cbz	r0, 8009a0c <__lshift+0x70>
 8009a08:	f109 0502 	add.w	r5, r9, #2
 8009a0c:	3d01      	subs	r5, #1
 8009a0e:	4638      	mov	r0, r7
 8009a10:	f8c8 5010 	str.w	r5, [r8, #16]
 8009a14:	4621      	mov	r1, r4
 8009a16:	f7ff fdff 	bl	8009618 <_Bfree>
 8009a1a:	4640      	mov	r0, r8
 8009a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a20:	3101      	adds	r1, #1
 8009a22:	005b      	lsls	r3, r3, #1
 8009a24:	e7c8      	b.n	80099b8 <__lshift+0x1c>
 8009a26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009a2a:	3201      	adds	r2, #1
 8009a2c:	e7ce      	b.n	80099cc <__lshift+0x30>
 8009a2e:	3b04      	subs	r3, #4
 8009a30:	f851 2b04 	ldr.w	r2, [r1], #4
 8009a34:	f843 2f04 	str.w	r2, [r3, #4]!
 8009a38:	458e      	cmp	lr, r1
 8009a3a:	d8f9      	bhi.n	8009a30 <__lshift+0x94>
 8009a3c:	e7e6      	b.n	8009a0c <__lshift+0x70>

08009a3e <__mcmp>:
 8009a3e:	6903      	ldr	r3, [r0, #16]
 8009a40:	690a      	ldr	r2, [r1, #16]
 8009a42:	1a9b      	subs	r3, r3, r2
 8009a44:	b530      	push	{r4, r5, lr}
 8009a46:	d10c      	bne.n	8009a62 <__mcmp+0x24>
 8009a48:	0092      	lsls	r2, r2, #2
 8009a4a:	3014      	adds	r0, #20
 8009a4c:	3114      	adds	r1, #20
 8009a4e:	1884      	adds	r4, r0, r2
 8009a50:	4411      	add	r1, r2
 8009a52:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009a56:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009a5a:	4295      	cmp	r5, r2
 8009a5c:	d003      	beq.n	8009a66 <__mcmp+0x28>
 8009a5e:	d305      	bcc.n	8009a6c <__mcmp+0x2e>
 8009a60:	2301      	movs	r3, #1
 8009a62:	4618      	mov	r0, r3
 8009a64:	bd30      	pop	{r4, r5, pc}
 8009a66:	42a0      	cmp	r0, r4
 8009a68:	d3f3      	bcc.n	8009a52 <__mcmp+0x14>
 8009a6a:	e7fa      	b.n	8009a62 <__mcmp+0x24>
 8009a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a70:	e7f7      	b.n	8009a62 <__mcmp+0x24>

08009a72 <__mdiff>:
 8009a72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a76:	460d      	mov	r5, r1
 8009a78:	4607      	mov	r7, r0
 8009a7a:	4611      	mov	r1, r2
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	4614      	mov	r4, r2
 8009a80:	f7ff ffdd 	bl	8009a3e <__mcmp>
 8009a84:	1e06      	subs	r6, r0, #0
 8009a86:	d108      	bne.n	8009a9a <__mdiff+0x28>
 8009a88:	4631      	mov	r1, r6
 8009a8a:	4638      	mov	r0, r7
 8009a8c:	f7ff fd90 	bl	80095b0 <_Balloc>
 8009a90:	2301      	movs	r3, #1
 8009a92:	6103      	str	r3, [r0, #16]
 8009a94:	6146      	str	r6, [r0, #20]
 8009a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a9a:	bfa4      	itt	ge
 8009a9c:	4623      	movge	r3, r4
 8009a9e:	462c      	movge	r4, r5
 8009aa0:	4638      	mov	r0, r7
 8009aa2:	6861      	ldr	r1, [r4, #4]
 8009aa4:	bfa6      	itte	ge
 8009aa6:	461d      	movge	r5, r3
 8009aa8:	2600      	movge	r6, #0
 8009aaa:	2601      	movlt	r6, #1
 8009aac:	f7ff fd80 	bl	80095b0 <_Balloc>
 8009ab0:	692b      	ldr	r3, [r5, #16]
 8009ab2:	60c6      	str	r6, [r0, #12]
 8009ab4:	6926      	ldr	r6, [r4, #16]
 8009ab6:	f105 0914 	add.w	r9, r5, #20
 8009aba:	f104 0214 	add.w	r2, r4, #20
 8009abe:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009ac2:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009ac6:	f100 0514 	add.w	r5, r0, #20
 8009aca:	f04f 0c00 	mov.w	ip, #0
 8009ace:	f852 ab04 	ldr.w	sl, [r2], #4
 8009ad2:	f859 4b04 	ldr.w	r4, [r9], #4
 8009ad6:	fa1c f18a 	uxtah	r1, ip, sl
 8009ada:	b2a3      	uxth	r3, r4
 8009adc:	1ac9      	subs	r1, r1, r3
 8009ade:	0c23      	lsrs	r3, r4, #16
 8009ae0:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009ae4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009ae8:	b289      	uxth	r1, r1
 8009aea:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009aee:	45c8      	cmp	r8, r9
 8009af0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009af4:	4696      	mov	lr, r2
 8009af6:	f845 3b04 	str.w	r3, [r5], #4
 8009afa:	d8e8      	bhi.n	8009ace <__mdiff+0x5c>
 8009afc:	45be      	cmp	lr, r7
 8009afe:	d305      	bcc.n	8009b0c <__mdiff+0x9a>
 8009b00:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009b04:	b18b      	cbz	r3, 8009b2a <__mdiff+0xb8>
 8009b06:	6106      	str	r6, [r0, #16]
 8009b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b0c:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009b10:	fa1c f381 	uxtah	r3, ip, r1
 8009b14:	141a      	asrs	r2, r3, #16
 8009b16:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009b24:	f845 3b04 	str.w	r3, [r5], #4
 8009b28:	e7e8      	b.n	8009afc <__mdiff+0x8a>
 8009b2a:	3e01      	subs	r6, #1
 8009b2c:	e7e8      	b.n	8009b00 <__mdiff+0x8e>
	...

08009b30 <__ulp>:
 8009b30:	4b12      	ldr	r3, [pc, #72]	; (8009b7c <__ulp+0x4c>)
 8009b32:	ee10 2a90 	vmov	r2, s1
 8009b36:	401a      	ands	r2, r3
 8009b38:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	dd04      	ble.n	8009b4a <__ulp+0x1a>
 8009b40:	2000      	movs	r0, #0
 8009b42:	4619      	mov	r1, r3
 8009b44:	ec41 0b10 	vmov	d0, r0, r1
 8009b48:	4770      	bx	lr
 8009b4a:	425b      	negs	r3, r3
 8009b4c:	151b      	asrs	r3, r3, #20
 8009b4e:	2b13      	cmp	r3, #19
 8009b50:	f04f 0000 	mov.w	r0, #0
 8009b54:	f04f 0100 	mov.w	r1, #0
 8009b58:	dc04      	bgt.n	8009b64 <__ulp+0x34>
 8009b5a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009b5e:	fa42 f103 	asr.w	r1, r2, r3
 8009b62:	e7ef      	b.n	8009b44 <__ulp+0x14>
 8009b64:	3b14      	subs	r3, #20
 8009b66:	2b1e      	cmp	r3, #30
 8009b68:	f04f 0201 	mov.w	r2, #1
 8009b6c:	bfda      	itte	le
 8009b6e:	f1c3 031f 	rsble	r3, r3, #31
 8009b72:	fa02 f303 	lslle.w	r3, r2, r3
 8009b76:	4613      	movgt	r3, r2
 8009b78:	4618      	mov	r0, r3
 8009b7a:	e7e3      	b.n	8009b44 <__ulp+0x14>
 8009b7c:	7ff00000 	.word	0x7ff00000

08009b80 <__b2d>:
 8009b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b82:	6905      	ldr	r5, [r0, #16]
 8009b84:	f100 0714 	add.w	r7, r0, #20
 8009b88:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009b8c:	1f2e      	subs	r6, r5, #4
 8009b8e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009b92:	4620      	mov	r0, r4
 8009b94:	f7ff fdd0 	bl	8009738 <__hi0bits>
 8009b98:	f1c0 0320 	rsb	r3, r0, #32
 8009b9c:	280a      	cmp	r0, #10
 8009b9e:	600b      	str	r3, [r1, #0]
 8009ba0:	f8df e074 	ldr.w	lr, [pc, #116]	; 8009c18 <__b2d+0x98>
 8009ba4:	dc14      	bgt.n	8009bd0 <__b2d+0x50>
 8009ba6:	f1c0 0c0b 	rsb	ip, r0, #11
 8009baa:	fa24 f10c 	lsr.w	r1, r4, ip
 8009bae:	42b7      	cmp	r7, r6
 8009bb0:	ea41 030e 	orr.w	r3, r1, lr
 8009bb4:	bf34      	ite	cc
 8009bb6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009bba:	2100      	movcs	r1, #0
 8009bbc:	3015      	adds	r0, #21
 8009bbe:	fa04 f000 	lsl.w	r0, r4, r0
 8009bc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8009bc6:	ea40 0201 	orr.w	r2, r0, r1
 8009bca:	ec43 2b10 	vmov	d0, r2, r3
 8009bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bd0:	42b7      	cmp	r7, r6
 8009bd2:	bf3a      	itte	cc
 8009bd4:	f1a5 0608 	subcc.w	r6, r5, #8
 8009bd8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009bdc:	2100      	movcs	r1, #0
 8009bde:	380b      	subs	r0, #11
 8009be0:	d015      	beq.n	8009c0e <__b2d+0x8e>
 8009be2:	4084      	lsls	r4, r0
 8009be4:	f1c0 0520 	rsb	r5, r0, #32
 8009be8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009bec:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009bf0:	42be      	cmp	r6, r7
 8009bf2:	fa21 fe05 	lsr.w	lr, r1, r5
 8009bf6:	ea44 030e 	orr.w	r3, r4, lr
 8009bfa:	bf8c      	ite	hi
 8009bfc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009c00:	2400      	movls	r4, #0
 8009c02:	fa01 f000 	lsl.w	r0, r1, r0
 8009c06:	40ec      	lsrs	r4, r5
 8009c08:	ea40 0204 	orr.w	r2, r0, r4
 8009c0c:	e7dd      	b.n	8009bca <__b2d+0x4a>
 8009c0e:	ea44 030e 	orr.w	r3, r4, lr
 8009c12:	460a      	mov	r2, r1
 8009c14:	e7d9      	b.n	8009bca <__b2d+0x4a>
 8009c16:	bf00      	nop
 8009c18:	3ff00000 	.word	0x3ff00000

08009c1c <__d2b>:
 8009c1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c20:	460e      	mov	r6, r1
 8009c22:	2101      	movs	r1, #1
 8009c24:	ec59 8b10 	vmov	r8, r9, d0
 8009c28:	4615      	mov	r5, r2
 8009c2a:	f7ff fcc1 	bl	80095b0 <_Balloc>
 8009c2e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009c32:	4607      	mov	r7, r0
 8009c34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c38:	bb34      	cbnz	r4, 8009c88 <__d2b+0x6c>
 8009c3a:	9301      	str	r3, [sp, #4]
 8009c3c:	f1b8 0f00 	cmp.w	r8, #0
 8009c40:	d027      	beq.n	8009c92 <__d2b+0x76>
 8009c42:	a802      	add	r0, sp, #8
 8009c44:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009c48:	f7ff fd95 	bl	8009776 <__lo0bits>
 8009c4c:	9900      	ldr	r1, [sp, #0]
 8009c4e:	b1f0      	cbz	r0, 8009c8e <__d2b+0x72>
 8009c50:	9a01      	ldr	r2, [sp, #4]
 8009c52:	f1c0 0320 	rsb	r3, r0, #32
 8009c56:	fa02 f303 	lsl.w	r3, r2, r3
 8009c5a:	430b      	orrs	r3, r1
 8009c5c:	40c2      	lsrs	r2, r0
 8009c5e:	617b      	str	r3, [r7, #20]
 8009c60:	9201      	str	r2, [sp, #4]
 8009c62:	9b01      	ldr	r3, [sp, #4]
 8009c64:	61bb      	str	r3, [r7, #24]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	bf14      	ite	ne
 8009c6a:	2102      	movne	r1, #2
 8009c6c:	2101      	moveq	r1, #1
 8009c6e:	6139      	str	r1, [r7, #16]
 8009c70:	b1c4      	cbz	r4, 8009ca4 <__d2b+0x88>
 8009c72:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009c76:	4404      	add	r4, r0
 8009c78:	6034      	str	r4, [r6, #0]
 8009c7a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c7e:	6028      	str	r0, [r5, #0]
 8009c80:	4638      	mov	r0, r7
 8009c82:	b003      	add	sp, #12
 8009c84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c8c:	e7d5      	b.n	8009c3a <__d2b+0x1e>
 8009c8e:	6179      	str	r1, [r7, #20]
 8009c90:	e7e7      	b.n	8009c62 <__d2b+0x46>
 8009c92:	a801      	add	r0, sp, #4
 8009c94:	f7ff fd6f 	bl	8009776 <__lo0bits>
 8009c98:	9b01      	ldr	r3, [sp, #4]
 8009c9a:	617b      	str	r3, [r7, #20]
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	6139      	str	r1, [r7, #16]
 8009ca0:	3020      	adds	r0, #32
 8009ca2:	e7e5      	b.n	8009c70 <__d2b+0x54>
 8009ca4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009ca8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009cac:	6030      	str	r0, [r6, #0]
 8009cae:	6918      	ldr	r0, [r3, #16]
 8009cb0:	f7ff fd42 	bl	8009738 <__hi0bits>
 8009cb4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009cb8:	e7e1      	b.n	8009c7e <__d2b+0x62>

08009cba <__ratio>:
 8009cba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009cbe:	4688      	mov	r8, r1
 8009cc0:	4669      	mov	r1, sp
 8009cc2:	4681      	mov	r9, r0
 8009cc4:	f7ff ff5c 	bl	8009b80 <__b2d>
 8009cc8:	a901      	add	r1, sp, #4
 8009cca:	4640      	mov	r0, r8
 8009ccc:	ec55 4b10 	vmov	r4, r5, d0
 8009cd0:	f7ff ff56 	bl	8009b80 <__b2d>
 8009cd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009cd8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009cdc:	1a9a      	subs	r2, r3, r2
 8009cde:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8009ce2:	1acb      	subs	r3, r1, r3
 8009ce4:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009ce8:	ec57 6b10 	vmov	r6, r7, d0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	bfd6      	itet	le
 8009cf0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009cf4:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8009cf8:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8009cfc:	4632      	mov	r2, r6
 8009cfe:	463b      	mov	r3, r7
 8009d00:	4620      	mov	r0, r4
 8009d02:	4629      	mov	r1, r5
 8009d04:	f7f6 fdae 	bl	8000864 <__aeabi_ddiv>
 8009d08:	ec41 0b10 	vmov	d0, r0, r1
 8009d0c:	b003      	add	sp, #12
 8009d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009d12 <__copybits>:
 8009d12:	3901      	subs	r1, #1
 8009d14:	b510      	push	{r4, lr}
 8009d16:	1149      	asrs	r1, r1, #5
 8009d18:	6914      	ldr	r4, [r2, #16]
 8009d1a:	3101      	adds	r1, #1
 8009d1c:	f102 0314 	add.w	r3, r2, #20
 8009d20:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d24:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d28:	42a3      	cmp	r3, r4
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	d303      	bcc.n	8009d36 <__copybits+0x24>
 8009d2e:	2300      	movs	r3, #0
 8009d30:	428a      	cmp	r2, r1
 8009d32:	d305      	bcc.n	8009d40 <__copybits+0x2e>
 8009d34:	bd10      	pop	{r4, pc}
 8009d36:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d3a:	f840 2b04 	str.w	r2, [r0], #4
 8009d3e:	e7f3      	b.n	8009d28 <__copybits+0x16>
 8009d40:	f842 3b04 	str.w	r3, [r2], #4
 8009d44:	e7f4      	b.n	8009d30 <__copybits+0x1e>

08009d46 <__any_on>:
 8009d46:	f100 0214 	add.w	r2, r0, #20
 8009d4a:	6900      	ldr	r0, [r0, #16]
 8009d4c:	114b      	asrs	r3, r1, #5
 8009d4e:	4298      	cmp	r0, r3
 8009d50:	b510      	push	{r4, lr}
 8009d52:	db11      	blt.n	8009d78 <__any_on+0x32>
 8009d54:	dd0a      	ble.n	8009d6c <__any_on+0x26>
 8009d56:	f011 011f 	ands.w	r1, r1, #31
 8009d5a:	d007      	beq.n	8009d6c <__any_on+0x26>
 8009d5c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d60:	fa24 f001 	lsr.w	r0, r4, r1
 8009d64:	fa00 f101 	lsl.w	r1, r0, r1
 8009d68:	428c      	cmp	r4, r1
 8009d6a:	d10b      	bne.n	8009d84 <__any_on+0x3e>
 8009d6c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d803      	bhi.n	8009d7c <__any_on+0x36>
 8009d74:	2000      	movs	r0, #0
 8009d76:	bd10      	pop	{r4, pc}
 8009d78:	4603      	mov	r3, r0
 8009d7a:	e7f7      	b.n	8009d6c <__any_on+0x26>
 8009d7c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d80:	2900      	cmp	r1, #0
 8009d82:	d0f5      	beq.n	8009d70 <__any_on+0x2a>
 8009d84:	2001      	movs	r0, #1
 8009d86:	bd10      	pop	{r4, pc}

08009d88 <_calloc_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	fb02 f401 	mul.w	r4, r2, r1
 8009d8e:	4621      	mov	r1, r4
 8009d90:	f7fd fe8a 	bl	8007aa8 <_malloc_r>
 8009d94:	4605      	mov	r5, r0
 8009d96:	b118      	cbz	r0, 8009da0 <_calloc_r+0x18>
 8009d98:	4622      	mov	r2, r4
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	f7fd fbd1 	bl	8007542 <memset>
 8009da0:	4628      	mov	r0, r5
 8009da2:	bd38      	pop	{r3, r4, r5, pc}

08009da4 <siscanf>:
 8009da4:	b40e      	push	{r1, r2, r3}
 8009da6:	b530      	push	{r4, r5, lr}
 8009da8:	b09c      	sub	sp, #112	; 0x70
 8009daa:	ac1f      	add	r4, sp, #124	; 0x7c
 8009dac:	f44f 7201 	mov.w	r2, #516	; 0x204
 8009db0:	f854 5b04 	ldr.w	r5, [r4], #4
 8009db4:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009db8:	9002      	str	r0, [sp, #8]
 8009dba:	9006      	str	r0, [sp, #24]
 8009dbc:	f7f6 fa12 	bl	80001e4 <strlen>
 8009dc0:	4b0b      	ldr	r3, [pc, #44]	; (8009df0 <siscanf+0x4c>)
 8009dc2:	9003      	str	r0, [sp, #12]
 8009dc4:	9007      	str	r0, [sp, #28]
 8009dc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dc8:	480a      	ldr	r0, [pc, #40]	; (8009df4 <siscanf+0x50>)
 8009dca:	9401      	str	r4, [sp, #4]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	930f      	str	r3, [sp, #60]	; 0x3c
 8009dd0:	9314      	str	r3, [sp, #80]	; 0x50
 8009dd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009dd6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009dda:	462a      	mov	r2, r5
 8009ddc:	4623      	mov	r3, r4
 8009dde:	a902      	add	r1, sp, #8
 8009de0:	6800      	ldr	r0, [r0, #0]
 8009de2:	f000 f935 	bl	800a050 <__ssvfiscanf_r>
 8009de6:	b01c      	add	sp, #112	; 0x70
 8009de8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009dec:	b003      	add	sp, #12
 8009dee:	4770      	bx	lr
 8009df0:	08009df9 	.word	0x08009df9
 8009df4:	20000010 	.word	0x20000010

08009df8 <__seofread>:
 8009df8:	2000      	movs	r0, #0
 8009dfa:	4770      	bx	lr

08009dfc <strcpy>:
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e02:	f803 2b01 	strb.w	r2, [r3], #1
 8009e06:	2a00      	cmp	r2, #0
 8009e08:	d1f9      	bne.n	8009dfe <strcpy+0x2>
 8009e0a:	4770      	bx	lr

08009e0c <strncmp>:
 8009e0c:	b510      	push	{r4, lr}
 8009e0e:	b16a      	cbz	r2, 8009e2c <strncmp+0x20>
 8009e10:	3901      	subs	r1, #1
 8009e12:	1884      	adds	r4, r0, r2
 8009e14:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009e18:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d103      	bne.n	8009e28 <strncmp+0x1c>
 8009e20:	42a0      	cmp	r0, r4
 8009e22:	d001      	beq.n	8009e28 <strncmp+0x1c>
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d1f5      	bne.n	8009e14 <strncmp+0x8>
 8009e28:	1a98      	subs	r0, r3, r2
 8009e2a:	bd10      	pop	{r4, pc}
 8009e2c:	4610      	mov	r0, r2
 8009e2e:	bd10      	pop	{r4, pc}

08009e30 <_strtoul_l.isra.0>:
 8009e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e34:	4680      	mov	r8, r0
 8009e36:	4689      	mov	r9, r1
 8009e38:	4692      	mov	sl, r2
 8009e3a:	461e      	mov	r6, r3
 8009e3c:	460f      	mov	r7, r1
 8009e3e:	463d      	mov	r5, r7
 8009e40:	9808      	ldr	r0, [sp, #32]
 8009e42:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e46:	f7ff fb8b 	bl	8009560 <__locale_ctype_ptr_l>
 8009e4a:	4420      	add	r0, r4
 8009e4c:	7843      	ldrb	r3, [r0, #1]
 8009e4e:	f013 0308 	ands.w	r3, r3, #8
 8009e52:	d10a      	bne.n	8009e6a <_strtoul_l.isra.0+0x3a>
 8009e54:	2c2d      	cmp	r4, #45	; 0x2d
 8009e56:	d10a      	bne.n	8009e6e <_strtoul_l.isra.0+0x3e>
 8009e58:	782c      	ldrb	r4, [r5, #0]
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	1cbd      	adds	r5, r7, #2
 8009e5e:	b15e      	cbz	r6, 8009e78 <_strtoul_l.isra.0+0x48>
 8009e60:	2e10      	cmp	r6, #16
 8009e62:	d113      	bne.n	8009e8c <_strtoul_l.isra.0+0x5c>
 8009e64:	2c30      	cmp	r4, #48	; 0x30
 8009e66:	d009      	beq.n	8009e7c <_strtoul_l.isra.0+0x4c>
 8009e68:	e010      	b.n	8009e8c <_strtoul_l.isra.0+0x5c>
 8009e6a:	462f      	mov	r7, r5
 8009e6c:	e7e7      	b.n	8009e3e <_strtoul_l.isra.0+0xe>
 8009e6e:	2c2b      	cmp	r4, #43	; 0x2b
 8009e70:	bf04      	itt	eq
 8009e72:	782c      	ldrbeq	r4, [r5, #0]
 8009e74:	1cbd      	addeq	r5, r7, #2
 8009e76:	e7f2      	b.n	8009e5e <_strtoul_l.isra.0+0x2e>
 8009e78:	2c30      	cmp	r4, #48	; 0x30
 8009e7a:	d125      	bne.n	8009ec8 <_strtoul_l.isra.0+0x98>
 8009e7c:	782a      	ldrb	r2, [r5, #0]
 8009e7e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009e82:	2a58      	cmp	r2, #88	; 0x58
 8009e84:	d14a      	bne.n	8009f1c <_strtoul_l.isra.0+0xec>
 8009e86:	786c      	ldrb	r4, [r5, #1]
 8009e88:	2610      	movs	r6, #16
 8009e8a:	3502      	adds	r5, #2
 8009e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8009e90:	2700      	movs	r7, #0
 8009e92:	fbb1 f1f6 	udiv	r1, r1, r6
 8009e96:	fb06 fe01 	mul.w	lr, r6, r1
 8009e9a:	ea6f 0e0e 	mvn.w	lr, lr
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8009ea4:	2a09      	cmp	r2, #9
 8009ea6:	d811      	bhi.n	8009ecc <_strtoul_l.isra.0+0x9c>
 8009ea8:	4614      	mov	r4, r2
 8009eaa:	42a6      	cmp	r6, r4
 8009eac:	dd1d      	ble.n	8009eea <_strtoul_l.isra.0+0xba>
 8009eae:	2f00      	cmp	r7, #0
 8009eb0:	db18      	blt.n	8009ee4 <_strtoul_l.isra.0+0xb4>
 8009eb2:	4281      	cmp	r1, r0
 8009eb4:	d316      	bcc.n	8009ee4 <_strtoul_l.isra.0+0xb4>
 8009eb6:	d101      	bne.n	8009ebc <_strtoul_l.isra.0+0x8c>
 8009eb8:	45a6      	cmp	lr, r4
 8009eba:	db13      	blt.n	8009ee4 <_strtoul_l.isra.0+0xb4>
 8009ebc:	fb00 4006 	mla	r0, r0, r6, r4
 8009ec0:	2701      	movs	r7, #1
 8009ec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ec6:	e7eb      	b.n	8009ea0 <_strtoul_l.isra.0+0x70>
 8009ec8:	260a      	movs	r6, #10
 8009eca:	e7df      	b.n	8009e8c <_strtoul_l.isra.0+0x5c>
 8009ecc:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8009ed0:	2a19      	cmp	r2, #25
 8009ed2:	d801      	bhi.n	8009ed8 <_strtoul_l.isra.0+0xa8>
 8009ed4:	3c37      	subs	r4, #55	; 0x37
 8009ed6:	e7e8      	b.n	8009eaa <_strtoul_l.isra.0+0x7a>
 8009ed8:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8009edc:	2a19      	cmp	r2, #25
 8009ede:	d804      	bhi.n	8009eea <_strtoul_l.isra.0+0xba>
 8009ee0:	3c57      	subs	r4, #87	; 0x57
 8009ee2:	e7e2      	b.n	8009eaa <_strtoul_l.isra.0+0x7a>
 8009ee4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ee8:	e7eb      	b.n	8009ec2 <_strtoul_l.isra.0+0x92>
 8009eea:	2f00      	cmp	r7, #0
 8009eec:	da09      	bge.n	8009f02 <_strtoul_l.isra.0+0xd2>
 8009eee:	2322      	movs	r3, #34	; 0x22
 8009ef0:	f8c8 3000 	str.w	r3, [r8]
 8009ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef8:	f1ba 0f00 	cmp.w	sl, #0
 8009efc:	d107      	bne.n	8009f0e <_strtoul_l.isra.0+0xde>
 8009efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f02:	b103      	cbz	r3, 8009f06 <_strtoul_l.isra.0+0xd6>
 8009f04:	4240      	negs	r0, r0
 8009f06:	f1ba 0f00 	cmp.w	sl, #0
 8009f0a:	d00c      	beq.n	8009f26 <_strtoul_l.isra.0+0xf6>
 8009f0c:	b127      	cbz	r7, 8009f18 <_strtoul_l.isra.0+0xe8>
 8009f0e:	3d01      	subs	r5, #1
 8009f10:	f8ca 5000 	str.w	r5, [sl]
 8009f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f18:	464d      	mov	r5, r9
 8009f1a:	e7f9      	b.n	8009f10 <_strtoul_l.isra.0+0xe0>
 8009f1c:	2430      	movs	r4, #48	; 0x30
 8009f1e:	2e00      	cmp	r6, #0
 8009f20:	d1b4      	bne.n	8009e8c <_strtoul_l.isra.0+0x5c>
 8009f22:	2608      	movs	r6, #8
 8009f24:	e7b2      	b.n	8009e8c <_strtoul_l.isra.0+0x5c>
 8009f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08009f2c <_strtoul_r>:
 8009f2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f2e:	4c06      	ldr	r4, [pc, #24]	; (8009f48 <_strtoul_r+0x1c>)
 8009f30:	4d06      	ldr	r5, [pc, #24]	; (8009f4c <_strtoul_r+0x20>)
 8009f32:	6824      	ldr	r4, [r4, #0]
 8009f34:	6a24      	ldr	r4, [r4, #32]
 8009f36:	2c00      	cmp	r4, #0
 8009f38:	bf08      	it	eq
 8009f3a:	462c      	moveq	r4, r5
 8009f3c:	9400      	str	r4, [sp, #0]
 8009f3e:	f7ff ff77 	bl	8009e30 <_strtoul_l.isra.0>
 8009f42:	b003      	add	sp, #12
 8009f44:	bd30      	pop	{r4, r5, pc}
 8009f46:	bf00      	nop
 8009f48:	20000010 	.word	0x20000010
 8009f4c:	200000bc 	.word	0x200000bc

08009f50 <strtoul>:
 8009f50:	4b08      	ldr	r3, [pc, #32]	; (8009f74 <strtoul+0x24>)
 8009f52:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f54:	681c      	ldr	r4, [r3, #0]
 8009f56:	4d08      	ldr	r5, [pc, #32]	; (8009f78 <strtoul+0x28>)
 8009f58:	6a23      	ldr	r3, [r4, #32]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	bf08      	it	eq
 8009f5e:	462b      	moveq	r3, r5
 8009f60:	9300      	str	r3, [sp, #0]
 8009f62:	4613      	mov	r3, r2
 8009f64:	460a      	mov	r2, r1
 8009f66:	4601      	mov	r1, r0
 8009f68:	4620      	mov	r0, r4
 8009f6a:	f7ff ff61 	bl	8009e30 <_strtoul_l.isra.0>
 8009f6e:	b003      	add	sp, #12
 8009f70:	bd30      	pop	{r4, r5, pc}
 8009f72:	bf00      	nop
 8009f74:	20000010 	.word	0x20000010
 8009f78:	200000bc 	.word	0x200000bc

08009f7c <__ascii_wctomb>:
 8009f7c:	b149      	cbz	r1, 8009f92 <__ascii_wctomb+0x16>
 8009f7e:	2aff      	cmp	r2, #255	; 0xff
 8009f80:	bf85      	ittet	hi
 8009f82:	238a      	movhi	r3, #138	; 0x8a
 8009f84:	6003      	strhi	r3, [r0, #0]
 8009f86:	700a      	strbls	r2, [r1, #0]
 8009f88:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f8c:	bf98      	it	ls
 8009f8e:	2001      	movls	r0, #1
 8009f90:	4770      	bx	lr
 8009f92:	4608      	mov	r0, r1
 8009f94:	4770      	bx	lr

08009f96 <__env_lock>:
 8009f96:	4770      	bx	lr

08009f98 <__env_unlock>:
 8009f98:	4770      	bx	lr

08009f9a <_sungetc_r>:
 8009f9a:	b538      	push	{r3, r4, r5, lr}
 8009f9c:	1c4b      	adds	r3, r1, #1
 8009f9e:	4614      	mov	r4, r2
 8009fa0:	d103      	bne.n	8009faa <_sungetc_r+0x10>
 8009fa2:	f04f 35ff 	mov.w	r5, #4294967295
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	bd38      	pop	{r3, r4, r5, pc}
 8009faa:	8993      	ldrh	r3, [r2, #12]
 8009fac:	f023 0320 	bic.w	r3, r3, #32
 8009fb0:	8193      	strh	r3, [r2, #12]
 8009fb2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8009fb4:	6852      	ldr	r2, [r2, #4]
 8009fb6:	b2cd      	uxtb	r5, r1
 8009fb8:	b18b      	cbz	r3, 8009fde <_sungetc_r+0x44>
 8009fba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	da08      	bge.n	8009fd2 <_sungetc_r+0x38>
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	1e5a      	subs	r2, r3, #1
 8009fc4:	6022      	str	r2, [r4, #0]
 8009fc6:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009fca:	6863      	ldr	r3, [r4, #4]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	6063      	str	r3, [r4, #4]
 8009fd0:	e7e9      	b.n	8009fa6 <_sungetc_r+0xc>
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	f000 fbaa 	bl	800a72c <__submore>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d0f1      	beq.n	8009fc0 <_sungetc_r+0x26>
 8009fdc:	e7e1      	b.n	8009fa2 <_sungetc_r+0x8>
 8009fde:	6921      	ldr	r1, [r4, #16]
 8009fe0:	6823      	ldr	r3, [r4, #0]
 8009fe2:	b151      	cbz	r1, 8009ffa <_sungetc_r+0x60>
 8009fe4:	4299      	cmp	r1, r3
 8009fe6:	d208      	bcs.n	8009ffa <_sungetc_r+0x60>
 8009fe8:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009fec:	428d      	cmp	r5, r1
 8009fee:	d104      	bne.n	8009ffa <_sungetc_r+0x60>
 8009ff0:	3b01      	subs	r3, #1
 8009ff2:	3201      	adds	r2, #1
 8009ff4:	6023      	str	r3, [r4, #0]
 8009ff6:	6062      	str	r2, [r4, #4]
 8009ff8:	e7d5      	b.n	8009fa6 <_sungetc_r+0xc>
 8009ffa:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009ffc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a000:	6363      	str	r3, [r4, #52]	; 0x34
 800a002:	2303      	movs	r3, #3
 800a004:	63a3      	str	r3, [r4, #56]	; 0x38
 800a006:	4623      	mov	r3, r4
 800a008:	6422      	str	r2, [r4, #64]	; 0x40
 800a00a:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a00e:	6023      	str	r3, [r4, #0]
 800a010:	2301      	movs	r3, #1
 800a012:	e7dc      	b.n	8009fce <_sungetc_r+0x34>

0800a014 <__ssrefill_r>:
 800a014:	b510      	push	{r4, lr}
 800a016:	460c      	mov	r4, r1
 800a018:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a01a:	b169      	cbz	r1, 800a038 <__ssrefill_r+0x24>
 800a01c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a020:	4299      	cmp	r1, r3
 800a022:	d001      	beq.n	800a028 <__ssrefill_r+0x14>
 800a024:	f7fd fcf2 	bl	8007a0c <_free_r>
 800a028:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a02a:	6063      	str	r3, [r4, #4]
 800a02c:	2000      	movs	r0, #0
 800a02e:	6360      	str	r0, [r4, #52]	; 0x34
 800a030:	b113      	cbz	r3, 800a038 <__ssrefill_r+0x24>
 800a032:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a034:	6023      	str	r3, [r4, #0]
 800a036:	bd10      	pop	{r4, pc}
 800a038:	6923      	ldr	r3, [r4, #16]
 800a03a:	6023      	str	r3, [r4, #0]
 800a03c:	2300      	movs	r3, #0
 800a03e:	6063      	str	r3, [r4, #4]
 800a040:	89a3      	ldrh	r3, [r4, #12]
 800a042:	f043 0320 	orr.w	r3, r3, #32
 800a046:	81a3      	strh	r3, [r4, #12]
 800a048:	f04f 30ff 	mov.w	r0, #4294967295
 800a04c:	bd10      	pop	{r4, pc}
	...

0800a050 <__ssvfiscanf_r>:
 800a050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a054:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800a058:	f10d 080c 	add.w	r8, sp, #12
 800a05c:	9301      	str	r3, [sp, #4]
 800a05e:	2300      	movs	r3, #0
 800a060:	9346      	str	r3, [sp, #280]	; 0x118
 800a062:	9347      	str	r3, [sp, #284]	; 0x11c
 800a064:	4ba0      	ldr	r3, [pc, #640]	; (800a2e8 <__ssvfiscanf_r+0x298>)
 800a066:	93a2      	str	r3, [sp, #648]	; 0x288
 800a068:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800a2f0 <__ssvfiscanf_r+0x2a0>
 800a06c:	4b9f      	ldr	r3, [pc, #636]	; (800a2ec <__ssvfiscanf_r+0x29c>)
 800a06e:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800a072:	4606      	mov	r6, r0
 800a074:	460c      	mov	r4, r1
 800a076:	93a3      	str	r3, [sp, #652]	; 0x28c
 800a078:	4692      	mov	sl, r2
 800a07a:	270a      	movs	r7, #10
 800a07c:	f89a 3000 	ldrb.w	r3, [sl]
 800a080:	2b00      	cmp	r3, #0
 800a082:	f000 812f 	beq.w	800a2e4 <__ssvfiscanf_r+0x294>
 800a086:	f7ff fa6f 	bl	8009568 <__locale_ctype_ptr>
 800a08a:	f89a b000 	ldrb.w	fp, [sl]
 800a08e:	4458      	add	r0, fp
 800a090:	7843      	ldrb	r3, [r0, #1]
 800a092:	f013 0308 	ands.w	r3, r3, #8
 800a096:	d143      	bne.n	800a120 <__ssvfiscanf_r+0xd0>
 800a098:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800a09c:	f10a 0501 	add.w	r5, sl, #1
 800a0a0:	f040 8099 	bne.w	800a1d6 <__ssvfiscanf_r+0x186>
 800a0a4:	9345      	str	r3, [sp, #276]	; 0x114
 800a0a6:	9343      	str	r3, [sp, #268]	; 0x10c
 800a0a8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800a0ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a0ae:	d103      	bne.n	800a0b8 <__ssvfiscanf_r+0x68>
 800a0b0:	2310      	movs	r3, #16
 800a0b2:	9343      	str	r3, [sp, #268]	; 0x10c
 800a0b4:	f10a 0502 	add.w	r5, sl, #2
 800a0b8:	7829      	ldrb	r1, [r5, #0]
 800a0ba:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a0be:	2a09      	cmp	r2, #9
 800a0c0:	46aa      	mov	sl, r5
 800a0c2:	f105 0501 	add.w	r5, r5, #1
 800a0c6:	d941      	bls.n	800a14c <__ssvfiscanf_r+0xfc>
 800a0c8:	2203      	movs	r2, #3
 800a0ca:	4889      	ldr	r0, [pc, #548]	; (800a2f0 <__ssvfiscanf_r+0x2a0>)
 800a0cc:	f7f6 f898 	bl	8000200 <memchr>
 800a0d0:	b138      	cbz	r0, 800a0e2 <__ssvfiscanf_r+0x92>
 800a0d2:	eba0 0309 	sub.w	r3, r0, r9
 800a0d6:	2001      	movs	r0, #1
 800a0d8:	4098      	lsls	r0, r3
 800a0da:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a0dc:	4318      	orrs	r0, r3
 800a0de:	9043      	str	r0, [sp, #268]	; 0x10c
 800a0e0:	46aa      	mov	sl, r5
 800a0e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a0e6:	2b67      	cmp	r3, #103	; 0x67
 800a0e8:	f10a 0501 	add.w	r5, sl, #1
 800a0ec:	d84a      	bhi.n	800a184 <__ssvfiscanf_r+0x134>
 800a0ee:	2b65      	cmp	r3, #101	; 0x65
 800a0f0:	f080 80b7 	bcs.w	800a262 <__ssvfiscanf_r+0x212>
 800a0f4:	2b47      	cmp	r3, #71	; 0x47
 800a0f6:	d82f      	bhi.n	800a158 <__ssvfiscanf_r+0x108>
 800a0f8:	2b45      	cmp	r3, #69	; 0x45
 800a0fa:	f080 80b2 	bcs.w	800a262 <__ssvfiscanf_r+0x212>
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f000 8082 	beq.w	800a208 <__ssvfiscanf_r+0x1b8>
 800a104:	2b25      	cmp	r3, #37	; 0x25
 800a106:	d066      	beq.n	800a1d6 <__ssvfiscanf_r+0x186>
 800a108:	2303      	movs	r3, #3
 800a10a:	9349      	str	r3, [sp, #292]	; 0x124
 800a10c:	9744      	str	r7, [sp, #272]	; 0x110
 800a10e:	e045      	b.n	800a19c <__ssvfiscanf_r+0x14c>
 800a110:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800a112:	3101      	adds	r1, #1
 800a114:	9147      	str	r1, [sp, #284]	; 0x11c
 800a116:	6861      	ldr	r1, [r4, #4]
 800a118:	3301      	adds	r3, #1
 800a11a:	3901      	subs	r1, #1
 800a11c:	6061      	str	r1, [r4, #4]
 800a11e:	6023      	str	r3, [r4, #0]
 800a120:	6863      	ldr	r3, [r4, #4]
 800a122:	2b00      	cmp	r3, #0
 800a124:	dd0b      	ble.n	800a13e <__ssvfiscanf_r+0xee>
 800a126:	f7ff fa1f 	bl	8009568 <__locale_ctype_ptr>
 800a12a:	6823      	ldr	r3, [r4, #0]
 800a12c:	7819      	ldrb	r1, [r3, #0]
 800a12e:	4408      	add	r0, r1
 800a130:	7841      	ldrb	r1, [r0, #1]
 800a132:	070d      	lsls	r5, r1, #28
 800a134:	d4ec      	bmi.n	800a110 <__ssvfiscanf_r+0xc0>
 800a136:	f10a 0501 	add.w	r5, sl, #1
 800a13a:	46aa      	mov	sl, r5
 800a13c:	e79e      	b.n	800a07c <__ssvfiscanf_r+0x2c>
 800a13e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a140:	4621      	mov	r1, r4
 800a142:	4630      	mov	r0, r6
 800a144:	4798      	blx	r3
 800a146:	2800      	cmp	r0, #0
 800a148:	d0ed      	beq.n	800a126 <__ssvfiscanf_r+0xd6>
 800a14a:	e7f4      	b.n	800a136 <__ssvfiscanf_r+0xe6>
 800a14c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a14e:	fb07 1303 	mla	r3, r7, r3, r1
 800a152:	3b30      	subs	r3, #48	; 0x30
 800a154:	9345      	str	r3, [sp, #276]	; 0x114
 800a156:	e7af      	b.n	800a0b8 <__ssvfiscanf_r+0x68>
 800a158:	2b5b      	cmp	r3, #91	; 0x5b
 800a15a:	d061      	beq.n	800a220 <__ssvfiscanf_r+0x1d0>
 800a15c:	d80c      	bhi.n	800a178 <__ssvfiscanf_r+0x128>
 800a15e:	2b58      	cmp	r3, #88	; 0x58
 800a160:	d1d2      	bne.n	800a108 <__ssvfiscanf_r+0xb8>
 800a162:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a164:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a168:	9243      	str	r2, [sp, #268]	; 0x10c
 800a16a:	2210      	movs	r2, #16
 800a16c:	9244      	str	r2, [sp, #272]	; 0x110
 800a16e:	2b6f      	cmp	r3, #111	; 0x6f
 800a170:	bfb4      	ite	lt
 800a172:	2303      	movlt	r3, #3
 800a174:	2304      	movge	r3, #4
 800a176:	e010      	b.n	800a19a <__ssvfiscanf_r+0x14a>
 800a178:	2b63      	cmp	r3, #99	; 0x63
 800a17a:	d05c      	beq.n	800a236 <__ssvfiscanf_r+0x1e6>
 800a17c:	2b64      	cmp	r3, #100	; 0x64
 800a17e:	d1c3      	bne.n	800a108 <__ssvfiscanf_r+0xb8>
 800a180:	9744      	str	r7, [sp, #272]	; 0x110
 800a182:	e7f4      	b.n	800a16e <__ssvfiscanf_r+0x11e>
 800a184:	2b70      	cmp	r3, #112	; 0x70
 800a186:	d042      	beq.n	800a20e <__ssvfiscanf_r+0x1be>
 800a188:	d81d      	bhi.n	800a1c6 <__ssvfiscanf_r+0x176>
 800a18a:	2b6e      	cmp	r3, #110	; 0x6e
 800a18c:	d059      	beq.n	800a242 <__ssvfiscanf_r+0x1f2>
 800a18e:	d843      	bhi.n	800a218 <__ssvfiscanf_r+0x1c8>
 800a190:	2b69      	cmp	r3, #105	; 0x69
 800a192:	d1b9      	bne.n	800a108 <__ssvfiscanf_r+0xb8>
 800a194:	2300      	movs	r3, #0
 800a196:	9344      	str	r3, [sp, #272]	; 0x110
 800a198:	2303      	movs	r3, #3
 800a19a:	9349      	str	r3, [sp, #292]	; 0x124
 800a19c:	6863      	ldr	r3, [r4, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	dd61      	ble.n	800a266 <__ssvfiscanf_r+0x216>
 800a1a2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a1a4:	0659      	lsls	r1, r3, #25
 800a1a6:	d56f      	bpl.n	800a288 <__ssvfiscanf_r+0x238>
 800a1a8:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	dc7c      	bgt.n	800a2a8 <__ssvfiscanf_r+0x258>
 800a1ae:	ab01      	add	r3, sp, #4
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	a943      	add	r1, sp, #268	; 0x10c
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	f000 f89f 	bl	800a2f8 <_scanf_chars>
 800a1ba:	2801      	cmp	r0, #1
 800a1bc:	f000 8092 	beq.w	800a2e4 <__ssvfiscanf_r+0x294>
 800a1c0:	2802      	cmp	r0, #2
 800a1c2:	d1ba      	bne.n	800a13a <__ssvfiscanf_r+0xea>
 800a1c4:	e01d      	b.n	800a202 <__ssvfiscanf_r+0x1b2>
 800a1c6:	2b75      	cmp	r3, #117	; 0x75
 800a1c8:	d0da      	beq.n	800a180 <__ssvfiscanf_r+0x130>
 800a1ca:	2b78      	cmp	r3, #120	; 0x78
 800a1cc:	d0c9      	beq.n	800a162 <__ssvfiscanf_r+0x112>
 800a1ce:	2b73      	cmp	r3, #115	; 0x73
 800a1d0:	d19a      	bne.n	800a108 <__ssvfiscanf_r+0xb8>
 800a1d2:	2302      	movs	r3, #2
 800a1d4:	e7e1      	b.n	800a19a <__ssvfiscanf_r+0x14a>
 800a1d6:	6863      	ldr	r3, [r4, #4]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	dd0c      	ble.n	800a1f6 <__ssvfiscanf_r+0x1a6>
 800a1dc:	6823      	ldr	r3, [r4, #0]
 800a1de:	781a      	ldrb	r2, [r3, #0]
 800a1e0:	4593      	cmp	fp, r2
 800a1e2:	d17f      	bne.n	800a2e4 <__ssvfiscanf_r+0x294>
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	6862      	ldr	r2, [r4, #4]
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a1ec:	3a01      	subs	r2, #1
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	6062      	str	r2, [r4, #4]
 800a1f2:	9347      	str	r3, [sp, #284]	; 0x11c
 800a1f4:	e7a1      	b.n	800a13a <__ssvfiscanf_r+0xea>
 800a1f6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	4798      	blx	r3
 800a1fe:	2800      	cmp	r0, #0
 800a200:	d0ec      	beq.n	800a1dc <__ssvfiscanf_r+0x18c>
 800a202:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a204:	2800      	cmp	r0, #0
 800a206:	d163      	bne.n	800a2d0 <__ssvfiscanf_r+0x280>
 800a208:	f04f 30ff 	mov.w	r0, #4294967295
 800a20c:	e066      	b.n	800a2dc <__ssvfiscanf_r+0x28c>
 800a20e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a210:	f042 0220 	orr.w	r2, r2, #32
 800a214:	9243      	str	r2, [sp, #268]	; 0x10c
 800a216:	e7a4      	b.n	800a162 <__ssvfiscanf_r+0x112>
 800a218:	2308      	movs	r3, #8
 800a21a:	9344      	str	r3, [sp, #272]	; 0x110
 800a21c:	2304      	movs	r3, #4
 800a21e:	e7bc      	b.n	800a19a <__ssvfiscanf_r+0x14a>
 800a220:	4629      	mov	r1, r5
 800a222:	4640      	mov	r0, r8
 800a224:	f000 f9c0 	bl	800a5a8 <__sccl>
 800a228:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a22a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a22e:	9343      	str	r3, [sp, #268]	; 0x10c
 800a230:	4605      	mov	r5, r0
 800a232:	2301      	movs	r3, #1
 800a234:	e7b1      	b.n	800a19a <__ssvfiscanf_r+0x14a>
 800a236:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a23c:	9343      	str	r3, [sp, #268]	; 0x10c
 800a23e:	2300      	movs	r3, #0
 800a240:	e7ab      	b.n	800a19a <__ssvfiscanf_r+0x14a>
 800a242:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a244:	06d0      	lsls	r0, r2, #27
 800a246:	f53f af78 	bmi.w	800a13a <__ssvfiscanf_r+0xea>
 800a24a:	f012 0f01 	tst.w	r2, #1
 800a24e:	9a01      	ldr	r2, [sp, #4]
 800a250:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a252:	f102 0104 	add.w	r1, r2, #4
 800a256:	9101      	str	r1, [sp, #4]
 800a258:	6812      	ldr	r2, [r2, #0]
 800a25a:	bf14      	ite	ne
 800a25c:	8013      	strhne	r3, [r2, #0]
 800a25e:	6013      	streq	r3, [r2, #0]
 800a260:	e76b      	b.n	800a13a <__ssvfiscanf_r+0xea>
 800a262:	2305      	movs	r3, #5
 800a264:	e799      	b.n	800a19a <__ssvfiscanf_r+0x14a>
 800a266:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a268:	4621      	mov	r1, r4
 800a26a:	4630      	mov	r0, r6
 800a26c:	4798      	blx	r3
 800a26e:	2800      	cmp	r0, #0
 800a270:	d097      	beq.n	800a1a2 <__ssvfiscanf_r+0x152>
 800a272:	e7c6      	b.n	800a202 <__ssvfiscanf_r+0x1b2>
 800a274:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800a276:	3201      	adds	r2, #1
 800a278:	9247      	str	r2, [sp, #284]	; 0x11c
 800a27a:	6862      	ldr	r2, [r4, #4]
 800a27c:	3a01      	subs	r2, #1
 800a27e:	2a00      	cmp	r2, #0
 800a280:	6062      	str	r2, [r4, #4]
 800a282:	dd0a      	ble.n	800a29a <__ssvfiscanf_r+0x24a>
 800a284:	3301      	adds	r3, #1
 800a286:	6023      	str	r3, [r4, #0]
 800a288:	f7ff f96e 	bl	8009568 <__locale_ctype_ptr>
 800a28c:	6823      	ldr	r3, [r4, #0]
 800a28e:	781a      	ldrb	r2, [r3, #0]
 800a290:	4410      	add	r0, r2
 800a292:	7842      	ldrb	r2, [r0, #1]
 800a294:	0712      	lsls	r2, r2, #28
 800a296:	d4ed      	bmi.n	800a274 <__ssvfiscanf_r+0x224>
 800a298:	e786      	b.n	800a1a8 <__ssvfiscanf_r+0x158>
 800a29a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a29c:	4621      	mov	r1, r4
 800a29e:	4630      	mov	r0, r6
 800a2a0:	4798      	blx	r3
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d0f0      	beq.n	800a288 <__ssvfiscanf_r+0x238>
 800a2a6:	e7ac      	b.n	800a202 <__ssvfiscanf_r+0x1b2>
 800a2a8:	2b04      	cmp	r3, #4
 800a2aa:	dc06      	bgt.n	800a2ba <__ssvfiscanf_r+0x26a>
 800a2ac:	ab01      	add	r3, sp, #4
 800a2ae:	4622      	mov	r2, r4
 800a2b0:	a943      	add	r1, sp, #268	; 0x10c
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	f000 f884 	bl	800a3c0 <_scanf_i>
 800a2b8:	e77f      	b.n	800a1ba <__ssvfiscanf_r+0x16a>
 800a2ba:	4b0e      	ldr	r3, [pc, #56]	; (800a2f4 <__ssvfiscanf_r+0x2a4>)
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	f43f af3c 	beq.w	800a13a <__ssvfiscanf_r+0xea>
 800a2c2:	ab01      	add	r3, sp, #4
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	a943      	add	r1, sp, #268	; 0x10c
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	f3af 8000 	nop.w
 800a2ce:	e774      	b.n	800a1ba <__ssvfiscanf_r+0x16a>
 800a2d0:	89a3      	ldrh	r3, [r4, #12]
 800a2d2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a2d6:	bf18      	it	ne
 800a2d8:	f04f 30ff 	movne.w	r0, #4294967295
 800a2dc:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800a2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e4:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a2e6:	e7f9      	b.n	800a2dc <__ssvfiscanf_r+0x28c>
 800a2e8:	08009f9b 	.word	0x08009f9b
 800a2ec:	0800a015 	.word	0x0800a015
 800a2f0:	0800acb5 	.word	0x0800acb5
 800a2f4:	00000000 	.word	0x00000000

0800a2f8 <_scanf_chars>:
 800a2f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2fc:	4615      	mov	r5, r2
 800a2fe:	688a      	ldr	r2, [r1, #8]
 800a300:	4680      	mov	r8, r0
 800a302:	460c      	mov	r4, r1
 800a304:	b932      	cbnz	r2, 800a314 <_scanf_chars+0x1c>
 800a306:	698a      	ldr	r2, [r1, #24]
 800a308:	2a00      	cmp	r2, #0
 800a30a:	bf0c      	ite	eq
 800a30c:	2201      	moveq	r2, #1
 800a30e:	f04f 32ff 	movne.w	r2, #4294967295
 800a312:	608a      	str	r2, [r1, #8]
 800a314:	6822      	ldr	r2, [r4, #0]
 800a316:	06d1      	lsls	r1, r2, #27
 800a318:	bf5f      	itttt	pl
 800a31a:	681a      	ldrpl	r2, [r3, #0]
 800a31c:	1d11      	addpl	r1, r2, #4
 800a31e:	6019      	strpl	r1, [r3, #0]
 800a320:	6817      	ldrpl	r7, [r2, #0]
 800a322:	2600      	movs	r6, #0
 800a324:	69a3      	ldr	r3, [r4, #24]
 800a326:	b1db      	cbz	r3, 800a360 <_scanf_chars+0x68>
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d107      	bne.n	800a33c <_scanf_chars+0x44>
 800a32c:	682b      	ldr	r3, [r5, #0]
 800a32e:	6962      	ldr	r2, [r4, #20]
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	5cd3      	ldrb	r3, [r2, r3]
 800a334:	b9a3      	cbnz	r3, 800a360 <_scanf_chars+0x68>
 800a336:	2e00      	cmp	r6, #0
 800a338:	d132      	bne.n	800a3a0 <_scanf_chars+0xa8>
 800a33a:	e006      	b.n	800a34a <_scanf_chars+0x52>
 800a33c:	2b02      	cmp	r3, #2
 800a33e:	d007      	beq.n	800a350 <_scanf_chars+0x58>
 800a340:	2e00      	cmp	r6, #0
 800a342:	d12d      	bne.n	800a3a0 <_scanf_chars+0xa8>
 800a344:	69a3      	ldr	r3, [r4, #24]
 800a346:	2b01      	cmp	r3, #1
 800a348:	d12a      	bne.n	800a3a0 <_scanf_chars+0xa8>
 800a34a:	2001      	movs	r0, #1
 800a34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a350:	f7ff f90a 	bl	8009568 <__locale_ctype_ptr>
 800a354:	682b      	ldr	r3, [r5, #0]
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	4418      	add	r0, r3
 800a35a:	7843      	ldrb	r3, [r0, #1]
 800a35c:	071b      	lsls	r3, r3, #28
 800a35e:	d4ef      	bmi.n	800a340 <_scanf_chars+0x48>
 800a360:	6823      	ldr	r3, [r4, #0]
 800a362:	06da      	lsls	r2, r3, #27
 800a364:	bf5e      	ittt	pl
 800a366:	682b      	ldrpl	r3, [r5, #0]
 800a368:	781b      	ldrbpl	r3, [r3, #0]
 800a36a:	703b      	strbpl	r3, [r7, #0]
 800a36c:	682a      	ldr	r2, [r5, #0]
 800a36e:	686b      	ldr	r3, [r5, #4]
 800a370:	f102 0201 	add.w	r2, r2, #1
 800a374:	602a      	str	r2, [r5, #0]
 800a376:	68a2      	ldr	r2, [r4, #8]
 800a378:	f103 33ff 	add.w	r3, r3, #4294967295
 800a37c:	f102 32ff 	add.w	r2, r2, #4294967295
 800a380:	606b      	str	r3, [r5, #4]
 800a382:	f106 0601 	add.w	r6, r6, #1
 800a386:	bf58      	it	pl
 800a388:	3701      	addpl	r7, #1
 800a38a:	60a2      	str	r2, [r4, #8]
 800a38c:	b142      	cbz	r2, 800a3a0 <_scanf_chars+0xa8>
 800a38e:	2b00      	cmp	r3, #0
 800a390:	dcc8      	bgt.n	800a324 <_scanf_chars+0x2c>
 800a392:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a396:	4629      	mov	r1, r5
 800a398:	4640      	mov	r0, r8
 800a39a:	4798      	blx	r3
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d0c1      	beq.n	800a324 <_scanf_chars+0x2c>
 800a3a0:	6823      	ldr	r3, [r4, #0]
 800a3a2:	f013 0310 	ands.w	r3, r3, #16
 800a3a6:	d105      	bne.n	800a3b4 <_scanf_chars+0xbc>
 800a3a8:	68e2      	ldr	r2, [r4, #12]
 800a3aa:	3201      	adds	r2, #1
 800a3ac:	60e2      	str	r2, [r4, #12]
 800a3ae:	69a2      	ldr	r2, [r4, #24]
 800a3b0:	b102      	cbz	r2, 800a3b4 <_scanf_chars+0xbc>
 800a3b2:	703b      	strb	r3, [r7, #0]
 800a3b4:	6923      	ldr	r3, [r4, #16]
 800a3b6:	441e      	add	r6, r3
 800a3b8:	6126      	str	r6, [r4, #16]
 800a3ba:	2000      	movs	r0, #0
 800a3bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a3c0 <_scanf_i>:
 800a3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c4:	469a      	mov	sl, r3
 800a3c6:	4b74      	ldr	r3, [pc, #464]	; (800a598 <_scanf_i+0x1d8>)
 800a3c8:	460c      	mov	r4, r1
 800a3ca:	4683      	mov	fp, r0
 800a3cc:	4616      	mov	r6, r2
 800a3ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a3d2:	b087      	sub	sp, #28
 800a3d4:	ab03      	add	r3, sp, #12
 800a3d6:	68a7      	ldr	r7, [r4, #8]
 800a3d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a3dc:	4b6f      	ldr	r3, [pc, #444]	; (800a59c <_scanf_i+0x1dc>)
 800a3de:	69a1      	ldr	r1, [r4, #24]
 800a3e0:	4a6f      	ldr	r2, [pc, #444]	; (800a5a0 <_scanf_i+0x1e0>)
 800a3e2:	2903      	cmp	r1, #3
 800a3e4:	bf18      	it	ne
 800a3e6:	461a      	movne	r2, r3
 800a3e8:	1e7b      	subs	r3, r7, #1
 800a3ea:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800a3ee:	bf84      	itt	hi
 800a3f0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a3f4:	60a3      	strhi	r3, [r4, #8]
 800a3f6:	6823      	ldr	r3, [r4, #0]
 800a3f8:	9200      	str	r2, [sp, #0]
 800a3fa:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a3fe:	bf88      	it	hi
 800a400:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a404:	f104 091c 	add.w	r9, r4, #28
 800a408:	6023      	str	r3, [r4, #0]
 800a40a:	bf8c      	ite	hi
 800a40c:	197f      	addhi	r7, r7, r5
 800a40e:	2700      	movls	r7, #0
 800a410:	464b      	mov	r3, r9
 800a412:	f04f 0800 	mov.w	r8, #0
 800a416:	9301      	str	r3, [sp, #4]
 800a418:	6831      	ldr	r1, [r6, #0]
 800a41a:	ab03      	add	r3, sp, #12
 800a41c:	2202      	movs	r2, #2
 800a41e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a422:	7809      	ldrb	r1, [r1, #0]
 800a424:	f7f5 feec 	bl	8000200 <memchr>
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	b328      	cbz	r0, 800a478 <_scanf_i+0xb8>
 800a42c:	f1b8 0f01 	cmp.w	r8, #1
 800a430:	d156      	bne.n	800a4e0 <_scanf_i+0x120>
 800a432:	6862      	ldr	r2, [r4, #4]
 800a434:	b92a      	cbnz	r2, 800a442 <_scanf_i+0x82>
 800a436:	2208      	movs	r2, #8
 800a438:	6062      	str	r2, [r4, #4]
 800a43a:	6822      	ldr	r2, [r4, #0]
 800a43c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a440:	6022      	str	r2, [r4, #0]
 800a442:	6822      	ldr	r2, [r4, #0]
 800a444:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a448:	6022      	str	r2, [r4, #0]
 800a44a:	68a2      	ldr	r2, [r4, #8]
 800a44c:	1e51      	subs	r1, r2, #1
 800a44e:	60a1      	str	r1, [r4, #8]
 800a450:	b192      	cbz	r2, 800a478 <_scanf_i+0xb8>
 800a452:	6832      	ldr	r2, [r6, #0]
 800a454:	1c51      	adds	r1, r2, #1
 800a456:	6031      	str	r1, [r6, #0]
 800a458:	7812      	ldrb	r2, [r2, #0]
 800a45a:	701a      	strb	r2, [r3, #0]
 800a45c:	1c5d      	adds	r5, r3, #1
 800a45e:	6873      	ldr	r3, [r6, #4]
 800a460:	3b01      	subs	r3, #1
 800a462:	2b00      	cmp	r3, #0
 800a464:	6073      	str	r3, [r6, #4]
 800a466:	dc06      	bgt.n	800a476 <_scanf_i+0xb6>
 800a468:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a46c:	4631      	mov	r1, r6
 800a46e:	4658      	mov	r0, fp
 800a470:	4798      	blx	r3
 800a472:	2800      	cmp	r0, #0
 800a474:	d176      	bne.n	800a564 <_scanf_i+0x1a4>
 800a476:	462b      	mov	r3, r5
 800a478:	f108 0801 	add.w	r8, r8, #1
 800a47c:	f1b8 0f03 	cmp.w	r8, #3
 800a480:	d1c9      	bne.n	800a416 <_scanf_i+0x56>
 800a482:	6862      	ldr	r2, [r4, #4]
 800a484:	b90a      	cbnz	r2, 800a48a <_scanf_i+0xca>
 800a486:	220a      	movs	r2, #10
 800a488:	6062      	str	r2, [r4, #4]
 800a48a:	6862      	ldr	r2, [r4, #4]
 800a48c:	4945      	ldr	r1, [pc, #276]	; (800a5a4 <_scanf_i+0x1e4>)
 800a48e:	6960      	ldr	r0, [r4, #20]
 800a490:	9301      	str	r3, [sp, #4]
 800a492:	1a89      	subs	r1, r1, r2
 800a494:	f000 f888 	bl	800a5a8 <__sccl>
 800a498:	9b01      	ldr	r3, [sp, #4]
 800a49a:	f04f 0800 	mov.w	r8, #0
 800a49e:	461d      	mov	r5, r3
 800a4a0:	68a3      	ldr	r3, [r4, #8]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d038      	beq.n	800a518 <_scanf_i+0x158>
 800a4a6:	6831      	ldr	r1, [r6, #0]
 800a4a8:	6960      	ldr	r0, [r4, #20]
 800a4aa:	780a      	ldrb	r2, [r1, #0]
 800a4ac:	5c80      	ldrb	r0, [r0, r2]
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	d032      	beq.n	800a518 <_scanf_i+0x158>
 800a4b2:	2a30      	cmp	r2, #48	; 0x30
 800a4b4:	6822      	ldr	r2, [r4, #0]
 800a4b6:	d121      	bne.n	800a4fc <_scanf_i+0x13c>
 800a4b8:	0510      	lsls	r0, r2, #20
 800a4ba:	d51f      	bpl.n	800a4fc <_scanf_i+0x13c>
 800a4bc:	f108 0801 	add.w	r8, r8, #1
 800a4c0:	b117      	cbz	r7, 800a4c8 <_scanf_i+0x108>
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	3f01      	subs	r7, #1
 800a4c6:	60a3      	str	r3, [r4, #8]
 800a4c8:	6873      	ldr	r3, [r6, #4]
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	6073      	str	r3, [r6, #4]
 800a4d0:	dd1b      	ble.n	800a50a <_scanf_i+0x14a>
 800a4d2:	6833      	ldr	r3, [r6, #0]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	6033      	str	r3, [r6, #0]
 800a4d8:	68a3      	ldr	r3, [r4, #8]
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	60a3      	str	r3, [r4, #8]
 800a4de:	e7df      	b.n	800a4a0 <_scanf_i+0xe0>
 800a4e0:	f1b8 0f02 	cmp.w	r8, #2
 800a4e4:	d1b1      	bne.n	800a44a <_scanf_i+0x8a>
 800a4e6:	6822      	ldr	r2, [r4, #0]
 800a4e8:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a4ec:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a4f0:	d1c2      	bne.n	800a478 <_scanf_i+0xb8>
 800a4f2:	2110      	movs	r1, #16
 800a4f4:	6061      	str	r1, [r4, #4]
 800a4f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a4fa:	e7a5      	b.n	800a448 <_scanf_i+0x88>
 800a4fc:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a500:	6022      	str	r2, [r4, #0]
 800a502:	780b      	ldrb	r3, [r1, #0]
 800a504:	702b      	strb	r3, [r5, #0]
 800a506:	3501      	adds	r5, #1
 800a508:	e7de      	b.n	800a4c8 <_scanf_i+0x108>
 800a50a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a50e:	4631      	mov	r1, r6
 800a510:	4658      	mov	r0, fp
 800a512:	4798      	blx	r3
 800a514:	2800      	cmp	r0, #0
 800a516:	d0df      	beq.n	800a4d8 <_scanf_i+0x118>
 800a518:	6823      	ldr	r3, [r4, #0]
 800a51a:	05d9      	lsls	r1, r3, #23
 800a51c:	d50c      	bpl.n	800a538 <_scanf_i+0x178>
 800a51e:	454d      	cmp	r5, r9
 800a520:	d908      	bls.n	800a534 <_scanf_i+0x174>
 800a522:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a526:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a52a:	4632      	mov	r2, r6
 800a52c:	4658      	mov	r0, fp
 800a52e:	4798      	blx	r3
 800a530:	1e6f      	subs	r7, r5, #1
 800a532:	463d      	mov	r5, r7
 800a534:	454d      	cmp	r5, r9
 800a536:	d02c      	beq.n	800a592 <_scanf_i+0x1d2>
 800a538:	6822      	ldr	r2, [r4, #0]
 800a53a:	f012 0210 	ands.w	r2, r2, #16
 800a53e:	d11e      	bne.n	800a57e <_scanf_i+0x1be>
 800a540:	702a      	strb	r2, [r5, #0]
 800a542:	6863      	ldr	r3, [r4, #4]
 800a544:	9e00      	ldr	r6, [sp, #0]
 800a546:	4649      	mov	r1, r9
 800a548:	4658      	mov	r0, fp
 800a54a:	47b0      	blx	r6
 800a54c:	6822      	ldr	r2, [r4, #0]
 800a54e:	f8da 3000 	ldr.w	r3, [sl]
 800a552:	f012 0f20 	tst.w	r2, #32
 800a556:	d008      	beq.n	800a56a <_scanf_i+0x1aa>
 800a558:	1d1a      	adds	r2, r3, #4
 800a55a:	f8ca 2000 	str.w	r2, [sl]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	6018      	str	r0, [r3, #0]
 800a562:	e009      	b.n	800a578 <_scanf_i+0x1b8>
 800a564:	f04f 0800 	mov.w	r8, #0
 800a568:	e7d6      	b.n	800a518 <_scanf_i+0x158>
 800a56a:	07d2      	lsls	r2, r2, #31
 800a56c:	d5f4      	bpl.n	800a558 <_scanf_i+0x198>
 800a56e:	1d1a      	adds	r2, r3, #4
 800a570:	f8ca 2000 	str.w	r2, [sl]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	8018      	strh	r0, [r3, #0]
 800a578:	68e3      	ldr	r3, [r4, #12]
 800a57a:	3301      	adds	r3, #1
 800a57c:	60e3      	str	r3, [r4, #12]
 800a57e:	eba5 0509 	sub.w	r5, r5, r9
 800a582:	44a8      	add	r8, r5
 800a584:	6925      	ldr	r5, [r4, #16]
 800a586:	4445      	add	r5, r8
 800a588:	6125      	str	r5, [r4, #16]
 800a58a:	2000      	movs	r0, #0
 800a58c:	b007      	add	sp, #28
 800a58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a592:	2001      	movs	r0, #1
 800a594:	e7fa      	b.n	800a58c <_scanf_i+0x1cc>
 800a596:	bf00      	nop
 800a598:	0800a900 	.word	0x0800a900
 800a59c:	08009f2d 	.word	0x08009f2d
 800a5a0:	0800a709 	.word	0x0800a709
 800a5a4:	0800acc9 	.word	0x0800acc9

0800a5a8 <__sccl>:
 800a5a8:	b570      	push	{r4, r5, r6, lr}
 800a5aa:	780b      	ldrb	r3, [r1, #0]
 800a5ac:	2b5e      	cmp	r3, #94	; 0x5e
 800a5ae:	bf13      	iteet	ne
 800a5b0:	1c4a      	addne	r2, r1, #1
 800a5b2:	1c8a      	addeq	r2, r1, #2
 800a5b4:	784b      	ldrbeq	r3, [r1, #1]
 800a5b6:	2100      	movne	r1, #0
 800a5b8:	bf08      	it	eq
 800a5ba:	2101      	moveq	r1, #1
 800a5bc:	1e44      	subs	r4, r0, #1
 800a5be:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800a5c2:	f804 1f01 	strb.w	r1, [r4, #1]!
 800a5c6:	42a5      	cmp	r5, r4
 800a5c8:	d1fb      	bne.n	800a5c2 <__sccl+0x1a>
 800a5ca:	b913      	cbnz	r3, 800a5d2 <__sccl+0x2a>
 800a5cc:	3a01      	subs	r2, #1
 800a5ce:	4610      	mov	r0, r2
 800a5d0:	bd70      	pop	{r4, r5, r6, pc}
 800a5d2:	f081 0401 	eor.w	r4, r1, #1
 800a5d6:	54c4      	strb	r4, [r0, r3]
 800a5d8:	4611      	mov	r1, r2
 800a5da:	780d      	ldrb	r5, [r1, #0]
 800a5dc:	2d2d      	cmp	r5, #45	; 0x2d
 800a5de:	f101 0201 	add.w	r2, r1, #1
 800a5e2:	d006      	beq.n	800a5f2 <__sccl+0x4a>
 800a5e4:	2d5d      	cmp	r5, #93	; 0x5d
 800a5e6:	d0f2      	beq.n	800a5ce <__sccl+0x26>
 800a5e8:	b90d      	cbnz	r5, 800a5ee <__sccl+0x46>
 800a5ea:	460a      	mov	r2, r1
 800a5ec:	e7ef      	b.n	800a5ce <__sccl+0x26>
 800a5ee:	462b      	mov	r3, r5
 800a5f0:	e7f1      	b.n	800a5d6 <__sccl+0x2e>
 800a5f2:	784e      	ldrb	r6, [r1, #1]
 800a5f4:	2e5d      	cmp	r6, #93	; 0x5d
 800a5f6:	d0fa      	beq.n	800a5ee <__sccl+0x46>
 800a5f8:	42b3      	cmp	r3, r6
 800a5fa:	dcf8      	bgt.n	800a5ee <__sccl+0x46>
 800a5fc:	3102      	adds	r1, #2
 800a5fe:	3301      	adds	r3, #1
 800a600:	429e      	cmp	r6, r3
 800a602:	54c4      	strb	r4, [r0, r3]
 800a604:	dcfb      	bgt.n	800a5fe <__sccl+0x56>
 800a606:	e7e8      	b.n	800a5da <__sccl+0x32>

0800a608 <_strtol_l.isra.0>:
 800a608:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60c:	4680      	mov	r8, r0
 800a60e:	4689      	mov	r9, r1
 800a610:	4692      	mov	sl, r2
 800a612:	461f      	mov	r7, r3
 800a614:	468b      	mov	fp, r1
 800a616:	465d      	mov	r5, fp
 800a618:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a61a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a61e:	f7fe ff9f 	bl	8009560 <__locale_ctype_ptr_l>
 800a622:	4420      	add	r0, r4
 800a624:	7846      	ldrb	r6, [r0, #1]
 800a626:	f016 0608 	ands.w	r6, r6, #8
 800a62a:	d10b      	bne.n	800a644 <_strtol_l.isra.0+0x3c>
 800a62c:	2c2d      	cmp	r4, #45	; 0x2d
 800a62e:	d10b      	bne.n	800a648 <_strtol_l.isra.0+0x40>
 800a630:	782c      	ldrb	r4, [r5, #0]
 800a632:	2601      	movs	r6, #1
 800a634:	f10b 0502 	add.w	r5, fp, #2
 800a638:	b167      	cbz	r7, 800a654 <_strtol_l.isra.0+0x4c>
 800a63a:	2f10      	cmp	r7, #16
 800a63c:	d114      	bne.n	800a668 <_strtol_l.isra.0+0x60>
 800a63e:	2c30      	cmp	r4, #48	; 0x30
 800a640:	d00a      	beq.n	800a658 <_strtol_l.isra.0+0x50>
 800a642:	e011      	b.n	800a668 <_strtol_l.isra.0+0x60>
 800a644:	46ab      	mov	fp, r5
 800a646:	e7e6      	b.n	800a616 <_strtol_l.isra.0+0xe>
 800a648:	2c2b      	cmp	r4, #43	; 0x2b
 800a64a:	bf04      	itt	eq
 800a64c:	782c      	ldrbeq	r4, [r5, #0]
 800a64e:	f10b 0502 	addeq.w	r5, fp, #2
 800a652:	e7f1      	b.n	800a638 <_strtol_l.isra.0+0x30>
 800a654:	2c30      	cmp	r4, #48	; 0x30
 800a656:	d127      	bne.n	800a6a8 <_strtol_l.isra.0+0xa0>
 800a658:	782b      	ldrb	r3, [r5, #0]
 800a65a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a65e:	2b58      	cmp	r3, #88	; 0x58
 800a660:	d14b      	bne.n	800a6fa <_strtol_l.isra.0+0xf2>
 800a662:	786c      	ldrb	r4, [r5, #1]
 800a664:	2710      	movs	r7, #16
 800a666:	3502      	adds	r5, #2
 800a668:	2e00      	cmp	r6, #0
 800a66a:	bf0c      	ite	eq
 800a66c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a670:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a674:	2200      	movs	r2, #0
 800a676:	fbb1 fef7 	udiv	lr, r1, r7
 800a67a:	4610      	mov	r0, r2
 800a67c:	fb07 1c1e 	mls	ip, r7, lr, r1
 800a680:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a684:	2b09      	cmp	r3, #9
 800a686:	d811      	bhi.n	800a6ac <_strtol_l.isra.0+0xa4>
 800a688:	461c      	mov	r4, r3
 800a68a:	42a7      	cmp	r7, r4
 800a68c:	dd1d      	ble.n	800a6ca <_strtol_l.isra.0+0xc2>
 800a68e:	1c53      	adds	r3, r2, #1
 800a690:	d007      	beq.n	800a6a2 <_strtol_l.isra.0+0x9a>
 800a692:	4586      	cmp	lr, r0
 800a694:	d316      	bcc.n	800a6c4 <_strtol_l.isra.0+0xbc>
 800a696:	d101      	bne.n	800a69c <_strtol_l.isra.0+0x94>
 800a698:	45a4      	cmp	ip, r4
 800a69a:	db13      	blt.n	800a6c4 <_strtol_l.isra.0+0xbc>
 800a69c:	fb00 4007 	mla	r0, r0, r7, r4
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6a6:	e7eb      	b.n	800a680 <_strtol_l.isra.0+0x78>
 800a6a8:	270a      	movs	r7, #10
 800a6aa:	e7dd      	b.n	800a668 <_strtol_l.isra.0+0x60>
 800a6ac:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a6b0:	2b19      	cmp	r3, #25
 800a6b2:	d801      	bhi.n	800a6b8 <_strtol_l.isra.0+0xb0>
 800a6b4:	3c37      	subs	r4, #55	; 0x37
 800a6b6:	e7e8      	b.n	800a68a <_strtol_l.isra.0+0x82>
 800a6b8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a6bc:	2b19      	cmp	r3, #25
 800a6be:	d804      	bhi.n	800a6ca <_strtol_l.isra.0+0xc2>
 800a6c0:	3c57      	subs	r4, #87	; 0x57
 800a6c2:	e7e2      	b.n	800a68a <_strtol_l.isra.0+0x82>
 800a6c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c8:	e7eb      	b.n	800a6a2 <_strtol_l.isra.0+0x9a>
 800a6ca:	1c53      	adds	r3, r2, #1
 800a6cc:	d108      	bne.n	800a6e0 <_strtol_l.isra.0+0xd8>
 800a6ce:	2322      	movs	r3, #34	; 0x22
 800a6d0:	f8c8 3000 	str.w	r3, [r8]
 800a6d4:	4608      	mov	r0, r1
 800a6d6:	f1ba 0f00 	cmp.w	sl, #0
 800a6da:	d107      	bne.n	800a6ec <_strtol_l.isra.0+0xe4>
 800a6dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e0:	b106      	cbz	r6, 800a6e4 <_strtol_l.isra.0+0xdc>
 800a6e2:	4240      	negs	r0, r0
 800a6e4:	f1ba 0f00 	cmp.w	sl, #0
 800a6e8:	d00c      	beq.n	800a704 <_strtol_l.isra.0+0xfc>
 800a6ea:	b122      	cbz	r2, 800a6f6 <_strtol_l.isra.0+0xee>
 800a6ec:	3d01      	subs	r5, #1
 800a6ee:	f8ca 5000 	str.w	r5, [sl]
 800a6f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f6:	464d      	mov	r5, r9
 800a6f8:	e7f9      	b.n	800a6ee <_strtol_l.isra.0+0xe6>
 800a6fa:	2430      	movs	r4, #48	; 0x30
 800a6fc:	2f00      	cmp	r7, #0
 800a6fe:	d1b3      	bne.n	800a668 <_strtol_l.isra.0+0x60>
 800a700:	2708      	movs	r7, #8
 800a702:	e7b1      	b.n	800a668 <_strtol_l.isra.0+0x60>
 800a704:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a708 <_strtol_r>:
 800a708:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a70a:	4c06      	ldr	r4, [pc, #24]	; (800a724 <_strtol_r+0x1c>)
 800a70c:	4d06      	ldr	r5, [pc, #24]	; (800a728 <_strtol_r+0x20>)
 800a70e:	6824      	ldr	r4, [r4, #0]
 800a710:	6a24      	ldr	r4, [r4, #32]
 800a712:	2c00      	cmp	r4, #0
 800a714:	bf08      	it	eq
 800a716:	462c      	moveq	r4, r5
 800a718:	9400      	str	r4, [sp, #0]
 800a71a:	f7ff ff75 	bl	800a608 <_strtol_l.isra.0>
 800a71e:	b003      	add	sp, #12
 800a720:	bd30      	pop	{r4, r5, pc}
 800a722:	bf00      	nop
 800a724:	20000010 	.word	0x20000010
 800a728:	200000bc 	.word	0x200000bc

0800a72c <__submore>:
 800a72c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a730:	460c      	mov	r4, r1
 800a732:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a734:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a738:	4299      	cmp	r1, r3
 800a73a:	d11e      	bne.n	800a77a <__submore+0x4e>
 800a73c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a740:	f7fd f9b2 	bl	8007aa8 <_malloc_r>
 800a744:	b918      	cbnz	r0, 800a74e <__submore+0x22>
 800a746:	f04f 30ff 	mov.w	r0, #4294967295
 800a74a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a74e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a752:	63a3      	str	r3, [r4, #56]	; 0x38
 800a754:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a758:	6360      	str	r0, [r4, #52]	; 0x34
 800a75a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a75e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a762:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a766:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a76a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a76e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a772:	6020      	str	r0, [r4, #0]
 800a774:	2000      	movs	r0, #0
 800a776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a77a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a77c:	0077      	lsls	r7, r6, #1
 800a77e:	463a      	mov	r2, r7
 800a780:	f000 f80f 	bl	800a7a2 <_realloc_r>
 800a784:	4605      	mov	r5, r0
 800a786:	2800      	cmp	r0, #0
 800a788:	d0dd      	beq.n	800a746 <__submore+0x1a>
 800a78a:	eb00 0806 	add.w	r8, r0, r6
 800a78e:	4601      	mov	r1, r0
 800a790:	4632      	mov	r2, r6
 800a792:	4640      	mov	r0, r8
 800a794:	f7fc feca 	bl	800752c <memcpy>
 800a798:	f8c4 8000 	str.w	r8, [r4]
 800a79c:	6365      	str	r5, [r4, #52]	; 0x34
 800a79e:	63a7      	str	r7, [r4, #56]	; 0x38
 800a7a0:	e7e8      	b.n	800a774 <__submore+0x48>

0800a7a2 <_realloc_r>:
 800a7a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7a4:	4607      	mov	r7, r0
 800a7a6:	4614      	mov	r4, r2
 800a7a8:	460e      	mov	r6, r1
 800a7aa:	b921      	cbnz	r1, 800a7b6 <_realloc_r+0x14>
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a7b2:	f7fd b979 	b.w	8007aa8 <_malloc_r>
 800a7b6:	b922      	cbnz	r2, 800a7c2 <_realloc_r+0x20>
 800a7b8:	f7fd f928 	bl	8007a0c <_free_r>
 800a7bc:	4625      	mov	r5, r4
 800a7be:	4628      	mov	r0, r5
 800a7c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7c2:	f000 f814 	bl	800a7ee <_malloc_usable_size_r>
 800a7c6:	4284      	cmp	r4, r0
 800a7c8:	d90f      	bls.n	800a7ea <_realloc_r+0x48>
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	4638      	mov	r0, r7
 800a7ce:	f7fd f96b 	bl	8007aa8 <_malloc_r>
 800a7d2:	4605      	mov	r5, r0
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	d0f2      	beq.n	800a7be <_realloc_r+0x1c>
 800a7d8:	4631      	mov	r1, r6
 800a7da:	4622      	mov	r2, r4
 800a7dc:	f7fc fea6 	bl	800752c <memcpy>
 800a7e0:	4631      	mov	r1, r6
 800a7e2:	4638      	mov	r0, r7
 800a7e4:	f7fd f912 	bl	8007a0c <_free_r>
 800a7e8:	e7e9      	b.n	800a7be <_realloc_r+0x1c>
 800a7ea:	4635      	mov	r5, r6
 800a7ec:	e7e7      	b.n	800a7be <_realloc_r+0x1c>

0800a7ee <_malloc_usable_size_r>:
 800a7ee:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	f1a0 0004 	sub.w	r0, r0, #4
 800a7f8:	bfbc      	itt	lt
 800a7fa:	580b      	ldrlt	r3, [r1, r0]
 800a7fc:	18c0      	addlt	r0, r0, r3
 800a7fe:	4770      	bx	lr

0800a800 <_gettimeofday>:
 800a800:	4b02      	ldr	r3, [pc, #8]	; (800a80c <_gettimeofday+0xc>)
 800a802:	2258      	movs	r2, #88	; 0x58
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	f04f 30ff 	mov.w	r0, #4294967295
 800a80a:	4770      	bx	lr
 800a80c:	20001c40 	.word	0x20001c40

0800a810 <_init>:
 800a810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a812:	bf00      	nop
 800a814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a816:	bc08      	pop	{r3}
 800a818:	469e      	mov	lr, r3
 800a81a:	4770      	bx	lr

0800a81c <_fini>:
 800a81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81e:	bf00      	nop
 800a820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a822:	bc08      	pop	{r3}
 800a824:	469e      	mov	lr, r3
 800a826:	4770      	bx	lr
