/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [50:0] _03_;
  reg [7:0] _04_;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [6:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [24:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [25:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~_01_;
  assign celloutsig_0_25z = ~celloutsig_0_10z[8];
  assign celloutsig_0_29z = ~celloutsig_0_2z;
  assign celloutsig_0_77z = ~((celloutsig_0_25z | celloutsig_0_45z[5]) & celloutsig_0_10z[2]);
  assign celloutsig_1_12z = ~((celloutsig_1_4z[0] | celloutsig_1_5z) & celloutsig_1_6z[5]);
  assign celloutsig_0_4z = celloutsig_0_1z | celloutsig_0_29z;
  assign celloutsig_0_2z = celloutsig_0_1z | in_data[16];
  assign celloutsig_1_3z = in_data[155] ^ celloutsig_1_2z[3];
  assign celloutsig_1_19z = celloutsig_1_16z ^ celloutsig_1_12z;
  assign celloutsig_1_8z = { celloutsig_1_2z[23:15], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z } + in_data[190:170];
  assign celloutsig_1_13z = { in_data[158:156], celloutsig_1_0z } + celloutsig_1_8z[11:8];
  assign celloutsig_1_18z = { celloutsig_1_8z[7:5], celloutsig_1_4z } + { celloutsig_1_13z[0], celloutsig_1_0z, celloutsig_1_6z[1], celloutsig_1_6z[1], celloutsig_1_13z };
  reg [6:0] _17_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 7'h00;
    else _17_ <= in_data[41:35];
  assign { _03_[6:5], _01_, _02_, _03_[2:1], _00_ } = _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 8'h00;
    else _04_ <= celloutsig_0_6z[7:0];
  reg [10:0] _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 11'h000;
    else _19_ <= celloutsig_0_57z[15:5];
  assign out_data[10:0] = _19_;
  assign celloutsig_1_0z = in_data[135:120] <= in_data[164:149];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } <= in_data[137:129];
  assign celloutsig_1_16z = celloutsig_1_2z[23:20] <= { celloutsig_1_6z[2:0], celloutsig_1_12z };
  assign celloutsig_0_5z = { in_data[74:72], _03_[6:5], _01_, _02_, _03_[2:1], _00_ } < { in_data[59], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[140:135], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[6:1] };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * { celloutsig_1_2z[7:5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[43:39], celloutsig_0_7z } * { celloutsig_0_6z[7:0], celloutsig_0_4z };
  assign celloutsig_0_6z = in_data[49] ? { in_data[89:88], _03_[6:5], _01_, _02_, _03_[2:1], _00_, celloutsig_0_2z } : { in_data[42], _03_[6:5], _01_, _02_, _03_[2:1], _00_, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_57z = ~ { celloutsig_0_6z, celloutsig_0_45z, _04_ };
  assign celloutsig_1_7z = & { celloutsig_1_2z[16:6], celloutsig_1_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_45z = 7'h00;
    else if (clkin_data[64]) celloutsig_0_45z = celloutsig_0_10z[7:1];
  always_latch
    if (clkin_data[32]) celloutsig_1_2z = 26'h0000000;
    else if (!clkin_data[128]) celloutsig_1_2z = { in_data[180:156], celloutsig_1_0z };
  assign { _03_[50:8], _03_[4:3], _03_[0] } = { in_data[53:11], _01_, _02_, _00_ };
  assign { out_data[135:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z };
endmodule
