<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='86' ll='91'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1328' c='_ZNK4llvm15TargetInstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<size>24</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='84'>/// Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.
/// It holds the register values, the scale value and the displacement.</doc>
<mbr r='llvm::ExtAddrMode::BaseReg' o='0' t='llvm::Register'/>
<mbr r='llvm::ExtAddrMode::ScaledReg' o='32' t='llvm::Register'/>
<mbr r='llvm::ExtAddrMode::Scale' o='64' t='int64_t'/>
<mbr r='llvm::ExtAddrMode::Displacement' o='128' t='int64_t'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h' l='115' c='_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2277' c='_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2288' c='_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='320' c='_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3667' c='_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3686' c='_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<size>24</size>
