#ifndef VPQ_MEMC_H
#define VPQ_MEMC_H

#include <linux/types.h>
#include <rtd_types.h>

#define VPQ_IOC_MEMC_MAGIC  'm'
/* Please use a different 8-bit number in your code */
#define VPQ_MEMC_DEVICE_NAME		"vpqmemc"

#ifndef VBE_MAJOR
#define VBE_MAJOR 0   /* dynamic major by default */
#endif

#ifndef VBE_NR_DEVS
#define VBE_NR_DEVS 1    /* se0 through se3 */
#endif

#define VPQ_IOC_MEMC_INITILIZE				_IOW(VPQ_IOC_MEMC_MAGIC, 1, int)
#define VPQ_IOC_MEMC_UNINITILIZE			_IOW(VPQ_IOC_MEMC_MAGIC, 2, int)
#define VPQ_IOC_MEMC_SETMOTIONCOMP			_IOW(VPQ_IOC_MEMC_MAGIC, 3, int)
#define VPQ_IOC_MEMC_SETBLURLEVEL			_IOW(VPQ_IOC_MEMC_MAGIC, 4, int)
#define VPQ_IOC_MEMC_SETJUDDERLEVEL			_IOW(VPQ_IOC_MEMC_MAGIC, 5, int)
#define VPQ_IOC_MEMC_MOTIONCOMPONOFF		_IOW(VPQ_IOC_MEMC_MAGIC, 6, int)
#define VPQ_IOC_MEMC_LOWDELAYMODE			_IOW(VPQ_IOC_MEMC_MAGIC, 7, int)
#define VPQ_IOC_MEMC_SETRGBYUVMode			_IOW(VPQ_IOC_MEMC_MAGIC, 8, int)
#define VPQ_IOC_MEMC_GETFRAMEDELAY			_IOW(VPQ_IOC_MEMC_MAGIC, 9, int)
#define VPQ_IOC_MEMC_SETVIDEOBLOCK			_IOW(VPQ_IOC_MEMC_MAGIC, 10, int)
#define VPQ_IOC_MEMC_SETTRUEMOTIONDEMO		_IOW(VPQ_IOC_MEMC_MAGIC, 11, int)
#define VPQ_IOC_MEMC_GETFIRMWAREVERSION		_IOW(VPQ_IOC_MEMC_MAGIC, 12, int)
#define VPQ_IOC_MEMC_SETBYPASSREGION			_IOW(VPQ_IOC_MEMC_MAGIC, 13, int)
#define VPQ_IOC_MEMC_SETREVERSECONTROL		_IOW(VPQ_IOC_MEMC_MAGIC, 14, int)
#define VPQ_IOC_MEMC_FREEZE				_IOW(VPQ_IOC_MEMC_MAGIC, 15, int)
#define VPQ_IOC_MEMC_SETDEMOBAR			_IOW(VPQ_IOC_MEMC_MAGIC, 16, int)
#define VPQ_IOC_MEMC_DEBUG				_IOW(VPQ_IOC_MEMC_MAGIC, 17, int)



#define VPQ_MEMC_IOC_MAXNR 18

#ifndef BOOLEAN
#ifndef _EMUL_WIN
typedef	unsigned int			__BOOLEAN;
#define BOOLEAN __BOOLEAN
#else
typedef	unsigned char		__BOOLEAN;
#define BOOLEAN __BOOLEAN
#endif
#endif



/*-----------------------------------------------------------------------------
	Constant Definitions
------------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
	Macro Definitions
------------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
	Extern Variables & Function Prototype Declarations
------------------------------------------------------------------------------*/
#define MEMC_DYNAMIC_ONOFF 0
#define MEMC_SUSPEND_RESUME_TEST 1
/*-----------------------------------------------------------------------------
	Local Constant Definitions
------------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
	Local Type Definitions
------------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
	Global Type Definitions
------------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
	Static Variables & Function Prototypes Declarations
------------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
	Global Variables & Function Prototypes Declarations
------------------------------------------------------------------------------*/
/**
 * FRC MC type
 *
 */
typedef enum {
	VPQ_MEMC_TYPE_OFF = 0,      //24->60
	VPQ_MEMC_TYPE_LOW,
	VPQ_MEMC_TYPE_HIGH,
	VPQ_MEMC_TYPE_USER,
	VPQ_MEMC_TYPE_55_PULLDOWN,  //24->48
} VPQ_MEMC_TYPE_T;

/**
*FRC bypass Region
*
*/
typedef enum {
	VPQ_BYPASS_REGION_0	= 0,
	VPQ_BYPASS_REGION_1,
	VPQ_BYPASS_REGION_2,
	VPQ_BYPASS_REGION_3,
	VPQ_BYPASS_REGION_4,
	VPQ_BYPASS_REGION_MAX,
} VPQ_MEMC_BYPASS_REGION_T;

/**
*FRC Rect
*
*/
typedef struct {
	UINT32		w;
	UINT32		h;
	UINT32		x;
	UINT32		y;
} VPQ_MEMC_BYPASS_REGION_RECT_T;


/**
 *FRC video mute type
 *
 */
typedef enum {
	VPQ_MEMC_MUTE_TYPE_INPUT = 0,
	VPQ_MEMC_MUTE_TYPE_OUTPUT,
	VPQ_MEMC_MUTE_TYPE_LVDS,
	VPQ_MEMC_MUTE_TYPE_MAX
} VPQ_MEMC_MUTE_TYPE_T;

typedef struct{
	UINT32 blurLevel;
	UINT32 judderLevel;
	UINT32 motion;
}VPQ_MEMC_SETMOTIONCOMP_T;

typedef struct{
	UINT32 type;
	UINT32 bOnOff;
}VPQ_MEMC_SETVIDEOBLOCK_T;

typedef struct{
	UINT32 bOnOff;
	UINT32 region;
	UINT32 x;
	UINT32 y;
	UINT32 w;
	UINT32 h;
}VPQ_MEMC_SETBYPASSREGION_T;

typedef struct{
	UINT32 bOnOff;
	UINT32 r;
	UINT32 g;
	UINT32 b;
}VPQ_MEMC_SETDEMOBAR_T;

/*! MEMC Input signal resolution enum. */
typedef enum
{
	VPQ_INPUT_1920X1080,					///< 1920X1080 resolution for FPGA Validation
	VPQ_INPUT_1920X540,						///< 1920X540  resolution for FPGA Validation
	VPQ_INPUT_3840X2160,					///< 3840x2160 resolution
	VPQ_INPUT_3840X1080,					///< 3840x2160 resolution, it is 3D input
	VPQ_INPUT_3840X540,						///< 3840X540 resolution
	VPQ_INPUT_1920X2160,					///< 1920X2160 resolution
	VPQ_INPUT_RESOLUTION_MAX,
}VPQ_MEMC_INPUT_RESOLUTION;

/*! MEMC Output signal resolution enum. */
typedef enum
{
	VPQ_OUTPUT_1920X1080,					///< 1920x1080 resolution for FPGA Validation
	VPQ_OUTPUT_1920X540,					///< 1920x540  resolution for FPGA Validation
	VPQ_OUTPUT_3840X2160,					///< 3840x2160 resolution
	VPQ_OUTPUT_3840X1080,					///< 3840x1080 resolution
	VPQ_OUTPUT_3840X540, 					///< 3840X540 resolution
	VPQ_OUTPUT_RESOLUTION_MAX,
}VPQ_MEMC_OUTPUT_RESOLUTION;

/*! MEMC Input signal frame rate enum. */
typedef enum
{
	VPQ_INPUT_24HZ,							///< input 24Hz
	VPQ_INPUT_25HZ,							///< input 25Hz
	VPQ_INPUT_30HZ,							///< input 30Hz
	VPQ_INPUT_48HZ,							///< input 48Hz
	VPQ_INPUT_50HZ,							///< input 50Hz
	VPQ_INPUT_60HZ,							///< input 60Hz
	VPQ_INPUT_96HZ,							///< input 96Hz
	VPQ_INPUT_100HZ,						///< input 100Hz
	VPQ_INPUT_120HZ,						///< input 120Hz
	VPQ_INPUT_FRAME_MAX,
}VPQ_MEMC_INPUT_FRAMERATE;

/*! MEMC Output signal frame rate enum. */
typedef enum
{
	VPQ_OUTPUT_48HZ,						///< output 48Hz
	VPQ_OUTPUT_50HZ,						///< output 50Hz
	VPQ_OUTPUT_60HZ,						///< output 60Hz
	VPQ_OUTPUT_96HZ,						///< output 96Hz
	VPQ_OUTPUT_100HZ,						///< output 100Hz
	VPQ_OUTPUT_120HZ,						///< output 120Hz
	VPQ_OUTPUT_200HZ,						///< output 200Hz
	VPQ_OUTPUT_240HZ,						///< output 240Hz
	VPQ_OUTPUT_FRAME_MAX,
	VPQ_OUTPUT_FRAME_INVALID = 255,
}VPQ_MEMC_OUTPUT_FRAMERATE;

/*! MEMC Input format enum. */
typedef enum
{
	VPQ_INPUT_2D,							///< memc input is 2D
	VPQ_INPUT_3D_SBS,						///< memc input is 3D side by side
	VPQ_INPUT_3D_TB,						///< memc input is 3D top and bottom
	VPQ_INPUT_3D_LR,						///< memc input is 3D frame sequential
	VPQ_INPUT_3D_LBL,						///< memc input is 3D line by line
	VPQ_INPUT_FORMAT_MAX,
}VPQ_MEMC_INPUT_FORMAT;

/*! MEMC Output format enum. */
typedef enum
{
	VPQ_OUTPUT_2D,							///< memc output is 2D
	VPQ_OUTPUT_3D_SG,						///< memc output is shutter glass 3D
	VPQ_OUTPUT_3D_PR,						///< memc output is Polarized 3D
	VPQ_OUTPUT_3D_SG_LLRR,					///< memc output is shutter glass 3D LLRR
	VPQ_OUTPUT_FORMAT_MAX,
}VPQ_MEMC_OUTPUT_FORMAT;

/*! MEMC In/Out mode enum. */
typedef enum
{
	VPQ_MEMC_RGB_IN_VIDEO_OUT,				///< memc RGB in and video output
	VPQ_MEMC_RGB_IN_PC_OUT,					///< memc RGB in and pc output
	VPQ_MEMC_YUV_IN_VIDEO_OUT, 				///< memc YUV444 in and video output
	VPQ_MEMC_YUV_IN_PC_OUT,					///< memc YUV444 in and pc output
	VPQ_MEMC_INOUT_MODE_MAX,
}VPQ_MEMC_INOUT_MODE;

/*! MEMC mode enum. */
typedef enum
{
	VPQ_MEMC_SMOOTH,						///< Smooth mode
	VPQ_MEMC_CLEAR,							///< Clear mode
	VPQ_MEMC_NORMAL,						///< Normal mode
	VPQ_MEMC_OFF,							///< Off mode
	VPQ_MEMC_USER,							///< User mode, can manually set dejudder and deblur level
	VPQ_MEMC_MODE_MAX,
}VPQ_MEMC_MODE;

/*! MEMC RIM mode. */
typedef enum
{
	VPQ_RIM_MODE_0,							///< memc rim mode 0
	VPQ_RIM_MODE_1,							///< memc rim mode 1
}VPQ_MEMC_RIM_MODE;

/*! module ID enum */
typedef enum
{
	VPQ_MODULE_ID_APP,
	VPQ_MODULE_ID_FRC,
}VPQ_MODULE_ID;

/*! MEMC demo mode enum. */
typedef enum
{
	VPQ_DEMO_MODE_OFF,						///< Demo mode off
	VPQ_DEMO_MODE_LEFT,						///< Demo mode left memc off, right memc on
	VPQ_DEMO_MODE_RIGHT,					///< Demo mode left memc on, right memc off
}VPQ_MEMC_DEMO_MODE;

#ifndef CONFIG_RTK_KDEV_MEMC_INTERRUPT

#ifndef SCALER_MEMC_SETINOUTUSECASE_T
typedef struct{
	UINT32 input_re;
	UINT32 output_re;
	UINT32 input_for;
	UINT32 output_for;
}__SCALER_MEMC_SETINOUTUSECASE_T;
#define SCALER_MEMC_SETINOUTUSECASE_T __SCALER_MEMC_SETINOUTUSECASE_T
#endif

#ifndef SCALER_MEMC_SETINOUTPUTFORMAT_T
typedef struct{
	UINT32 input_for;
	UINT32 output_for;
}__SCALER_MEMC_SETINOUTPUTFORMAT_T;
#define SCALER_MEMC_SETINOUTPUTFORMAT_T __SCALER_MEMC_SETINOUTPUTFORMAT_T

#endif

#ifndef SCALER_MEMC_SETINOUTPUTRESOLUTION_T
typedef struct{
	UINT32 input_re;
	UINT32 output_re;
}__SCALER_MEMC_SETINOUTPUTRESOLUTION_T;
#define SCALER_MEMC_SETINOUTPUTRESOLUTION_T __SCALER_MEMC_SETINOUTPUTRESOLUTION_T
#endif

#ifndef SCALER_MEMC_DMASTARTADDRESS_T
typedef struct{
	UINT32 MC00_start_addr;
	UINT32 MC01_start_addr;
	UINT32 ME_start_addr;
}__SCALER_MEMC_DMASTARTADDRESS_T;
#define SCALER_MEMC_DMASTARTADDRESS_T __SCALER_MEMC_DMASTARTADDRESS_T
#endif

#ifndef SCALER_MEMC_INOUTFRAMERATE_T
typedef struct{
	UINT32 input_frame_rate;
	UINT32 output_frame_rate;
}__SCALER_MEMC_INOUTFRAMERATE_T;
#define SCALER_MEMC_INOUTFRAMERATE_T __SCALER_MEMC_INOUTFRAMERATE_T
#endif




#endif

/*-----------------------------------------------------------------------------
	Local Variables & Function Prototypes Declarations
------------------------------------------------------------------------------*/
void HAL_VPQ_MEMC_Initialize(void);
void HAL_VPQ_MEMC_Uninitialize(void);
long HAL_VPQ_MEMC_SetMotionComp(UINT8 blurLevel, UINT8 judderLevel, VPQ_MEMC_TYPE_T motion);
void HAL_VPQ_MEMC_SetBlurLevel(UINT8 blurLevel);
void HAL_VPQ_MEMC_SetJudderLevel(UINT8 judderLevel);
long HAL_VPQ_MEMC_MotionCompOnOff(BOOLEAN bOnOff);
long HAL_VPQ_MEMC_LowDelayMode(UINT8 type);
long HAL_VPQ_MEMC_SetRGBYUVMode(UINT8 mode);
void HAL_VPQ_MEMC_GetFrameDelay (UINT16 *pFrameDelay);
void HAL_VPQ_MEMC_SetVideoBlock(VPQ_MEMC_MUTE_TYPE_T type, BOOLEAN bOnOff);
void HAL_VPQ_MEMC_SetTrueMotionDemo(BOOLEAN bOnOff);
void HAL_VPQ_MEMC_GetFirmwareVersion(UINT16 *pVersion);
void HAL_VPQ_MEMC_SetBypassRegion(BOOLEAN bOnOff, VPQ_MEMC_BYPASS_REGION_T region, UINT32 x, UINT32 y, UINT32 w, UINT32 h);
void HAL_VPQ_MEMC_SetReverseControl(UINT8 u8Mode);
void HAL_VPQ_MEMC_Freeze(UINT8 type);
void HAL_VPQ_MEMC_SetDemoBar(BOOLEAN bOnOff, UINT8 r, UINT8 g, UINT8 b);
void HAL_VPQ_MEMC_DEBUG(void);

//scaler driver
void Scaler_MEMC_Mux(void);
void Scaler_MEMC_CLK(void);
void Scaler_MEMC_Handler(void);
void Scaler_MEMC_initial_Case(void);
void Scaler_MEMC_allocate_memory(void);
void Scaler_MEMC_ForceBg(UINT8 bEnable);
void Scaler_MEMC_output_force_bg_enable(UINT8 enable);
void Scaler_MEMC_set_output_bg_color(UINT16 color_r, UINT16 color_g, UINT16 color_b);
void Scaler_MEMC_SetMotionType(VPQ_MEMC_TYPE_T motion);
VPQ_MEMC_TYPE_T Scaler_MEMC_GetMotionType(void);
int Scaler_MEMC_set_cinema_mode_en(unsigned char bEn);

void vpq_memc_disp_suspend_instanboot(void);
void vpq_memc_disp_resume_instanboot(void);
void vpq_memc_disp_suspend_snashop(void);
void vpq_memc_disp_resume_snashop(void);
void Scaler_MEMC_fbg_control(void);
void Scaler_MEMC_SetInOutFrameRate(void);
void Scaler_MEMC_SetInOutFrameRateByDisp(unsigned char _channel);
void Scaler_MEMC_Booting_NoSignal_Check_OutputBG(UINT8 enable);
void Scaler_MEMC_Set_CheckMEMC_Outbg(unsigned char mode);
unsigned char Scaler_MEMC_Get_CheckMEMC_Outbg(void);
unsigned char Scaler_MEMC_Get_First_Run_FBG_enable(void);
unsigned char Scaler_MEMC_Get_instanboot_resume_Done(void);
unsigned char Scaler_MEMC_Get_snashop_resume_Done(void);
void Scaler_MEMC_Bypass_On(unsigned char b_isBypass);
void Scaler_MEMC_Bypass_CLK_OnOff(unsigned char clk_OnOff);
unsigned char Scaler_MEMC_get_Bypass_Status(void);
/**
 * @brief This function set power saving mode on
 * @retval 1		power save on fail
 * @retval 0		power save on success
*/
BOOL ScalerMEMC_EnablePowerSave(void);
/**
 * @brief This function set power saving mode off
 * @retval 1		power save off fail
 * @retval 0		power save off success
*/
BOOL ScalerMEMC_DisablePowerSave(void);

#ifdef MEMC_DYNAMIC_ONOFF
void Scaler_MEMC_Dynamic_OnOff(void);
void Scaler_MEMC_Mux_off(void);

#define me_00_write_enable_ADDR 0xb809c038
#define me_01_read_enable_ADDR 	0xb809c040
#define me_02_read_enable_ADDR 	0xb809c048
#define me_03_read_enable_ADDR 	0xb809c050
#define me_04_write_enable_ADDR 0xb809c070
#define me_05_write_enable_ADDR 0xb809c090
#define me_06_read_enable_ADDR 	0xb809c098
#define me_07_read_enable_ADDR 	0xb809c0A0
#define me_08_write_enable_ADDR 0xb809c114
#define me_09_read_enable_ADDR 	0xb809c11C
#define me_10_write_enable_ADDR 0xb809c138
#define me_11_read_enable_ADDR 	0xb809c140
#define me_12_write_enable_ADDR 0xb809c15C
#define me_13_read_enable_ADDR 	0xb809c164
#define me_14_write_enable_ADDR 0xb809c180
#define me_15_read_enable_ADDR 	0xb809c188

#define mc_00_write_enable_ADDR 0xb8099438
#define mc_01_write_enable_ADDR 0xb8099478
#define mc_02_read_enable_ADDR 	0xb8099480
#define mc_03_read_enable_ADDR 	0xb8099488
#define mc_04_read_enable_ADDR 	0xb8099490
#define mc_05_read_enable_ADDR 	0xb8099498
#define mc_06_read_enable_ADDR 	0xb80994A0
#define mc_07_read_enable_ADDR 	0xb80994A8
#endif

#if CONFIG_PM
//KMC_TOP	0x00
#define	KMC_TOP__TOP_PATT_TOTAL_ADDR	0xb8099000
#define	KMC_TOP__TOP_PATT_ACT_ADDR	0xb8099004
#define	KMC_TOP__TOP_PATT_WIDTH_BPORCH_ADDR	0xb8099008
#define	KMC_TOP__TOP_PATT_CTRL_ADDR	0xb809900c
#define	KMC_TOP__TOP_PATT_RGB0_ADDR	0xb8099010
#define	KMC_TOP__TOP_PATT_RGB1_ADDR	0xb8099014
#define	KMC_TOP__KMC_IN_INT_CTRL_ADDR	0xb8099018
#define	KMC_TOP__KMC_METER_DETIAL_CORING0_ADDR	0xb809901c
#define	KMC_TOP__KMC_VH_DETAIL_MODE_ADDR	0xb8099020
#define	KMC_TOP__KMC_VH_DETAIL_TH_ADDR	0xb8099024
#define	KMC_TOP__KMC_METER_DETIAL_CORING1_ADDR	0xb8099028
#define	KMC_TOP__KMC_METER_DETIAL_CORING2_ADDR	0xb809902c
#define	KMC_TOP__KNR_ACTIVE_NUM_ADDR	0xb8099030
#define	KMC_TOP__KNR_BPORCH_NUM_ADDR	0xb8099034
#define	KMC_TOP__KMC_IPMC0_ADDR	0xb809903c
#define	KMC_TOP__KMC_IPMC1_ADDR	0xb8099040
#define	KMC_TOP__KNR_CSC_COEF0_ADDR	0xb8099044
#define	KMC_TOP__KNR_CSC_COEF1_ADDR	0xb8099048
#define	KMC_TOP__KNR_CSC_COEF2_ADDR	0xb809904c
#define	KMC_TOP__KNR_CSC_COEF3_ADDR	0xb8099050
#define	KMC_TOP__KNR_CSC_COEF4_ADDR	0xb8099054
#define	KMC_TOP__KNR_CSC_COEF5_ADDR	0xb8099058
#define	KMC_TOP__KMC_DRF_BIST_IN_0_ADDR	0xb8099060
#define	KMC_TOP__KMC_DRF_BIST_IN_1_ADDR	0xb8099064
#define	KMC_TOP__KMC_DRF_BIST_IN_2_ADDR	0xb8099068
#define	KMC_TOP__KMC_DRF_BIST_IN_3_ADDR	0xb809906c
//IPPRE	0x01
#define	IPPRE__INPUT_CURSOR_ADDR	0xb8099100
#define	IPPRE__INPUT_CURSOR_UV_ADDR	0xb8099104
#define	IPPRE__IPPRE_RETIMING_ADDR	0xb8099108
#define	IPPRE__LOGO_BLEND_ADDR	0xb809910c
#define	IPPRE__PATT_HV_ACTIVE_ADDR	0xb8099110
#define	IPPRE__PATT_HV_TOTAL_ADDR	0xb8099114
#define	IPPRE__IPPRE_444TO422_COEF0_ADDR	0xb8099118
#define	IPPRE__IPPRE_444TO422_COEF1_ADDR	0xb809911c
#define	IPPRE__PATT_MODE_CTRL_ADDR	0xb8099120
#define	IPPRE__LOOP_PATT_SEQUENCY_ADDR	0xb8099124
#define	IPPRE__PATT_PARA_0_ADDR	0xb8099128
#define	IPPRE__PATT_PARA_1_ADDR	0xb809912c
#define	IPPRE__LOOP_PATT_PARA0_ADDR	0xb8099130
#define	IPPRE__LOOP_PATT_PARA1_ADDR	0xb8099134
#define	IPPRE__LOOP_PATT_PARA2_ADDR	0xb8099138
#define	IPPRE__LOOP_PATT_PARA3_ADDR	0xb809913c
#define	IPPRE__LOOP_PATT_PARA4_ADDR	0xb8099140
#define	IPPRE__LOOP_PATT_PARA5_ADDR	0xb8099144
#define	IPPRE__LOOP_PATT_PARA6_ADDR	0xb8099148
#define	IPPRE__LOOP_PATT_PARA7_ADDR	0xb809914c
#define	IPPRE__LOOP_SCROLL_CTRL_ADDR	0xb8099150
#define	IPPRE__SCROLL_BAR_HV_ADDR	0xb8099154
#define	IPPRE__SCROLL_BAR_COLOR_ADDR	0xb8099158
#define	IPPRE__SPEED_HV_1_ADDR	0xb809915c
#define	IPPRE__CIRCLE_CADENCE_ADDR	0xb8099160
#define	IPPRE__CIRCLE_CENTER_ADDR	0xb8099164
#define	IPPRE__RANDOM_SEED_ADDR	0xb8099168
#define	IPPRE__RANDOM_CTRL_ADDR	0xb809916c
#define	IPPRE__CADENCE_FRM_ADDR	0xb8099170
#define	IPPRE__CSC_COEF0_H_ADDR	0xb8099180
#define	IPPRE__CSC_COEF1_H_ADDR	0xb8099184
#define	IPPRE__CSC_COEF2_H_ADDR	0xb8099188
#define	IPPRE__CSC_COEF3_H_ADDR	0xb809918c
#define	IPPRE__CSC_COEF4_H_ADDR	0xb8099190
#define	IPPRE__CSC_COEF5_H_ADDR	0xb8099194
#define	IPPRE__CSC_COEF0_L_ADDR	0xb809919c
#define	IPPRE__CSC_COEF1_L_ADDR	0xb80991a0
#define	IPPRE__CSC_COEF2_L_ADDR	0xb80991a4
#define	IPPRE__CSC_COEF3_L_ADDR	0xb80991a8
#define	IPPRE__CSC_COEF4_L_ADDR	0xb80991ac
#define	IPPRE__CSC_COEF5_L_ADDR	0xb80991b0
#define	IPPRE__IPPRE_MUTE_G4_ADDR	0xb80991b4
#define	IPPRE__HPATTERN0_ADDR	0xb80991c0
#define	IPPRE__HPATTERN1_ADDR	0xb80991c4
#define	IPPRE__HPATTERN2_ADDR	0xb80991c8
#define	IPPRE__HPATTERN3_ADDR	0xb80991cc
#define	IPPRE__HPATTERN4_ADDR	0xb80991d0
#define	IPPRE__HPATTERN5_ADDR	0xb80991d4
#define	IPPRE__HPATTERN6_ADDR	0xb80991d8
#define	IPPRE__HPATTERN7_ADDR	0xb80991dc
#define	IPPRE__IPPRE_MUTE_G0_ADDR	0xb80991e0
#define	IPPRE__IPPRE_MUTE_G1_ADDR	0xb80991e4
#define	IPPRE__IPPRE_MUTE_G2_ADDR	0xb80991e8
#define	IPPRE__IPPRE_MUTE_G3_ADDR	0xb80991ec
//KMC_CPR_TOP0	0x02
#define	KMC_CPR_TOP0__CPR_CTRL0_REG_ADDR	0xb8099200
#define	KMC_CPR_TOP0__CPR_CTRL1_REG_ADDR	0xb8099204
#define	KMC_CPR_TOP0__CPR_CTRL2_REG_ADDR	0xb8099208
#define	KMC_CPR_TOP0__CPR_CTRL3_REG_ADDR	0xb809920c
#define	KMC_CPR_TOP0__CPR_CTRL4_REG_ADDR	0xb8099210
#define	KMC_CPR_TOP0__BUDGET_PACKET_ADDR	0xb8099214
#define	KMC_CPR_TOP0__BUDGET_INIT_START_ADDR	0xb8099218
#define	KMC_CPR_TOP0__BUDGET_INIT_END_ADDR	0xb809921c
#define	KMC_CPR_TOP0__BUDGET_CREDITS_CFG0_ADDR	0xb8099220
#define	KMC_CPR_TOP0__BUDGET_CREDITS_CFG1_ADDR	0xb8099224
#define	KMC_CPR_TOP0__BUDGET_CREDITS_CFG2_ADDR	0xb8099228
#define	KMC_CPR_TOP0__BUDGET_CREDITS_CFG3_ADDR	0xb809922c
#define	KMC_CPR_TOP0__CURVE_QBPP0_ADDR	0xb8099230
#define	KMC_CPR_TOP0__CURVE_QBPP1_ADDR	0xb8099234
#define	KMC_CPR_TOP0__CURVE_QBPP2_ADDR	0xb8099238
#define	KMC_CPR_TOP0__CURVE_QBPP3_ADDR	0xb809923c
#define	KMC_CPR_TOP0__CURVE_QBPP4_ADDR	0xb8099240
#define	KMC_CPR_TOP0__CURVE_QBPP5_ADDR	0xb8099244
#define	KMC_CPR_TOP0__CURVE_QBPP6_ADDR	0xb8099248
#define	KMC_CPR_TOP0__CURVE_QBPP7_ADDR	0xb809924c
#define	KMC_CPR_TOP0__CURVE_TRUNC0_VAR0_ADDR	0xb8099250
#define	KMC_CPR_TOP0__CURVE_TRUNC1_VAR0_ADDR	0xb8099254
#define	KMC_CPR_TOP0__CURVE_TRUNC2_VAR0_ADDR	0xb8099258
#define	KMC_CPR_TOP0__CURVE_TRUNC3_VAR0_ADDR	0xb809925c
#define	KMC_CPR_TOP0__CURVE_TRUNC4_VAR0_ADDR	0xb8099260
#define	KMC_CPR_TOP0__CURVE_TRUNC5_VAR0_ADDR	0xb8099264
#define	KMC_CPR_TOP0__CURVE_TRUNC6_VAR0_ADDR	0xb8099268
#define	KMC_CPR_TOP0__CURVE_TRUNC7_VAR0_ADDR	0xb809926c
#define	KMC_CPR_TOP0__CURVE_TRUNC0_VAR1_ADDR	0xb8099270
#define	KMC_CPR_TOP0__CURVE_TRUNC1_VAR1_ADDR	0xb8099274
#define	KMC_CPR_TOP0__CURVE_TRUNC2_VAR1_ADDR	0xb8099278
#define	KMC_CPR_TOP0__CURVE_TRUNC3_VAR1_ADDR	0xb809927c
#define	KMC_CPR_TOP0__CURVE_TRUNC4_VAR1_ADDR	0xb8099280
#define	KMC_CPR_TOP0__CURVE_TRUNC5_VAR1_ADDR	0xb8099284
#define	KMC_CPR_TOP0__CURVE_TRUNC6_VAR1_ADDR	0xb8099288
#define	KMC_CPR_TOP0__CURVE_TRUNC7_VAR1_ADDR	0xb809928c
#define	KMC_CPR_TOP0__CURVE_TRUNC0_VAR2_ADDR	0xb8099290
#define	KMC_CPR_TOP0__CURVE_TRUNC1_VAR2_ADDR	0xb8099294
#define	KMC_CPR_TOP0__CURVE_TRUNC2_VAR2_ADDR	0xb8099298
#define	KMC_CPR_TOP0__CURVE_TRUNC3_VAR2_ADDR	0xb809929c
#define	KMC_CPR_TOP0__CURVE_TRUNC4_VAR2_ADDR	0xb80992a0
#define	KMC_CPR_TOP0__CURVE_TRUNC5_VAR2_ADDR	0xb80992a4
#define	KMC_CPR_TOP0__CURVE_TRUNC6_VAR2_ADDR	0xb80992a8
#define	KMC_CPR_TOP0__CURVE_TRUNC7_VAR2_ADDR	0xb80992ac
#define	KMC_CPR_TOP0__CORE_DELAY_CTRL_I_ADDR	0xb80992b0
#define	KMC_CPR_TOP0__CORE_DELAY_CTRL_P_ADDR	0xb80992b4
#define	KMC_CPR_TOP0__CORE_DELAY_CTRL_NR_ADDR	0xb80992b8
#define	KMC_CPR_TOP0__CPR_EROSION_RATIO_ADDR	0xb80992bc
#define	KMC_CPR_TOP0__CPR_MOTION_DIFF_THD_ADDR	0xb80992c0
#define	KMC_CPR_TOP0__CPR_LF_VARIANCE_CHECK_THD_ADDR	0xb80992c4
#define	KMC_CPR_TOP0__CPR_HF_VARIANCE_CHECK_THD_ADDR	0xb80992c8
#define	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL0_ADDR	0xb80992cc
#define	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL1_ADDR	0xb80992d0
#define	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL2_ADDR	0xb80992d4
#define	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL3_ADDR	0xb80992d8
#define	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL0_ADDR	0xb80992dc
#define	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL1_ADDR	0xb80992e0
#define	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL2_ADDR	0xb80992e4
#define	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL3_ADDR	0xb80992e8
//KMC_CPR_TOP1	0x03
#define	KMC_CPR_TOP1__PATT_CTRL0_ADDR	0xb8099300
#define	KMC_CPR_TOP1__PATT_LF_I_POSITION0_ADDR	0xb8099304
#define	KMC_CPR_TOP1__PATT_LF_I_POSITION1_ADDR	0xb8099308
#define	KMC_CPR_TOP1__PATT_HF_I_POSITION0_ADDR	0xb809930c
#define	KMC_CPR_TOP1__PATT_HF_I_POSITION1_ADDR	0xb8099310
#define	KMC_CPR_TOP1__CPR_PATT_LF_I_SETTING0_ADDR	0xb8099314
#define	KMC_CPR_TOP1__CPR_PATT_LF_I_SETTING1_ADDR	0xb8099318
#define	KMC_CPR_TOP1__CPR_PATT_HF_I_SETTING0_ADDR	0xb809931c
#define	KMC_CPR_TOP1__CPR_PATT_HF_I_SETTING1_ADDR	0xb8099320
#define	KMC_CPR_TOP1__PATT_LF_P_POSITION0_ADDR	0xb8099324
#define	KMC_CPR_TOP1__PATT_LF_P_POSITION1_ADDR	0xb8099328
#define	KMC_CPR_TOP1__PATT_HF_P_POSITION0_ADDR	0xb809932c
#define	KMC_CPR_TOP1__PATT_HF_P_POSITION1_ADDR	0xb8099330
#define	KMC_CPR_TOP1__CPR_PATT_LF_P_SETTING0_ADDR	0xb8099334
#define	KMC_CPR_TOP1__CPR_PATT_LF_P_SETTING1_ADDR	0xb8099338
#define	KMC_CPR_TOP1__CPR_PATT_HF_P_SETTING0_ADDR	0xb809933c
#define	KMC_CPR_TOP1__CPR_PATT_HF_P_SETTING1_ADDR	0xb8099340
#define	KMC_CPR_TOP1__PATT_LF_NR_POSITION0_ADDR	0xb8099344
#define	KMC_CPR_TOP1__PATT_LF_NR_POSITION1_ADDR	0xb8099348
#define	KMC_CPR_TOP1__PATT_HF_NR_POSITION0_ADDR	0xb809934c
#define	KMC_CPR_TOP1__PATT_HF_NR_POSITION1_ADDR	0xb8099350
#define	KMC_CPR_TOP1__CPR_PATT_LF_NR_SETTING0_ADDR	0xb8099354
#define	KMC_CPR_TOP1__CPR_PATT_LF_NR_SETTING1_ADDR	0xb8099358
#define	KMC_CPR_TOP1__CPR_PATT_HF_NR_SETTING0_ADDR	0xb809935c
#define	KMC_CPR_TOP1__CPR_PATT_HF_NR_SETTING1_ADDR	0xb8099360
#define	KMC_CPR_TOP1__CPR_DEBUG_CFG0_ADDR	0xb8099364
//KMC_DM_TOP	0x04
#define	KMC_DM_TOP__KMC_00_START_ADDRESS0_ADDR	0xb8099400
#define	KMC_DM_TOP__KMC_00_START_ADDRESS1_ADDR	0xb8099404
#define	KMC_DM_TOP__KMC_00_START_ADDRESS2_ADDR	0xb8099408
#define	KMC_DM_TOP__KMC_00_START_ADDRESS3_ADDR	0xb809940c
#define	KMC_DM_TOP__KMC_00_START_ADDRESS4_ADDR	0xb8099410
#define	KMC_DM_TOP__KMC_00_START_ADDRESS5_ADDR	0xb8099414
#define	KMC_DM_TOP__KMC_00_END_ADDRESS0_ADDR	0xb8099418
#define	KMC_DM_TOP__KMC_00_END_ADDRESS1_ADDR	0xb809941c
#define	KMC_DM_TOP__KMC_00_END_ADDRESS2_ADDR	0xb8099420
#define	KMC_DM_TOP__KMC_00_END_ADDRESS3_ADDR	0xb8099424
#define	KMC_DM_TOP__KMC_00_END_ADDRESS4_ADDR	0xb8099428
#define	KMC_DM_TOP__KMC_00_END_ADDRESS5_ADDR	0xb809942c
#define	KMC_DM_TOP__KMC_00_LR_OFFSET_ADDR_ADDR	0xb8099430
#define	KMC_DM_TOP__KMC_00_LINE_OFFSET_ADDR_ADDR	0xb8099434
#define	KMC_DM_TOP__KMC_00_AGENT_ADDR	0xb8099438
#define	KMC_DM_TOP__KMC_00_THRESHOLD_ADDR	0xb809943c
#define	KMC_DM_TOP__KMC_01_START_ADDRESS0_ADDR	0xb8099440
#define	KMC_DM_TOP__KMC_01_START_ADDRESS1_ADDR	0xb8099444
#define	KMC_DM_TOP__KMC_01_START_ADDRESS2_ADDR	0xb8099448
#define	KMC_DM_TOP__KMC_01_START_ADDRESS3_ADDR	0xb809944c
#define	KMC_DM_TOP__KMC_01_START_ADDRESS4_ADDR	0xb8099450
#define	KMC_DM_TOP__KMC_01_START_ADDRESS5_ADDR	0xb8099454
#define	KMC_DM_TOP__KMC_01_END_ADDRESS0_ADDR	0xb8099458
#define	KMC_DM_TOP__KMC_01_END_ADDRESS1_ADDR	0xb809945c
#define	KMC_DM_TOP__KMC_01_END_ADDRESS2_ADDR	0xb8099460
#define	KMC_DM_TOP__KMC_01_END_ADDRESS3_ADDR	0xb8099464
#define	KMC_DM_TOP__KMC_01_END_ADDRESS4_ADDR	0xb8099468
#define	KMC_DM_TOP__KMC_01_END_ADDRESS5_ADDR	0xb809946c
#define	KMC_DM_TOP__KMC_01_LR_OFFSET_ADDR_ADDR	0xb8099470
#define	KMC_DM_TOP__KMC_01_LINE_OFFSET_ADDR_ADDR	0xb8099474
#define	KMC_DM_TOP__KMC_01_AGENT_ADDR	0xb8099478
#define	KMC_DM_TOP__KMC_01_THRESHOLD_ADDR	0xb809947c
#define	KMC_DM_TOP__KMC_02_AGENT_ADDR	0xb8099480
#define	KMC_DM_TOP__KMC_02_THRESHOLD_ADDR	0xb8099484
#define	KMC_DM_TOP__KMC_03_AGENT_ADDR	0xb8099488
#define	KMC_DM_TOP__KMC_03_THRESHOLD_ADDR	0xb809948c
#define	KMC_DM_TOP__KMC_04_AGENT_ADDR	0xb8099490
#define	KMC_DM_TOP__KMC_04_THRESHOLD_ADDR	0xb8099494
#define	KMC_DM_TOP__KMC_05_AGENT_ADDR	0xb8099498
#define	KMC_DM_TOP__KMC_05_THRESHOLD_ADDR	0xb809949c
#define	KMC_DM_TOP__KMC_06_AGENT_ADDR	0xb80994a0
#define	KMC_DM_TOP__KMC_06_THRESHOLD_ADDR	0xb80994a4
#define	KMC_DM_TOP__KMC_07_AGENT_ADDR	0xb80994a8
#define	KMC_DM_TOP__KMC_07_THRESHOLD_ADDR	0xb80994ac
#define	KMC_DM_TOP__KMC_VTOTAL_AND_TIMER_ADDR	0xb80994b0
#define	KMC_DM_TOP__KMC_HOLD_TIME_G0_ADDR	0xb80994b4
#define	KMC_DM_TOP__KMC_HOLD_TIME_G1_ADDR	0xb80994b8
#define	KMC_DM_TOP__KMC_SOURCE_MODE_ADDR	0xb80994bc
#define	KMC_DM_TOP__KMC_DEBUG_HEAD_G0_ADDR	0xb80994c0
#define	KMC_DM_TOP__KMC_DEBUG_HEAD_G1_ADDR	0xb80994c4
#define	KMC_DM_TOP__KMC_DEBUG_HEAD_G2_ADDR	0xb80994c8
#define	KMC_DM_TOP__KMC_DEBUG_HEAD_G3_ADDR	0xb80994cc
#define	KMC_DM_TOP__KMC_00_START_ADDRESS6_ADDR	0xb80994d0
#define	KMC_DM_TOP__KMC_00_END_ADDRESS6_ADDR	0xb80994d4
#define	KMC_DM_TOP__KMC_00_START_ADDRESS7_ADDR	0xb80994d8
#define	KMC_DM_TOP__KMC_00_END_ADDRESS7_ADDR	0xb80994dc
#define	KMC_DM_TOP__KMC_01_START_ADDRESS6_ADDR	0xb80994e0
#define	KMC_DM_TOP__KMC_01_END_ADDRESS6_ADDR	0xb80994e4
#define	KMC_DM_TOP__KMC_01_START_ADDRESS7_ADDR	0xb80994e8
#define	KMC_DM_TOP__KMC_01_END_ADDRESS7_ADDR	0xb80994ec
//MC	0x06
#define	MC__MISC_ADDR	0xb8099630
#define	MC__PXL_RESOLUTION_ADDR	0xb8099634
#define	MC__BLK_SIZE_ADDR	0xb8099638
#define	MC__BLK_RESOLUTION_ADDR	0xb809963c
#define	MC__DE_FLICKER_ADDR	0xb8099640
#define	MC__VER_LF_SR_ADDR	0xb8099644
#define	MC__VER_HF_SR_ADDR	0xb8099648
#define	MC__HOR_SR_ADDR	0xb809964c
#define	MC__VER_RIM0_ADDR	0xb8099650
#define	MC__HOR_RIM0_ADDR	0xb8099654
#define	MC__VER_RIM1_ADDR	0xb8099658
#define	MC__HOR_RIM1_ADDR	0xb809965c
#define	MC__DW_CONTROL_ADDR	0xb8099660
#define	MC__DW_V0_ADDR	0xb8099664
#define	MC__DW_H0_ADDR	0xb8099668
#define	MC__DW_V1_ADDR	0xb809966c
#define	MC__DW_H1_ADDR	0xb8099670
#define	MC__DW_V2_ADDR	0xb8099674
#define	MC__DW_H2_ADDR	0xb8099678
#define	MC__DW_V3_ADDR	0xb809967c
#define	MC__DW_H3_ADDR	0xb8099680
#define	MC__DW_V4_ADDR	0xb8099684
#define	MC__DW_H4_ADDR	0xb8099688
#define	MC__DW_V5_ADDR	0xb809968c
#define	MC__DW_H5_ADDR	0xb8099690
#define	MC__DW_V6_ADDR	0xb8099694
#define	MC__DW_H6_ADDR	0xb8099698
#define	MC__DW_V7_ADDR	0xb809969c
#define	MC__DW_H7_ADDR	0xb80996a0
#define	MC__PT_PROC_ADDR	0xb80996a4
#define	MC__OCCL_PROC_ADDR	0xb80996a8
#define	MC__OBMC_ADDR	0xb80996ac
#define	MC__BLEND_ADDR	0xb80996b0
#define	MC__BLD_MV_DIFF_CURVE_ADDR	0xb80996b4
#define	MC__MC_SOBJ0_ADDR	0xb80996b8
#define	MC__MC_SOBJ1_ADDR	0xb80996bc
#define	MC__CURSOR0_POSI_ADDR	0xb80996c0
#define	MC__CURSOR0_COLOR_ADDR	0xb80996c4
#define	MC__CURSOR1_POSI_ADDR	0xb80996c8
#define	MC__CURSOR1_COLOR_ADDR	0xb80996cc
#define	MC__GRID_ADDR	0xb80996d0
#define	MC__MC_FORCE_PHASE_ADDR	0xb80996d4
#define	MC__FORCE_MV_ADDR	0xb80996d8
#define	MC__MC_FALSE_COLOR_ADDR	0xb80996dc
#define	MC__INTERNAL_DEBUG_ADDR	0xb80996e0
//MC2	0x07
#define	MC2__OBMC_COEF0_ADDR	0xb8099700
#define	MC2__OBMC_COEF1_ADDR	0xb8099704
#define	MC2__OBMC_COEF2_ADDR	0xb8099708
#define	MC2__OBMC_COEF3_ADDR	0xb809970c
#define	MC2__OBMC_COEF4_ADDR	0xb8099710
#define	MC2__OBMC_COEF5_ADDR	0xb8099714
#define	MC2__OBMC_COEF6_ADDR	0xb8099718
#define	MC2__OBMC_COEF7_ADDR	0xb809971c
#define	MC2__MC_LOGO_CTRL_ADDR	0xb8099720
#define	MC2__MC_LOGO_BLK_NUM_ADDR	0xb8099724
#define	MC2__MC_LOGO_PXL_NUM_ADDR	0xb8099728
#define	MC2__MC_LOGO_LPF_COEF_ADDR	0xb809972c
#define	MC2__MC_LOGO_ALPHA_ADDR	0xb8099730
#define	MC2__MC_VAR_LPF0_ADDR	0xb8099750
#define	MC2__MC_VAR_LPF1_ADDR	0xb8099754
#define	MC2__MC_VAR_LPF2_ADDR	0xb8099758
#define	MC2__MC_VAR_LPF3_ADDR	0xb809975c
#define	MC2__MC_OCCL_DIA_V_ADDR	0xb8099760
#define	MC2__MC_OCCL_DIA_C_ADDR	0xb8099764
#define	MC2__MC_OCCL_DIA_H_ADDR	0xb8099768
#define	MC2__MC_VAR17_LPF0_ADDR	0xb809976c
#define	MC2__MC_VAR17_LPF1_ADDR	0xb8099770
#define	MC2__MC_VAR17_LPF2_ADDR	0xb8099774
//LBMC	0x09
#define	LBMC__LBMC_SR0_ADDR	0xb8099900
#define	LBMC__LBMC_SR1_ADDR	0xb8099904
#define	LBMC__LBMC_SR2_ADDR	0xb8099908
#define	LBMC__LBMC_SR3_ADDR	0xb809990c
#define	LBMC__LBMC_SR4_ADDR	0xb8099910
#define	LBMC__LBMC_SR5_ADDR	0xb8099914
#define	LBMC__LBMC_DUMMY18_ADDR	0xb8099918
#define	LBMC__LBMC_DUMMY1C_ADDR	0xb809991c
#define	LBMC__LBMC_RESOLUTION_ADDR	0xb8099920
#define	LBMC__LBMC_MODE_ADDR	0xb8099924
#define	LBMC__LBMC_BLANKING_CTRL_ADDR	0xb8099928
#define	LBMC__LBMC_I_IDX_PART0_N_ADDR	0xb809992c
#define	LBMC__LBMC_I_IDX_PART1_N_ADDR	0xb8099930
#define	LBMC__LBMC_I_IDX_PART2_N_ADDR	0xb8099934
#define	LBMC__LBMC_P_IDX_PART0_N_ADDR	0xb8099938
#define	LBMC__LBMC_P_IDX_PART1_N_ADDR	0xb809993c
#define	LBMC__LBMC_P_IDX_PART2_N_ADDR	0xb8099940
#define	LBMC__LBMC_HF_IDX_NUM_N_ADDR	0xb8099944
#define	LBMC__LBMC_I_IDX_PART0_S_ADDR	0xb8099948
#define	LBMC__LBMC_I_IDX_PART1_S_ADDR	0xb809994c
#define	LBMC__LBMC_I_IDX_PART2_S_ADDR	0xb8099950
#define	LBMC__LBMC_P_IDX_PART0_S_ADDR	0xb8099954
#define	LBMC__LBMC_P_IDX_PART1_S_ADDR	0xb8099958
#define	LBMC__LBMC_P_IDX_PART2_S_ADDR	0xb809995c
#define	LBMC__LBMC_HF_IDX_NUM_S_ADDR	0xb8099960
#define	LBMC__LBMC_FETCH_POINT_LF_ADDR	0xb8099980
#define	LBMC__LBMC_FETCH_POINT_HF_ADDR	0xb8099984
#define	LBMC__LBMC_INFO_GET_NUM_ADDR	0xb8099988
//BBD	0x0a
#define	BBD__BBD_INPUT_THRESHOLD_CTRL_ADDR	0xb8099a00
#define	BBD__BBD_INPUT_H_THRESHOLD_CTRL_ADDR	0xb8099a04
#define	BBD__BBD_INPUT_V_THRESHOLD_CTRL_ADDR	0xb8099a08
#define	BBD__BBD_WINDOW_START_POINT_ADDR	0xb8099a0c
#define	BBD__BBD_WINDOW_END_POINT_ADDR	0xb8099a10
//KMC_METER_TOP	0x0b
#define	KMC_METER_TOP__KMC_METER_YUV_X_POS_ADDR	0xb8099b00
#define	KMC_METER_TOP__KMC_METER_YUV_Y_POS_ADDR	0xb8099b04
#define	KMC_METER_TOP__KMC_METER_BW_X_POS_ADDR	0xb8099b08
#define	KMC_METER_TOP__KMC_METER_BW_Y_POS_ADDR	0xb8099b0c
#define	KMC_METER_TOP__KMC_METER_BW_FACTOR_ADDR	0xb8099b10
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0001_ADDR	0xb8099b14
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0203_ADDR	0xb8099b18
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0405_ADDR	0xb8099b1c
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0607_ADDR	0xb8099b20
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0809_ADDR	0xb8099b24
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0A0B_ADDR	0xb8099b28
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_0C10_ADDR	0xb8099b2c
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_1112_ADDR	0xb8099b30
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_1314_ADDR	0xb8099b34
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_1516_ADDR	0xb8099b38
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_1718_ADDR	0xb8099b3c
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_191A_ADDR	0xb8099b40
#define	KMC_METER_TOP__KMC_METER_BW_FILTER_1B1C_ADDR	0xb8099b44
#define	KMC_METER_TOP__KMC_METER_BW_DR_ADDR	0xb8099b48
#define	KMC_METER_TOP__KMC_METER_BW_THR0_ADDR	0xb8099b4c
#define	KMC_METER_TOP__KMC_METER_BW_THR1_ADDR	0xb8099b50
#define	KMC_METER_TOP__KMC_METER_BW_THR2_ADDR	0xb8099b54
#define	KMC_METER_TOP__KMC_METER_BW_SLP_01_ADDR	0xb8099b58
#define	KMC_METER_TOP__KMC_METER_DETAIL_DR_THR_ADDR	0xb8099b5c
#define	KMC_METER_TOP__KMC_METER_DETAIL_THR0_ADDR	0xb8099b60
#define	KMC_METER_TOP__KMC_METER_DETAIL_THR1_ADDR	0xb8099b64
#define	KMC_METER_TOP__KMC_METER_DETAIL_THR2_ADDR	0xb8099b68
#define	KMC_METER_TOP__KMC_METER_BW_CORING1_ADDR	0xb8099b6c
//KMC_DM_METER_TOP	0x1e
#define	KMC_DM_METER_TOP__KMC_METER_REG0_ADDR	0xb809ae00
#define	KMC_DM_METER_TOP__KMC_METER_NUM_ADDR	0xb809ae04
#define	KMC_DM_METER_TOP__KMC_METER_H_NUM0_ADDR	0xb809ae08
#define	KMC_DM_METER_TOP__KMC_METER_H_NUM1_ADDR	0xb809ae0c
#define	KMC_DM_METER_TOP__METER_TH0_ADDR	0xb809ae10
#define	KMC_DM_METER_TOP__METER_TH1_ADDR	0xb809ae14
#define	KMC_DM_METER_TOP__METER_TH3_ADDR	0xb809ae18
#define	KMC_DM_METER_TOP__METER_TIMER0_ADDR	0xb809ae1c
//KME_TOP	0x20
#define	KME_TOP__KME_ME_ABL_SETTING0_ADDR	0xb809b004
#define	KME_TOP__ME_ME_ABL_SETTING1_ADDR	0xb809b008
#define	KME_TOP__KME_DRF_BIST_IN_0_ADDR	0xb809b010
#define	KME_TOP__KME_DRF_BIST_IN_1_ADDR	0xb809b014
#define	KME_TOP__KME_DRF_BIST_IN_2_ADDR	0xb809b018
#define	KME_TOP__KME_DRF_BIST_IN_3_ADDR	0xb809b01c
#define	KME_TOP__KME_DRF_BIST_IN_4_ADDR	0xb809b020
#define	KME_TOP__KME_DRF_BIST_IN_5_ADDR	0xb809b024
#define	KME_TOP__KME_DRF_BIST_IN_6_ADDR	0xb809b028
#define	KME_TOP__KME_DEHALO_DEBUG_0_ADDR	0xb809b02c
#define	KME_TOP__DUMMY0_ADDR	0xb809b030
#define	KME_TOP__DUMMY1_ADDR	0xb809b034
#define	KME_TOP__DUMMY2_ADDR	0xb809b038
#define	KME_TOP__DUMMY3_ADDR	0xb809b03c
//KME_VBUF_TOP	0x22
#define	KME_VBUF_TOP__VBUF_ACTIVE_ADDR	0xb809b200
#define	KME_VBUF_TOP__IP_SEED_INIT_ADDR	0xb809b204
#define	KME_VBUF_TOP__PI_SEED_INIT_ADDR	0xb809b208
#define	KME_VBUF_TOP__LFSR_IP_1ST_MASK_ADDR	0xb809b20c
#define	KME_VBUF_TOP__ENABLE_1ST_ADDR	0xb809b210
#define	KME_VBUF_TOP__ENABLE_2ND_ADDR	0xb809b214
#define	KME_VBUF_TOP__CANDIDATE_1ST_1_ADDR	0xb809b218
#define	KME_VBUF_TOP__CANDIDATE_1ST_2_ADDR	0xb809b21c
#define	KME_VBUF_TOP__CANDIDATE_1ST_3_ADDR	0xb809b220
#define	KME_VBUF_TOP__CANDIDATE_1ST_4_ADDR	0xb809b224
#define	KME_VBUF_TOP__CANDIDATE_1ST_5_ADDR	0xb809b228
#define	KME_VBUF_TOP__CANDIDATE_2ND_1_ADDR	0xb809b22c
#define	KME_VBUF_TOP__CANDIDATE_2ND_2_ADDR	0xb809b230
#define	KME_VBUF_TOP__CANDIDATE_2ND_3_ADDR	0xb809b234
#define	KME_VBUF_TOP__CANDIDATE_2ND_4_ADDR	0xb809b238
#define	KME_VBUF_TOP__MV_XY_RANGE_ADDR	0xb809b23c
#define	KME_VBUF_TOP__MV_BLK_TOP_BOT_RIM_ADDR	0xb809b240
#define	KME_VBUF_TOP__PIX_TOP_BOT_RIM_ADDR	0xb809b244
#define	KME_VBUF_TOP__PIX_LEFT_RIGHT_RIM_ADDR	0xb809b248
#define	KME_VBUF_TOP__RIM_ENABLE_ADDR	0xb809b24c
#define	KME_VBUF_TOP__VBUF_GMV_SEL_ADDR	0xb809b250
#define	KME_VBUF_TOP__VBUF_LOGO_ADDR	0xb809b254
#define	KME_VBUF_TOP__VBUF_REQ_INTERVAL_ADDR	0xb809b258
#define	KME_VBUF_TOP__LFSR_PI_1ST_MASK_ADDR	0xb809b25c
#define	KME_VBUF_TOP__SINGLE_MODE_DEBUG_ADDR	0xb809b260
#define	KME_VBUF_TOP__MULTIMIN_DEBUG_IP_ADDR	0xb809b264
#define	KME_VBUF_TOP__MULTIMIN_DEBUG_PI_ADDR	0xb809b268
#define	KME_VBUF_TOP__MULTIMIN_DEBUG_BLK_IDX_ADDR	0xb809b26c
#define	KME_VBUF_TOP__VBUF_PPI_DM_DEBUG_ADDR	0xb809b270
#define	KME_VBUF_TOP__VBUF_DM_MONITOR_CNT_ADDR	0xb809b274
#define	KME_VBUF_TOP__VBUF_DUMMY_0_ADDR	0xb809b278
#define	KME_VBUF_TOP__SC_LFSR_IP_1ST_MASK_ADDR	0xb809b27c
#define	KME_VBUF_TOP__SC_LFSR_PI_1ST_MASK_ADDR	0xb809b280
#define	KME_VBUF_TOP__MEANDER_RIM_ADDR	0xb809b284
#define	KME_VBUF_TOP__VBUF_LOGO_DEBUG_ADDR	0xb809b288
#define	KME_VBUF_TOP__VBUF_DEBUG_IDX_ADDR	0xb809b28c
//KME_ME1_TOP2	0x23
#define	KME_ME1_TOP2__GMV_CTRL_00_ADDR	0xb809b300
#define	KME_ME1_TOP2__GMV_CTRL_01_ADDR	0xb809b304
#define	KME_ME1_TOP2__GMV_CTRL_02_ADDR	0xb809b308
#define	KME_ME1_TOP2__GMV_CTRL_03_ADDR	0xb809b30c
#define	KME_ME1_TOP2__GMV_CTRL_04_ADDR	0xb809b310
#define	KME_ME1_TOP2__GMV_CTRL_05_ADDR	0xb809b314
#define	KME_ME1_TOP2__GMV_CTRL_06_ADDR	0xb809b318
#define	KME_ME1_TOP2__GMV_CTRL_07_ADDR	0xb809b31c
#define	KME_ME1_TOP2__GMV_CTRL_08_ADDR	0xb809b320
#define	KME_ME1_TOP2__GMV_CTRL_09_ADDR	0xb809b324
#define	KME_ME1_TOP2__GMV_CTRL_10_ADDR	0xb809b328
#define	KME_ME1_TOP2__GMV_CTRL_11_ADDR	0xb809b32c
#define	KME_ME1_TOP2__SW_GMV_CTRL_00_ADDR	0xb809b380
#define	KME_ME1_TOP2__SW_GMV_CTRL_01_ADDR	0xb809b384
#define	KME_ME1_TOP2__SW_RMV_CTRL_00_ADDR	0xb809b388
//KME_ME1_TOP3	0x24
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_00_ADDR	0xb809b400
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_01_ADDR	0xb809b404
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_02_ADDR	0xb809b408
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_03_ADDR	0xb809b40c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_04_ADDR	0xb809b410
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_05_ADDR	0xb809b414
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_06_ADDR	0xb809b418
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_07_ADDR	0xb809b41c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_08_ADDR	0xb809b420
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_09_ADDR	0xb809b424
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_10_ADDR	0xb809b428
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_11_ADDR	0xb809b42c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_12_ADDR	0xb809b430
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_13_ADDR	0xb809b434
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_14_ADDR	0xb809b438
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_15_ADDR	0xb809b43c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_16_ADDR	0xb809b440
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_17_ADDR	0xb809b444
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_18_ADDR	0xb809b448
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_19_ADDR	0xb809b44c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_20_ADDR	0xb809b450
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_21_ADDR	0xb809b454
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_22_ADDR	0xb809b458
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_23_ADDR	0xb809b45c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_24_ADDR	0xb809b460
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_25_ADDR	0xb809b464
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_26_ADDR	0xb809b468
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_27_ADDR	0xb809b46c
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_28_ADDR	0xb809b470
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_29_ADDR	0xb809b474
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_30_ADDR	0xb809b478
#define	KME_ME1_TOP3__SW_RMV_MV_CTRL_31_ADDR	0xb809b47c
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_00_ADDR	0xb809b480
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_01_ADDR	0xb809b484
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_02_ADDR	0xb809b488
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_03_ADDR	0xb809b48c
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_04_ADDR	0xb809b490
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_05_ADDR	0xb809b494
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_06_ADDR	0xb809b498
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_07_ADDR	0xb809b49c
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_08_ADDR	0xb809b4a0
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_09_ADDR	0xb809b4a4
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_10_ADDR	0xb809b4a8
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_11_ADDR	0xb809b4ac
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_12_ADDR	0xb809b4b0
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_13_ADDR	0xb809b4b4
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_14_ADDR	0xb809b4b8
#define	KME_ME1_TOP3__SW_RMV_CNT_CTRL_15_ADDR	0xb809b4bc
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_00_ADDR	0xb809b4c0
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_01_ADDR	0xb809b4c4
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_02_ADDR	0xb809b4c8
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_03_ADDR	0xb809b4cc
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_04_ADDR	0xb809b4d0
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_05_ADDR	0xb809b4d4
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_06_ADDR	0xb809b4d8
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_07_ADDR	0xb809b4dc
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_08_ADDR	0xb809b4e0
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_09_ADDR	0xb809b4e4
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_10_ADDR	0xb809b4e8
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_11_ADDR	0xb809b4ec
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_12_ADDR	0xb809b4f0
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_13_ADDR	0xb809b4f4
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_14_ADDR	0xb809b4f8
#define	KME_ME1_TOP3__SW_RMV_UCF_CTRL_15_ADDR	0xb809b4fc
//KME_ME1_TOP4	0x25
//KME_ME1_TOP5	0x26
//P27	0x27
#define	P27__DEHALO_00_ADDR	0xb809b700
#define	P27__DEHALO_04_ADDR	0xb809b704
#define	P27__DEHALO_08_ADDR	0xb809b708
#define	P27__DEHALO_0C_ADDR	0xb809b70c
#define	P27__DEHALO_10_ADDR	0xb809b710
#define	P27__DEHALO_14_ADDR	0xb809b714
#define	P27__DEHALO_18_ADDR	0xb809b718
#define	P27__DEHALO_1C_ADDR	0xb809b71c
#define	P27__DEHALO_20_ADDR	0xb809b720
#define	P27__DEHALO_24_ADDR	0xb809b724
#define	P27__DEHALO_28_ADDR	0xb809b728
#define	P27__DEHALO_2C_ADDR	0xb809b72c
#define	P27__DEHALO_30_ADDR	0xb809b730
#define	P27__DEHALO_34_ADDR	0xb809b734
#define	P27__DEHALO_38_ADDR	0xb809b738
#define	P27__DEHALO_3C_ADDR	0xb809b73c
#define	P27__DEHALO_40_ADDR	0xb809b740
#define	P27__DEHALO_44_ADDR	0xb809b744
#define	P27__DEHALO_48_ADDR	0xb809b748
#define	P27__DEHALO_4C_ADDR	0xb809b74c
#define	P27__DEHALO_50_ADDR	0xb809b750
#define	P27__DEHALO_54_ADDR	0xb809b754
#define	P27__DEHALO_58_ADDR	0xb809b758
#define	P27__DEHALO_5C_ADDR	0xb809b75c
#define	P27__DEHALO_60_ADDR	0xb809b760
#define	P27__DEHALO_64_ADDR	0xb809b764
#define	P27__DEHALO_68_ADDR	0xb809b768
#define	P27__DEHALO_6C_ADDR	0xb809b76c
#define	P27__DEHALO_80_ADDR	0xb809b780
#define	P27__DEHALO_84_ADDR	0xb809b784
#define	P27__DEHALO_88_ADDR	0xb809b788
#define	P27__DEHALO_8C_ADDR	0xb809b78c
#define	P27__DEHALO_90_ADDR	0xb809b790
#define	P27__DEHALO_94_ADDR	0xb809b794
#define	P27__DEHALO_98_ADDR	0xb809b798
#define	P27__DEHALO_9C_ADDR	0xb809b79c
#define	P27__DEHALO_A0_ADDR	0xb809b7a0
#define	P27__DEHALO_A4_ADDR	0xb809b7a4
#define	P27__DEHALO_A8_ADDR	0xb809b7a8
#define	P27__DEHALO_AC_ADDR	0xb809b7ac
#define	P27__DEHALO_F0_ADDR	0xb809b7f0
//KME_LBME_TOP	0x29
#define	KME_LBME_TOP__LBME_X_POS_ADDR	0xb809b900
#define	KME_LBME_TOP__LBME_Y_POS_ADDR	0xb809b904
#define	KME_LBME_TOP__LBME_DEBUG_ADDR	0xb809b908
#define	KME_LBME_TOP__LBME_XY_OFFSET_ADDR	0xb809b90c
#define	KME_LBME_TOP__LBME_DEBUG_XY_POS_ADDR	0xb809b910
#define	KME_LBME_TOP__LBME_TOTAL_LINE_PIX_NUM_ADDR	0xb809b914
#define	KME_LBME_TOP__LBME_LINE_LINEBUF_NUM_ADDR	0xb809b918
#define	KME_LBME_TOP__LBME_REGIONAL_APL_ADDR	0xb809b924
//KME_LOGO2	0x2b
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD0_ADDR	0xb809bb00
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD1_ADDR	0xb809bb04
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD2_ADDR	0xb809bb08
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD3_ADDR	0xb809bb0c
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD4_ADDR	0xb809bb10
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD5_ADDR	0xb809bb14
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD6_ADDR	0xb809bb18
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD7_ADDR	0xb809bb1c
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD8_ADDR	0xb809bb20
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD9_ADDR	0xb809bb24
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD10_ADDR	0xb809bb28
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD11_ADDR	0xb809bb2c
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD12_ADDR	0xb809bb30
#define	KME_LOGO2__KM_LOGO_PXL_RW_FLD13_ADDR	0xb809bb34
//KME_IPME	0x2c
#define	KME_IPME__KME_IPME_SCALER_DOWN0_ADDR	0xb809bc00
#define	KME_IPME__KME_IPME_SCALER_DOWN1_ADDR	0xb809bc04
#define	KME_IPME__KME_IPME_SCALER_DOWN2_ADDR	0xb809bc08
#define	KME_IPME__KME_IPME_SCALER_DOWN3_ADDR	0xb809bc0c
#define	KME_IPME__KME_IPME_IIR0_ADDR	0xb809bc10
#define	KME_IPME__KME_IPME_IIR1_ADDR	0xb809bc14
#define	KME_IPME__KME_IPME_IIR2_ADDR	0xb809bc18
#define	KME_IPME__KME_IPME_IIR3_ADDR	0xb809bc1c
#define	KME_IPME__KME_IPME_IIR4_ADDR	0xb809bc20
#define	KME_IPME__KME_IPME_SCALER_DOWN4_ADDR	0xb809bc24
#define	KME_IPME__KME_IPME_FILM_DET_0_ADDR	0xb809bc28
#define	KME_IPME__KME_IPME_FILM_DET0_ADDR	0xb809bc2c
#define	KME_IPME__KME_IPME_FILM_DET1_ADDR	0xb809bc30
#define	KME_IPME__KME_IPME_FILM_DET2_ADDR	0xb809bc34
#define	KME_IPME__KME_IPME_FILM_DET3_ADDR	0xb809bc38
#define	KME_IPME__KME_IPME_FILM_DET4_ADDR	0xb809bc3c
#define	KME_IPME__KME_IPME_FILM_DET5_ADDR	0xb809bc40
#define	KME_IPME__KME_IPME_FILM_DET6_ADDR	0xb809bc44
#define	KME_IPME__KME_IPME_FILM_DET7_ADDR	0xb809bc48
#define	KME_IPME__KME_IPME_FILM_DET8_ADDR	0xb809bc4c
#define	KME_IPME__KME_IPME_FILM_DET9_ADDR	0xb809bc50
#define	KME_IPME__KME_IPME_FILM_DET10_ADDR	0xb809bc54
#define	KME_IPME__KME_IPME_FILM_DET11_ADDR	0xb809bc58
#define	KME_IPME__KME_IPME_FILM_DET12_ADDR	0xb809bc5c
#define	KME_IPME__KME_IPME_FILM_DET13_ADDR	0xb809bc60
#define	KME_IPME__KME_IPME_FILM_DET14_ADDR	0xb809bc64
#define	KME_IPME__KME_IPME_FILM_DET15_ADDR	0xb809bc68
#define	KME_IPME__KME_IPME_FILM_DET16_ADDR	0xb809bc6c
#define	KME_IPME__KME_IPME_FILM_DET17_ADDR	0xb809bc70
#define	KME_IPME__KME_IPME_FILM_DET18_ADDR	0xb809bc74
#define	KME_IPME__KME_IPME_FILM_DET19_ADDR	0xb809bc78
#define	KME_IPME__KME_IPME_FILM_DET20_ADDR	0xb809bc7c
#define	KME_IPME__KME_IPME_FILM_DET21_ADDR	0xb809bc80
#define	KME_IPME__KME_IPME_FILM_DET22_ADDR	0xb809bc84
#define	KME_IPME__KME_IPME_FILM_DET23_ADDR	0xb809bc88
#define	KME_IPME__KME_IPME_FILTER_ALP0_ADDR	0xb809bc8c
#define	KME_IPME__KME_IPME_FILTER_ALP1_ADDR	0xb809bc90
#define	KME_IPME__KME_IPME_FILTER_ALP2_ADDR	0xb809bc94
#define	KME_IPME__KME_IPME_FILTER_ALP3_ADDR	0xb809bc98
#define	KME_IPME__KME_IPME_FILM_DET24_ADDR	0xb809bc9c
#define	KME_IPME__KME_IPME_FILM_DET25_ADDR	0xb809bca0
//KME_IPME1	0x2d
#define	KME_IPME1__KME_IPME_FILM_DET_RW0_ADDR	0xb809bd00
#define	KME_IPME1__KME_IPME_CPRS_RW0_ADDR	0xb809bd04
#define	KME_IPME1__KME_IPME_SCALER0_ADDR	0xb809bd08
//KME_LOGO0	0x2e
#define	KME_LOGO0__KM_LOGO_SCALER0_ADDR	0xb809be00
#define	KME_LOGO0__KM_LOGO_SCALER1_ADDR	0xb809be04
#define	KME_LOGO0__KM_LOGO_SCALER2_ADDR	0xb809be08
#define	KME_LOGO0__KM_LOGO_SCALER3_ADDR	0xb809be0c
#define	KME_LOGO0__KM_LOGO_IIR0_ADDR	0xb809be10
#define	KME_LOGO0__KM_LOGO_BLK0_ADDR	0xb809be14
#define	KME_LOGO0__KM_LOGO_BLK1_ADDR	0xb809be18
#define	KME_LOGO0__KM_LOGO_BLK2_ADDR	0xb809be1c
#define	KME_LOGO0__KM_LOGO_BLK3_ADDR	0xb809be20
#define	KME_LOGO0__KM_LOGO_BLK4_ADDR	0xb809be24
#define	KME_LOGO0__KM_LOGO_BLK5_ADDR	0xb809be28
#define	KME_LOGO0__KM_LOGO_BLK6_ADDR	0xb809be2c
#define	KME_LOGO0__KM_LOGO_BLK7_ADDR	0xb809be30
#define	KME_LOGO0__KM_LOGO_BLK8_ADDR	0xb809be34
#define	KME_LOGO0__KM_LOGO_BLK9_ADDR	0xb809be38
#define	KME_LOGO0__KM_LOGO_BLK10_ADDR	0xb809be3c
#define	KME_LOGO0__KM_LOGO_BLK11_ADDR	0xb809be40
#define	KME_LOGO0__KM_LOGO_BLK12_ADDR	0xb809be44
#define	KME_LOGO0__KM_LOGO_BLK13_ADDR	0xb809be48
#define	KME_LOGO0__KM_LOGO_BLK14_ADDR	0xb809be4c
#define	KME_LOGO0__KM_LOGO_BLK15_ADDR	0xb809be50
#define	KME_LOGO0__KM_LOGO_BLK16_ADDR	0xb809be54
#define	KME_LOGO0__KM_LOGO_BLK17_ADDR	0xb809be58
#define	KME_LOGO0__KM_LOGO_BLK18_ADDR	0xb809be5c
#define	KME_LOGO0__KM_LOGO_BLK19_ADDR	0xb809be60
#define	KME_LOGO0__KM_LOGO_BLK20_ADDR	0xb809be64
#define	KME_LOGO0__KM_LOGO_BLK21_ADDR	0xb809be68
#define	KME_LOGO0__KM_LOGO_BLK22_ADDR	0xb809be6c
#define	KME_LOGO0__KM_LOGO_BLK23_ADDR	0xb809be70
#define	KME_LOGO0__KM_LOGO_BLK24_ADDR	0xb809be74
#define	KME_LOGO0__KM_LOGO_BLK25_ADDR	0xb809be78
#define	KME_LOGO0__KM_LOGO_BLK26_ADDR	0xb809be7c
#define	KME_LOGO0__KM_LOGO_BLK27_ADDR	0xb809be80
#define	KME_LOGO0__KM_LOGO_BLK28_ADDR	0xb809be84
#define	KME_LOGO0__KM_LOGO_BLK29_ADDR	0xb809be88
#define	KME_LOGO0__KM_LOGO_BLK30_ADDR	0xb809be8c
#define	KME_LOGO0__KM_LOGO_BLK31_ADDR	0xb809be90
#define	KME_LOGO0__KM_LOGO_BLK32_ADDR	0xb809be94
#define	KME_LOGO0__KM_LOGO_BLK33_ADDR	0xb809be98
#define	KME_LOGO0__KM_LOGO_BLK34_ADDR	0xb809be9c
#define	KME_LOGO0__KM_LOGO_BLK35_ADDR	0xb809bea0
#define	KME_LOGO0__KM_LOGO_BLK36_ADDR	0xb809bea4
#define	KME_LOGO0__KM_LOGO_BLK37_ADDR	0xb809bea8
#define	KME_LOGO0__KM_LOGO_BLK38_ADDR	0xb809beac
#define	KME_LOGO0__KM_LOGO_BLK39_ADDR	0xb809beb0
#define	KME_LOGO0__KM_LOGO_BLK40_ADDR	0xb809beb4
#define	KME_LOGO0__KM_LOGO_BLK41_ADDR	0xb809beb8
#define	KME_LOGO0__KM_LOGO_BLK42_ADDR	0xb809bebc
#define	KME_LOGO0__KM_LOGO_BLK43_ADDR	0xb809bec0
#define	KME_LOGO0__KM_LOGO_BLK44_ADDR	0xb809bec4
#define	KME_LOGO0__KM_LOGO_BLK45_ADDR	0xb809bec8
#define	KME_LOGO0__KM_LOGO_BLK46_ADDR	0xb809becc
#define	KME_LOGO0__KM_LOGO_BLK47_ADDR	0xb809bed0
#define	KME_LOGO0__KM_LOGO_BLK48_ADDR	0xb809bed4
#define	KME_LOGO0__KM_LOGO_BLK49_ADDR	0xb809bed8
#define	KME_LOGO0__KM_LOGO_BLK50_ADDR	0xb809bedc
#define	KME_LOGO0__KM_LOGO_BLK51_ADDR	0xb809bee0
#define	KME_LOGO0__KM_LOGO_BLK52_ADDR	0xb809bee4
#define	KME_LOGO0__KM_LOGO_BLK53_ADDR	0xb809bee8
#define	KME_LOGO0__KM_LOGO_BLK54_ADDR	0xb809beec
#define	KME_LOGO0__KM_LOGO_BLK55_ADDR	0xb809bef0
#define	KME_LOGO0__KM_LOGO_BLK56_ADDR	0xb809bef4
#define	KME_LOGO0__KM_LOGO_BLK57_ADDR	0xb809bef8
#define	KME_LOGO0__KM_LOGO_BLK58_ADDR	0xb809befc
//KME_LOGO1	0x2f
#define	KME_LOGO1__KM_LOGO_BLK80_ADDR	0xb809bf00
#define	KME_LOGO1__KM_LOGO_BLK81_ADDR	0xb809bf04
#define	KME_LOGO1__KM_LOGO_BLK82_ADDR	0xb809bf08
#define	KME_LOGO1__KM_LOGO_BLK83_ADDR	0xb809bf0c
#define	KME_LOGO1__KM_LOGO_BLK84_ADDR	0xb809bf10
#define	KME_LOGO1__KM_LOGO_BLK85_ADDR	0xb809bf14
#define	KME_LOGO1__KM_LOGO_BLK86_ADDR	0xb809bf18
#define	KME_LOGO1__KM_LOGO_BLK87_ADDR	0xb809bf1c
#define	KME_LOGO1__KM_LOGO_BLK88_ADDR	0xb809bf20
#define	KME_LOGO1__KM_LOGO_PXL0_ADDR	0xb809bf2c
#define	KME_LOGO1__KM_LOGO_PXL1_ADDR	0xb809bf30
#define	KME_LOGO1__KM_LOGO_PXL2_ADDR	0xb809bf34
#define	KME_LOGO1__KM_LOGO_PXL3_ADDR	0xb809bf38
#define	KME_LOGO1__KM_LOGO_PXL4_ADDR	0xb809bf3c
#define	KME_LOGO1__KM_LOGO_PXL5_ADDR	0xb809bf40
#define	KME_LOGO1__KM_LOGO_PXL6_ADDR	0xb809bf44
#define	KME_LOGO1__KM_LOGO_PXL7_ADDR	0xb809bf48
#define	KME_LOGO1__KM_LOGO_PXL8_ADDR	0xb809bf4c
#define	KME_LOGO1__KM_LOGO_PXL9_ADDR	0xb809bf50
#define	KME_LOGO1__KM_LOGO_PXL10_ADDR	0xb809bf54
#define	KME_LOGO1__KM_LOGO_PXL11_ADDR	0xb809bf58
#define	KME_LOGO1__KM_LOGO_PXL12_ADDR	0xb809bf5c
#define	KME_LOGO1__KM_LOGO_PXL13_ADDR	0xb809bf60
#define	KME_LOGO1__KM_LOGO_PXL14_ADDR	0xb809bf64
#define	KME_LOGO1__KM_LOGO_PXL15_ADDR	0xb809bf68
#define	KME_LOGO1__KM_LOGO_PXL16_ADDR	0xb809bf6c
#define	KME_LOGO1__KM_LOGO_PXL17_ADDR	0xb809bf70
#define	KME_LOGO1__KM_LOGO_PXL18_ADDR	0xb809bf74
#define	KME_LOGO1__KM_LOGO_PXL19_ADDR	0xb809bf78
#define	KME_LOGO1__KM_LOGO_PXL_ADD20_ADDR	0xb809bf7c
#define	KME_LOGO1__KM_LOGO_PXL_ADD21_ADDR	0xb809bf80
#define	KME_LOGO1__KM_LOGO_PXL20_ADDR	0xb809bf84
#define	KME_LOGO1__KM_LOGO_PXL21_ADDR	0xb809bf88
#define	KME_LOGO1__KM_LOGO_PXL22_ADDR	0xb809bf8c
#define	KME_LOGO1__KM_LOGO_PXL23_ADDR	0xb809bf90
#define	KME_LOGO1__KM_LOGO_PXL24_ADDR	0xb809bf94
#define	KME_LOGO1__KM_LOGO_PXL25_ADDR	0xb809bf98
#define	KME_LOGO1__KM_LOGO_PXL26_ADDR	0xb809bf9c
#define	KME_LOGO1__KM_LOGO_PXL27_ADDR	0xb809bfa0
#define	KME_LOGO1__KM_LOGO_PXL28_ADDR	0xb809bfa4
#define	KME_LOGO1__KM_LOGO_PXL29_ADDR	0xb809bfa8
#define	KME_LOGO1__KM_LOGO_PXL30_ADDR	0xb809bfac
#define	KME_LOGO1__KM_LOGO_PXL31_ADDR	0xb809bfb0
#define	KME_LOGO1__KM_LOGO_PXL32_ADDR	0xb809bfb4
#define	KME_LOGO1__KM_LOGO_PXL33_ADDR	0xb809bfb8
#define	KME_LOGO1__KM_LOGO_PXL34_ADDR	0xb809bfbc
#define	KME_LOGO1__KM_LOGO_PXL35_ADDR	0xb809bfc0
#define	KME_LOGO1__KM_LOGO_PXL36_ADDR	0xb809bfc4
#define	KME_LOGO1__KM_LOGO_PXL37_ADDR	0xb809bfc8
#define	KME_LOGO1__KM_LOGO_PXL38_ADDR	0xb809bfcc
#define	KME_LOGO1__KM_LOGO_PXL39_ADDR	0xb809bfd0
#define	KME_LOGO1__KM_LOGO_PXL40_ADDR	0xb809bfd4
#define	KME_LOGO1__KM_LOGO_PXL41_ADDR	0xb809bfd8
#define	KME_LOGO1__KM_LOGO_PXL43_ADDR	0xb809bfdc
#define	KME_LOGO1__KM_LOGO_PXL44_ADDR	0xb809bfe0
#define	KME_LOGO1__KM_LOGO_PXL45_ADDR	0xb809bfe4
#define	KME_LOGO1__KM_LOGO_PXL46_ADDR	0xb809bfe8
#define	KME_LOGO1__KM_LOGO_PXL47_ADDR	0xb809bfec
#define	KME_LOGO1__KM_LOGO_PXL48_ADDR	0xb809bff0
#define	KME_LOGO1__KM_LOGO_PXL49_ADDR	0xb809bff4
#define	KME_LOGO1__KM_LOGO_PXL50_ADDR	0xb809bff8
#define	KME_LOGO1__KM_LOGO_PXL51_ADDR	0xb809bffc
//KME_DM_TOP0	0x30
#define	KME_DM_TOP0__KME_00_START_ADDRESS0_ADDR	0xb809c000
#define	KME_DM_TOP0__KME_00_START_ADDRESS1_ADDR	0xb809c004
#define	KME_DM_TOP0__KME_00_START_ADDRESS2_ADDR	0xb809c008
#define	KME_DM_TOP0__KME_00_START_ADDRESS3_ADDR	0xb809c00c
#define	KME_DM_TOP0__KME_00_START_ADDRESS4_ADDR	0xb809c010
#define	KME_DM_TOP0__KME_00_START_ADDRESS5_ADDR	0xb809c014
#define	KME_DM_TOP0__KME_00_END_ADDRESS0_ADDR	0xb809c018
#define	KME_DM_TOP0__KME_00_END_ADDRESS1_ADDR	0xb809c01c
#define	KME_DM_TOP0__KME_00_END_ADDRESS2_ADDR	0xb809c020
#define	KME_DM_TOP0__KME_00_END_ADDRESS3_ADDR	0xb809c024
#define	KME_DM_TOP0__KME_00_END_ADDRESS4_ADDR	0xb809c028
#define	KME_DM_TOP0__KME_00_END_ADDRESS5_ADDR	0xb809c02c
#define	KME_DM_TOP0__KME_00_LR_OFFSET_ADDR_ADDR	0xb809c030
#define	KME_DM_TOP0__KME_00_LINE_OFFSET_ADDR_ADDR	0xb809c034
#define	KME_DM_TOP0__KME_00_AGENT_ADDR	0xb809c038
#define	KME_DM_TOP0__KME_00_THRESHOLD_ADDR	0xb809c03c
#define	KME_DM_TOP0__KME_01_AGENT_ADDR	0xb809c040
#define	KME_DM_TOP0__KME_01_THRESHOLD_ADDR	0xb809c044
#define	KME_DM_TOP0__KME_02_AGENT_ADDR	0xb809c048
#define	KME_DM_TOP0__KME_02_THRESHOLD_ADDR	0xb809c04c
#define	KME_DM_TOP0__KME_03_AGENT_ADDR	0xb809c050
#define	KME_DM_TOP0__KME_03_THRESHOLD_ADDR	0xb809c054
#define	KME_DM_TOP0__KME_04_START_ADDRESS0_ADDR	0xb809c058
#define	KME_DM_TOP0__KME_04_START_ADDRESS1_ADDR	0xb809c05c
#define	KME_DM_TOP0__KME_04_END_ADDRESS0_ADDR	0xb809c060
#define	KME_DM_TOP0__KME_04_END_ADDRESS1_ADDR	0xb809c064
#define	KME_DM_TOP0__KME_04_LR_OFFSET_ADDR_ADDR	0xb809c068
#define	KME_DM_TOP0__KME_04_LINE_OFFSET_ADDR_ADDR	0xb809c06c
#define	KME_DM_TOP0__KME_04_AGENT_ADDR	0xb809c070
#define	KME_DM_TOP0__KME_04_THRESHOLD_ADDR	0xb809c074
#define	KME_DM_TOP0__KME_05_START_ADDRESS0_ADDR	0xb809c078
#define	KME_DM_TOP0__KME_05_START_ADDRESS1_ADDR	0xb809c07c
#define	KME_DM_TOP0__KME_05_END_ADDRESS0_ADDR	0xb809c080
#define	KME_DM_TOP0__KME_05_END_ADDRESS1_ADDR	0xb809c084
#define	KME_DM_TOP0__KME_05_LR_OFFSET_ADDR_ADDR	0xb809c088
#define	KME_DM_TOP0__KME_05_LINE_OFFSET_ADDR_ADDR	0xb809c08c
#define	KME_DM_TOP0__KME_05_AGENT_ADDR	0xb809c090
#define	KME_DM_TOP0__KME_05_THRESHOLD_ADDR	0xb809c094
#define	KME_DM_TOP0__KME_06_AGENT_ADDR	0xb809c098
#define	KME_DM_TOP0__KME_06_THRESHOLD_ADDR	0xb809c09c
#define	KME_DM_TOP0__KME_07_AGENT_ADDR	0xb809c0a0
#define	KME_DM_TOP0__KME_07_THRESHOLD_ADDR	0xb809c0a4
#define	KME_DM_TOP0__KME_ME_RESOLUTION_ADDR	0xb809c0a8
#define	KME_DM_TOP0__KME_MV_RESOLUTION_ADDR	0xb809c0ac
#define	KME_DM_TOP0__KME_SOURCE_MODE_ADDR	0xb809c0b0
#define	KME_DM_TOP0__KME_ME_HNUM_ADDR	0xb809c0b4
#define	KME_DM_TOP0__KME_TIMER_ENABLE_ADDR	0xb809c0b8
#define	KME_DM_TOP0__KME_HOLD_TIME0_ADDR	0xb809c0bc
#define	KME_DM_TOP0__KME_HOLD_TIME1_ADDR	0xb809c0c0
#define	KME_DM_TOP0__KME_HOLD_TIME2_ADDR	0xb809c0c4
#define	KME_DM_TOP0__KME_HOLD_TIME3_ADDR	0xb809c0c8
#define	KME_DM_TOP0__WAIT_TIME0_ADDR	0xb809c0cc
#define	KME_DM_TOP0__WAIT_TIME1_ADDR	0xb809c0d0
#define	KME_DM_TOP0__WAIT_TIME2_ADDR	0xb809c0d4
#define	KME_DM_TOP0__MV04_START_ADDRESS2_ADDR	0xb809c0d8
#define	KME_DM_TOP0__MV04_END_ADDRESS2_ADDR	0xb809c0dc
//KME_DM_TOP1	0x31
#define	KME_DM_TOP1__KME_08_START_ADDRESS0_ADDR	0xb809c100
#define	KME_DM_TOP1__KME_08_START_ADDRESS1_ADDR	0xb809c104
#define	KME_DM_TOP1__KME_08_END_ADDRESS0_ADDR	0xb809c108
#define	KME_DM_TOP1__KME_08_END_ADDRESS1_ADDR	0xb809c10c
#define	KME_DM_TOP1__KME_08_LINE_OFFSET_ADDR_ADDR	0xb809c110
#define	KME_DM_TOP1__KME_08_AGENT_ADDR	0xb809c114
#define	KME_DM_TOP1__KME_08_THRESHOLD_ADDR	0xb809c118
#define	KME_DM_TOP1__KME_09_AGENT_ADDR	0xb809c11c
#define	KME_DM_TOP1__KME_09_THRESHOLD_ADDR	0xb809c120
#define	KME_DM_TOP1__KME_10_START_ADDRESS0_ADDR	0xb809c124
#define	KME_DM_TOP1__KME_10_START_ADDRESS1_ADDR	0xb809c128
#define	KME_DM_TOP1__KME_10_END_ADDRESS0_ADDR	0xb809c12c
#define	KME_DM_TOP1__KME_10_END_ADDRESS1_ADDR	0xb809c130
#define	KME_DM_TOP1__KME_10_LINE_OFFSET_ADDR_ADDR	0xb809c134
#define	KME_DM_TOP1__KME_10_AGENT_ADDR	0xb809c138
#define	KME_DM_TOP1__KME_10_THRESHOLD_ADDR	0xb809c13c
#define	KME_DM_TOP1__KME_11_AGENT_ADDR	0xb809c140
#define	KME_DM_TOP1__KME_11_THRESHOLD_ADDR	0xb809c144
#define	KME_DM_TOP1__KME_12_START_ADDRESS0_ADDR	0xb809c148
#define	KME_DM_TOP1__KME_12_START_ADDRESS1_ADDR	0xb809c14c
#define	KME_DM_TOP1__KME_12_END_ADDRESS0_ADDR	0xb809c150
#define	KME_DM_TOP1__KME_12_END_ADDRESS1_ADDR	0xb809c154
#define	KME_DM_TOP1__KME_12_LINE_OFFSET_ADDR_ADDR	0xb809c158
#define	KME_DM_TOP1__KME_12_AGENT_ADDR	0xb809c15c
#define	KME_DM_TOP1__KME_12_THRESHOLD_ADDR	0xb809c160
#define	KME_DM_TOP1__KME_13_AGENT_ADDR	0xb809c164
#define	KME_DM_TOP1__KME_13_THRESHOLD_ADDR	0xb809c168
#define	KME_DM_TOP1__KME_14_START_ADDRESS0_ADDR	0xb809c16c
#define	KME_DM_TOP1__KME_14_START_ADDRESS1_ADDR	0xb809c170
#define	KME_DM_TOP1__KME_14_END_ADDRESS0_ADDR	0xb809c174
#define	KME_DM_TOP1__KME_14_END_ADDRESS1_ADDR	0xb809c178
#define	KME_DM_TOP1__KME_14_LINE_OFFSET_ADDR_ADDR	0xb809c17c
#define	KME_DM_TOP1__KME_14_AGENT_ADDR	0xb809c180
#define	KME_DM_TOP1__KME_14_THRESHOLD_ADDR	0xb809c184
#define	KME_DM_TOP1__KME_15_AGENT_ADDR	0xb809c188
#define	KME_DM_TOP1__KME_15_THRESHOLD_ADDR	0xb809c18c
#define	KME_DM_TOP1__KME_IPLOGO_RESOLUTION_ADDR	0xb809c190
#define	KME_DM_TOP1__KME_MLOGO_RESOLUTION_ADDR	0xb809c194
#define	KME_DM_TOP1__KME_PLOGO_RESOLUTION_ADDR	0xb809c198
#define	KME_DM_TOP1__KME_HLOGO_RESOLUTION_ADDR	0xb809c19c
#define	KME_DM_TOP1__KME_LOGO_HNUM_ADDR	0xb809c1a0
#define	KME_DM_TOP1__KME_CLR_ADDR	0xb809c1a4
#define	KME_DM_TOP1__TH0_ADDR	0xb809c1a8
#define	KME_DM_TOP1__TH1_ADDR	0xb809c1ac
#define	KME_DM_TOP1__TH2_ADDR	0xb809c1b0
#define	KME_DM_TOP1__TH3_ADDR	0xb809c1b4
#define	KME_DM_TOP1__TH4_ADDR	0xb809c1b8
#define	KME_DM_TOP1__METER_TIMER1_ADDR	0xb809c1bc
//KME_DM_TOP2	0x32
#define	KME_DM_TOP2__MV01_START_ADDRESS0_ADDR	0xb809c200
#define	KME_DM_TOP2__MV01_END_ADDRESS0_ADDR	0xb809c204
#define	KME_DM_TOP2__MV_01_LINE_OFFSET_ADDR_ADDR	0xb809c208
#define	KME_DM_TOP2__MV01_LR_OFFSET_ADDR_ADDR	0xb809c20c
#define	KME_DM_TOP2__MV01_AGENT_ADDR	0xb809c210
#define	KME_DM_TOP2__MV02_START_ADDRESS11_ADDR	0xb809c214
#define	KME_DM_TOP2__MV02_END_ADDRESS0_ADDR	0xb809c218
#define	KME_DM_TOP2__MV_02_LINE_OFFSET_ADDR_ADDR	0xb809c21c
#define	KME_DM_TOP2__MV02_LR_OFFSET_ADDR_ADDR	0xb809c220
#define	KME_DM_TOP2__MV02_AGENT_ADDR	0xb809c224
#define	KME_DM_TOP2__MV03_AGENT_ADDR	0xb809c228
#define	KME_DM_TOP2__MV04_START_ADDRESS0_ADDR	0xb809c22c
#define	KME_DM_TOP2__MV04_START_ADDRESS1_ADDR	0xb809c230
#define	KME_DM_TOP2__MV04_END_ADDRESS0_ADDR	0xb809c234
#define	KME_DM_TOP2__MV04_END_ADDRESS1_ADDR	0xb809c238
#define	KME_DM_TOP2__MV_04_LINE_OFFSET_ADDR_ADDR	0xb809c23c
#define	KME_DM_TOP2__MV04_LR_OFFSET_ADDR_ADDR	0xb809c240
#define	KME_DM_TOP2__MV04_AGENT_ADDR	0xb809c244
#define	KME_DM_TOP2__MV05_START_ADDRESS0_ADDR	0xb809c248
#define	KME_DM_TOP2__MV05_START_ADDRESS1_ADDR	0xb809c24c
#define	KME_DM_TOP2__MV05_END_ADDRESS0_ADDR	0xb809c250
#define	KME_DM_TOP2__MV05_END_ADDRESS1_ADDR	0xb809c254
#define	KME_DM_TOP2__MV_05_LINE_OFFSET_ADDR_ADDR	0xb809c258
#define	KME_DM_TOP2__MV05_LR_OFFSET_ADDR_ADDR	0xb809c25c
#define	KME_DM_TOP2__MV05_AGENT_ADDR	0xb809c260
#define	KME_DM_TOP2__MV06_AGENT_ADDR	0xb809c264
#define	KME_DM_TOP2__MV07_AGENT_ADDR	0xb809c268
#define	KME_DM_TOP2__MV08_AGENT_ADDR	0xb809c26c
#define	KME_DM_TOP2__MV09_AGENT_ADDR	0xb809c270
#define	KME_DM_TOP2__MV10_AGENT_ADDR	0xb809c274
#define	KME_DM_TOP2__MV11_AGENT_ADDR	0xb809c278
#define	KME_DM_TOP2__MV_12_START_ADDRESS0_ADDR	0xb809c27c
#define	KME_DM_TOP2__MV_12_START_ADDRESS1_ADDR	0xb809c280
#define	KME_DM_TOP2__MV_12_START_ADDRESS2_ADDR	0xb809c284
#define	KME_DM_TOP2__MV_12_START_ADDRESS3_ADDR	0xb809c288
#define	KME_DM_TOP2__MV_12_START_ADDRESS4_ADDR	0xb809c28c
#define	KME_DM_TOP2__MV_12_START_ADDRESS5_ADDR	0xb809c290
#define	KME_DM_TOP2__MV_12_END_ADDRESS0_ADDR	0xb809c294
#define	KME_DM_TOP2__MV_12_END_ADDRESS1_ADDR	0xb809c298
#define	KME_DM_TOP2__MV_12_END_ADDRESS2_ADDR	0xb809c29c
#define	KME_DM_TOP2__MV_12_END_ADDRESS3_ADDR	0xb809c2a0
#define	KME_DM_TOP2__MV_12_END_ADDRESS4_ADDR	0xb809c2a4
#define	KME_DM_TOP2__MV_12_END_ADDRESS5_ADDR	0xb809c2a8
#define	KME_DM_TOP2__MV_12_LINE_OFFSET_ADDR_ADDR	0xb809c2ac
#define	KME_DM_TOP2__MV_12_LR_OFFSET_ADDR_ADDR	0xb809c2b0
#define	KME_DM_TOP2__MV12_AGENT_ADDR	0xb809c2b4
#define	KME_DM_TOP2__MV_SOURCE_MODE_ADDR	0xb809c2b8
#define	KME_DM_TOP2__MV01_RESOLUTION_ADDR	0xb809c2bc
#define	KME_DM_TOP2__MV02_RESOLUTION_ADDR	0xb809c2c0
#define	KME_DM_TOP2__MV04_RESOLUTION_ADDR	0xb809c2c4
#define	KME_DM_TOP2__MV05_RESOLUTION_ADDR	0xb809c2c8
#define	KME_DM_TOP2__MV12_RESOLUTION_ADDR	0xb809c2cc
#define	KME_DM_TOP2__MV_TIME_ENABLE_ADDR	0xb809c2d0
#define	KME_DM_TOP2__MV_HOLD_TIME0_ADDR	0xb809c2d4
#define	KME_DM_TOP2__MV_HOLD_TIME1_ADDR	0xb809c2d8
#define	KME_DM_TOP2__MV_HOLD_TIME2_ADDR	0xb809c2dc
#define	KME_DM_TOP2__MV_WAIT_TIME0_ADDR	0xb809c2e0
#define	KME_DM_TOP2__MV_WAIT_TIME1_ADDR	0xb809c2e4
#define	KME_DM_TOP2__MV_12_START_ADDRESS6_ADDR	0xb809c2e8
#define	KME_DM_TOP2__MV_12_START_ADDRESS7_ADDR	0xb809c2ec
#define	KME_DM_TOP2__MV_12_END_ADDRESS6_ADDR	0xb809c2f0
#define	KME_DM_TOP2__MV_12_END_ADDRESS7_ADDR	0xb809c2f4
//KME_ME1_TOP0	0x34
#define	KME_ME1_TOP0__ME1_IP_CONFIG_00_ADDR	0xb809c400
#define	KME_ME1_TOP0__ME1_IP_CONFIG_01_ADDR	0xb809c404
#define	KME_ME1_TOP0__ME1_IP_CONFIG_02_ADDR	0xb809c408
#define	KME_ME1_TOP0__ME1_IP_CONFIG_03_ADDR	0xb809c40c
#define	KME_ME1_TOP0__ME1_IP_CONFIG_04_ADDR	0xb809c410
#define	KME_ME1_TOP0__ME1_IP_CONFIG_05_ADDR	0xb809c414
#define	KME_ME1_TOP0__ME1_IP_CONFIG_06_ADDR	0xb809c418
#define	KME_ME1_TOP0__ME1_IP_CONFIG_07_ADDR	0xb809c41c
#define	KME_ME1_TOP0__ME1_IP_CONFIG_08_ADDR	0xb809c420
#define	KME_ME1_TOP0__ME1_IP_CONFIG_09_ADDR	0xb809c424
#define	KME_ME1_TOP0__ME1_IP_CONFIG_10_ADDR	0xb809c428
#define	KME_ME1_TOP0__ME1_IP_CONFIG_11_ADDR	0xb809c42c
#define	KME_ME1_TOP0__ME1_IP_CONFIG_12_ADDR	0xb809c430
#define	KME_ME1_TOP0__ME1_IP_CONFIG_13_ADDR	0xb809c434
#define	KME_ME1_TOP0__ME1_IP_CONFIG_14_ADDR	0xb809c438
#define	KME_ME1_TOP0__ME1_PI_CONFIG_00_ADDR	0xb809c440
#define	KME_ME1_TOP0__ME1_PI_CONFIG_01_ADDR	0xb809c444
#define	KME_ME1_TOP0__ME1_PI_CONFIG_02_ADDR	0xb809c448
#define	KME_ME1_TOP0__ME1_PI_CONFIG_03_ADDR	0xb809c44c
#define	KME_ME1_TOP0__ME1_PI_CONFIG_04_ADDR	0xb809c450
#define	KME_ME1_TOP0__ME1_PI_CONFIG_05_ADDR	0xb809c454
#define	KME_ME1_TOP0__ME1_PI_CONFIG_06_ADDR	0xb809c458
#define	KME_ME1_TOP0__ME1_PI_CONFIG_07_ADDR	0xb809c45c
#define	KME_ME1_TOP0__ME1_PI_CONFIG_08_ADDR	0xb809c460
#define	KME_ME1_TOP0__ME1_PI_CONFIG_09_ADDR	0xb809c464
#define	KME_ME1_TOP0__ME1_PI_CONFIG_10_ADDR	0xb809c468
#define	KME_ME1_TOP0__ME1_PI_CONFIG_11_ADDR	0xb809c46c
#define	KME_ME1_TOP0__ME1_PI_CONFIG_12_ADDR	0xb809c470
#define	KME_ME1_TOP0__ME1_PI_CONFIG_13_ADDR	0xb809c474
#define	KME_ME1_TOP0__ME1_PI_CONFIG_14_ADDR	0xb809c478
#define	KME_ME1_TOP0__ME1_COMMON_04_ADDR	0xb809c47c
#define	KME_ME1_TOP0__ME1_COMMON_00_ADDR	0xb809c480
#define	KME_ME1_TOP0__ME1_COMMON_01_ADDR	0xb809c484
#define	KME_ME1_TOP0__ME1_COMMON_02_ADDR	0xb809c488
#define	KME_ME1_TOP0__ME1_COMMON_03_ADDR	0xb809c48c
#define	KME_ME1_TOP0__ME1_SC_REG00_ADDR	0xb809c490
#define	KME_ME1_TOP0__ME1_SC_REG01_ADDR	0xb809c494
#define	KME_ME1_TOP0__ME1_SC_REG02_ADDR	0xb809c498
#define	KME_ME1_TOP0__ME1_SC_REG03_ADDR	0xb809c49c
#define	KME_ME1_TOP0__ME1_SC_REG04_ADDR	0xb809c4a0
#define	KME_ME1_TOP0__ME1_SC_REG05_ADDR	0xb809c4a4
#define	KME_ME1_TOP0__ME1_MEANDER_REG00_ADDR	0xb809c4b0
#define	KME_ME1_TOP0__ME1_MEANDER_REG01_ADDR	0xb809c4b4
#define	KME_ME1_TOP0__ME1_MEANDER_REG02_ADDR	0xb809c4b8
#define	KME_ME1_TOP0__ME1_MEANDER_REG03_ADDR	0xb809c4bc
#define	KME_ME1_TOP0__ME1_MEANDER_REG04_ADDR	0xb809c4c0
#define	KME_ME1_TOP0__ME1_MEANDER_REG05_ADDR	0xb809c4c4
#define	KME_ME1_TOP0__ME1_MEANDER_REG06_ADDR	0xb809c4ec
#define	KME_ME1_TOP0__ME1_MEANDER_REG07_ADDR	0xb809c4f0
//KME_ME1_TOP1	0x35
#define	KME_ME1_TOP1__ME1_COMMON1_00_ADDR	0xb809c500
#define	KME_ME1_TOP1__ME1_COMMON1_01_ADDR	0xb809c504
#define	KME_ME1_TOP1__ME1_COMMON1_02_ADDR	0xb809c508
#define	KME_ME1_TOP1__ME1_COMMON1_03_ADDR	0xb809c50c
#define	KME_ME1_TOP1__ME1_COMMON1_04_ADDR	0xb809c510
#define	KME_ME1_TOP1__ME1_COMMON1_05_ADDR	0xb809c514
#define	KME_ME1_TOP1__ME1_COMMON1_06_ADDR	0xb809c518
#define	KME_ME1_TOP1__ME1_COMMON1_07_ADDR	0xb809c51c
#define	KME_ME1_TOP1__ME1_COMMON1_08_ADDR	0xb809c520
#define	KME_ME1_TOP1__ME1_COMMON1_09_ADDR	0xb809c524
#define	KME_ME1_TOP1__ME1_COMMON1_10_ADDR	0xb809c528
#define	KME_ME1_TOP1__ME1_COMMON1_11_ADDR	0xb809c52c
#define	KME_ME1_TOP1__ME1_COMMON1_12_ADDR	0xb809c530
#define	KME_ME1_TOP1__ME1_COMMON1_13_ADDR	0xb809c534
#define	KME_ME1_TOP1__ME1_COMMON1_14_ADDR	0xb809c538
#define	KME_ME1_TOP1__ME1_COMMON1_15_ADDR	0xb809c53c
#define	KME_ME1_TOP1__ME1_COMMON1_16_ADDR	0xb809c540
#define	KME_ME1_TOP1__ME1_COMMON1_17_ADDR	0xb809c544
#define	KME_ME1_TOP1__ME1_COMMON1_18_ADDR	0xb809c548
#define	KME_ME1_TOP1__ME1_COMMON1_19_ADDR	0xb809c54c
#define	KME_ME1_TOP1__ME1_COMMON1_20_ADDR	0xb809c550
#define	KME_ME1_TOP1__ME1_COMMON1_21_ADDR	0xb809c554
#define	KME_ME1_TOP1__ME1_COMMON1_22_ADDR	0xb809c558
#define	KME_ME1_TOP1__ME1_COMMON1_23_ADDR	0xb809c55c
#define	KME_ME1_TOP1__ME1_COMMON1_24_ADDR	0xb809c560
#define	KME_ME1_TOP1__ME1_COMMON1_25_ADDR	0xb809c564
#define	KME_ME1_TOP1__ME1_COMMON1_26_ADDR	0xb809c568
#define	KME_ME1_TOP1__ME1_COMMON1_27_ADDR	0xb809c56c
#define	KME_ME1_TOP1__ME1_COMMON1_28_ADDR	0xb809c570
#define	KME_ME1_TOP1__ME1_COMMON1_29_ADDR	0xb809c574
#define	KME_ME1_TOP1__ME1_COMMON1_30_ADDR	0xb809c578
#define	KME_ME1_TOP1__ME1_COMMON1_31_ADDR	0xb809c57c
#define	KME_ME1_TOP1__ME1_COMMON1_32_ADDR	0xb809c580
#define	KME_ME1_TOP1__ME1_COMMON1_33_ADDR	0xb809c584
#define	KME_ME1_TOP1__ME1_COMMON1_34_ADDR	0xb809c588
#define	KME_ME1_TOP1__ME1_COMMON1_35_ADDR	0xb809c58c
#define	KME_ME1_TOP1__ME1_COMMON1_36_ADDR	0xb809c590
#define	KME_ME1_TOP1__ME1_COMMON1_37_ADDR	0xb809c594
#define	KME_ME1_TOP1__ME1_COMMON1_38_ADDR	0xb809c598
#define	KME_ME1_TOP1__ME1_COMMON1_39_ADDR	0xb809c59c
#define	KME_ME1_TOP1__ME1_COMMON1_40_ADDR	0xb809c5a0
#define	KME_ME1_TOP1__ME1_SCENE1_00_ADDR	0xb809c5c0
#define	KME_ME1_TOP1__ME1_SCENE1_01_ADDR	0xb809c5c4
#define	KME_ME1_TOP1__ME1_SCENE1_02_ADDR	0xb809c5c8
#define	KME_ME1_TOP1__ME1_SCENE1_03_ADDR	0xb809c5cc
#define	KME_ME1_TOP1__ME1_SCENE1_04_ADDR	0xb809c5d0
#define	KME_ME1_TOP1__ME1_SCENE1_05_ADDR	0xb809c5d4
#define	KME_ME1_TOP1__ME1_SCENE1_06_ADDR	0xb809c5d8
#define	KME_ME1_TOP1__ME1_SCENE1_07_ADDR	0xb809c5dc
#define	KME_ME1_TOP1__ME1_SCENE1_08_ADDR	0xb809c5e0
#define	KME_ME1_TOP1__ME1_SCENE1_09_ADDR	0xb809c5e4
#define	KME_ME1_TOP1__ME1_SCENE1_10_ADDR	0xb809c5e8
#define	KME_ME1_TOP1__ME1_SCENE1_11_ADDR	0xb809c5ec
#define	KME_ME1_TOP1__ME1_SCENE1_12_ADDR	0xb809c5f0
#define	KME_ME1_TOP1__ME1_SCENE1_13_ADDR	0xb809c5f4
//KME_ME2_LBME_TOP	0x36
#define	KME_ME2_LBME_TOP__LBME_X_POS_ADDR	0xb809c600
#define	KME_ME2_LBME_TOP__LBME_Y_POS_ADDR	0xb809c604
#define	KME_ME2_LBME_TOP__LBME_DEBUG_ADDR	0xb809c608
#define	KME_ME2_LBME_TOP__LBME_XY_OFFSET_ADDR	0xb809c60c
#define	KME_ME2_LBME_TOP__LBME_DEBUG_XY_POS_ADDR	0xb809c610
#define	KME_ME2_LBME_TOP__LBME_TOTAL_LINE_PIX_NUM_ADDR	0xb809c614
#define	KME_ME2_LBME_TOP__LBME_LINE_LINEBUF_NUM_ADDR	0xb809c618
#define	KME_ME2_LBME_TOP__LBME_ED_EN_ADDR	0xb809c624
//KME_ME2_VBUF_TOP	0x37
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG0_ADDR	0xb809c700
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG1_ADDR	0xb809c704
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG2_ADDR	0xb809c708
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG3_ADDR	0xb809c70c
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG4_ADDR	0xb809c710
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG5_ADDR	0xb809c714
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG6_ADDR	0xb809c718
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG7_ADDR	0xb809c71c
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG8_ADDR	0xb809c720
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG9_ADDR	0xb809c724
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG10_ADDR	0xb809c728
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG11_ADDR	0xb809c72c
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG12_ADDR	0xb809c730
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG13_ADDR	0xb809c734
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG14_ADDR	0xb809c738
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG15_ADDR	0xb809c73c
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG16_ADDR	0xb809c740
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG17_ADDR	0xb809c744
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG18_ADDR	0xb809c748
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG19_ADDR	0xb809c74c
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG20_ADDR	0xb809c750
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG21_ADDR	0xb809c754
#define	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG22_ADDR	0xb809c758
//KME_ME2_TOP	0x38
#define	KME_ME2_TOP__ME2_CONFIG_00_ADDR	0xb809c800
#define	KME_ME2_TOP__ME2_CONFIG_01_ADDR	0xb809c804
#define	KME_ME2_TOP__ME2_CONFIG_02_ADDR	0xb809c808
#define	KME_ME2_TOP__ME2_CONFIG_03_ADDR	0xb809c80c
#define	KME_ME2_TOP__ME2_CONFIG_04_ADDR	0xb809c810
#define	KME_ME2_TOP__ME2_CONFIG_05_ADDR	0xb809c814
#define	KME_ME2_TOP__ME2_CONFIG_06_ADDR	0xb809c818
#define	KME_ME2_TOP__ME2_CONFIG_07_ADDR	0xb809c81c
#define	KME_ME2_TOP__ME2_CONFIG_08_ADDR	0xb809c820
#define	KME_ME2_TOP__ME2_CONFIG_09_ADDR	0xb809c824
#define	KME_ME2_TOP__ME2_CONFIG_10_ADDR	0xb809c828
#define	KME_ME2_TOP__ME2_CONFIG_11_ADDR	0xb809c82c
#define	KME_ME2_TOP__ME2_CONFIG_12_ADDR	0xb809c830
#define	KME_ME2_TOP__ME2_CONFIG_13_ADDR	0xb809c834
#define	KME_ME2_TOP__ME2_CONFIG_14_ADDR	0xb809c838
#define	KME_ME2_TOP__ME2_CONFIG_15_ADDR	0xb809c83c
#define	KME_ME2_TOP__ME2_CONFIG_16_ADDR	0xb809c840
#define	KME_ME2_TOP__ME2_CONFIG_17_ADDR	0xb809c844
#define	KME_ME2_TOP__ME2_CONFIG_18_ADDR	0xb809c848
#define	KME_ME2_TOP__ME2_CONFIG_19_ADDR	0xb809c84c
#define	KME_ME2_TOP__ME2_CONFIG_20_ADDR	0xb809c850
#define	KME_ME2_TOP__ME2_CONFIG_21_ADDR	0xb809c854
#define	KME_ME2_TOP__ME2_CONFIG_22_ADDR	0xb809c858
#define	KME_ME2_TOP__ME2_CONFIG_23_ADDR	0xb809c85c
#define	KME_ME2_TOP__ME2_CONFIG_24_ADDR	0xb809c860
#define	KME_ME2_TOP__ME2_CONFIG_25_ADDR	0xb809c864
#define	KME_ME2_TOP__ME2_CONFIG_26_ADDR	0xb809c868
#define	KME_ME2_TOP__ME2_CONFIG_27_ADDR	0xb809c86c
#define	KME_ME2_TOP__ME2_CONFIG_28_ADDR	0xb809c870
#define	KME_ME2_TOP__ME2_CONFIG_34_ADDR	0xb809c874
#define	KME_ME2_TOP__ME2_CONFIG_35_ADDR	0xb809c878
#define	KME_ME2_TOP__ME2_CONFIG_36_ADDR	0xb809c87c
#define	KME_ME2_TOP__ME2_CONFIG_37_ADDR	0xb809c880
#define	KME_ME2_TOP__ME2_CONFIG_38_ADDR	0xb809c884
#define	KME_ME2_TOP__ME2_CONFIG_39_ADDR	0xb809c888
#define	KME_ME2_TOP__ME2_CONFIG_40_ADDR	0xb809c88c
#define	KME_ME2_TOP__ME2_CONFIG_41_ADDR	0xb809c890
#define	KME_ME2_TOP__ME2_CONFIG_42_ADDR	0xb809c894
#define	KME_ME2_TOP__ME2_CONFIG_43_ADDR	0xb809c898
//KME_ME1_TOP6	0x39
#define	KME_ME1_TOP6__ME1_STATIS_00_ADDR	0xb809c900
#define	KME_ME1_TOP6__ME1_STATIS_01_ADDR	0xb809c904
#define	KME_ME1_TOP6__ME1_STATIS_02_ADDR	0xb809c908
#define	KME_ME1_TOP6__ME1_STATIS_03_ADDR	0xb809c90c
#define	KME_ME1_TOP6__ME1_STATIS_04_ADDR	0xb809c910
#define	KME_ME1_TOP6__ME1_STATIS_05_ADDR	0xb809c914
#define	KME_ME1_TOP6__ME1_STATIS_06_ADDR	0xb809c918
#define	KME_ME1_TOP6__ME1_STATIS_07_ADDR	0xb809c91c
#define	KME_ME1_TOP6__ME1_STATIS_08_ADDR	0xb809c920
//KME_ME1_TOP7	0x3a
//KME_ME1_TOP8	0x3b
//KME_ME1_TOP9	0x3c
//KME_DEHALO	0x3d
#define	KME_DEHALO__KME_DH_CTRL_ADDR	0xb809cd00
#define	KME_DEHALO__KME_DH_LOGO0_ADDR	0xb809cd04
#define	KME_DEHALO__KME_DH_RIM0_ADDR	0xb809cd08
#define	KME_DEHALO__KME_DH_RIM1_ADDR	0xb809cd0c
#define	KME_DEHALO__KME_DH_PHASE_ADDR	0xb809cd10
#define	KME_DEHALO__KME_DH_RT1_0_ADDR	0xb809cd14
#define	KME_DEHALO__KME_DH_RT2_0_ADDR	0xb809cd18
#define	KME_DEHALO__KME_DH_RT1_1_ADDR	0xb809cd1c
#define	KME_DEHALO__KME_DH_RT1_2_ADDR	0xb809cd20
#define	KME_DEHALO__KME_DH_RT2_1_ADDR	0xb809cd24
#define	KME_DEHALO__KME_DH_RT2_2_ADDR	0xb809cd28
#define	KME_DEHALO__KME_DH_CONF_GEN1_ADDR	0xb809cd2c
#define	KME_DEHALO__KME_DH_CONF_PROC2_ADDR	0xb809cd30
#define	KME_DEHALO__KME_DH_PFV_GEN1_ADDR	0xb809cd34
#define	KME_DEHALO__KME_DH_PFV_CHK1_ADDR	0xb809cd38
#define	KME_DEHALO__KME_DH_DEBUG_SEL_ADDR	0xb809cd3c
#define	KME_DEHALO__KME_DH_RT1_3_ADDR	0xb809cd40
#define	KME_DEHALO__KME_DH_RT1_4_ADDR	0xb809cd44
#define	KME_DEHALO__KME_DH_RT2_3_ADDR	0xb809cd48
#define	KME_DEHALO__KME_DH_PHASE_OFT0_ADDR	0xb809cd4c
#define	KME_DEHALO__KME_DH_PHASE_OFT1_ADDR	0xb809cd50
#define	KME_DEHALO__KME_DH_VBUF_TIMING0_ADDR	0xb809cd54
#define	KME_DEHALO__KME_DH_VBUF_TIMING1_ADDR	0xb809cd58
#define	KME_DEHALO__KME_DH_VBUF_TIMING2_ADDR	0xb809cd5c
#define	KME_DEHALO__DEHALO_SHOW_ADDR	0xb809cd60
#define	KME_DEHALO__MV_PAT_ADDR	0xb809cd64
#define	KME_DEHALO__DH_DUMMY_CTRL2_ADDR	0xb809cd68
#define	KME_DEHALO__MV_PAT_WINDOWH_ADDR	0xb809cd6c
#define	KME_DEHALO__MV_PAT_WINDOWV_ADDR	0xb809cd70
#define	KME_DEHALO__DH_LOGO_HOR0_ADDR	0xb809cd74
#define	KME_DEHALO__DH_LOGO_HOR1_ADDR	0xb809cd78
#define	KME_DEHALO__DH_LOGO_VER0_ADDR	0xb809cd7c
#define	KME_DEHALO__DH_LOGO_VER1_ADDR	0xb809cd80
#define	KME_DEHALO__DH_LOGO_MV_DIFF_ADDR	0xb809cd84
#define	KME_DEHALO__DH_LOGO_SMV0_ADDR	0xb809cd88
#define	KME_DEHALO__DH_LOGO_SMV1_ADDR	0xb809cd8c
#define	KME_DEHALO__DH_LOGO_CTRL_ADDR	0xb809cd90
#define	KME_DEHALO__DH_REGION0_ADDR	0xb809cd94
#define	KME_DEHALO__DH_REGION1_ADDR	0xb809cd98
#define	KME_DEHALO__DH_REGION2_ADDR	0xb809cd9c
#define	KME_DEHALO__DH_LOGO_TMV_ADDR	0xb809cda0
#define	KME_DEHALO__DH_CORNER0_ADDR	0xb809cda4
#define	KME_DEHALO__DH_CORNER1_ADDR	0xb809cda8
#define	KME_DEHALO__DH_CORNER2_ADDR	0xb809cdac
#define	KME_DEHALO__DH_PHASE_GAIN0_ADDR	0xb809cdb0
#define	KME_DEHALO__DH_PHASE_GAIN1_ADDR	0xb809cdb4
//KME_DEHALO2	0x3e
#define	KME_DEHALO2__DH_DEBUG_PATH_SETTING_ADDR	0xb809ce00
#define	KME_DEHALO2__DH_RT2_H_V_IDX_OFFSET_ADDR	0xb809ce08
#define	KME_DEHALO2__DH_CHECK_MODE0_ADDR	0xb809ce0c
#define	KME_DEHALO2__DH_DEBUG_KKK_ADDR	0xb809ce10
#define	KME_DEHALO2__DH_PATT_EN_CTRL_ADDR	0xb809ce14
#define	KME_DEHALO2__RT1_RIM0_ADDR	0xb809ce18
#define	KME_DEHALO2__RT1_RIM1_ADDR	0xb809ce1c
#define	KME_DEHALO2__RT2_RIM0_ADDR	0xb809ce20
#define	KME_DEHALO2__RT2_RIM1_ADDR	0xb809ce24
#define	KME_DEHALO2__DH_PR_MODE_CTRL_ADDR	0xb809ce28
#define	KME_DEHALO2__DH_DUMMY_GEN_CTRL_ADDR	0xb809ce2c
//KPOST_TOP	0x40
#define	KPOST_TOP__POST_CURSOR_ADDR	0xb809d000
#define	KPOST_TOP__POST_BS_OUT_INT_CTRL_ADDR	0xb809d004
#define	KPOST_TOP__POST_INT_CTRL_ADDR	0xb809d008
#define	KPOST_TOP__BLACK_INSERT_ADDR	0xb809d00c
#define	KPOST_TOP__POST_PATT_TOTAL_ADDR	0xb809d010
#define	KPOST_TOP__POST_PATT_ACT_ADDR	0xb809d014
#define	KPOST_TOP__POST_PATT_WIDTH_BPORCH_ADDR	0xb809d018
#define	KPOST_TOP__POST_PATT_CTRL_ADDR	0xb809d01c
#define	KPOST_TOP__POST_PATT_RGB0_ADDR	0xb809d020
#define	KPOST_TOP__POST_PATT_RGB1_ADDR	0xb809d024
#define	KPOST_TOP__LINE2_TO_4PORT_ADDR	0xb809d028
#define	KPOST_TOP__POST_PSC_CTRL_ADDR	0xb809d030
#define	KPOST_TOP__POST_HSC_COEF_Y_0_ADDR	0xb809d034
#define	KPOST_TOP__POST_HSC_COEF_Y_1_ADDR	0xb809d038
#define	KPOST_TOP__POST_HSC_COEF_Y_2_ADDR	0xb809d03c
#define	KPOST_TOP__POST_HSC_COEF_Y_3_ADDR	0xb809d040
#define	KPOST_TOP__POST_HSC_COEF_C_0_ADDR	0xb809d044
#define	KPOST_TOP__POST_HSC_COEF_C_1_ADDR	0xb809d048
#define	KPOST_TOP__POST_HSC_COEF_C_2_ADDR	0xb809d04c
#define	KPOST_TOP__POST_HSC_COEF_C_3_ADDR	0xb809d050
#define	KPOST_TOP__POST_BLUE_SCREEN_ADDR	0xb809d060
#define	KPOST_TOP__POST_DRF_BIST_IN_1_ADDR	0xb809d064
#define	KPOST_TOP__POST_DRF_BIST_IN_2_ADDR	0xb809d068
#define	KPOST_TOP__POST_DRF_BIST_IN_3_ADDR	0xb809d06c
#define	KPOST_TOP__POST_CSC_COEF0_ADDR	0xb809d080
#define	KPOST_TOP__POST_CSC_COEF1_ADDR	0xb809d084
#define	KPOST_TOP__POST_CSC_COEF2_ADDR	0xb809d088
#define	KPOST_TOP__POST_CSC_COEF3_ADDR	0xb809d08c
#define	KPOST_TOP__POST_CSC_COEF4_ADDR	0xb809d090
#define	KPOST_TOP__POST_CSC_COEF5_ADDR	0xb809d094
#define	KPOST_TOP__SEG_DIPLAY_DATA_G0G1_ADDR	0xb809d0a0
#define	KPOST_TOP__SEG_DIPLAY_DATA_G2G3_ADDR	0xb809d0a4
#define	KPOST_TOP__SEG_DIPLAY_DATA_COLOR_G0G1_ADDR	0xb809d0a8
#define	KPOST_TOP__SEG_DIPLAY_PLACE_G0_ADDR	0xb809d0ac
#define	KPOST_TOP__SEG_DIPLAY_PLACE_G1_ADDR	0xb809d0b0
#define	KPOST_TOP__SEG_DIPLAY_PLACE_G2_ADDR	0xb809d0b4
#define	KPOST_TOP__SEG_DIPLAY_PLACE_G3_ADDR	0xb809d0b8
#define	KPOST_TOP__SEG_DIPLAY_DATA_COLOR_G2G3_ADDR	0xb809d0bc
//CRTC1	0x41
#define	CRTC1__CRTC1_OUT_TOTAL_HSWIDTH_ADDR	0xb809d100
#define	CRTC1__CRTC1_OUT_ACT_VSWIDTH_ADDR	0xb809d104
#define	CRTC1__CRTC1_OUT_SYNC_BPORCH_ADDR	0xb809d108
#define	CRTC1__CRTC1_OSD_ACT_ADDR	0xb809d10c
#define	CRTC1__CRTC1_OSD_SYNC_BPORCH_ADDR	0xb809d110
#define	CRTC1__CRTC1_FRC_ACT_ADDR	0xb809d114
#define	CRTC1__CRTC1_FRC_SYNC_BPORCH_ADDR	0xb809d118
#define	CRTC1__CRTC1_IP_ME_VTRIG_ADDR	0xb809d11c
#define	CRTC1__CRTC1_OUT_OSD_FRC_VTRIG_ADDR	0xb809d120
#define	CRTC1__CRTC1_ME_DEC_VTRIG_ADDR	0xb809d124
#define	CRTC1__CRTC1_DEHALO_MC_VTRIG_ADDR	0xb809d128
#define	CRTC1__CRTC1_LBMC_INDEX_A_ADDR	0xb809d12c
#define	CRTC1__CRTC1_LBMC_INDEX_B_ADDR	0xb809d130
#define	CRTC1__CRTC1_LBMC_INDEX_C_ADDR	0xb809d134
#define	CRTC1__CRTC1_INDEX_HDLY_ADDR	0xb809d138
#define	CRTC1__CRTC1_HDLY_ADDR	0xb809d13c
#define	CRTC1__CRTC1_VRANGE0_ROW_TYPE_ADDR	0xb809d140
#define	CRTC1__CRTC1_VRANGE1_ADDR	0xb809d144
#define	CRTC1__CRTC1_LOGO_ADDR	0xb809d148
#define	CRTC1__CRTC1_VSPLL_SETTING_A_ADDR	0xb809d160
#define	CRTC1__CRTC1_VSPLL_V_MAX_MIN_ADDR	0xb809d164
#define	CRTC1__CRTC1_VSPLL_V_OFFSET_ADDR	0xb809d168
#define	CRTC1__CRTC1_VSPLL_SETTING_B_ADDR	0xb809d16c
#define	CRTC1__CRTC1_VSPLL_SETTING_C_ADDR	0xb809d170
#define	CRTC1__CRTC1_LBMC_SEP_INDEX_A_ADDR	0xb809d174
#define	CRTC1__CRTC1_LBMC_SEP_INDEX_B_ADDR	0xb809d178
#define	CRTC1__CRTC1_LBMC_SEP_INDEX_C_ADDR	0xb809d17c
#define	CRTC1__CRTC1_LBMC_SEP_INDEX_D_ADDR	0xb809d180
#define	CRTC1__CRTC1_ME_ROW_TRG_OFST_ADDR	0xb809d184
#define	CRTC1__CRTC1_ME1_TIMING0_ADDR	0xb809d188
#define	CRTC1__CRTC1_ME1_TIMING1_ADDR	0xb809d18c
#define	CRTC1__CRTC1_LR_CONTROL_ADDR	0xb809d190
#define	CRTC1__CRTC1_DEHALO_FLT_TRIG_ADDR	0xb809d194
//KPhase	0x44
#define	KPHASE__KPHASE_FORCE_G0_ADDR	0xb809d400
#define	KPHASE__KPHASE_FORCE_G1_ADDR	0xb809d404
#define	KPHASE__KPHASE_MEMC_INDEX_ADDR	0xb809d408
#define	KPHASE__KPHASE_FILM_ADDR	0xb809d40c
#define	KPHASE__KPHASE_IN_DEC_INDEX_ADDR	0xb809d410
#define	KPHASE__KPHASE_IN_PHASE_G0_ADDR	0xb809d414
#define	KPHASE__KPHASE_IN_PHASE_G1_ADDR	0xb809d418
#define	KPHASE__KPHASE_IN_PHASE_G2_ADDR	0xb809d41c
#define	KPHASE__KPHASE_IN_PHASE_G3_ADDR	0xb809d420
#define	KPHASE__KPHASE_IN_PHASE_G4_ADDR	0xb809d424
#define	KPHASE__KPHASE_IN_PHASE_G5_ADDR	0xb809d428
#define	KPHASE__KPHASE_IN_PHASE_G6_ADDR	0xb809d42c
#define	KPHASE__KPHASE_IN_PHASE_G7_ADDR	0xb809d430
#define	KPHASE__KPHASE_IN_PHASE_G8_ADDR	0xb809d434
#define	KPHASE__KPHASE_IN_PHASE_G9_ADDR	0xb809d438
#define	KPHASE__KPHASE_IN_PHASE_G10_ADDR	0xb809d43c
#define	KPHASE__KPHASE_IN_PHASE_G11_ADDR	0xb809d440
#define	KPHASE__KPHASE_IN_PHASE_G12_ADDR	0xb809d444
#define	KPHASE__KPHASE_IN_PHASE_G13_ADDR	0xb809d448
#define	KPHASE__KPHASE_IN_PHASE_G14_ADDR	0xb809d44c
#define	KPHASE__KPHASE_IN_PHASE_G15_ADDR	0xb809d450
#define	KPHASE__KPHASE_DEC_MATCHPERIOD_ADDR	0xb809d454
#define	KPHASE__KPHASE_ME2_FILED0_ADDR	0xb809d458
#define	KPHASE__KPHASE_ME2_FILED1_ADDR	0xb809d45c
#define	KPHASE__KPHASE_ME2_FILED2_ADDR	0xb809d460
#define	KPHASE__KPHASE_ME2_FILED3_ADDR	0xb809d464
#define	KPHASE__KPHASE_ME2_FILED4_ADDR	0xb809d468
#define	KPHASE__KPHASE_ME2_FILED5_ADDR	0xb809d46c
#define	KPHASE__KPHASE_ME2_FILED6_ADDR	0xb809d470
#define	KPHASE__KPHASE_ME2_FILED7_ADDR	0xb809d474
#define	KPHASE__KPHASE_ME2_FILED8_ADDR	0xb809d478
//Hardware	0x45
#define	HARDWARE__HARDWARE_00_ADDR	0xb809d500
#define	HARDWARE__HARDWARE_01_ADDR	0xb809d504
#define	HARDWARE__HARDWARE_02_ADDR	0xb809d508
#define	HARDWARE__HARDWARE_03_ADDR	0xb809d50c
#define	HARDWARE__HARDWARE_04_ADDR	0xb809d510
#define	HARDWARE__HARDWARE_05_ADDR	0xb809d514
#define	HARDWARE__HARDWARE_06_ADDR	0xb809d518
#define	HARDWARE__HARDWARE_07_ADDR	0xb809d51c
#define	HARDWARE__HARDWARE_08_ADDR	0xb809d520
#define	HARDWARE__HARDWARE_09_ADDR	0xb809d524
#define	HARDWARE__HARDWARE_10_ADDR	0xb809d528
#define	HARDWARE__HARDWARE_11_ADDR	0xb809d52c
#define	HARDWARE__HARDWARE_12_ADDR	0xb809d530
#define	HARDWARE__HARDWARE_13_ADDR	0xb809d534
#define	HARDWARE__HARDWARE_14_ADDR	0xb809d538
#define	HARDWARE__HARDWARE_15_ADDR	0xb809d53c
#define	HARDWARE__HARDWARE_16_ADDR	0xb809d540
#define	HARDWARE__HARDWARE_17_ADDR	0xb809d544
#define	HARDWARE__HARDWARE_18_ADDR	0xb809d548
#define	HARDWARE__HARDWARE_19_ADDR	0xb809d54c
#define	HARDWARE__HARDWARE_20_ADDR	0xb809d550
#define	HARDWARE__HARDWARE_21_ADDR	0xb809d554
#define	HARDWARE__HARDWARE_22_ADDR	0xb809d558
#define	HARDWARE__HARDWARE_23_ADDR	0xb809d55c
#define	HARDWARE__HARDWARE_24_ADDR	0xb809d560
#define	HARDWARE__HARDWARE_25_ADDR	0xb809d564
#define	HARDWARE__HARDWARE_26_ADDR	0xb809d568
#define	HARDWARE__HARDWARE_27_ADDR	0xb809d56c
#define	HARDWARE__HARDWARE_28_ADDR	0xb809d570
#define	HARDWARE__HARDWARE_29_ADDR	0xb809d574
#define	HARDWARE__HARDWARE_30_ADDR	0xb809d578
#define	HARDWARE__HARDWARE_31_ADDR	0xb809d57c
#define	HARDWARE__HARDWARE_32_ADDR	0xb809d580
#define	HARDWARE__HARDWARE_33_ADDR	0xb809d584
#define	HARDWARE__HARDWARE_34_ADDR	0xb809d588
#define	HARDWARE__HARDWARE_35_ADDR	0xb809d58c
#define	HARDWARE__HARDWARE_36_ADDR	0xb809d590
#define	HARDWARE__HARDWARE_37_ADDR	0xb809d594
#define	HARDWARE__HARDWARE_38_ADDR	0xb809d598
#define	HARDWARE__HARDWARE_39_ADDR	0xb809d59c
#define	HARDWARE__HARDWARE_40_ADDR	0xb809d5a0
#define	HARDWARE__HARDWARE_41_ADDR	0xb809d5a4
#define	HARDWARE__HARDWARE_42_ADDR	0xb809d5a8
#define	HARDWARE__HARDWARE_43_ADDR	0xb809d5ac
#define	HARDWARE__HARDWARE_44_ADDR	0xb809d5b0
#define	HARDWARE__HARDWARE_45_ADDR	0xb809d5b4
#define	HARDWARE__HARDWARE_46_ADDR	0xb809d5b8
#define	HARDWARE__HARDWARE_47_ADDR	0xb809d5bc
#define	HARDWARE__HARDWARE_48_ADDR	0xb809d5c0
#define	HARDWARE__HARDWARE_49_ADDR	0xb809d5c4
#define	HARDWARE__HARDWARE_50_ADDR	0xb809d5c8
#define	HARDWARE__HARDWARE_51_ADDR	0xb809d5cc
#define	HARDWARE__HARDWARE_52_ADDR	0xb809d5d0
#define	HARDWARE__HARDWARE_53_ADDR	0xb809d5d4
#define	HARDWARE__HARDWARE_54_ADDR	0xb809d5d8
#define	HARDWARE__HARDWARE_55_ADDR	0xb809d5dc
#define	HARDWARE__HARDWARE_56_ADDR	0xb809d5e0
#define	HARDWARE__HARDWARE_57_ADDR	0xb809d5e4
#define	HARDWARE__HARDWARE_58_ADDR	0xb809d5e8
#define	HARDWARE__HARDWARE_59_ADDR	0xb809d5ec
#define	HARDWARE__HARDWARE_60_ADDR	0xb809d5f0
#define	HARDWARE__HARDWARE_61_ADDR	0xb809d5f4
#define	HARDWARE__HARDWARE_62_ADDR	0xb809d5f8
#define	HARDWARE__HARDWARE_63_ADDR	0xb809d5fc
//Software	0x46
#define	SOFTWARE__SOFTWARE_00_ADDR	0xb809d600
#define	SOFTWARE__SOFTWARE_01_ADDR	0xb809d604
#define	SOFTWARE__SOFTWARE_02_ADDR	0xb809d608
#define	SOFTWARE__SOFTWARE_03_ADDR	0xb809d60c
#define	SOFTWARE__SOFTWARE_04_ADDR	0xb809d610
#define	SOFTWARE__SOFTWARE_05_ADDR	0xb809d614
#define	SOFTWARE__SOFTWARE_06_ADDR	0xb809d618
#define	SOFTWARE__SOFTWARE_07_ADDR	0xb809d61c
#define	SOFTWARE__SOFTWARE_08_ADDR	0xb809d620
#define	SOFTWARE__SOFTWARE_09_ADDR	0xb809d624
#define	SOFTWARE__SOFTWARE_10_ADDR	0xb809d628
#define	SOFTWARE__SOFTWARE_11_ADDR	0xb809d62c
#define	SOFTWARE__SOFTWARE_12_ADDR	0xb809d630
#define	SOFTWARE__SOFTWARE_13_ADDR	0xb809d634
#define	SOFTWARE__SOFTWARE_14_ADDR	0xb809d638
#define	SOFTWARE__SOFTWARE_15_ADDR	0xb809d63c
#define	SOFTWARE__SOFTWARE_16_ADDR	0xb809d640
#define	SOFTWARE__SOFTWARE_17_ADDR	0xb809d644
#define	SOFTWARE__SOFTWARE_18_ADDR	0xb809d648
#define	SOFTWARE__SOFTWARE_19_ADDR	0xb809d64c
#define	SOFTWARE__SOFTWARE_20_ADDR	0xb809d650
#define	SOFTWARE__SOFTWARE_21_ADDR	0xb809d654
#define	SOFTWARE__SOFTWARE_22_ADDR	0xb809d658
#define	SOFTWARE__SOFTWARE_23_ADDR	0xb809d65c
#define	SOFTWARE__SOFTWARE_24_ADDR	0xb809d660
#define	SOFTWARE__SOFTWARE_25_ADDR	0xb809d664
#define	SOFTWARE__SOFTWARE_26_ADDR	0xb809d668
#define	SOFTWARE__SOFTWARE_27_ADDR	0xb809d66c
#define	SOFTWARE__SOFTWARE_28_ADDR	0xb809d670
#define	SOFTWARE__SOFTWARE_29_ADDR	0xb809d674
#define	SOFTWARE__SOFTWARE_30_ADDR	0xb809d678
#define	SOFTWARE__SOFTWARE_31_ADDR	0xb809d67c
#define	SOFTWARE__SOFTWARE_32_ADDR	0xb809d680
#define	SOFTWARE__SOFTWARE_33_ADDR	0xb809d684
#define	SOFTWARE__SOFTWARE_34_ADDR	0xb809d688
#define	SOFTWARE__SOFTWARE_35_ADDR	0xb809d68c
#define	SOFTWARE__SOFTWARE_36_ADDR	0xb809d690
#define	SOFTWARE__SOFTWARE_37_ADDR	0xb809d694
#define	SOFTWARE__SOFTWARE_38_ADDR	0xb809d698
#define	SOFTWARE__SOFTWARE_39_ADDR	0xb809d69c
#define	SOFTWARE__SOFTWARE_40_ADDR	0xb809d6a0
#define	SOFTWARE__SOFTWARE_41_ADDR	0xb809d6a4
#define	SOFTWARE__SOFTWARE_42_ADDR	0xb809d6a8
#define	SOFTWARE__SOFTWARE_43_ADDR	0xb809d6ac
#define	SOFTWARE__SOFTWARE_44_ADDR	0xb809d6b0
#define	SOFTWARE__SOFTWARE_45_ADDR	0xb809d6b4
#define	SOFTWARE__SOFTWARE_46_ADDR	0xb809d6b8
#define	SOFTWARE__SOFTWARE_47_ADDR	0xb809d6bc
#define	SOFTWARE__SOFTWARE_48_ADDR	0xb809d6c0
#define	SOFTWARE__SOFTWARE_49_ADDR	0xb809d6c4
#define	SOFTWARE__SOFTWARE_50_ADDR	0xb809d6c8
#define	SOFTWARE__SOFTWARE_51_ADDR	0xb809d6cc
#define	SOFTWARE__SOFTWARE_52_ADDR	0xb809d6d0
#define	SOFTWARE__SOFTWARE_53_ADDR	0xb809d6d4
#define	SOFTWARE__SOFTWARE_54_ADDR	0xb809d6d8
#define	SOFTWARE__SOFTWARE_55_ADDR	0xb809d6dc
#define	SOFTWARE__SOFTWARE_56_ADDR	0xb809d6e0
#define	SOFTWARE__SOFTWARE_57_ADDR	0xb809d6e4
#define	SOFTWARE__SOFTWARE_58_ADDR	0xb809d6e8
#define	SOFTWARE__SOFTWARE_59_ADDR	0xb809d6ec
#define	SOFTWARE__SOFTWARE_60_ADDR	0xb809d6f0
#define	SOFTWARE__SOFTWARE_61_ADDR	0xb809d6f4
#define	SOFTWARE__SOFTWARE_62_ADDR	0xb809d6f8
#define	SOFTWARE__SOFTWARE_63_ADDR	0xb809d6fc

#endif
#define MEMC_LATENCY01_ADDR 0xB80070B0
#define MEMC_LATENCY02_ADDR 0xB80030B0

typedef struct
{
	//KMC_TOP
	UINT32	KMC_TOP__TOP_PATT_TOTAL;
	UINT32	KMC_TOP__TOP_PATT_ACT;
	UINT32	KMC_TOP__TOP_PATT_WIDTH_BPORCH;
	UINT32	KMC_TOP__TOP_PATT_CTRL;
	UINT32	KMC_TOP__TOP_PATT_RGB0;
	UINT32	KMC_TOP__TOP_PATT_RGB1;
	UINT32	KMC_TOP__KMC_IN_INT_CTRL;
	UINT32	KMC_TOP__KMC_METER_DETIAL_CORING0;
	UINT32	KMC_TOP__KMC_VH_DETAIL_MODE;
	UINT32	KMC_TOP__KMC_VH_DETAIL_TH;
	UINT32	KMC_TOP__KMC_METER_DETIAL_CORING1;
	UINT32	KMC_TOP__KMC_METER_DETIAL_CORING2;
	UINT32	KMC_TOP__KNR_ACTIVE_NUM;
	UINT32	KMC_TOP__KNR_BPORCH_NUM;
	UINT32	KMC_TOP__KMC_IPMC0;
	UINT32	KMC_TOP__KMC_IPMC1;
	UINT32	KMC_TOP__KNR_CSC_COEF0;
	UINT32	KMC_TOP__KNR_CSC_COEF1;
	UINT32	KMC_TOP__KNR_CSC_COEF2;
	UINT32	KMC_TOP__KNR_CSC_COEF3;
	UINT32	KMC_TOP__KNR_CSC_COEF4;
	UINT32	KMC_TOP__KNR_CSC_COEF5;
	UINT32	KMC_TOP__KMC_DRF_BIST_IN_0;
	UINT32	KMC_TOP__KMC_DRF_BIST_IN_1;
	UINT32	KMC_TOP__KMC_DRF_BIST_IN_2;
	UINT32	KMC_TOP__KMC_DRF_BIST_IN_3;
	//IPPRE
	UINT32	IPPRE__INPUT_CURSOR;
	UINT32	IPPRE__INPUT_CURSOR_UV;
	UINT32	IPPRE__IPPRE_RETIMING;
	UINT32	IPPRE__LOGO_BLEND;
	UINT32	IPPRE__PATT_HV_ACTIVE;
	UINT32	IPPRE__PATT_HV_TOTAL;
	UINT32	IPPRE__IPPRE_444TO422_COEF0;
	UINT32	IPPRE__IPPRE_444TO422_COEF1;
	UINT32	IPPRE__PATT_MODE_CTRL;
	UINT32	IPPRE__LOOP_PATT_SEQUENCY;
	UINT32	IPPRE__PATT_PARA_0;
	UINT32	IPPRE__PATT_PARA_1;
	UINT32	IPPRE__LOOP_PATT_PARA0;
	UINT32	IPPRE__LOOP_PATT_PARA1;
	UINT32	IPPRE__LOOP_PATT_PARA2;
	UINT32	IPPRE__LOOP_PATT_PARA3;
	UINT32	IPPRE__LOOP_PATT_PARA4;
	UINT32	IPPRE__LOOP_PATT_PARA5;
	UINT32	IPPRE__LOOP_PATT_PARA6;
	UINT32	IPPRE__LOOP_PATT_PARA7;
	UINT32	IPPRE__LOOP_SCROLL_CTRL;
	UINT32	IPPRE__SCROLL_BAR_HV;
	UINT32	IPPRE__SCROLL_BAR_COLOR;
	UINT32	IPPRE__SPEED_HV_1;
	UINT32	IPPRE__CIRCLE_CADENCE;
	UINT32	IPPRE__CIRCLE_CENTER;
	UINT32	IPPRE__RANDOM_SEED;
	UINT32	IPPRE__RANDOM_CTRL;
	UINT32	IPPRE__CADENCE_FRM;
	UINT32	IPPRE__CSC_COEF0_H;
	UINT32	IPPRE__CSC_COEF1_H;
	UINT32	IPPRE__CSC_COEF2_H;
	UINT32	IPPRE__CSC_COEF3_H;
	UINT32	IPPRE__CSC_COEF4_H;
	UINT32	IPPRE__CSC_COEF5_H;
	UINT32	IPPRE__CSC_COEF0_L;
	UINT32	IPPRE__CSC_COEF1_L;
	UINT32	IPPRE__CSC_COEF2_L;
	UINT32	IPPRE__CSC_COEF3_L;
	UINT32	IPPRE__CSC_COEF4_L;
	UINT32	IPPRE__CSC_COEF5_L;
	UINT32	IPPRE__IPPRE_MUTE_G4;
	UINT32	IPPRE__HPATTERN0;
	UINT32	IPPRE__HPATTERN1;
	UINT32	IPPRE__HPATTERN2;
	UINT32	IPPRE__HPATTERN3;
	UINT32	IPPRE__HPATTERN4;
	UINT32	IPPRE__HPATTERN5;
	UINT32	IPPRE__HPATTERN6;
	UINT32	IPPRE__HPATTERN7;
	UINT32	IPPRE__IPPRE_MUTE_G0;
	UINT32	IPPRE__IPPRE_MUTE_G1;
	UINT32	IPPRE__IPPRE_MUTE_G2;
	UINT32	IPPRE__IPPRE_MUTE_G3;
	//KMC_CPR_TOP0
	UINT32	KMC_CPR_TOP0__CPR_CTRL0_REG;
	UINT32	KMC_CPR_TOP0__CPR_CTRL1_REG;
	UINT32	KMC_CPR_TOP0__CPR_CTRL2_REG;
	UINT32	KMC_CPR_TOP0__CPR_CTRL3_REG;
	UINT32	KMC_CPR_TOP0__CPR_CTRL4_REG;
	UINT32	KMC_CPR_TOP0__BUDGET_PACKET;
	UINT32	KMC_CPR_TOP0__BUDGET_INIT_START;
	UINT32	KMC_CPR_TOP0__BUDGET_INIT_END;
	UINT32	KMC_CPR_TOP0__BUDGET_CREDITS_CFG0;
	UINT32	KMC_CPR_TOP0__BUDGET_CREDITS_CFG1;
	UINT32	KMC_CPR_TOP0__BUDGET_CREDITS_CFG2;
	UINT32	KMC_CPR_TOP0__BUDGET_CREDITS_CFG3;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP0;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP1;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP2;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP3;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP4;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP5;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP6;
	UINT32	KMC_CPR_TOP0__CURVE_QBPP7;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC0_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC1_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC2_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC3_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC4_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC5_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC6_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC7_VAR0;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC0_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC1_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC2_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC3_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC4_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC5_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC6_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC7_VAR1;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC0_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC1_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC2_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC3_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC4_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC5_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC6_VAR2;
	UINT32	KMC_CPR_TOP0__CURVE_TRUNC7_VAR2;
	UINT32	KMC_CPR_TOP0__CORE_DELAY_CTRL_I;
	UINT32	KMC_CPR_TOP0__CORE_DELAY_CTRL_P;
	UINT32	KMC_CPR_TOP0__CORE_DELAY_CTRL_NR;
	UINT32	KMC_CPR_TOP0__CPR_EROSION_RATIO;
	UINT32	KMC_CPR_TOP0__CPR_MOTION_DIFF_THD;
	UINT32	KMC_CPR_TOP0__CPR_LF_VARIANCE_CHECK_THD;
	UINT32	KMC_CPR_TOP0__CPR_HF_VARIANCE_CHECK_THD;
	UINT32	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL0;
	UINT32	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL1;
	UINT32	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL2;
	UINT32	KMC_CPR_TOP0__CPR_LF_DICT_PENALTY_CTRL3;
	UINT32	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL0;
	UINT32	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL1;
	UINT32	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL2;
	UINT32	KMC_CPR_TOP0__CPR_HF_DICT_PENALTY_CTRL3;
	//KMC_CPR_TOP1
	UINT32	KMC_CPR_TOP1__PATT_CTRL0;
	UINT32	KMC_CPR_TOP1__PATT_LF_I_POSITION0;
	UINT32	KMC_CPR_TOP1__PATT_LF_I_POSITION1;
	UINT32	KMC_CPR_TOP1__PATT_HF_I_POSITION0;
	UINT32	KMC_CPR_TOP1__PATT_HF_I_POSITION1;
	UINT32	KMC_CPR_TOP1__CPR_PATT_LF_I_SETTING0;
	UINT32	KMC_CPR_TOP1__CPR_PATT_LF_I_SETTING1;
	UINT32	KMC_CPR_TOP1__CPR_PATT_HF_I_SETTING0;
	UINT32	KMC_CPR_TOP1__CPR_PATT_HF_I_SETTING1;
	UINT32	KMC_CPR_TOP1__PATT_LF_P_POSITION0;
	UINT32	KMC_CPR_TOP1__PATT_LF_P_POSITION1;
	UINT32	KMC_CPR_TOP1__PATT_HF_P_POSITION0;
	UINT32	KMC_CPR_TOP1__PATT_HF_P_POSITION1;
	UINT32	KMC_CPR_TOP1__CPR_PATT_LF_P_SETTING0;
	UINT32	KMC_CPR_TOP1__CPR_PATT_LF_P_SETTING1;
	UINT32	KMC_CPR_TOP1__CPR_PATT_HF_P_SETTING0;
	UINT32	KMC_CPR_TOP1__CPR_PATT_HF_P_SETTING1;
	UINT32	KMC_CPR_TOP1__PATT_LF_NR_POSITION0;
	UINT32	KMC_CPR_TOP1__PATT_LF_NR_POSITION1;
	UINT32	KMC_CPR_TOP1__PATT_HF_NR_POSITION0;
	UINT32	KMC_CPR_TOP1__PATT_HF_NR_POSITION1;
	UINT32	KMC_CPR_TOP1__CPR_PATT_LF_NR_SETTING0;
	UINT32	KMC_CPR_TOP1__CPR_PATT_LF_NR_SETTING1;
	UINT32	KMC_CPR_TOP1__CPR_PATT_HF_NR_SETTING0;
	UINT32	KMC_CPR_TOP1__CPR_PATT_HF_NR_SETTING1;
	UINT32	KMC_CPR_TOP1__CPR_DEBUG_CFG0;
	//KMC_DM_TOP
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS0;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS1;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS2;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS3;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS4;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS5;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS0;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS1;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS2;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS3;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS4;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS5;
	UINT32	KMC_DM_TOP__KMC_00_LR_OFFSET_ADDR;
	UINT32	KMC_DM_TOP__KMC_00_LINE_OFFSET_ADDR;
	UINT32	KMC_DM_TOP__KMC_00_AGENT;
	UINT32	KMC_DM_TOP__KMC_00_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS0;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS1;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS2;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS3;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS4;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS5;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS0;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS1;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS2;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS3;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS4;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS5;
	UINT32	KMC_DM_TOP__KMC_01_LR_OFFSET_ADDR;
	UINT32	KMC_DM_TOP__KMC_01_LINE_OFFSET_ADDR;
	UINT32	KMC_DM_TOP__KMC_01_AGENT;
	UINT32	KMC_DM_TOP__KMC_01_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_02_AGENT;
	UINT32	KMC_DM_TOP__KMC_02_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_03_AGENT;
	UINT32	KMC_DM_TOP__KMC_03_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_04_AGENT;
	UINT32	KMC_DM_TOP__KMC_04_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_05_AGENT;
	UINT32	KMC_DM_TOP__KMC_05_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_06_AGENT;
	UINT32	KMC_DM_TOP__KMC_06_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_07_AGENT;
	UINT32	KMC_DM_TOP__KMC_07_THRESHOLD;
	UINT32	KMC_DM_TOP__KMC_VTOTAL_AND_TIMER;
	UINT32	KMC_DM_TOP__KMC_HOLD_TIME_G0;
	UINT32	KMC_DM_TOP__KMC_HOLD_TIME_G1;
	UINT32	KMC_DM_TOP__KMC_SOURCE_MODE;
	UINT32	KMC_DM_TOP__KMC_DEBUG_HEAD_G0;
	UINT32	KMC_DM_TOP__KMC_DEBUG_HEAD_G1;
	UINT32	KMC_DM_TOP__KMC_DEBUG_HEAD_G2;
	UINT32	KMC_DM_TOP__KMC_DEBUG_HEAD_G3;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS6;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS6;
	UINT32	KMC_DM_TOP__KMC_00_START_ADDRESS7;
	UINT32	KMC_DM_TOP__KMC_00_END_ADDRESS7;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS6;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS6;
	UINT32	KMC_DM_TOP__KMC_01_START_ADDRESS7;
	UINT32	KMC_DM_TOP__KMC_01_END_ADDRESS7;
	//MC
	UINT32	MC__MISC;
	UINT32	MC__PXL_RESOLUTION;
	UINT32	MC__BLK_SIZE;
	UINT32	MC__BLK_RESOLUTION;
	UINT32	MC__DE_FLICKER;
	UINT32	MC__VER_LF_SR;
	UINT32	MC__VER_HF_SR;
	UINT32	MC__HOR_SR;
	UINT32	MC__VER_RIM0;
	UINT32	MC__HOR_RIM0;
	UINT32	MC__VER_RIM1;
	UINT32	MC__HOR_RIM1;
	UINT32	MC__DW_CONTROL;
	UINT32	MC__DW_V0;
	UINT32	MC__DW_H0;
	UINT32	MC__DW_V1;
	UINT32	MC__DW_H1;
	UINT32	MC__DW_V2;
	UINT32	MC__DW_H2;
	UINT32	MC__DW_V3;
	UINT32	MC__DW_H3;
	UINT32	MC__DW_V4;
	UINT32	MC__DW_H4;
	UINT32	MC__DW_V5;
	UINT32	MC__DW_H5;
	UINT32	MC__DW_V6;
	UINT32	MC__DW_H6;
	UINT32	MC__DW_V7;
	UINT32	MC__DW_H7;
	UINT32	MC__PT_PROC;
	UINT32	MC__OCCL_PROC;
	UINT32	MC__OBMC;
	UINT32	MC__BLEND;
	UINT32	MC__BLD_MV_DIFF_CURVE;
	UINT32	MC__MC_SOBJ0;
	UINT32	MC__MC_SOBJ1;
	UINT32	MC__CURSOR0_POSI;
	UINT32	MC__CURSOR0_COLOR;
	UINT32	MC__CURSOR1_POSI;
	UINT32	MC__CURSOR1_COLOR;
	UINT32	MC__GRID;
	UINT32	MC__MC_FORCE_PHASE;
	UINT32	MC__FORCE_MV;
	UINT32	MC__MC_FALSE_COLOR;
	UINT32	MC__INTERNAL_DEBUG;
	//MC2
	UINT32	MC2__OBMC_COEF0;
	UINT32	MC2__OBMC_COEF1;
	UINT32	MC2__OBMC_COEF2;
	UINT32	MC2__OBMC_COEF3;
	UINT32	MC2__OBMC_COEF4;
	UINT32	MC2__OBMC_COEF5;
	UINT32	MC2__OBMC_COEF6;
	UINT32	MC2__OBMC_COEF7;
	UINT32	MC2__MC_LOGO_CTRL;
	UINT32	MC2__MC_LOGO_BLK_NUM;
	UINT32	MC2__MC_LOGO_PXL_NUM;
	UINT32	MC2__MC_LOGO_LPF_COEF;
	UINT32	MC2__MC_LOGO_ALPHA;
	UINT32	MC2__MC_VAR_LPF0;
	UINT32	MC2__MC_VAR_LPF1;
	UINT32	MC2__MC_VAR_LPF2;
	UINT32	MC2__MC_VAR_LPF3;
	UINT32	MC2__MC_OCCL_DIA_V;
	UINT32	MC2__MC_OCCL_DIA_C;
	UINT32	MC2__MC_OCCL_DIA_H;
	UINT32	MC2__MC_VAR17_LPF0;
	UINT32	MC2__MC_VAR17_LPF1;
	UINT32	MC2__MC_VAR17_LPF2;
	//LBMC
	UINT32	LBMC__LBMC_SR0;
	UINT32	LBMC__LBMC_SR1;
	UINT32	LBMC__LBMC_SR2;
	UINT32	LBMC__LBMC_SR3;
	UINT32	LBMC__LBMC_SR4;
	UINT32	LBMC__LBMC_SR5;
	UINT32	LBMC__LBMC_DUMMY18;
	UINT32	LBMC__LBMC_DUMMY1C;
	UINT32	LBMC__LBMC_RESOLUTION;
	UINT32	LBMC__LBMC_MODE;
	UINT32	LBMC__LBMC_BLANKING_CTRL;
	UINT32	LBMC__LBMC_I_IDX_PART0_N;
	UINT32	LBMC__LBMC_I_IDX_PART1_N;
	UINT32	LBMC__LBMC_I_IDX_PART2_N;
	UINT32	LBMC__LBMC_P_IDX_PART0_N;
	UINT32	LBMC__LBMC_P_IDX_PART1_N;
	UINT32	LBMC__LBMC_P_IDX_PART2_N;
	UINT32	LBMC__LBMC_HF_IDX_NUM_N;
	UINT32	LBMC__LBMC_I_IDX_PART0_S;
	UINT32	LBMC__LBMC_I_IDX_PART1_S;
	UINT32	LBMC__LBMC_I_IDX_PART2_S;
	UINT32	LBMC__LBMC_P_IDX_PART0_S;
	UINT32	LBMC__LBMC_P_IDX_PART1_S;
	UINT32	LBMC__LBMC_P_IDX_PART2_S;
	UINT32	LBMC__LBMC_HF_IDX_NUM_S;
	UINT32	LBMC__LBMC_FETCH_POINT_LF;
	UINT32	LBMC__LBMC_FETCH_POINT_HF;
	UINT32	LBMC__LBMC_INFO_GET_NUM;
	//BBD
	UINT32	BBD__BBD_INPUT_THRESHOLD_CTRL;
	UINT32	BBD__BBD_INPUT_H_THRESHOLD_CTRL;
	UINT32	BBD__BBD_INPUT_V_THRESHOLD_CTRL;
	UINT32	BBD__BBD_WINDOW_START_POINT;
	UINT32	BBD__BBD_WINDOW_END_POINT;
	//KMC_METER_TOP
	UINT32	KMC_METER_TOP__KMC_METER_YUV_X_POS;
	UINT32	KMC_METER_TOP__KMC_METER_YUV_Y_POS;
	UINT32	KMC_METER_TOP__KMC_METER_BW_X_POS;
	UINT32	KMC_METER_TOP__KMC_METER_BW_Y_POS;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FACTOR;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0001;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0203;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0405;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0607;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0809;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0A0B;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_0C10;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_1112;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_1314;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_1516;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_1718;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_191A;
	UINT32	KMC_METER_TOP__KMC_METER_BW_FILTER_1B1C;
	UINT32	KMC_METER_TOP__KMC_METER_BW_DR;
	UINT32	KMC_METER_TOP__KMC_METER_BW_THR0;
	UINT32	KMC_METER_TOP__KMC_METER_BW_THR1;
	UINT32	KMC_METER_TOP__KMC_METER_BW_THR2;
	UINT32	KMC_METER_TOP__KMC_METER_BW_SLP_01;
	UINT32	KMC_METER_TOP__KMC_METER_DETAIL_DR_THR;
	UINT32	KMC_METER_TOP__KMC_METER_DETAIL_THR0;
	UINT32	KMC_METER_TOP__KMC_METER_DETAIL_THR1;
	UINT32	KMC_METER_TOP__KMC_METER_DETAIL_THR2;
	UINT32	KMC_METER_TOP__KMC_METER_BW_CORING1;
	//KMC_DM_METER_TOP
	UINT32	KMC_DM_METER_TOP__KMC_METER_REG0;
	UINT32	KMC_DM_METER_TOP__KMC_METER_NUM;
	UINT32	KMC_DM_METER_TOP__KMC_METER_H_NUM0;
	UINT32	KMC_DM_METER_TOP__KMC_METER_H_NUM1;
	UINT32	KMC_DM_METER_TOP__METER_TH0;
	UINT32	KMC_DM_METER_TOP__METER_TH1;
	UINT32	KMC_DM_METER_TOP__METER_TH3;
	UINT32	KMC_DM_METER_TOP__METER_TIMER0;
	//KME_TOP
	UINT32	KME_TOP__KME_ME_ABL_SETTING0;
	UINT32	KME_TOP__ME_ME_ABL_SETTING1;
	UINT32	KME_TOP__KME_DRF_BIST_IN_0;
	UINT32	KME_TOP__KME_DRF_BIST_IN_1;
	UINT32	KME_TOP__KME_DRF_BIST_IN_2;
	UINT32	KME_TOP__KME_DRF_BIST_IN_3;
	UINT32	KME_TOP__KME_DRF_BIST_IN_4;
	UINT32	KME_TOP__KME_DRF_BIST_IN_5;
	UINT32	KME_TOP__KME_DRF_BIST_IN_6;
	UINT32	KME_TOP__KME_DEHALO_DEBUG_0;
	UINT32	KME_TOP__DUMMY0;
	UINT32	KME_TOP__DUMMY1;
	UINT32	KME_TOP__DUMMY2;
	UINT32	KME_TOP__DUMMY3;
	//KME_VBUF_TOP
	UINT32	KME_VBUF_TOP__VBUF_ACTIVE;
	UINT32	KME_VBUF_TOP__IP_SEED_INIT;
	UINT32	KME_VBUF_TOP__PI_SEED_INIT;
	UINT32	KME_VBUF_TOP__LFSR_IP_1ST_MASK;
	UINT32	KME_VBUF_TOP__ENABLE_1ST;
	UINT32	KME_VBUF_TOP__ENABLE_2ND;
	UINT32	KME_VBUF_TOP__CANDIDATE_1ST_1;
	UINT32	KME_VBUF_TOP__CANDIDATE_1ST_2;
	UINT32	KME_VBUF_TOP__CANDIDATE_1ST_3;
	UINT32	KME_VBUF_TOP__CANDIDATE_1ST_4;
	UINT32	KME_VBUF_TOP__CANDIDATE_1ST_5;
	UINT32	KME_VBUF_TOP__CANDIDATE_2ND_1;
	UINT32	KME_VBUF_TOP__CANDIDATE_2ND_2;
	UINT32	KME_VBUF_TOP__CANDIDATE_2ND_3;
	UINT32	KME_VBUF_TOP__CANDIDATE_2ND_4;
	UINT32	KME_VBUF_TOP__MV_XY_RANGE;
	UINT32	KME_VBUF_TOP__MV_BLK_TOP_BOT_RIM;
	UINT32	KME_VBUF_TOP__PIX_TOP_BOT_RIM;
	UINT32	KME_VBUF_TOP__PIX_LEFT_RIGHT_RIM;
	UINT32	KME_VBUF_TOP__RIM_ENABLE;
	UINT32	KME_VBUF_TOP__VBUF_GMV_SEL;
	UINT32	KME_VBUF_TOP__VBUF_LOGO;
	UINT32	KME_VBUF_TOP__VBUF_REQ_INTERVAL;
	UINT32	KME_VBUF_TOP__LFSR_PI_1ST_MASK;
	UINT32	KME_VBUF_TOP__SINGLE_MODE_DEBUG;
	UINT32	KME_VBUF_TOP__MULTIMIN_DEBUG_IP;
	UINT32	KME_VBUF_TOP__MULTIMIN_DEBUG_PI;
	UINT32	KME_VBUF_TOP__MULTIMIN_DEBUG_BLK_IDX;
	UINT32	KME_VBUF_TOP__VBUF_PPI_DM_DEBUG;
	UINT32	KME_VBUF_TOP__VBUF_DM_MONITOR_CNT;
	UINT32	KME_VBUF_TOP__VBUF_DUMMY_0;
	UINT32	KME_VBUF_TOP__SC_LFSR_IP_1ST_MASK;
	UINT32	KME_VBUF_TOP__SC_LFSR_PI_1ST_MASK;
	UINT32	KME_VBUF_TOP__MEANDER_RIM;
	UINT32	KME_VBUF_TOP__VBUF_LOGO_DEBUG;
	UINT32	KME_VBUF_TOP__VBUF_DEBUG_IDX;
	//KME_ME1_TOP2
	UINT32	KME_ME1_TOP2__GMV_CTRL_00;
	UINT32	KME_ME1_TOP2__GMV_CTRL_01;
	UINT32	KME_ME1_TOP2__GMV_CTRL_02;
	UINT32	KME_ME1_TOP2__GMV_CTRL_03;
	UINT32	KME_ME1_TOP2__GMV_CTRL_04;
	UINT32	KME_ME1_TOP2__GMV_CTRL_05;
	UINT32	KME_ME1_TOP2__GMV_CTRL_06;
	UINT32	KME_ME1_TOP2__GMV_CTRL_07;
	UINT32	KME_ME1_TOP2__GMV_CTRL_08;
	UINT32	KME_ME1_TOP2__GMV_CTRL_09;
	UINT32	KME_ME1_TOP2__GMV_CTRL_10;
	UINT32	KME_ME1_TOP2__GMV_CTRL_11;
	UINT32	KME_ME1_TOP2__SW_GMV_CTRL_00;
	UINT32	KME_ME1_TOP2__SW_GMV_CTRL_01;
	UINT32	KME_ME1_TOP2__SW_RMV_CTRL_00;
	//KME_ME1_TOP3
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_00;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_01;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_02;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_03;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_04;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_05;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_06;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_07;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_08;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_09;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_10;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_11;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_12;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_13;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_14;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_15;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_16;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_17;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_18;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_19;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_20;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_21;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_22;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_23;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_24;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_25;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_26;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_27;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_28;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_29;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_30;
	UINT32	KME_ME1_TOP3__SW_RMV_MV_CTRL_31;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_00;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_01;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_02;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_03;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_04;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_05;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_06;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_07;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_08;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_09;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_10;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_11;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_12;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_13;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_14;
	UINT32	KME_ME1_TOP3__SW_RMV_CNT_CTRL_15;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_00;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_01;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_02;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_03;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_04;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_05;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_06;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_07;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_08;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_09;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_10;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_11;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_12;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_13;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_14;
	UINT32	KME_ME1_TOP3__SW_RMV_UCF_CTRL_15;
	//KME_ME1_TOP4
	//KME_ME1_TOP5
	//P27
	UINT32	P27__DEHALO_00;
	UINT32	P27__DEHALO_04;
	UINT32	P27__DEHALO_08;
	UINT32	P27__DEHALO_0C;
	UINT32	P27__DEHALO_10;
	UINT32	P27__DEHALO_14;
	UINT32	P27__DEHALO_18;
	UINT32	P27__DEHALO_1C;
	UINT32	P27__DEHALO_20;
	UINT32	P27__DEHALO_24;
	UINT32	P27__DEHALO_28;
	UINT32	P27__DEHALO_2C;
	UINT32	P27__DEHALO_30;
	UINT32	P27__DEHALO_34;
	UINT32	P27__DEHALO_38;
	UINT32	P27__DEHALO_3C;
	UINT32	P27__DEHALO_40;
	UINT32	P27__DEHALO_44;
	UINT32	P27__DEHALO_48;
	UINT32	P27__DEHALO_4C;
	UINT32	P27__DEHALO_50;
	UINT32	P27__DEHALO_54;
	UINT32	P27__DEHALO_58;
	UINT32	P27__DEHALO_5C;
	UINT32	P27__DEHALO_60;
	UINT32	P27__DEHALO_64;
	UINT32	P27__DEHALO_68;
	UINT32	P27__DEHALO_6C;
	UINT32	P27__DEHALO_80;
	UINT32	P27__DEHALO_84;
	UINT32	P27__DEHALO_88;
	UINT32	P27__DEHALO_8C;
	UINT32	P27__DEHALO_90;
	UINT32	P27__DEHALO_94;
	UINT32	P27__DEHALO_98;
	UINT32	P27__DEHALO_9C;
	UINT32	P27__DEHALO_A0;
	UINT32	P27__DEHALO_A4;
	UINT32	P27__DEHALO_A8;
	UINT32	P27__DEHALO_AC;
	UINT32	P27__DEHALO_F0;
	//KME_LBME_TOP
	UINT32	KME_LBME_TOP__LBME_X_POS;
	UINT32	KME_LBME_TOP__LBME_Y_POS;
	UINT32	KME_LBME_TOP__LBME_DEBUG;
	UINT32	KME_LBME_TOP__LBME_XY_OFFSET;
	UINT32	KME_LBME_TOP__LBME_DEBUG_XY_POS;
	UINT32	KME_LBME_TOP__LBME_TOTAL_LINE_PIX_NUM;
	UINT32	KME_LBME_TOP__LBME_LINE_LINEBUF_NUM;
	UINT32	KME_LBME_TOP__LBME_REGIONAL_APL;
	//KME_LOGO2
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD0;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD1;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD2;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD3;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD4;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD5;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD6;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD7;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD8;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD9;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD10;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD11;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD12;
	UINT32	KME_LOGO2__KM_LOGO_PXL_RW_FLD13;
	//KME_IPME
	UINT32	KME_IPME__KME_IPME_SCALER_DOWN0;
	UINT32	KME_IPME__KME_IPME_SCALER_DOWN1;
	UINT32	KME_IPME__KME_IPME_SCALER_DOWN2;
	UINT32	KME_IPME__KME_IPME_SCALER_DOWN3;
	UINT32	KME_IPME__KME_IPME_IIR0;
	UINT32	KME_IPME__KME_IPME_IIR1;
	UINT32	KME_IPME__KME_IPME_IIR2;
	UINT32	KME_IPME__KME_IPME_IIR3;
	UINT32	KME_IPME__KME_IPME_IIR4;
	UINT32	KME_IPME__KME_IPME_SCALER_DOWN4;
	UINT32	KME_IPME__KME_IPME_FILM_DET_0;
	UINT32	KME_IPME__KME_IPME_FILM_DET0;
	UINT32	KME_IPME__KME_IPME_FILM_DET1;
	UINT32	KME_IPME__KME_IPME_FILM_DET2;
	UINT32	KME_IPME__KME_IPME_FILM_DET3;
	UINT32	KME_IPME__KME_IPME_FILM_DET4;
	UINT32	KME_IPME__KME_IPME_FILM_DET5;
	UINT32	KME_IPME__KME_IPME_FILM_DET6;
	UINT32	KME_IPME__KME_IPME_FILM_DET7;
	UINT32	KME_IPME__KME_IPME_FILM_DET8;
	UINT32	KME_IPME__KME_IPME_FILM_DET9;
	UINT32	KME_IPME__KME_IPME_FILM_DET10;
	UINT32	KME_IPME__KME_IPME_FILM_DET11;
	UINT32	KME_IPME__KME_IPME_FILM_DET12;
	UINT32	KME_IPME__KME_IPME_FILM_DET13;
	UINT32	KME_IPME__KME_IPME_FILM_DET14;
	UINT32	KME_IPME__KME_IPME_FILM_DET15;
	UINT32	KME_IPME__KME_IPME_FILM_DET16;
	UINT32	KME_IPME__KME_IPME_FILM_DET17;
	UINT32	KME_IPME__KME_IPME_FILM_DET18;
	UINT32	KME_IPME__KME_IPME_FILM_DET19;
	UINT32	KME_IPME__KME_IPME_FILM_DET20;
	UINT32	KME_IPME__KME_IPME_FILM_DET21;
	UINT32	KME_IPME__KME_IPME_FILM_DET22;
	UINT32	KME_IPME__KME_IPME_FILM_DET23;
	UINT32	KME_IPME__KME_IPME_FILTER_ALP0;
	UINT32	KME_IPME__KME_IPME_FILTER_ALP1;
	UINT32	KME_IPME__KME_IPME_FILTER_ALP2;
	UINT32	KME_IPME__KME_IPME_FILTER_ALP3;
	UINT32	KME_IPME__KME_IPME_FILM_DET24;
	UINT32	KME_IPME__KME_IPME_FILM_DET25;
	//KME_IPME1
	UINT32	KME_IPME1__KME_IPME_FILM_DET_RW0;
	UINT32	KME_IPME1__KME_IPME_CPRS_RW0;
	UINT32	KME_IPME1__KME_IPME_SCALER0;
	//KME_LOGO0
	UINT32	KME_LOGO0__KM_LOGO_SCALER0;
	UINT32	KME_LOGO0__KM_LOGO_SCALER1;
	UINT32	KME_LOGO0__KM_LOGO_SCALER2;
	UINT32	KME_LOGO0__KM_LOGO_SCALER3;
	UINT32	KME_LOGO0__KM_LOGO_IIR0;
	UINT32	KME_LOGO0__KM_LOGO_BLK0;
	UINT32	KME_LOGO0__KM_LOGO_BLK1;
	UINT32	KME_LOGO0__KM_LOGO_BLK2;
	UINT32	KME_LOGO0__KM_LOGO_BLK3;
	UINT32	KME_LOGO0__KM_LOGO_BLK4;
	UINT32	KME_LOGO0__KM_LOGO_BLK5;
	UINT32	KME_LOGO0__KM_LOGO_BLK6;
	UINT32	KME_LOGO0__KM_LOGO_BLK7;
	UINT32	KME_LOGO0__KM_LOGO_BLK8;
	UINT32	KME_LOGO0__KM_LOGO_BLK9;
	UINT32	KME_LOGO0__KM_LOGO_BLK10;
	UINT32	KME_LOGO0__KM_LOGO_BLK11;
	UINT32	KME_LOGO0__KM_LOGO_BLK12;
	UINT32	KME_LOGO0__KM_LOGO_BLK13;
	UINT32	KME_LOGO0__KM_LOGO_BLK14;
	UINT32	KME_LOGO0__KM_LOGO_BLK15;
	UINT32	KME_LOGO0__KM_LOGO_BLK16;
	UINT32	KME_LOGO0__KM_LOGO_BLK17;
	UINT32	KME_LOGO0__KM_LOGO_BLK18;
	UINT32	KME_LOGO0__KM_LOGO_BLK19;
	UINT32	KME_LOGO0__KM_LOGO_BLK20;
	UINT32	KME_LOGO0__KM_LOGO_BLK21;
	UINT32	KME_LOGO0__KM_LOGO_BLK22;
	UINT32	KME_LOGO0__KM_LOGO_BLK23;
	UINT32	KME_LOGO0__KM_LOGO_BLK24;
	UINT32	KME_LOGO0__KM_LOGO_BLK25;
	UINT32	KME_LOGO0__KM_LOGO_BLK26;
	UINT32	KME_LOGO0__KM_LOGO_BLK27;
	UINT32	KME_LOGO0__KM_LOGO_BLK28;
	UINT32	KME_LOGO0__KM_LOGO_BLK29;
	UINT32	KME_LOGO0__KM_LOGO_BLK30;
	UINT32	KME_LOGO0__KM_LOGO_BLK31;
	UINT32	KME_LOGO0__KM_LOGO_BLK32;
	UINT32	KME_LOGO0__KM_LOGO_BLK33;
	UINT32	KME_LOGO0__KM_LOGO_BLK34;
	UINT32	KME_LOGO0__KM_LOGO_BLK35;
	UINT32	KME_LOGO0__KM_LOGO_BLK36;
	UINT32	KME_LOGO0__KM_LOGO_BLK37;
	UINT32	KME_LOGO0__KM_LOGO_BLK38;
	UINT32	KME_LOGO0__KM_LOGO_BLK39;
	UINT32	KME_LOGO0__KM_LOGO_BLK40;
	UINT32	KME_LOGO0__KM_LOGO_BLK41;
	UINT32	KME_LOGO0__KM_LOGO_BLK42;
	UINT32	KME_LOGO0__KM_LOGO_BLK43;
	UINT32	KME_LOGO0__KM_LOGO_BLK44;
	UINT32	KME_LOGO0__KM_LOGO_BLK45;
	UINT32	KME_LOGO0__KM_LOGO_BLK46;
	UINT32	KME_LOGO0__KM_LOGO_BLK47;
	UINT32	KME_LOGO0__KM_LOGO_BLK48;
	UINT32	KME_LOGO0__KM_LOGO_BLK49;
	UINT32	KME_LOGO0__KM_LOGO_BLK50;
	UINT32	KME_LOGO0__KM_LOGO_BLK51;
	UINT32	KME_LOGO0__KM_LOGO_BLK52;
	UINT32	KME_LOGO0__KM_LOGO_BLK53;
	UINT32	KME_LOGO0__KM_LOGO_BLK54;
	UINT32	KME_LOGO0__KM_LOGO_BLK55;
	UINT32	KME_LOGO0__KM_LOGO_BLK56;
	UINT32	KME_LOGO0__KM_LOGO_BLK57;
	UINT32	KME_LOGO0__KM_LOGO_BLK58;
	//KME_LOGO1
	UINT32	KME_LOGO1__KM_LOGO_BLK80;
	UINT32	KME_LOGO1__KM_LOGO_BLK81;
	UINT32	KME_LOGO1__KM_LOGO_BLK82;
	UINT32	KME_LOGO1__KM_LOGO_BLK83;
	UINT32	KME_LOGO1__KM_LOGO_BLK84;
	UINT32	KME_LOGO1__KM_LOGO_BLK85;
	UINT32	KME_LOGO1__KM_LOGO_BLK86;
	UINT32	KME_LOGO1__KM_LOGO_BLK87;
	UINT32	KME_LOGO1__KM_LOGO_BLK88;
	UINT32	KME_LOGO1__KM_LOGO_PXL0;
	UINT32	KME_LOGO1__KM_LOGO_PXL1;
	UINT32	KME_LOGO1__KM_LOGO_PXL2;
	UINT32	KME_LOGO1__KM_LOGO_PXL3;
	UINT32	KME_LOGO1__KM_LOGO_PXL4;
	UINT32	KME_LOGO1__KM_LOGO_PXL5;
	UINT32	KME_LOGO1__KM_LOGO_PXL6;
	UINT32	KME_LOGO1__KM_LOGO_PXL7;
	UINT32	KME_LOGO1__KM_LOGO_PXL8;
	UINT32	KME_LOGO1__KM_LOGO_PXL9;
	UINT32	KME_LOGO1__KM_LOGO_PXL10;
	UINT32	KME_LOGO1__KM_LOGO_PXL11;
	UINT32	KME_LOGO1__KM_LOGO_PXL12;
	UINT32	KME_LOGO1__KM_LOGO_PXL13;
	UINT32	KME_LOGO1__KM_LOGO_PXL14;
	UINT32	KME_LOGO1__KM_LOGO_PXL15;
	UINT32	KME_LOGO1__KM_LOGO_PXL16;
	UINT32	KME_LOGO1__KM_LOGO_PXL17;
	UINT32	KME_LOGO1__KM_LOGO_PXL18;
	UINT32	KME_LOGO1__KM_LOGO_PXL19;
	UINT32	KME_LOGO1__KM_LOGO_PXL_ADD20;
	UINT32	KME_LOGO1__KM_LOGO_PXL_ADD21;
	UINT32	KME_LOGO1__KM_LOGO_PXL20;
	UINT32	KME_LOGO1__KM_LOGO_PXL21;
	UINT32	KME_LOGO1__KM_LOGO_PXL22;
	UINT32	KME_LOGO1__KM_LOGO_PXL23;
	UINT32	KME_LOGO1__KM_LOGO_PXL24;
	UINT32	KME_LOGO1__KM_LOGO_PXL25;
	UINT32	KME_LOGO1__KM_LOGO_PXL26;
	UINT32	KME_LOGO1__KM_LOGO_PXL27;
	UINT32	KME_LOGO1__KM_LOGO_PXL28;
	UINT32	KME_LOGO1__KM_LOGO_PXL29;
	UINT32	KME_LOGO1__KM_LOGO_PXL30;
	UINT32	KME_LOGO1__KM_LOGO_PXL31;
	UINT32	KME_LOGO1__KM_LOGO_PXL32;
	UINT32	KME_LOGO1__KM_LOGO_PXL33;
	UINT32	KME_LOGO1__KM_LOGO_PXL34;
	UINT32	KME_LOGO1__KM_LOGO_PXL35;
	UINT32	KME_LOGO1__KM_LOGO_PXL36;
	UINT32	KME_LOGO1__KM_LOGO_PXL37;
	UINT32	KME_LOGO1__KM_LOGO_PXL38;
	UINT32	KME_LOGO1__KM_LOGO_PXL39;
	UINT32	KME_LOGO1__KM_LOGO_PXL40;
	UINT32	KME_LOGO1__KM_LOGO_PXL41;
	UINT32	KME_LOGO1__KM_LOGO_PXL43;
	UINT32	KME_LOGO1__KM_LOGO_PXL44;
	UINT32	KME_LOGO1__KM_LOGO_PXL45;
	UINT32	KME_LOGO1__KM_LOGO_PXL46;
	UINT32	KME_LOGO1__KM_LOGO_PXL47;
	UINT32	KME_LOGO1__KM_LOGO_PXL48;
	UINT32	KME_LOGO1__KM_LOGO_PXL49;
	UINT32	KME_LOGO1__KM_LOGO_PXL50;
	UINT32	KME_LOGO1__KM_LOGO_PXL51;
	//KME_DM_TOP0
	UINT32	KME_DM_TOP0__KME_00_START_ADDRESS0;
	UINT32	KME_DM_TOP0__KME_00_START_ADDRESS1;
	UINT32	KME_DM_TOP0__KME_00_START_ADDRESS2;
	UINT32	KME_DM_TOP0__KME_00_START_ADDRESS3;
	UINT32	KME_DM_TOP0__KME_00_START_ADDRESS4;
	UINT32	KME_DM_TOP0__KME_00_START_ADDRESS5;
	UINT32	KME_DM_TOP0__KME_00_END_ADDRESS0;
	UINT32	KME_DM_TOP0__KME_00_END_ADDRESS1;
	UINT32	KME_DM_TOP0__KME_00_END_ADDRESS2;
	UINT32	KME_DM_TOP0__KME_00_END_ADDRESS3;
	UINT32	KME_DM_TOP0__KME_00_END_ADDRESS4;
	UINT32	KME_DM_TOP0__KME_00_END_ADDRESS5;
	UINT32	KME_DM_TOP0__KME_00_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP0__KME_00_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP0__KME_00_AGENT;
	UINT32	KME_DM_TOP0__KME_00_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_01_AGENT;
	UINT32	KME_DM_TOP0__KME_01_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_02_AGENT;
	UINT32	KME_DM_TOP0__KME_02_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_03_AGENT;
	UINT32	KME_DM_TOP0__KME_03_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_04_START_ADDRESS0;
	UINT32	KME_DM_TOP0__KME_04_START_ADDRESS1;
	UINT32	KME_DM_TOP0__KME_04_END_ADDRESS0;
	UINT32	KME_DM_TOP0__KME_04_END_ADDRESS1;
	UINT32	KME_DM_TOP0__KME_04_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP0__KME_04_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP0__KME_04_AGENT;
	UINT32	KME_DM_TOP0__KME_04_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_05_START_ADDRESS0;
	UINT32	KME_DM_TOP0__KME_05_START_ADDRESS1;
	UINT32	KME_DM_TOP0__KME_05_END_ADDRESS0;
	UINT32	KME_DM_TOP0__KME_05_END_ADDRESS1;
	UINT32	KME_DM_TOP0__KME_05_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP0__KME_05_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP0__KME_05_AGENT;
	UINT32	KME_DM_TOP0__KME_05_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_06_AGENT;
	UINT32	KME_DM_TOP0__KME_06_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_07_AGENT;
	UINT32	KME_DM_TOP0__KME_07_THRESHOLD;
	UINT32	KME_DM_TOP0__KME_ME_RESOLUTION;
	UINT32	KME_DM_TOP0__KME_MV_RESOLUTION;
	UINT32	KME_DM_TOP0__KME_SOURCE_MODE;
	UINT32	KME_DM_TOP0__KME_ME_HNUM;
	UINT32	KME_DM_TOP0__KME_TIMER_ENABLE;
	UINT32	KME_DM_TOP0__KME_HOLD_TIME0;
	UINT32	KME_DM_TOP0__KME_HOLD_TIME1;
	UINT32	KME_DM_TOP0__KME_HOLD_TIME2;
	UINT32	KME_DM_TOP0__KME_HOLD_TIME3;
	UINT32	KME_DM_TOP0__WAIT_TIME0;
	UINT32	KME_DM_TOP0__WAIT_TIME1;
	UINT32	KME_DM_TOP0__WAIT_TIME2;
	UINT32	KME_DM_TOP0__MV04_START_ADDRESS2;
	UINT32	KME_DM_TOP0__MV04_END_ADDRESS2;
	//KME_DM_TOP1
	UINT32	KME_DM_TOP1__KME_08_START_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_08_START_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_08_END_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_08_END_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_08_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP1__KME_08_AGENT;
	UINT32	KME_DM_TOP1__KME_08_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_09_AGENT;
	UINT32	KME_DM_TOP1__KME_09_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_10_START_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_10_START_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_10_END_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_10_END_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_10_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP1__KME_10_AGENT;
	UINT32	KME_DM_TOP1__KME_10_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_11_AGENT;
	UINT32	KME_DM_TOP1__KME_11_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_12_START_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_12_START_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_12_END_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_12_END_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_12_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP1__KME_12_AGENT;
	UINT32	KME_DM_TOP1__KME_12_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_13_AGENT;
	UINT32	KME_DM_TOP1__KME_13_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_14_START_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_14_START_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_14_END_ADDRESS0;
	UINT32	KME_DM_TOP1__KME_14_END_ADDRESS1;
	UINT32	KME_DM_TOP1__KME_14_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP1__KME_14_AGENT;
	UINT32	KME_DM_TOP1__KME_14_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_15_AGENT;
	UINT32	KME_DM_TOP1__KME_15_THRESHOLD;
	UINT32	KME_DM_TOP1__KME_IPLOGO_RESOLUTION;
	UINT32	KME_DM_TOP1__KME_MLOGO_RESOLUTION;
	UINT32	KME_DM_TOP1__KME_PLOGO_RESOLUTION;
	UINT32	KME_DM_TOP1__KME_HLOGO_RESOLUTION;
	UINT32	KME_DM_TOP1__KME_LOGO_HNUM;
	UINT32	KME_DM_TOP1__KME_CLR;
	UINT32	KME_DM_TOP1__TH0;
	UINT32	KME_DM_TOP1__TH1;
	UINT32	KME_DM_TOP1__TH2;
	UINT32	KME_DM_TOP1__TH3;
	UINT32	KME_DM_TOP1__TH4;
	UINT32	KME_DM_TOP1__METER_TIMER1;
	//KME_DM_TOP2
	UINT32	KME_DM_TOP2__MV01_START_ADDRESS0;
	UINT32	KME_DM_TOP2__MV01_END_ADDRESS0;
	UINT32	KME_DM_TOP2__MV_01_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV01_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV01_AGENT;
	UINT32	KME_DM_TOP2__MV02_START_ADDRESS11;
	UINT32	KME_DM_TOP2__MV02_END_ADDRESS0;
	UINT32	KME_DM_TOP2__MV_02_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV02_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV02_AGENT;
	UINT32	KME_DM_TOP2__MV03_AGENT;
	UINT32	KME_DM_TOP2__MV04_START_ADDRESS0;
	UINT32	KME_DM_TOP2__MV04_START_ADDRESS1;
	UINT32	KME_DM_TOP2__MV04_END_ADDRESS0;
	UINT32	KME_DM_TOP2__MV04_END_ADDRESS1;
	UINT32	KME_DM_TOP2__MV_04_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV04_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV04_AGENT;
	UINT32	KME_DM_TOP2__MV05_START_ADDRESS0;
	UINT32	KME_DM_TOP2__MV05_START_ADDRESS1;
	UINT32	KME_DM_TOP2__MV05_END_ADDRESS0;
	UINT32	KME_DM_TOP2__MV05_END_ADDRESS1;
	UINT32	KME_DM_TOP2__MV_05_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV05_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV05_AGENT;
	UINT32	KME_DM_TOP2__MV06_AGENT;
	UINT32	KME_DM_TOP2__MV07_AGENT;
	UINT32	KME_DM_TOP2__MV08_AGENT;
	UINT32	KME_DM_TOP2__MV09_AGENT;
	UINT32	KME_DM_TOP2__MV10_AGENT;
	UINT32	KME_DM_TOP2__MV11_AGENT;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS0;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS1;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS2;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS3;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS4;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS5;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS0;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS1;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS2;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS3;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS4;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS5;
	UINT32	KME_DM_TOP2__MV_12_LINE_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV_12_LR_OFFSET_ADDR;
	UINT32	KME_DM_TOP2__MV12_AGENT;
	UINT32	KME_DM_TOP2__MV_SOURCE_MODE;
	UINT32	KME_DM_TOP2__MV01_RESOLUTION;
	UINT32	KME_DM_TOP2__MV02_RESOLUTION;
	UINT32	KME_DM_TOP2__MV04_RESOLUTION;
	UINT32	KME_DM_TOP2__MV05_RESOLUTION;
	UINT32	KME_DM_TOP2__MV12_RESOLUTION;
	UINT32	KME_DM_TOP2__MV_TIME_ENABLE;
	UINT32	KME_DM_TOP2__MV_HOLD_TIME0;
	UINT32	KME_DM_TOP2__MV_HOLD_TIME1;
	UINT32	KME_DM_TOP2__MV_HOLD_TIME2;
	UINT32	KME_DM_TOP2__MV_WAIT_TIME0;
	UINT32	KME_DM_TOP2__MV_WAIT_TIME1;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS6;
	UINT32	KME_DM_TOP2__MV_12_START_ADDRESS7;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS6;
	UINT32	KME_DM_TOP2__MV_12_END_ADDRESS7;
	//KME_ME1_TOP0
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_00;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_01;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_02;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_03;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_04;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_05;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_06;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_07;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_08;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_09;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_10;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_11;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_12;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_13;
	UINT32	KME_ME1_TOP0__ME1_IP_CONFIG_14;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_00;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_01;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_02;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_03;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_04;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_05;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_06;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_07;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_08;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_09;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_10;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_11;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_12;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_13;
	UINT32	KME_ME1_TOP0__ME1_PI_CONFIG_14;
	UINT32	KME_ME1_TOP0__ME1_COMMON_04;
	UINT32	KME_ME1_TOP0__ME1_COMMON_00;
	UINT32	KME_ME1_TOP0__ME1_COMMON_01;
	UINT32	KME_ME1_TOP0__ME1_COMMON_02;
	UINT32	KME_ME1_TOP0__ME1_COMMON_03;
	UINT32	KME_ME1_TOP0__ME1_SC_REG00;
	UINT32	KME_ME1_TOP0__ME1_SC_REG01;
	UINT32	KME_ME1_TOP0__ME1_SC_REG02;
	UINT32	KME_ME1_TOP0__ME1_SC_REG03;
	UINT32	KME_ME1_TOP0__ME1_SC_REG04;
	UINT32	KME_ME1_TOP0__ME1_SC_REG05;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG00;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG01;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG02;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG03;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG04;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG05;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG06;
	UINT32	KME_ME1_TOP0__ME1_MEANDER_REG07;
	//KME_ME1_TOP1
	UINT32	KME_ME1_TOP1__ME1_COMMON1_00;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_01;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_02;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_03;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_04;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_05;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_06;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_07;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_08;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_09;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_10;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_11;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_12;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_13;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_14;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_15;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_16;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_17;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_18;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_19;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_20;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_21;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_22;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_23;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_24;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_25;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_26;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_27;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_28;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_29;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_30;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_31;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_32;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_33;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_34;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_35;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_36;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_37;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_38;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_39;
	UINT32	KME_ME1_TOP1__ME1_COMMON1_40;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_00;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_01;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_02;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_03;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_04;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_05;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_06;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_07;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_08;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_09;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_10;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_11;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_12;
	UINT32	KME_ME1_TOP1__ME1_SCENE1_13;
	//KME_ME2_LBME_TOP
	UINT32	KME_ME2_LBME_TOP__LBME_X_POS;
	UINT32	KME_ME2_LBME_TOP__LBME_Y_POS;
	UINT32	KME_ME2_LBME_TOP__LBME_DEBUG;
	UINT32	KME_ME2_LBME_TOP__LBME_XY_OFFSET;
	UINT32	KME_ME2_LBME_TOP__LBME_DEBUG_XY_POS;
	UINT32	KME_ME2_LBME_TOP__LBME_TOTAL_LINE_PIX_NUM;
	UINT32	KME_ME2_LBME_TOP__LBME_LINE_LINEBUF_NUM;
	UINT32	KME_ME2_LBME_TOP__LBME_ED_EN;
	//KME_ME2_VBUF_TOP
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG0;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG1;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG2;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG3;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG4;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG5;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG6;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG7;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG8;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG9;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG10;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG11;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG12;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG13;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG14;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG15;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG16;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG17;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG18;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG19;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG20;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG21;
	UINT32	KME_ME2_VBUF_TOP__ME2_VBUF_WR_REG22;
	//KME_ME2_TOP
	UINT32	KME_ME2_TOP__ME2_CONFIG_00;
	UINT32	KME_ME2_TOP__ME2_CONFIG_01;
	UINT32	KME_ME2_TOP__ME2_CONFIG_02;
	UINT32	KME_ME2_TOP__ME2_CONFIG_03;
	UINT32	KME_ME2_TOP__ME2_CONFIG_04;
	UINT32	KME_ME2_TOP__ME2_CONFIG_05;
	UINT32	KME_ME2_TOP__ME2_CONFIG_06;
	UINT32	KME_ME2_TOP__ME2_CONFIG_07;
	UINT32	KME_ME2_TOP__ME2_CONFIG_08;
	UINT32	KME_ME2_TOP__ME2_CONFIG_09;
	UINT32	KME_ME2_TOP__ME2_CONFIG_10;
	UINT32	KME_ME2_TOP__ME2_CONFIG_11;
	UINT32	KME_ME2_TOP__ME2_CONFIG_12;
	UINT32	KME_ME2_TOP__ME2_CONFIG_13;
	UINT32	KME_ME2_TOP__ME2_CONFIG_14;
	UINT32	KME_ME2_TOP__ME2_CONFIG_15;
	UINT32	KME_ME2_TOP__ME2_CONFIG_16;
	UINT32	KME_ME2_TOP__ME2_CONFIG_17;
	UINT32	KME_ME2_TOP__ME2_CONFIG_18;
	UINT32	KME_ME2_TOP__ME2_CONFIG_19;
	UINT32	KME_ME2_TOP__ME2_CONFIG_20;
	UINT32	KME_ME2_TOP__ME2_CONFIG_21;
	UINT32	KME_ME2_TOP__ME2_CONFIG_22;
	UINT32	KME_ME2_TOP__ME2_CONFIG_23;
	UINT32	KME_ME2_TOP__ME2_CONFIG_24;
	UINT32	KME_ME2_TOP__ME2_CONFIG_25;
	UINT32	KME_ME2_TOP__ME2_CONFIG_26;
	UINT32	KME_ME2_TOP__ME2_CONFIG_27;
	UINT32	KME_ME2_TOP__ME2_CONFIG_28;
	UINT32	KME_ME2_TOP__ME2_CONFIG_34;
	UINT32	KME_ME2_TOP__ME2_CONFIG_35;
	UINT32	KME_ME2_TOP__ME2_CONFIG_36;
	UINT32	KME_ME2_TOP__ME2_CONFIG_37;
	UINT32	KME_ME2_TOP__ME2_CONFIG_38;
	UINT32	KME_ME2_TOP__ME2_CONFIG_39;
	UINT32	KME_ME2_TOP__ME2_CONFIG_40;
	UINT32	KME_ME2_TOP__ME2_CONFIG_41;
	UINT32	KME_ME2_TOP__ME2_CONFIG_42;
	UINT32	KME_ME2_TOP__ME2_CONFIG_43;
	//KME_ME1_TOP6
	UINT32	KME_ME1_TOP6__ME1_STATIS_00;
	UINT32	KME_ME1_TOP6__ME1_STATIS_01;
	UINT32	KME_ME1_TOP6__ME1_STATIS_02;
	UINT32	KME_ME1_TOP6__ME1_STATIS_03;
	UINT32	KME_ME1_TOP6__ME1_STATIS_04;
	UINT32	KME_ME1_TOP6__ME1_STATIS_05;
	UINT32	KME_ME1_TOP6__ME1_STATIS_06;
	UINT32	KME_ME1_TOP6__ME1_STATIS_07;
	UINT32	KME_ME1_TOP6__ME1_STATIS_08;
	//KME_ME1_TOP7
	//KME_ME1_TOP8
	//KME_ME1_TOP9
	//KME_DEHALO
	UINT32	KME_DEHALO__KME_DH_CTRL;
	UINT32	KME_DEHALO__KME_DH_LOGO0;
	UINT32	KME_DEHALO__KME_DH_RIM0;
	UINT32	KME_DEHALO__KME_DH_RIM1;
	UINT32	KME_DEHALO__KME_DH_PHASE;
	UINT32	KME_DEHALO__KME_DH_RT1_0;
	UINT32	KME_DEHALO__KME_DH_RT2_0;
	UINT32	KME_DEHALO__KME_DH_RT1_1;
	UINT32	KME_DEHALO__KME_DH_RT1_2;
	UINT32	KME_DEHALO__KME_DH_RT2_1;
	UINT32	KME_DEHALO__KME_DH_RT2_2;
	UINT32	KME_DEHALO__KME_DH_CONF_GEN1;
	UINT32	KME_DEHALO__KME_DH_CONF_PROC2;
	UINT32	KME_DEHALO__KME_DH_PFV_GEN1;
	UINT32	KME_DEHALO__KME_DH_PFV_CHK1;
	UINT32	KME_DEHALO__KME_DH_DEBUG_SEL;
	UINT32	KME_DEHALO__KME_DH_RT1_3;
	UINT32	KME_DEHALO__KME_DH_RT1_4;
	UINT32	KME_DEHALO__KME_DH_RT2_3;
	UINT32	KME_DEHALO__KME_DH_PHASE_OFT0;
	UINT32	KME_DEHALO__KME_DH_PHASE_OFT1;
	UINT32	KME_DEHALO__KME_DH_VBUF_TIMING0;
	UINT32	KME_DEHALO__KME_DH_VBUF_TIMING1;
	UINT32	KME_DEHALO__KME_DH_VBUF_TIMING2;
	UINT32	KME_DEHALO__DEHALO_SHOW;
	UINT32	KME_DEHALO__MV_PAT;
	UINT32	KME_DEHALO__DH_DUMMY_CTRL2;
	UINT32	KME_DEHALO__MV_PAT_WINDOWH;
	UINT32	KME_DEHALO__MV_PAT_WINDOWV;
	UINT32	KME_DEHALO__DH_LOGO_HOR0;
	UINT32	KME_DEHALO__DH_LOGO_HOR1;
	UINT32	KME_DEHALO__DH_LOGO_VER0;
	UINT32	KME_DEHALO__DH_LOGO_VER1;
	UINT32	KME_DEHALO__DH_LOGO_MV_DIFF;
	UINT32	KME_DEHALO__DH_LOGO_SMV0;
	UINT32	KME_DEHALO__DH_LOGO_SMV1;
	UINT32	KME_DEHALO__DH_LOGO_CTRL;
	UINT32	KME_DEHALO__DH_REGION0;
	UINT32	KME_DEHALO__DH_REGION1;
	UINT32	KME_DEHALO__DH_REGION2;
	UINT32	KME_DEHALO__DH_LOGO_TMV;
	UINT32	KME_DEHALO__DH_CORNER0;
	UINT32	KME_DEHALO__DH_CORNER1;
	UINT32	KME_DEHALO__DH_CORNER2;
	UINT32	KME_DEHALO__DH_PHASE_GAIN0;
	UINT32	KME_DEHALO__DH_PHASE_GAIN1;
	//KME_DEHALO2
	UINT32	KME_DEHALO2__DH_DEBUG_PATH_SETTING;
	UINT32	KME_DEHALO2__DH_RT2_H_V_IDX_OFFSET;
	UINT32	KME_DEHALO2__DH_CHECK_MODE0;
	UINT32	KME_DEHALO2__DH_DEBUG_KKK;
	UINT32	KME_DEHALO2__DH_PATT_EN_CTRL;
	UINT32	KME_DEHALO2__RT1_RIM0;
	UINT32	KME_DEHALO2__RT1_RIM1;
	UINT32	KME_DEHALO2__RT2_RIM0;
	UINT32	KME_DEHALO2__RT2_RIM1;
	UINT32	KME_DEHALO2__DH_PR_MODE_CTRL;
	UINT32	KME_DEHALO2__DH_DUMMY_GEN_CTRL;
	//KPOST_TOP
	UINT32	KPOST_TOP__POST_CURSOR;
	UINT32	KPOST_TOP__POST_BS_OUT_INT_CTRL;
	UINT32	KPOST_TOP__POST_INT_CTRL;
	UINT32	KPOST_TOP__BLACK_INSERT;
	UINT32	KPOST_TOP__POST_PATT_TOTAL;
	UINT32	KPOST_TOP__POST_PATT_ACT;
	UINT32	KPOST_TOP__POST_PATT_WIDTH_BPORCH;
	UINT32	KPOST_TOP__POST_PATT_CTRL;
	UINT32	KPOST_TOP__POST_PATT_RGB0;
	UINT32	KPOST_TOP__POST_PATT_RGB1;
	UINT32	KPOST_TOP__LINE2_TO_4PORT;
	UINT32	KPOST_TOP__POST_PSC_CTRL;
	UINT32	KPOST_TOP__POST_HSC_COEF_Y_0;
	UINT32	KPOST_TOP__POST_HSC_COEF_Y_1;
	UINT32	KPOST_TOP__POST_HSC_COEF_Y_2;
	UINT32	KPOST_TOP__POST_HSC_COEF_Y_3;
	UINT32	KPOST_TOP__POST_HSC_COEF_C_0;
	UINT32	KPOST_TOP__POST_HSC_COEF_C_1;
	UINT32	KPOST_TOP__POST_HSC_COEF_C_2;
	UINT32	KPOST_TOP__POST_HSC_COEF_C_3;
	UINT32	KPOST_TOP__POST_BLUE_SCREEN;
	UINT32	KPOST_TOP__POST_DRF_BIST_IN_1;
	UINT32	KPOST_TOP__POST_DRF_BIST_IN_2;
	UINT32	KPOST_TOP__POST_DRF_BIST_IN_3;
	UINT32	KPOST_TOP__POST_CSC_COEF0;
	UINT32	KPOST_TOP__POST_CSC_COEF1;
	UINT32	KPOST_TOP__POST_CSC_COEF2;
	UINT32	KPOST_TOP__POST_CSC_COEF3;
	UINT32	KPOST_TOP__POST_CSC_COEF4;
	UINT32	KPOST_TOP__POST_CSC_COEF5;
	UINT32	KPOST_TOP__SEG_DIPLAY_DATA_G0G1;
	UINT32	KPOST_TOP__SEG_DIPLAY_DATA_G2G3;
	UINT32	KPOST_TOP__SEG_DIPLAY_DATA_COLOR_G0G1;
	UINT32	KPOST_TOP__SEG_DIPLAY_PLACE_G0;
	UINT32	KPOST_TOP__SEG_DIPLAY_PLACE_G1;
	UINT32	KPOST_TOP__SEG_DIPLAY_PLACE_G2;
	UINT32	KPOST_TOP__SEG_DIPLAY_PLACE_G3;
	UINT32	KPOST_TOP__SEG_DIPLAY_DATA_COLOR_G2G3;
	//CRTC1
	UINT32	CRTC1__CRTC1_OUT_TOTAL_HSWIDTH;
	UINT32	CRTC1__CRTC1_OUT_ACT_VSWIDTH;
	UINT32	CRTC1__CRTC1_OUT_SYNC_BPORCH;
	UINT32	CRTC1__CRTC1_OSD_ACT;
	UINT32	CRTC1__CRTC1_OSD_SYNC_BPORCH;
	UINT32	CRTC1__CRTC1_FRC_ACT;
	UINT32	CRTC1__CRTC1_FRC_SYNC_BPORCH;
	UINT32	CRTC1__CRTC1_IP_ME_VTRIG;
	UINT32	CRTC1__CRTC1_OUT_OSD_FRC_VTRIG;
	UINT32	CRTC1__CRTC1_ME_DEC_VTRIG;
	UINT32	CRTC1__CRTC1_DEHALO_MC_VTRIG;
	UINT32	CRTC1__CRTC1_LBMC_INDEX_A;
	UINT32	CRTC1__CRTC1_LBMC_INDEX_B;
	UINT32	CRTC1__CRTC1_LBMC_INDEX_C;
	UINT32	CRTC1__CRTC1_INDEX_HDLY;
	UINT32	CRTC1__CRTC1_HDLY;
	UINT32	CRTC1__CRTC1_VRANGE0_ROW_TYPE;
	UINT32	CRTC1__CRTC1_VRANGE1;
	UINT32	CRTC1__CRTC1_LOGO;
	UINT32	CRTC1__CRTC1_VSPLL_SETTING_A;
	UINT32	CRTC1__CRTC1_VSPLL_V_MAX_MIN;
	UINT32	CRTC1__CRTC1_VSPLL_V_OFFSET;
	UINT32	CRTC1__CRTC1_VSPLL_SETTING_B;
	UINT32	CRTC1__CRTC1_VSPLL_SETTING_C;
	UINT32	CRTC1__CRTC1_LBMC_SEP_INDEX_A;
	UINT32	CRTC1__CRTC1_LBMC_SEP_INDEX_B;
	UINT32	CRTC1__CRTC1_LBMC_SEP_INDEX_C;
	UINT32	CRTC1__CRTC1_LBMC_SEP_INDEX_D;
	UINT32	CRTC1__CRTC1_ME_ROW_TRG_OFST;
	UINT32	CRTC1__CRTC1_ME1_TIMING0;
	UINT32	CRTC1__CRTC1_ME1_TIMING1;
	UINT32	CRTC1__CRTC1_LR_CONTROL;
	UINT32	CRTC1__CRTC1_DEHALO_FLT_TRIG;
	//KPhase
	UINT32	KPHASE__KPHASE_FORCE_G0;
	UINT32	KPHASE__KPHASE_FORCE_G1;
	UINT32	KPHASE__KPHASE_MEMC_INDEX;
	UINT32	KPHASE__KPHASE_FILM;
	UINT32	KPHASE__KPHASE_IN_DEC_INDEX;
	UINT32	KPHASE__KPHASE_IN_PHASE_G0;
	UINT32	KPHASE__KPHASE_IN_PHASE_G1;
	UINT32	KPHASE__KPHASE_IN_PHASE_G2;
	UINT32	KPHASE__KPHASE_IN_PHASE_G3;
	UINT32	KPHASE__KPHASE_IN_PHASE_G4;
	UINT32	KPHASE__KPHASE_IN_PHASE_G5;
	UINT32	KPHASE__KPHASE_IN_PHASE_G6;
	UINT32	KPHASE__KPHASE_IN_PHASE_G7;
	UINT32	KPHASE__KPHASE_IN_PHASE_G8;
	UINT32	KPHASE__KPHASE_IN_PHASE_G9;
	UINT32	KPHASE__KPHASE_IN_PHASE_G10;
	UINT32	KPHASE__KPHASE_IN_PHASE_G11;
	UINT32	KPHASE__KPHASE_IN_PHASE_G12;
	UINT32	KPHASE__KPHASE_IN_PHASE_G13;
	UINT32	KPHASE__KPHASE_IN_PHASE_G14;
	UINT32	KPHASE__KPHASE_IN_PHASE_G15;
	UINT32	KPHASE__KPHASE_DEC_MATCHPERIOD;
	UINT32	KPHASE__KPHASE_ME2_FILED0;
	UINT32	KPHASE__KPHASE_ME2_FILED1;
	UINT32	KPHASE__KPHASE_ME2_FILED2;
	UINT32	KPHASE__KPHASE_ME2_FILED3;
	UINT32	KPHASE__KPHASE_ME2_FILED4;
	UINT32	KPHASE__KPHASE_ME2_FILED5;
	UINT32	KPHASE__KPHASE_ME2_FILED6;
	UINT32	KPHASE__KPHASE_ME2_FILED7;
	UINT32	KPHASE__KPHASE_ME2_FILED8;
	//Hardware
	UINT32	HARDWARE__HARDWARE_00;
	UINT32	HARDWARE__HARDWARE_01;
	UINT32	HARDWARE__HARDWARE_02;
	UINT32	HARDWARE__HARDWARE_03;
	UINT32	HARDWARE__HARDWARE_04;
	UINT32	HARDWARE__HARDWARE_05;
	UINT32	HARDWARE__HARDWARE_06;
	UINT32	HARDWARE__HARDWARE_07;
	UINT32	HARDWARE__HARDWARE_08;
	UINT32	HARDWARE__HARDWARE_09;
	UINT32	HARDWARE__HARDWARE_10;
	UINT32	HARDWARE__HARDWARE_11;
	UINT32	HARDWARE__HARDWARE_12;
	UINT32	HARDWARE__HARDWARE_13;
	UINT32	HARDWARE__HARDWARE_14;
	UINT32	HARDWARE__HARDWARE_15;
	UINT32	HARDWARE__HARDWARE_16;
	UINT32	HARDWARE__HARDWARE_17;
	UINT32	HARDWARE__HARDWARE_18;
	UINT32	HARDWARE__HARDWARE_19;
	UINT32	HARDWARE__HARDWARE_20;
	UINT32	HARDWARE__HARDWARE_21;
	UINT32	HARDWARE__HARDWARE_22;
	UINT32	HARDWARE__HARDWARE_23;
	UINT32	HARDWARE__HARDWARE_24;
	UINT32	HARDWARE__HARDWARE_25;
	UINT32	HARDWARE__HARDWARE_26;
	UINT32	HARDWARE__HARDWARE_27;
	UINT32	HARDWARE__HARDWARE_28;
	UINT32	HARDWARE__HARDWARE_29;
	UINT32	HARDWARE__HARDWARE_30;
	UINT32	HARDWARE__HARDWARE_31;
	UINT32	HARDWARE__HARDWARE_32;
	UINT32	HARDWARE__HARDWARE_33;
	UINT32	HARDWARE__HARDWARE_34;
	UINT32	HARDWARE__HARDWARE_35;
	UINT32	HARDWARE__HARDWARE_36;
	UINT32	HARDWARE__HARDWARE_37;
	UINT32	HARDWARE__HARDWARE_38;
	UINT32	HARDWARE__HARDWARE_39;
	UINT32	HARDWARE__HARDWARE_40;
	UINT32	HARDWARE__HARDWARE_41;
	UINT32	HARDWARE__HARDWARE_42;
	UINT32	HARDWARE__HARDWARE_43;
	UINT32	HARDWARE__HARDWARE_44;
	UINT32	HARDWARE__HARDWARE_45;
	UINT32	HARDWARE__HARDWARE_46;
	UINT32	HARDWARE__HARDWARE_47;
	UINT32	HARDWARE__HARDWARE_48;
	UINT32	HARDWARE__HARDWARE_49;
	UINT32	HARDWARE__HARDWARE_50;
	UINT32	HARDWARE__HARDWARE_51;
	UINT32	HARDWARE__HARDWARE_52;
	UINT32	HARDWARE__HARDWARE_53;
	UINT32	HARDWARE__HARDWARE_54;
	UINT32	HARDWARE__HARDWARE_55;
	UINT32	HARDWARE__HARDWARE_56;
	UINT32	HARDWARE__HARDWARE_57;
	UINT32	HARDWARE__HARDWARE_58;
	UINT32	HARDWARE__HARDWARE_59;
	UINT32	HARDWARE__HARDWARE_60;
	UINT32	HARDWARE__HARDWARE_61;
	UINT32	HARDWARE__HARDWARE_62;
	UINT32	HARDWARE__HARDWARE_63;
	//Software
	UINT32	SOFTWARE__SOFTWARE_00;
	UINT32	SOFTWARE__SOFTWARE_01;
	UINT32	SOFTWARE__SOFTWARE_02;
	UINT32	SOFTWARE__SOFTWARE_03;
	UINT32	SOFTWARE__SOFTWARE_04;
	UINT32	SOFTWARE__SOFTWARE_05;
	UINT32	SOFTWARE__SOFTWARE_06;
	UINT32	SOFTWARE__SOFTWARE_07;
	UINT32	SOFTWARE__SOFTWARE_08;
	UINT32	SOFTWARE__SOFTWARE_09;
	UINT32	SOFTWARE__SOFTWARE_10;
	UINT32	SOFTWARE__SOFTWARE_11;
	UINT32	SOFTWARE__SOFTWARE_12;
	UINT32	SOFTWARE__SOFTWARE_13;
	UINT32	SOFTWARE__SOFTWARE_14;
	UINT32	SOFTWARE__SOFTWARE_15;
	UINT32	SOFTWARE__SOFTWARE_16;
	UINT32	SOFTWARE__SOFTWARE_17;
	UINT32	SOFTWARE__SOFTWARE_18;
	UINT32	SOFTWARE__SOFTWARE_19;
	UINT32	SOFTWARE__SOFTWARE_20;
	UINT32	SOFTWARE__SOFTWARE_21;
	UINT32	SOFTWARE__SOFTWARE_22;
	UINT32	SOFTWARE__SOFTWARE_23;
	UINT32	SOFTWARE__SOFTWARE_24;
	UINT32	SOFTWARE__SOFTWARE_25;
	UINT32	SOFTWARE__SOFTWARE_26;
	UINT32	SOFTWARE__SOFTWARE_27;
	UINT32	SOFTWARE__SOFTWARE_28;
	UINT32	SOFTWARE__SOFTWARE_29;
	UINT32	SOFTWARE__SOFTWARE_30;
	UINT32	SOFTWARE__SOFTWARE_31;
	UINT32	SOFTWARE__SOFTWARE_32;
	UINT32	SOFTWARE__SOFTWARE_33;
	UINT32	SOFTWARE__SOFTWARE_34;
	UINT32	SOFTWARE__SOFTWARE_35;
	UINT32	SOFTWARE__SOFTWARE_36;
	UINT32	SOFTWARE__SOFTWARE_37;
	UINT32	SOFTWARE__SOFTWARE_38;
	UINT32	SOFTWARE__SOFTWARE_39;
	UINT32	SOFTWARE__SOFTWARE_40;
	UINT32	SOFTWARE__SOFTWARE_41;
	UINT32	SOFTWARE__SOFTWARE_42;
	UINT32	SOFTWARE__SOFTWARE_43;
	UINT32	SOFTWARE__SOFTWARE_44;
	UINT32	SOFTWARE__SOFTWARE_45;
	UINT32	SOFTWARE__SOFTWARE_46;
	UINT32	SOFTWARE__SOFTWARE_47;
	UINT32	SOFTWARE__SOFTWARE_48;
	UINT32	SOFTWARE__SOFTWARE_49;
	UINT32	SOFTWARE__SOFTWARE_50;
	UINT32	SOFTWARE__SOFTWARE_51;
	UINT32	SOFTWARE__SOFTWARE_52;
	UINT32	SOFTWARE__SOFTWARE_53;
	UINT32	SOFTWARE__SOFTWARE_54;
	UINT32	SOFTWARE__SOFTWARE_55;
	UINT32	SOFTWARE__SOFTWARE_56;
	UINT32	SOFTWARE__SOFTWARE_57;
	UINT32	SOFTWARE__SOFTWARE_58;
	UINT32	SOFTWARE__SOFTWARE_59;
	UINT32	SOFTWARE__SOFTWARE_60;
	UINT32	SOFTWARE__SOFTWARE_61;
	UINT32	SOFTWARE__SOFTWARE_62;
	UINT32	SOFTWARE__SOFTWARE_63;

	//MEMC mux
	UINT32 MEMC_MUX_MEMC_MUX_FUNC_CTRL_SUSPEND;
	//FBG
	UINT32 PPOVERLAY_MEMC_MUX_CTRL_SUSPEND;
	//clock
	UINT32 SYS_REG_SYS_DISPCLKSEL_SUSPEND;
	UINT32 MEMC_LATENCY01;
	UINT32 MEMC_LATENCY02;
	//ME memory boundary
	UINT32 MEMC_DBUS_WRAP_ME_DOWNLIMIT;
	UINT32 MEMC_DBUS_WRAP_ME_UPLIMIT;
	//MC memory boundary
	UINT32 MEMC_DBUS_WRAP_MC_DOWNLIMIT;
	UINT32 MEMC_DBUS_WRAP_MC_UPLIMIT;

}VPQ_MEMC_SUSPEND_RESUME_T;
#endif
