
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e68  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015cc  08005f28  08005f28  00006f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074f4  080074f4  00009264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080074f4  080074f4  00009264  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080074f4  080074f4  00009264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074f4  080074f4  000084f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074f8  080074f8  000084f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  080074fc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000948  20000264  08007760  00009264  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bac  08007760  00009bac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009264  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026cbe  00000000  00000000  0000928c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000078e3  00000000  00000000  0002ff4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000d4b0  00000000  00000000  0003782d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f0  00000000  00000000  00044ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001d22  00000000  00000000  00045fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001be5e  00000000  00000000  00047cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026544  00000000  00000000  00063b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f92a  00000000  00000000  0008a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001199be  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003590  00000000  00000000  00119a04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0011cf94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000264 	.word	0x20000264
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005f10 	.word	0x08005f10

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000268 	.word	0x20000268
 8000104:	08005f10 	.word	0x08005f10

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <init_nrf>:
uint8_t tx_addr[5] = { '0', '0', '0', '0', '1' };
	uint16_t data = 0;

	uint8_t dataR[PLD_S];
void init_nrf(void)
{
 800041c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t tx_addr2[5] = { '0', '0', '0', '0', '1' };
 800041e:	2405      	movs	r4, #5
 8000420:	0022      	movs	r2, r4
 8000422:	4937      	ldr	r1, [pc, #220]	@ (8000500 <init_nrf+0xe4>)
 8000424:	a802      	add	r0, sp, #8
 8000426:	f005 f92b 	bl	8005680 <memcpy>

	  csn_high();
 800042a:	f004 fc3f 	bl	8004cac <csn_high>
	  ce_high();
 800042e:	f004 fc43 	bl	8004cb8 <ce_high>

	  BSP_delayMs(5);
 8000432:	0020      	movs	r0, r4
 8000434:	f000 f9b8 	bl	80007a8 <BSP_delayMs>

	  ce_low();
 8000438:	f004 fc44 	bl	8004cc4 <ce_low>

	  nrf24_init();
 800043c:	f004 fe8c 	bl	8005158 <nrf24_init>
	  uint8_t reg = nrf24_r_reg(0x00,1 );
 8000440:	2101      	movs	r1, #1
 8000442:	2000      	movs	r0, #0
 8000444:	f004 fc7a 	bl	8004d3c <nrf24_r_reg>
	  (void)reg;

	  nrf24_auto_ack_all(auto_ack);
 8000448:	2001      	movs	r0, #1
 800044a:	f004 fe32 	bl	80050b2 <nrf24_auto_ack_all>
	  nrf24_en_ack_pld(disable);
 800044e:	2000      	movs	r0, #0
 8000450:	f004 fe40 	bl	80050d4 <nrf24_en_ack_pld>
	  nrf24_dpl(disable);
 8000454:	2000      	movs	r0, #0
 8000456:	f004 fdf9 	bl	800504c <nrf24_dpl>

	  nrf24_set_crc(en_crc, _2byte);
 800045a:	2101      	movs	r1, #1
 800045c:	0008      	movs	r0, r1
 800045e:	f004 fd5f 	bl	8004f20 <nrf24_set_crc>

	  nrf24_tx_pwr(_0dbm);
 8000462:	2003      	movs	r0, #3
 8000464:	f004 fcbf 	bl	8004de6 <nrf24_tx_pwr>
	  nrf24_data_rate(_1mbps);
 8000468:	2000      	movs	r0, #0
 800046a:	f004 fcce 	bl	8004e0a <nrf24_data_rate>
	  nrf24_set_channel(76);
 800046e:	204c      	movs	r0, #76	@ 0x4c
 8000470:	f004 fce2 	bl	8004e38 <nrf24_set_channel>
	  nrf24_set_addr_width(5);
 8000474:	0020      	movs	r0, r4
 8000476:	f004 fd68 	bl	8004f4a <nrf24_set_addr_width>

	  nrf24_set_rx_dpl(0, disable);
 800047a:	2100      	movs	r1, #0
 800047c:	0008      	movs	r0, r1
 800047e:	f004 fdfb 	bl	8005078 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(1, disable);
 8000482:	2100      	movs	r1, #0
 8000484:	2001      	movs	r0, #1
 8000486:	f004 fdf7 	bl	8005078 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(2, disable);
 800048a:	2100      	movs	r1, #0
 800048c:	2002      	movs	r0, #2
 800048e:	f004 fdf3 	bl	8005078 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(3, disable);
 8000492:	2100      	movs	r1, #0
 8000494:	2003      	movs	r0, #3
 8000496:	f004 fdef 	bl	8005078 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(4, disable);
 800049a:	2100      	movs	r1, #0
 800049c:	2004      	movs	r0, #4
 800049e:	f004 fdeb 	bl	8005078 <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(5, disable);
 80004a2:	0020      	movs	r0, r4
 80004a4:	2100      	movs	r1, #0
 80004a6:	f004 fde7 	bl	8005078 <nrf24_set_rx_dpl>

	  nrf24_pipe_pld_size(0, PLD_S);
 80004aa:	2120      	movs	r1, #32
 80004ac:	2000      	movs	r0, #0
 80004ae:	f004 fcd3 	bl	8004e58 <nrf24_pipe_pld_size>

	  nrf24_auto_retr_delay(4);
 80004b2:	2004      	movs	r0, #4
 80004b4:	f004 fe24 	bl	8005100 <nrf24_auto_retr_delay>
	  nrf24_auto_retr_limit(10);
 80004b8:	200a      	movs	r0, #10
 80004ba:	f004 fe33 	bl	8005124 <nrf24_auto_retr_limit>

	  nrf24_open_tx_pipe(tx_addr2);
 80004be:	a802      	add	r0, sp, #8
 80004c0:	f004 fcc3 	bl	8004e4a <nrf24_open_tx_pipe>
	  nrf24_open_rx_pipe(0, tx_addr2);
 80004c4:	a902      	add	r1, sp, #8
 80004c6:	2000      	movs	r0, #0
 80004c8:	f004 fce6 	bl	8004e98 <nrf24_open_rx_pipe>
	  ce_high();
 80004cc:	f004 fbf4 	bl	8004cb8 <ce_high>
	  //nrf24_listen();
	  nrf24_clear_rx_dr();
 80004d0:	f004 fd5e 	bl	8004f90 <nrf24_clear_rx_dr>
	      nrf24_clear_tx_ds();
 80004d4:	f004 fd8c 	bl	8004ff0 <nrf24_clear_tx_ds>
	      nrf24_clear_max_rt();
 80004d8:	f004 fd97 	bl	800500a <nrf24_clear_max_rt>

	      // Flush RX FIFO
	      nrf24_flush_rx();
 80004dc:	f004 fd4c 	bl	8004f78 <nrf24_flush_rx>

	      // Power up
	      nrf24_pwr_up();
 80004e0:	f004 fc72 	bl	8004dc8 <nrf24_pwr_up>
	      BSP_delayMs(2);
 80004e4:	2002      	movs	r0, #2
 80004e6:	f000 f95f 	bl	80007a8 <BSP_delayMs>

	      // Start listening (this might set MASK_RX_DR=1)
	      nrf24_listen();
 80004ea:	f004 fd9b 	bl	8005024 <nrf24_listen>
	      // Enable RX_DR interrupt
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004ee:	466b      	mov	r3, sp
 80004f0:	1dd9      	adds	r1, r3, #7
 80004f2:	230f      	movs	r3, #15
	          nrf24_w_reg(0x00, &config_val, 1);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2000      	movs	r0, #0
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004f8:	700b      	strb	r3, [r1, #0]
	          nrf24_w_reg(0x00, &config_val, 1);
 80004fa:	f004 fbe9 	bl	8004cd0 <nrf24_w_reg>
}
 80004fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8000500:	08005f28 	.word	0x08005f28

08000504 <init_accelerometer>:
extern I2C_HandleTypeDef hi2c1;
static int compute_tiltX(int32_t rawX, int32_t rawZ);


void init_accelerometer(void) //tap detection
{
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
	//clear the interrupt
	uint8_t int_source;
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 8000506:	2316      	movs	r3, #22
 8000508:	2701      	movs	r7, #1
 800050a:	2401      	movs	r4, #1
{
 800050c:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 800050e:	4e34      	ldr	r6, [pc, #208]	@ (80005e0 <init_accelerometer+0xdc>)
 8000510:	427f      	negs	r7, r7
 8000512:	446b      	add	r3, sp
 8000514:	9300      	str	r3, [sp, #0]
 8000516:	2230      	movs	r2, #48	@ 0x30
 8000518:	0023      	movs	r3, r4
 800051a:	21a6      	movs	r1, #166	@ 0xa6
 800051c:	0030      	movs	r0, r6
 800051e:	9702      	str	r7, [sp, #8]
 8000520:	9401      	str	r4, [sp, #4]

	uint8_t data;

	// Full resolution ±2g
	data = 0x08;
 8000522:	2517      	movs	r5, #23
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 8000524:	f002 fdec 	bl	8003100 <HAL_I2C_Mem_Read>
	data = 0x08;
 8000528:	2308      	movs	r3, #8
 800052a:	446d      	add	r5, sp
 800052c:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x31, 1, &data, 1, HAL_MAX_DELAY);
 800052e:	2231      	movs	r2, #49	@ 0x31
 8000530:	0023      	movs	r3, r4
 8000532:	21a6      	movs	r1, #166	@ 0xa6
 8000534:	0030      	movs	r0, r6
 8000536:	9702      	str	r7, [sp, #8]
 8000538:	9401      	str	r4, [sp, #4]
 800053a:	9500      	str	r5, [sp, #0]
 800053c:	f002 fd06 	bl	8002f4c <HAL_I2C_Mem_Write>

	//Tap threshold (adjust)
	data = 0xc8;
 8000540:	23c8      	movs	r3, #200	@ 0xc8
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, REG_THRESH_SHAKE , 1, &data, 1, HAL_MAX_DELAY);
 8000542:	221d      	movs	r2, #29
	data = 0xc8;
 8000544:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, REG_THRESH_SHAKE , 1, &data, 1, HAL_MAX_DELAY);
 8000546:	21a6      	movs	r1, #166	@ 0xa6
 8000548:	0023      	movs	r3, r4
 800054a:	0030      	movs	r0, r6
 800054c:	9702      	str	r7, [sp, #8]
 800054e:	9401      	str	r4, [sp, #4]
 8000550:	9500      	str	r5, [sp, #0]
 8000552:	f002 fcfb 	bl	8002f4c <HAL_I2C_Mem_Write>

	 //Tap duration
	data = 0x90;
 8000556:	2390      	movs	r3, #144	@ 0x90
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x21, 1, &data, 1, HAL_MAX_DELAY);
 8000558:	2221      	movs	r2, #33	@ 0x21
	data = 0x90;
 800055a:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x21, 1, &data, 1, HAL_MAX_DELAY);
 800055c:	21a6      	movs	r1, #166	@ 0xa6
 800055e:	0023      	movs	r3, r4
 8000560:	0030      	movs	r0, r6
 8000562:	9702      	str	r7, [sp, #8]
 8000564:	9401      	str	r4, [sp, #4]
 8000566:	9500      	str	r5, [sp, #0]
 8000568:	f002 fcf0 	bl	8002f4c <HAL_I2C_Mem_Write>

	// Enable tap on XYZ
	data = 0x07;
 800056c:	2307      	movs	r3, #7
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2A, 1, &data, 1, HAL_MAX_DELAY);
 800056e:	222a      	movs	r2, #42	@ 0x2a
	data = 0x07;
 8000570:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2A, 1, &data, 1, HAL_MAX_DELAY);
 8000572:	21a6      	movs	r1, #166	@ 0xa6
 8000574:	0023      	movs	r3, r4
 8000576:	0030      	movs	r0, r6
 8000578:	9702      	str	r7, [sp, #8]
 800057a:	9401      	str	r4, [sp, #4]
 800057c:	9500      	str	r5, [sp, #0]
 800057e:	f002 fce5 	bl	8002f4c <HAL_I2C_Mem_Write>

	// Route single-tap interrupt to INT1
	data = 0x00;
 8000582:	2300      	movs	r3, #0
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2F, 1, &data, 1, HAL_MAX_DELAY);
 8000584:	222f      	movs	r2, #47	@ 0x2f
	data = 0x00;
 8000586:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2F, 1, &data, 1, HAL_MAX_DELAY);
 8000588:	21a6      	movs	r1, #166	@ 0xa6
 800058a:	0023      	movs	r3, r4
 800058c:	0030      	movs	r0, r6
 800058e:	9702      	str	r7, [sp, #8]
 8000590:	9401      	str	r4, [sp, #4]
 8000592:	9500      	str	r5, [sp, #0]
 8000594:	f002 fcda 	bl	8002f4c <HAL_I2C_Mem_Write>

	// Enable single tap interrupt
	data = 0x40;
 8000598:	2340      	movs	r3, #64	@ 0x40
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2E, 1, &data, 1, HAL_MAX_DELAY);
 800059a:	222e      	movs	r2, #46	@ 0x2e
	data = 0x40;
 800059c:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2E, 1, &data, 1, HAL_MAX_DELAY);
 800059e:	21a6      	movs	r1, #166	@ 0xa6
 80005a0:	0023      	movs	r3, r4
 80005a2:	0030      	movs	r0, r6
 80005a4:	9702      	str	r7, [sp, #8]
 80005a6:	9401      	str	r4, [sp, #4]
 80005a8:	9500      	str	r5, [sp, #0]
 80005aa:	f002 fccf 	bl	8002f4c <HAL_I2C_Mem_Write>

	// Measurement mode
	data = 0x08;
 80005ae:	2308      	movs	r3, #8
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2D, 1, &data, 1, HAL_MAX_DELAY);
 80005b0:	222d      	movs	r2, #45	@ 0x2d
	data = 0x08;
 80005b2:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2D, 1, &data, 1, HAL_MAX_DELAY);
 80005b4:	21a6      	movs	r1, #166	@ 0xa6
 80005b6:	0023      	movs	r3, r4
 80005b8:	0030      	movs	r0, r6
 80005ba:	9702      	str	r7, [sp, #8]
 80005bc:	9401      	str	r4, [sp, #4]
 80005be:	9500      	str	r5, [sp, #0]
 80005c0:	f002 fcc4 	bl	8002f4c <HAL_I2C_Mem_Write>

	// clear the interrupt

	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 80005c4:	2316      	movs	r3, #22
 80005c6:	446b      	add	r3, sp
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2230      	movs	r2, #48	@ 0x30
 80005cc:	0023      	movs	r3, r4
 80005ce:	21a6      	movs	r1, #166	@ 0xa6
 80005d0:	0030      	movs	r0, r6
 80005d2:	9702      	str	r7, [sp, #8]
 80005d4:	9401      	str	r4, [sp, #4]
 80005d6:	f002 fd93 	bl	8003100 <HAL_I2C_Mem_Read>
}
 80005da:	b007      	add	sp, #28
 80005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)
 80005e0:	200004d8 	.word	0x200004d8

080005e4 <accelerometer_init_polling>:
void accelerometer_init_polling(void)
{
 80005e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t data;

    // 1) Disable all interrupts
    data = 0x00;
 80005e6:	2517      	movs	r5, #23
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005e8:	2701      	movs	r7, #1
 80005ea:	2401      	movs	r4, #1
    data = 0x00;
 80005ec:	2300      	movs	r3, #0
{
 80005ee:	b087      	sub	sp, #28
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005f0:	4e12      	ldr	r6, [pc, #72]	@ (800063c <accelerometer_init_polling+0x58>)
    data = 0x00;
 80005f2:	446d      	add	r5, sp
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005f4:	427f      	negs	r7, r7
    data = 0x00;
 80005f6:	702b      	strb	r3, [r5, #0]
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005f8:	222e      	movs	r2, #46	@ 0x2e
 80005fa:	0023      	movs	r3, r4
 80005fc:	21a6      	movs	r1, #166	@ 0xa6
 80005fe:	0030      	movs	r0, r6
 8000600:	9702      	str	r7, [sp, #8]
 8000602:	9401      	str	r4, [sp, #4]
 8000604:	9500      	str	r5, [sp, #0]
 8000606:	f002 fca1 	bl	8002f4c <HAL_I2C_Mem_Write>

    // 2) Set measurement range: ±2g, right justified, full resolution
    data = 0x08;
 800060a:	2308      	movs	r3, #8
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_DATA_FORMAT_R, 1, &data, 1, HAL_MAX_DELAY);
 800060c:	2231      	movs	r2, #49	@ 0x31
    data = 0x08;
 800060e:	702b      	strb	r3, [r5, #0]
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_DATA_FORMAT_R, 1, &data, 1, HAL_MAX_DELAY);
 8000610:	21a6      	movs	r1, #166	@ 0xa6
 8000612:	0023      	movs	r3, r4
 8000614:	0030      	movs	r0, r6
 8000616:	9702      	str	r7, [sp, #8]
 8000618:	9401      	str	r4, [sp, #4]
 800061a:	9500      	str	r5, [sp, #0]
 800061c:	f002 fc96 	bl	8002f4c <HAL_I2C_Mem_Write>

    // 3) Put ADXL345 into measurement mode
    data = 0x08;  // Measure bit
 8000620:	2308      	movs	r3, #8
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_POWER_CTL_R, 1, &data, 1, HAL_MAX_DELAY);
 8000622:	222d      	movs	r2, #45	@ 0x2d
    data = 0x08;  // Measure bit
 8000624:	702b      	strb	r3, [r5, #0]
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_POWER_CTL_R, 1, &data, 1, HAL_MAX_DELAY);
 8000626:	21a6      	movs	r1, #166	@ 0xa6
 8000628:	0023      	movs	r3, r4
 800062a:	0030      	movs	r0, r6
 800062c:	9702      	str	r7, [sp, #8]
 800062e:	9401      	str	r4, [sp, #4]
 8000630:	9500      	str	r5, [sp, #0]
 8000632:	f002 fc8b 	bl	8002f4c <HAL_I2C_Mem_Write>
}
 8000636:	b007      	add	sp, #28
 8000638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	200004d8 	.word	0x200004d8

08000640 <read_accelerometer>:
void read_accelerometer(int16_t *x, int16_t *y, int16_t *z)
{
	uint8_t buffer[6];

	// Read 6 bytes starting at DATAX0
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 8000640:	2301      	movs	r3, #1
{
 8000642:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000644:	0007      	movs	r7, r0
 8000646:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 8000648:	425b      	negs	r3, r3
 800064a:	ac04      	add	r4, sp, #16
{
 800064c:	000e      	movs	r6, r1
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 800064e:	9302      	str	r3, [sp, #8]
 8000650:	3307      	adds	r3, #7
{
 8000652:	0015      	movs	r5, r2
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	2232      	movs	r2, #50	@ 0x32
 8000658:	21a6      	movs	r1, #166	@ 0xa6
 800065a:	9400      	str	r4, [sp, #0]
 800065c:	3b05      	subs	r3, #5
 800065e:	4805      	ldr	r0, [pc, #20]	@ (8000674 <read_accelerometer+0x34>)
 8000660:	f002 fd4e 	bl	8003100 <HAL_I2C_Mem_Read>

	// Combine into 16-bit signed integers (little endian)
	*x = (int16_t)((buffer[1] << 8) | buffer[0]);
 8000664:	8823      	ldrh	r3, [r4, #0]
 8000666:	803b      	strh	r3, [r7, #0]
	*y = (int16_t)((buffer[3] << 8) | buffer[2]);
 8000668:	8863      	ldrh	r3, [r4, #2]
 800066a:	8033      	strh	r3, [r6, #0]
	*z = (int16_t)((buffer[5] << 8) | buffer[4]);
 800066c:	88a3      	ldrh	r3, [r4, #4]
 800066e:	802b      	strh	r3, [r5, #0]
}
 8000670:	b007      	add	sp, #28
 8000672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000674:	200004d8 	.word	0x200004d8

08000678 <read_accelerometer_tilt>:

void read_accelerometer_tilt(int * xtilt, int * ytilt)
{
 8000678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067a:	b085      	sub	sp, #20
	int16_t rawX, rawY, rawZ;
	read_accelerometer(&rawX, &rawY, &rawZ);
 800067c:	ab02      	add	r3, sp, #8
 800067e:	1c9f      	adds	r7, r3, #2
 8000680:	ae03      	add	r6, sp, #12
 8000682:	1d9a      	adds	r2, r3, #6
{
 8000684:	0005      	movs	r5, r0
 8000686:	000c      	movs	r4, r1
	read_accelerometer(&rawX, &rawY, &rawZ);
 8000688:	0038      	movs	r0, r7
 800068a:	0031      	movs	r1, r6
 800068c:	f7ff ffd8 	bl	8000640 <read_accelerometer>


	//g force conversion
	int x_mg = (rawX * 1000) / 256;
 8000690:	2300      	movs	r3, #0
 8000692:	5ef9      	ldrsh	r1, [r7, r3]
 8000694:	23fa      	movs	r3, #250	@ 0xfa
 8000696:	22ff      	movs	r2, #255	@ 0xff
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	4359      	muls	r1, r3
 800069c:	17c8      	asrs	r0, r1, #31
 800069e:	4010      	ands	r0, r2
 80006a0:	1840      	adds	r0, r0, r1
	int y_mg = (rawY * 1000) / 256;
 80006a2:	2100      	movs	r1, #0
 80006a4:	5e76      	ldrsh	r6, [r6, r1]
	int x_mg = (rawX * 1000) / 256;
 80006a6:	1200      	asrs	r0, r0, #8
	int y_mg = (rawY * 1000) / 256;
 80006a8:	435e      	muls	r6, r3
 80006aa:	17f1      	asrs	r1, r6, #31
 80006ac:	4011      	ands	r1, r2
 80006ae:	1989      	adds	r1, r1, r6
 80006b0:	1209      	asrs	r1, r1, #8
 80006b2:	9101      	str	r1, [sp, #4]
	int z_mg = (rawZ * 1000) / 256;
 80006b4:	a902      	add	r1, sp, #8
 80006b6:	2606      	movs	r6, #6
 80006b8:	5f89      	ldrsh	r1, [r1, r6]
 80006ba:	434b      	muls	r3, r1
 80006bc:	17de      	asrs	r6, r3, #31
 80006be:	4016      	ands	r6, r2
 80006c0:	18f6      	adds	r6, r6, r3
 80006c2:	1236      	asrs	r6, r6, #8

}

static int compute_tiltX(int32_t x_mg, int32_t z_mg)
{
    if(z_mg == 0) z_mg = 1; // avoid divide by zero
 80006c4:	d100      	bne.n	80006c8 <read_accelerometer_tilt+0x50>
 80006c6:	3601      	adds	r6, #1

    int tiltX = (x_mg * 100) / z_mg;
 80006c8:	2764      	movs	r7, #100	@ 0x64
 80006ca:	0031      	movs	r1, r6
 80006cc:	4378      	muls	r0, r7
 80006ce:	f7ff fdb9 	bl	8000244 <__divsi3>

    if(tiltX > 100) tiltX = 100;
    if(tiltX < -100) tiltX = -100;
 80006d2:	0003      	movs	r3, r0
 80006d4:	3364      	adds	r3, #100	@ 0x64
 80006d6:	da0f      	bge.n	80006f8 <read_accelerometer_tilt+0x80>
 80006d8:	2064      	movs	r0, #100	@ 0x64
 80006da:	4240      	negs	r0, r0
	*xtilt = compute_tiltX(x_mg, z_mg);
 80006dc:	6028      	str	r0, [r5, #0]
    int tiltX = (x_mg * 100) / z_mg;
 80006de:	9801      	ldr	r0, [sp, #4]
 80006e0:	0031      	movs	r1, r6
 80006e2:	4378      	muls	r0, r7
 80006e4:	f7ff fdae 	bl	8000244 <__divsi3>
    if(tiltX < -100) tiltX = -100;
 80006e8:	0003      	movs	r3, r0
 80006ea:	3364      	adds	r3, #100	@ 0x64
 80006ec:	da08      	bge.n	8000700 <read_accelerometer_tilt+0x88>
 80006ee:	2064      	movs	r0, #100	@ 0x64
 80006f0:	4240      	negs	r0, r0
	*ytilt = compute_tiltX(y_mg, z_mg);
 80006f2:	6020      	str	r0, [r4, #0]
}
 80006f4:	b005      	add	sp, #20
 80006f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*xtilt = compute_tiltX(x_mg, z_mg);
 80006f8:	2864      	cmp	r0, #100	@ 0x64
 80006fa:	ddef      	ble.n	80006dc <read_accelerometer_tilt+0x64>
 80006fc:	0038      	movs	r0, r7
 80006fe:	e7ed      	b.n	80006dc <read_accelerometer_tilt+0x64>
	*ytilt = compute_tiltX(y_mg, z_mg);
 8000700:	2864      	cmp	r0, #100	@ 0x64
 8000702:	ddf6      	ble.n	80006f2 <read_accelerometer_tilt+0x7a>
 8000704:	2064      	movs	r0, #100	@ 0x64
 8000706:	e7f4      	b.n	80006f2 <read_accelerometer_tilt+0x7a>

08000708 <RTC_ReadTime>:
}



static void RTC_ReadTime(uint8_t *hours, uint8_t *minutes, uint8_t *seconds)
{
 8000708:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  register uint32_t temp;

  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU));
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
                      ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
 800070a:	260f      	movs	r6, #15
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU));
 800070c:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <RTC_ReadTime+0x5c>)
 800070e:	4d16      	ldr	r5, [pc, #88]	@ (8000768 <RTC_ReadTime+0x60>)
 8000710:	681c      	ldr	r4, [r3, #0]
 8000712:	4025      	ands	r5, r4
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 8000714:	0d2b      	lsrs	r3, r5, #20
                      ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
 8000716:	0c2f      	lsrs	r7, r5, #16
 8000718:	4037      	ands	r7, r6
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 800071a:	011b      	lsls	r3, r3, #4
 800071c:	433b      	orrs	r3, r7
                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | \
                      ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
                    ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos)));
 800071e:	277f      	movs	r7, #127	@ 0x7f
                      ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
 8000720:	041b      	lsls	r3, r3, #16
                    ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos)));
 8000722:	403c      	ands	r4, r7
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 8000724:	4323      	orrs	r3, r4
                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | \
 8000726:	3f0f      	subs	r7, #15
 8000728:	0a2c      	lsrs	r4, r5, #8
                      ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
 800072a:	0a2d      	lsrs	r5, r5, #8
 800072c:	4035      	ands	r5, r6
                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | \
 800072e:	403c      	ands	r4, r7
 8000730:	432c      	orrs	r4, r5
    uint8_t m1 = (tr >> RTC_TR_MNT_Pos) & 0x7;    // tens of minutes
    uint8_t m0 = (tr >> RTC_TR_MNU_Pos) & 0xF;    // units of minutes
    uint8_t s1 = (tr >> RTC_TR_ST_Pos) & 0x7;     // tens of seconds
    uint8_t s0 = (tr >> RTC_TR_SU_Pos) & 0xF;     // units of seconds

    *hours   = h1 * 10 + h0;
 8000732:	250a      	movs	r5, #10
    uint8_t h1 = (tr >> RTC_TR_HT_Pos) & 0x3;     // tens of hours
 8000734:	0d1f      	lsrs	r7, r3, #20
    *hours   = h1 * 10 + h0;
 8000736:	436f      	muls	r7, r5
                      ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
 8000738:	0224      	lsls	r4, r4, #8
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 800073a:	431c      	orrs	r4, r3
    uint8_t h0 = (tr >> RTC_TR_HU_Pos) & 0xF;     // units of hours
 800073c:	0c1b      	lsrs	r3, r3, #16
 800073e:	4033      	ands	r3, r6
    *hours   = h1 * 10 + h0;
 8000740:	18ff      	adds	r7, r7, r3
 8000742:	7007      	strb	r7, [r0, #0]
    uint8_t m1 = (tr >> RTC_TR_MNT_Pos) & 0x7;    // tens of minutes
 8000744:	2007      	movs	r0, #7
 8000746:	0b23      	lsrs	r3, r4, #12
 8000748:	4003      	ands	r3, r0
    *minutes = m1 * 10 + m0;
 800074a:	436b      	muls	r3, r5
    uint8_t m0 = (tr >> RTC_TR_MNU_Pos) & 0xF;    // units of minutes
 800074c:	0a27      	lsrs	r7, r4, #8
 800074e:	4037      	ands	r7, r6
    *minutes = m1 * 10 + m0;
 8000750:	19db      	adds	r3, r3, r7
 8000752:	700b      	strb	r3, [r1, #0]
    uint8_t s1 = (tr >> RTC_TR_ST_Pos) & 0x7;     // tens of seconds
 8000754:	0923      	lsrs	r3, r4, #4
 8000756:	4003      	ands	r3, r0
    *seconds = s1 * 10 + s0;
 8000758:	435d      	muls	r5, r3
    uint8_t s0 = (tr >> RTC_TR_SU_Pos) & 0xF;     // units of seconds
 800075a:	4034      	ands	r4, r6
    *seconds = s1 * 10 + s0;
 800075c:	192d      	adds	r5, r5, r4
 800075e:	7015      	strb	r5, [r2, #0]
}
 8000760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	40002800 	.word	0x40002800
 8000768:	003f7f7f 	.word	0x003f7f7f

0800076c <Q_onError>:
    for (;;) {
 800076c:	e7fe      	b.n	800076c <Q_onError>
	...

08000770 <SysTick_Handler>:
    QF_TICK_X(0U, (void *)0);
 8000770:	2100      	movs	r1, #0
    sysTickCounter++;
 8000772:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <SysTick_Handler+0x30>)
void SysTick_Handler(void) {
 8000774:	b510      	push	{r4, lr}
    sysTickCounter++;
 8000776:	8813      	ldrh	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000778:	0008      	movs	r0, r1
    sysTickCounter++;
 800077a:	3301      	adds	r3, #1
 800077c:	b29b      	uxth	r3, r3
 800077e:	8013      	strh	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000780:	f004 f952 	bl	8004a28 <QTimeEvt_tick_>
    QK_ISR_EXIT();    // inform QK about exiting an ISR
 8000784:	f003 fbfc 	bl	8003f80 <QF_int_disable_>
 8000788:	f004 f996 	bl	8004ab8 <QK_sched_>
 800078c:	2800      	cmp	r0, #0
 800078e:	d003      	beq.n	8000798 <SysTick_Handler+0x28>
 8000790:	2280      	movs	r2, #128	@ 0x80
 8000792:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <SysTick_Handler+0x34>)
 8000794:	0552      	lsls	r2, r2, #21
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	f003 fc00 	bl	8003f9c <QF_int_enable_>
}
 800079c:	bd10      	pop	{r4, pc}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	200003d8 	.word	0x200003d8
 80007a4:	e000ed04 	.word	0xe000ed04

080007a8 <BSP_delayMs>:
    uint32_t start = sysTickCounter;
 80007a8:	4903      	ldr	r1, [pc, #12]	@ (80007b8 <BSP_delayMs+0x10>)
 80007aa:	880a      	ldrh	r2, [r1, #0]
 80007ac:	b292      	uxth	r2, r2
    while ((sysTickCounter - start) < ms);
 80007ae:	880b      	ldrh	r3, [r1, #0]
 80007b0:	1a9b      	subs	r3, r3, r2
 80007b2:	4283      	cmp	r3, r0
 80007b4:	d3fb      	bcc.n	80007ae <BSP_delayMs+0x6>
}
 80007b6:	4770      	bx	lr
 80007b8:	200003d8 	.word	0x200003d8

080007bc <EXTI0_1_IRQHandler>:
    QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 80007bc:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <EXTI0_1_IRQHandler+0x34>)
{
 80007be:	b510      	push	{r4, lr}
    QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 80007c0:	2300      	movs	r3, #0
 80007c2:	490c      	ldr	r1, [pc, #48]	@ (80007f4 <EXTI0_1_IRQHandler+0x38>)
 80007c4:	4a0c      	ldr	r2, [pc, #48]	@ (80007f8 <EXTI0_1_IRQHandler+0x3c>)
 80007c6:	6800      	ldr	r0, [r0, #0]
 80007c8:	f003 fe20 	bl	800440c <QActive_post_>
    __HAL_GPIO_EXTI_CLEAR_IT(RF_BUTTON_PIN);
 80007cc:	2201      	movs	r2, #1
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <EXTI0_1_IRQHandler+0x40>)
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
    QK_ISR_EXIT();
 80007d4:	f003 fbd4 	bl	8003f80 <QF_int_disable_>
 80007d8:	f004 f96e 	bl	8004ab8 <QK_sched_>
 80007dc:	2800      	cmp	r0, #0
 80007de:	d003      	beq.n	80007e8 <EXTI0_1_IRQHandler+0x2c>
 80007e0:	2280      	movs	r2, #128	@ 0x80
 80007e2:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <EXTI0_1_IRQHandler+0x44>)
 80007e4:	0552      	lsls	r2, r2, #21
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	f003 fbd8 	bl	8003f9c <QF_int_enable_>
}
 80007ec:	bd10      	pop	{r4, pc}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	08005fd4 	.word	0x08005fd4
 80007f4:	08005f94 	.word	0x08005f94
 80007f8:	0000ffff 	.word	0x0000ffff
 80007fc:	40021800 	.word	0x40021800
 8000800:	e000ed04 	.word	0xe000ed04

08000804 <TIM3_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8000804:	4b1a      	ldr	r3, [pc, #104]	@ (8000870 <TIM3_IRQHandler+0x6c>)
{
 8000806:	b570      	push	{r4, r5, r6, lr}
 8000808:	691a      	ldr	r2, [r3, #16]
 800080a:	0792      	lsls	r2, r2, #30
 800080c:	d522      	bpl.n	8000854 <TIM3_IRQHandler+0x50>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800080e:	2203      	movs	r2, #3
 8000810:	4252      	negs	r2, r2
 8000812:	611a      	str	r2, [r3, #16]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8000814:	6b59      	ldr	r1, [r3, #52]	@ 0x34
		if(capture >= 79 && capture <= 90)
 8000816:	4c17      	ldr	r4, [pc, #92]	@ (8000874 <TIM3_IRQHandler+0x70>)
 8000818:	000b      	movs	r3, r1
 800081a:	3b4f      	subs	r3, #79	@ 0x4f
 800081c:	2b0b      	cmp	r3, #11
 800081e:	d816      	bhi.n	800084e <TIM3_IRQHandler+0x4a>
			start_dht11 = true;
 8000820:	2301      	movs	r3, #1
 8000822:	7023      	strb	r3, [r4, #0]
		timestamps[pulseCount] = capture;
 8000824:	4d14      	ldr	r5, [pc, #80]	@ (8000878 <TIM3_IRQHandler+0x74>)
 8000826:	4a15      	ldr	r2, [pc, #84]	@ (800087c <TIM3_IRQHandler+0x78>)
 8000828:	782b      	ldrb	r3, [r5, #0]
 800082a:	0098      	lsls	r0, r3, #2
		pulseCount++;
 800082c:	3301      	adds	r3, #1
 800082e:	b2db      	uxtb	r3, r3
		timestamps[pulseCount] = capture;
 8000830:	5081      	str	r1, [r0, r2]
		pulseCount++;
 8000832:	702b      	strb	r3, [r5, #0]
		if (pulseCount >= TIMESTAMP_SIZE) {
 8000834:	2b51      	cmp	r3, #81	@ 0x51
 8000836:	d90d      	bls.n	8000854 <TIM3_IRQHandler+0x50>
		    QACTIVE_POST(AO_Sensor, &dht11CompleteEvt, 0U);
 8000838:	4811      	ldr	r0, [pc, #68]	@ (8000880 <TIM3_IRQHandler+0x7c>)
 800083a:	2300      	movs	r3, #0
 800083c:	4911      	ldr	r1, [pc, #68]	@ (8000884 <TIM3_IRQHandler+0x80>)
 800083e:	4a12      	ldr	r2, [pc, #72]	@ (8000888 <TIM3_IRQHandler+0x84>)
 8000840:	6800      	ldr	r0, [r0, #0]
 8000842:	f003 fde3 	bl	800440c <QActive_post_>
		    pulseCount = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	702b      	strb	r3, [r5, #0]
		    start_dht11 = false;
 800084a:	7023      	strb	r3, [r4, #0]
    QK_ISR_EXIT();
 800084c:	e002      	b.n	8000854 <TIM3_IRQHandler+0x50>
		if(!start_dht11) //ignore stuff before ACK
 800084e:	7823      	ldrb	r3, [r4, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d1e7      	bne.n	8000824 <TIM3_IRQHandler+0x20>
			QK_ISR_EXIT();
 8000854:	f003 fb94 	bl	8003f80 <QF_int_disable_>
 8000858:	f004 f92e 	bl	8004ab8 <QK_sched_>
 800085c:	2800      	cmp	r0, #0
 800085e:	d003      	beq.n	8000868 <TIM3_IRQHandler+0x64>
 8000860:	2280      	movs	r2, #128	@ 0x80
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <TIM3_IRQHandler+0x88>)
 8000864:	0552      	lsls	r2, r2, #21
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	f003 fb98 	bl	8003f9c <QF_int_enable_>
}
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	40000400 	.word	0x40000400
 8000874:	2000028c 	.word	0x2000028c
 8000878:	2000028d 	.word	0x2000028d
 800087c:	20000290 	.word	0x20000290
 8000880:	08005fd8 	.word	0x08005fd8
 8000884:	08005f8c 	.word	0x08005f8c
 8000888:	0000ffff 	.word	0x0000ffff
 800088c:	e000ed04 	.word	0xe000ed04

08000890 <BSP_get_timestamps>:
void BSP_get_timestamps(uint32_t *dest) {
 8000890:	b510      	push	{r4, lr}
 8000892:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8000894:	f003 fb90 	bl	8003fb8 <QF_crit_entry_>
    memcpy(dest, timestamps, sizeof(timestamps));
 8000898:	22a4      	movs	r2, #164	@ 0xa4
 800089a:	4904      	ldr	r1, [pc, #16]	@ (80008ac <BSP_get_timestamps+0x1c>)
 800089c:	0052      	lsls	r2, r2, #1
 800089e:	0020      	movs	r0, r4
 80008a0:	f004 feee 	bl	8005680 <memcpy>
    QF_CRIT_EXIT();
 80008a4:	f003 fb96 	bl	8003fd4 <QF_crit_exit_>
}
 80008a8:	bd10      	pop	{r4, pc}
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	20000290 	.word	0x20000290

080008b0 <EXTI4_15_IRQHandler>:
{
 80008b0:	b510      	push	{r4, lr}
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80008b2:	2040      	movs	r0, #64	@ 0x40
 80008b4:	f002 f9a6 	bl	8002c04 <HAL_GPIO_EXTI_IRQHandler>
    QK_ISR_EXIT();
 80008b8:	f003 fb62 	bl	8003f80 <QF_int_disable_>
 80008bc:	f004 f8fc 	bl	8004ab8 <QK_sched_>
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d003      	beq.n	80008cc <EXTI4_15_IRQHandler+0x1c>
 80008c4:	2280      	movs	r2, #128	@ 0x80
 80008c6:	4b03      	ldr	r3, [pc, #12]	@ (80008d4 <EXTI4_15_IRQHandler+0x24>)
 80008c8:	0552      	lsls	r2, r2, #21
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	f003 fb66 	bl	8003f9c <QF_int_enable_>
}
 80008d0:	bd10      	pop	{r4, pc}
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	e000ed04 	.word	0xe000ed04

080008d8 <HAL_GPIO_EXTI_Rising_Callback>:
{
 80008d8:	b570      	push	{r4, r5, r6, lr}
 80008da:	0004      	movs	r4, r0
 80008dc:	b086      	sub	sp, #24
		 if (GPIO_Pin == GPIO_PIN_6) {
 80008de:	2840      	cmp	r0, #64	@ 0x40
 80008e0:	d126      	bne.n	8000930 <HAL_GPIO_EXTI_Rising_Callback+0x58>
		        HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &src, 1, HAL_MAX_DELAY);
 80008e2:	2301      	movs	r3, #1
 80008e4:	2517      	movs	r5, #23
 80008e6:	4e13      	ldr	r6, [pc, #76]	@ (8000934 <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 80008e8:	425b      	negs	r3, r3
 80008ea:	9302      	str	r3, [sp, #8]
 80008ec:	446d      	add	r5, sp
 80008ee:	3302      	adds	r3, #2
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	2230      	movs	r2, #48	@ 0x30
 80008f4:	21a6      	movs	r1, #166	@ 0xa6
 80008f6:	0030      	movs	r0, r6
 80008f8:	9500      	str	r5, [sp, #0]
 80008fa:	f002 fc01 	bl	8003100 <HAL_I2C_Mem_Read>
				if(src & 0x40) // SINGLE_TAP bit
 80008fe:	782b      	ldrb	r3, [r5, #0]
 8000900:	4223      	tst	r3, r4
 8000902:	d006      	beq.n	8000912 <HAL_GPIO_EXTI_Rising_Callback+0x3a>
					QACTIVE_POST(AO_Main_App, &dht11CompleteEvt, 0U);
 8000904:	480c      	ldr	r0, [pc, #48]	@ (8000938 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 8000906:	2300      	movs	r3, #0
 8000908:	490c      	ldr	r1, [pc, #48]	@ (800093c <HAL_GPIO_EXTI_Rising_Callback+0x64>)
 800090a:	4a0d      	ldr	r2, [pc, #52]	@ (8000940 <HAL_GPIO_EXTI_Rising_Callback+0x68>)
 800090c:	6800      	ldr	r0, [r0, #0]
 800090e:	f003 fd7d 	bl	800440c <QActive_post_>
				HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &src, 1, HAL_MAX_DELAY);
 8000912:	2301      	movs	r3, #1
 8000914:	425b      	negs	r3, r3
 8000916:	9302      	str	r3, [sp, #8]
 8000918:	3302      	adds	r3, #2
 800091a:	2230      	movs	r2, #48	@ 0x30
 800091c:	9301      	str	r3, [sp, #4]
 800091e:	21a6      	movs	r1, #166	@ 0xa6
 8000920:	0030      	movs	r0, r6
 8000922:	9500      	str	r5, [sp, #0]
 8000924:	f002 fbec 	bl	8003100 <HAL_I2C_Mem_Read>
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000928:	2240      	movs	r2, #64	@ 0x40
 800092a:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <HAL_GPIO_EXTI_Rising_Callback+0x6c>)
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
}
 8000930:	b006      	add	sp, #24
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	200004d8 	.word	0x200004d8
 8000938:	08005fdc 	.word	0x08005fdc
 800093c:	08005f84 	.word	0x08005f84
 8000940:	0000ffff 	.word	0x0000ffff
 8000944:	40021800 	.word	0x40021800

08000948 <RTC_IRQHandler>:
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(const RTC_TypeDef *RTCx)
{
  return ((READ_BIT(RTCx->SR, RTC_SR_ALRAF) == (RTC_SR_ALRAF)) ? 1UL : 0UL);
 8000948:	2201      	movs	r2, #1
{
 800094a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094c:	4c3d      	ldr	r4, [pc, #244]	@ (8000a44 <RTC_IRQHandler+0xfc>)
 800094e:	b085      	sub	sp, #20
 8000950:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000952:	4213      	tst	r3, r2
 8000954:	d074      	beq.n	8000a40 <RTC_IRQHandler+0xf8>
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000956:	65e2      	str	r2, [r4, #92]	@ 0x5c
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8000958:	2280      	movs	r2, #128	@ 0x80
 800095a:	4b3b      	ldr	r3, [pc, #236]	@ (8000a48 <RTC_IRQHandler+0x100>)
 800095c:	0312      	lsls	r2, r2, #12
 800095e:	60da      	str	r2, [r3, #12]
    RTC_ReadTime(&hour, &min, &sec);
 8000960:	ab02      	add	r3, sp, #8
 8000962:	1ddd      	adds	r5, r3, #7
 8000964:	1d9f      	adds	r7, r3, #6
 8000966:	002a      	movs	r2, r5
 8000968:	0039      	movs	r1, r7
 800096a:	1d58      	adds	r0, r3, #5
 800096c:	f7ff fecc 	bl	8000708 <RTC_ReadTime>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000970:	23ca      	movs	r3, #202	@ 0xca
 8000972:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000974:	3b77      	subs	r3, #119	@ 0x77
 8000976:	6263      	str	r3, [r4, #36]	@ 0x24
  CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000978:	4a34      	ldr	r2, [pc, #208]	@ (8000a4c <RTC_IRQHandler+0x104>)
 800097a:	69a3      	ldr	r3, [r4, #24]
    min += sec / 60;
 800097c:	213c      	movs	r1, #60	@ 0x3c
 800097e:	4013      	ands	r3, r2
 8000980:	61a3      	str	r3, [r4, #24]
    sec += seconds;
 8000982:	782e      	ldrb	r6, [r5, #0]
 8000984:	3628      	adds	r6, #40	@ 0x28
 8000986:	b2f6      	uxtb	r6, r6
    min += sec / 60;
 8000988:	0030      	movs	r0, r6
 800098a:	f7ff fbd1 	bl	8000130 <__udivsi3>
 800098e:	783d      	ldrb	r5, [r7, #0]
    sec %= 60;
 8000990:	213c      	movs	r1, #60	@ 0x3c
    min += sec / 60;
 8000992:	1945      	adds	r5, r0, r5
    sec %= 60;
 8000994:	0030      	movs	r0, r6
 8000996:	f7ff fc51 	bl	800023c <__aeabi_uidivmod>
    min += sec / 60;
 800099a:	b2ed      	uxtb	r5, r5
    sec %= 60;
 800099c:	b2cf      	uxtb	r7, r1
    min %= 60;
 800099e:	0028      	movs	r0, r5
 80009a0:	213c      	movs	r1, #60	@ 0x3c
 80009a2:	f7ff fc4b 	bl	800023c <__aeabi_uidivmod>
    hour += min / 60;
 80009a6:	0028      	movs	r0, r5
    min %= 60;
 80009a8:	b2ce      	uxtb	r6, r1
    hour += min / 60;
 80009aa:	213c      	movs	r1, #60	@ 0x3c
 80009ac:	f7ff fbc0 	bl	8000130 <__udivsi3>
 80009b0:	ab02      	add	r3, sp, #8
 80009b2:	795b      	ldrb	r3, [r3, #5]
    hour %= 24;
 80009b4:	2118      	movs	r1, #24
    hour += min / 60;
 80009b6:	18c0      	adds	r0, r0, r3
    hour %= 24;
 80009b8:	b2c0      	uxtb	r0, r0
 80009ba:	f7ff fc3f 	bl	800023c <__aeabi_uidivmod>
 80009be:	b2cd      	uxtb	r5, r1
        ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 80009c0:	0028      	movs	r0, r5
 80009c2:	210a      	movs	r1, #10
 80009c4:	f7ff fc3a 	bl	800023c <__aeabi_uidivmod>
 80009c8:	b2c9      	uxtb	r1, r1
 80009ca:	040b      	lsls	r3, r1, #16
        ((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 80009cc:	0038      	movs	r0, r7
 80009ce:	210a      	movs	r1, #10
        ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 80009d0:	9301      	str	r3, [sp, #4]
        ((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 80009d2:	f7ff fc33 	bl	800023c <__aeabi_uidivmod>
 80009d6:	9b01      	ldr	r3, [sp, #4]
 80009d8:	b2c9      	uxtb	r1, r1
 80009da:	430b      	orrs	r3, r1
 80009dc:	0038      	movs	r0, r7
 80009de:	210a      	movs	r1, #10
 80009e0:	9301      	str	r3, [sp, #4]
 80009e2:	f7ff fba5 	bl	8000130 <__udivsi3>
 80009e6:	9b01      	ldr	r3, [sp, #4]
 80009e8:	b2c0      	uxtb	r0, r0
        ((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 80009ea:	210a      	movs	r1, #10
        ((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 80009ec:	0107      	lsls	r7, r0, #4
        ((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 80009ee:	0030      	movs	r0, r6
        ((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 80009f0:	431f      	orrs	r7, r3
        ((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 80009f2:	f7ff fb9d 	bl	8000130 <__udivsi3>
 80009f6:	b2c0      	uxtb	r0, r0
 80009f8:	0300      	lsls	r0, r0, #12
        ((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 80009fa:	4307      	orrs	r7, r0
        ((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 80009fc:	210a      	movs	r1, #10
 80009fe:	0030      	movs	r0, r6
 8000a00:	f7ff fc1c 	bl	800023c <__aeabi_uidivmod>
        ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000a04:	0028      	movs	r0, r5
        ((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000a06:	b2ce      	uxtb	r6, r1
        ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000a08:	210a      	movs	r1, #10
 8000a0a:	f7ff fb91 	bl	8000130 <__udivsi3>
    LL_RTC_WriteReg(RTC, ALRMAR, tr | RTC_ALRMAR_MSK4);
 8000a0e:	2380      	movs	r3, #128	@ 0x80
        ((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000a10:	0236      	lsls	r6, r6, #8
        ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000a12:	b2c0      	uxtb	r0, r0
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000a14:	2201      	movs	r2, #1
 8000a16:	0500      	lsls	r0, r0, #20
        ((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000a18:	433e      	orrs	r6, r7
 8000a1a:	4306      	orrs	r6, r0
    LL_RTC_WriteReg(RTC, ALRMAR, tr | RTC_ALRMAR_MSK4);
 8000a1c:	061b      	lsls	r3, r3, #24
 8000a1e:	431e      	orrs	r6, r3
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000a20:	2380      	movs	r3, #128	@ 0x80
 8000a22:	6426      	str	r6, [r4, #64]	@ 0x40
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000a24:	65e2      	str	r2, [r4, #92]	@ 0x5c
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000a26:	69a2      	ldr	r2, [r4, #24]
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000a2e:	23ff      	movs	r3, #255	@ 0xff
		QACTIVE_POST(AO_Main_App, &pollSensorEvt, (void*)0);
 8000a30:	4807      	ldr	r0, [pc, #28]	@ (8000a50 <RTC_IRQHandler+0x108>)
 8000a32:	6263      	str	r3, [r4, #36]	@ 0x24
 8000a34:	4907      	ldr	r1, [pc, #28]	@ (8000a54 <RTC_IRQHandler+0x10c>)
 8000a36:	2300      	movs	r3, #0
 8000a38:	4a07      	ldr	r2, [pc, #28]	@ (8000a58 <RTC_IRQHandler+0x110>)
 8000a3a:	6800      	ldr	r0, [r0, #0]
 8000a3c:	f003 fce6 	bl	800440c <QActive_post_>
}
 8000a40:	b005      	add	sp, #20
 8000a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a44:	40002800 	.word	0x40002800
 8000a48:	40021800 	.word	0x40021800
 8000a4c:	fffffeff 	.word	0xfffffeff
 8000a50:	08005fdc 	.word	0x08005fdc
 8000a54:	08005f7c 	.word	0x08005f7c
 8000a58:	0000ffff 	.word	0x0000ffff

08000a5c <adc_seed>:
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <adc_seed+0x20>)
 8000a5e:	4908      	ldr	r1, [pc, #32]	@ (8000a80 <adc_seed+0x24>)
 8000a60:	689a      	ldr	r2, [r3, #8]
 8000a62:	400a      	ands	r2, r1
 8000a64:	2104      	movs	r1, #4
 8000a66:	430a      	orrs	r2, r1
 8000a68:	609a      	str	r2, [r3, #8]
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	420a      	tst	r2, r1
 8000a6e:	d0fc      	beq.n	8000a6a <adc_seed+0xe>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000a70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000a72:	6019      	str	r1, [r3, #0]
    seed = LL_ADC_REG_ReadConversionData12(ADC1);

    // Clear the EOC flag
    LL_ADC_ClearFlag_EOC(ADC1);

    rndSeed = seed;
 8000a74:	4b03      	ldr	r3, [pc, #12]	@ (8000a84 <adc_seed+0x28>)
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000a76:	801a      	strh	r2, [r3, #0]
}
 8000a78:	4770      	bx	lr
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	40012400 	.word	0x40012400
 8000a80:	7fffffe8 	.word	0x7fffffe8
 8000a84:	20000000 	.word	0x20000000

08000a88 <BSP_init>:
void BSP_init(void) {
 8000a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a8a:	b08d      	sub	sp, #52	@ 0x34
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000U);
 8000a8c:	f002 fe66 	bl	800375c <HAL_RCC_GetHCLKFreq>
 8000a90:	21fa      	movs	r1, #250	@ 0xfa
 8000a92:	0089      	lsls	r1, r1, #2
 8000a94:	f7ff fb4c 	bl	8000130 <__udivsi3>
 8000a98:	f001 ffd8 	bl	8002a4c <HAL_SYSTICK_Config>
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4991      	ldr	r1, [pc, #580]	@ (8000ce4 <BSP_init+0x25c>)
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000aa0:	2403      	movs	r4, #3
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000aa2:	680b      	ldr	r3, [r1, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa4:	25ff      	movs	r5, #255	@ 0xff
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	600b      	str	r3, [r1, #0]
 8000aaa:	498f      	ldr	r1, [pc, #572]	@ (8000ce8 <BSP_init+0x260>)
 8000aac:	680b      	ldr	r3, [r1, #0]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	600b      	str	r3, [r1, #0]
 8000ab2:	4b8e      	ldr	r3, [pc, #568]	@ (8000cec <BSP_init+0x264>)
 8000ab4:	6819      	ldr	r1, [r3, #0]
 8000ab6:	4311      	orrs	r1, r2
 8000ab8:	6019      	str	r1, [r3, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8000aba:	6898      	ldr	r0, [r3, #8]
 8000abc:	498c      	ldr	r1, [pc, #560]	@ (8000cf0 <BSP_init+0x268>)
 8000abe:	4008      	ands	r0, r1
 8000ac0:	2104      	movs	r1, #4
 8000ac2:	4301      	orrs	r1, r0
 8000ac4:	6099      	str	r1, [r3, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8000ac6:	6898      	ldr	r0, [r3, #8]
 8000ac8:	498a      	ldr	r1, [pc, #552]	@ (8000cf4 <BSP_init+0x26c>)
 8000aca:	4008      	ands	r0, r1
 8000acc:	2150      	movs	r1, #80	@ 0x50
 8000ace:	4301      	orrs	r1, r0
 8000ad0:	6099      	str	r1, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000ad2:	4989      	ldr	r1, [pc, #548]	@ (8000cf8 <BSP_init+0x270>)
 8000ad4:	6808      	ldr	r0, [r1, #0]
 8000ad6:	43a0      	bics	r0, r4
 8000ad8:	4310      	orrs	r0, r2
 8000ada:	6008      	str	r0, [r1, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8000adc:	6a18      	ldr	r0, [r3, #32]
 8000ade:	3407      	adds	r4, #7
 8000ae0:	4320      	orrs	r0, r4
 8000ae2:	6218      	str	r0, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000ae4:	6808      	ldr	r0, [r1, #0]
 8000ae6:	3402      	adds	r4, #2
 8000ae8:	43a0      	bics	r0, r4
 8000aea:	6008      	str	r0, [r1, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000aec:	6808      	ldr	r0, [r1, #0]
 8000aee:	34e4      	adds	r4, #228	@ 0xe4
 8000af0:	43a0      	bics	r0, r4
 8000af2:	6008      	str	r0, [r1, #0]
 8000af4:	20c4      	movs	r0, #196	@ 0xc4
 8000af6:	4c81      	ldr	r4, [pc, #516]	@ (8000cfc <BSP_init+0x274>)
 8000af8:	0080      	lsls	r0, r0, #2
 8000afa:	5821      	ldr	r1, [r4, r0]
 8000afc:	43a9      	bics	r1, r5
 8000afe:	5021      	str	r1, [r4, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b00:	2180      	movs	r1, #128	@ 0x80
 8000b02:	0249      	lsls	r1, r1, #9
 8000b04:	6021      	str	r1, [r4, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000b06:	6a19      	ldr	r1, [r3, #32]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000b08:	2640      	movs	r6, #64	@ 0x40
 8000b0a:	4311      	orrs	r1, r2
 8000b0c:	6219      	str	r1, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000b0e:	6819      	ldr	r1, [r3, #0]
    __HAL_RCC_PWR_CLK_ENABLE();
 8000b10:	4d7b      	ldr	r5, [pc, #492]	@ (8000d00 <BSP_init+0x278>)
 8000b12:	4311      	orrs	r1, r2
 8000b14:	6019      	str	r1, [r3, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000b16:	2102      	movs	r1, #2
 8000b18:	68d8      	ldr	r0, [r3, #12]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b1a:	af05      	add	r7, sp, #20
 8000b1c:	4301      	orrs	r1, r0
 8000b1e:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(ADCx->CR,
 8000b20:	4978      	ldr	r1, [pc, #480]	@ (8000d04 <BSP_init+0x27c>)
 8000b22:	4879      	ldr	r0, [pc, #484]	@ (8000d08 <BSP_init+0x280>)
 8000b24:	688b      	ldr	r3, [r1, #8]
 8000b26:	4003      	ands	r3, r0
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	608a      	str	r2, [r1, #8]
	ssd1306_Init();
 8000b2c:	f004 fcee 	bl	800550c <ssd1306_Init>
 8000b30:	4a76      	ldr	r2, [pc, #472]	@ (8000d0c <BSP_init+0x284>)
 8000b32:	6813      	ldr	r3, [r2, #0]
 8000b34:	4333      	orrs	r3, r6
 8000b36:	6013      	str	r3, [r2, #0]
	init_nrf();
 8000b38:	f7ff fc70 	bl	800041c <init_nrf>
	init_accelerometer(); //tap/shake detection
 8000b3c:	f7ff fce2 	bl	8000504 <init_accelerometer>
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b40:	2214      	movs	r2, #20
 8000b42:	2100      	movs	r1, #0
 8000b44:	a806      	add	r0, sp, #24
 8000b46:	f004 fd67 	bl	8005618 <memset>
    __HAL_RCC_PWR_CLK_ENABLE();
 8000b4a:	2280      	movs	r2, #128	@ 0x80
 8000b4c:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8000b4e:	0552      	lsls	r2, r2, #21
 8000b50:	4313      	orrs	r3, r2
 8000b52:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8000b54:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b56:	0038      	movs	r0, r7
    __HAL_RCC_PWR_CLK_ENABLE();
 8000b58:	4013      	ands	r3, r2
 8000b5a:	9304      	str	r3, [sp, #16]
 8000b5c:	9b04      	ldr	r3, [sp, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b5e:	2380      	movs	r3, #128	@ 0x80
 8000b60:	009b      	lsls	r3, r3, #2
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b62:	9605      	str	r6, [sp, #20]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b64:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b66:	f002 fe0f 	bl	8003788 <HAL_RCCEx_PeriphCLKConfig>
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d001      	beq.n	8000b72 <BSP_init+0xea>
        Error_Handler();
 8000b6e:	f000 fa73 	bl	8001058 <Error_Handler>
    __HAL_RCC_RTC_ENABLE();
 8000b72:	2380      	movs	r3, #128	@ 0x80
 8000b74:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8000b76:	021b      	lsls	r3, r3, #8
 8000b78:	4313      	orrs	r3, r2
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b7a:	22c0      	movs	r2, #192	@ 0xc0
 8000b7c:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8000b7e:	0092      	lsls	r2, r2, #2
 8000b80:	58a3      	ldr	r3, [r4, r2]
 8000b82:	4963      	ldr	r1, [pc, #396]	@ (8000d10 <BSP_init+0x288>)
 8000b84:	400b      	ands	r3, r1
 8000b86:	50a3      	str	r3, [r4, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b88:	2304      	movs	r3, #4
 8000b8a:	6023      	str	r3, [r4, #0]
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000b8c:	4c61      	ldr	r4, [pc, #388]	@ (8000d14 <BSP_init+0x28c>)
 8000b8e:	3b03      	subs	r3, #3
 8000b90:	65e3      	str	r3, [r4, #92]	@ 0x5c
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000b92:	33c9      	adds	r3, #201	@ 0xc9
 8000b94:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000b96:	3b77      	subs	r3, #119	@ 0x77
 8000b98:	6263      	str	r3, [r4, #36]	@ 0x24
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000b9a:	2380      	movs	r3, #128	@ 0x80
 8000b9c:	485e      	ldr	r0, [pc, #376]	@ (8000d18 <BSP_init+0x290>)
 8000b9e:	031b      	lsls	r3, r3, #12
 8000ba0:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8000ba2:	495e      	ldr	r1, [pc, #376]	@ (8000d1c <BSP_init+0x294>)
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	67c2      	str	r2, [r0, #124]	@ 0x7c
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000ba8:	680a      	ldr	r2, [r1, #0]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	600b      	str	r3, [r1, #0]
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx)
{
  SET_BIT(RTCx->CR, RTC_CR_ALRAIE);
 8000bae:	2380      	movs	r3, #128	@ 0x80
 8000bb0:	69a2      	ldr	r2, [r4, #24]
 8000bb2:	015b      	lsls	r3, r3, #5
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	61a3      	str	r3, [r4, #24]
    RTC_ReadTime(&hour, &min, &sec);
 8000bb8:	ab02      	add	r3, sp, #8
 8000bba:	1dde      	adds	r6, r3, #7
 8000bbc:	1d98      	adds	r0, r3, #6
 8000bbe:	003a      	movs	r2, r7
 8000bc0:	0031      	movs	r1, r6
 8000bc2:	f7ff fda1 	bl	8000708 <RTC_ReadTime>
    sec += seconds;
 8000bc6:	783b      	ldrb	r3, [r7, #0]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	703b      	strb	r3, [r7, #0]
    if (sec >= 60) {
 8000bd0:	2b3b      	cmp	r3, #59	@ 0x3b
 8000bd2:	d90b      	bls.n	8000bec <BSP_init+0x164>
        min += sec / 60;
 8000bd4:	213c      	movs	r1, #60	@ 0x3c
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff faaa 	bl	8000130 <__udivsi3>
 8000bdc:	7833      	ldrb	r3, [r6, #0]
        sec %= 60;
 8000bde:	213c      	movs	r1, #60	@ 0x3c
        min += sec / 60;
 8000be0:	18c0      	adds	r0, r0, r3
 8000be2:	7030      	strb	r0, [r6, #0]
        sec %= 60;
 8000be4:	9800      	ldr	r0, [sp, #0]
 8000be6:	f7ff fb29 	bl	800023c <__aeabi_uidivmod>
 8000bea:	7039      	strb	r1, [r7, #0]
    if (min >= 60) {
 8000bec:	7833      	ldrb	r3, [r6, #0]
 8000bee:	9300      	str	r3, [sp, #0]
 8000bf0:	2b3b      	cmp	r3, #59	@ 0x3b
 8000bf2:	d90d      	bls.n	8000c10 <BSP_init+0x188>
        hour += min / 60;
 8000bf4:	213c      	movs	r1, #60	@ 0x3c
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f7ff fa9a 	bl	8000130 <__udivsi3>
 8000bfc:	ab02      	add	r3, sp, #8
 8000bfe:	799b      	ldrb	r3, [r3, #6]
 8000c00:	aa02      	add	r2, sp, #8
 8000c02:	181b      	adds	r3, r3, r0
        min %= 60;
 8000c04:	213c      	movs	r1, #60	@ 0x3c
 8000c06:	9800      	ldr	r0, [sp, #0]
        hour += min / 60;
 8000c08:	7193      	strb	r3, [r2, #6]
        min %= 60;
 8000c0a:	f7ff fb17 	bl	800023c <__aeabi_uidivmod>
 8000c0e:	7031      	strb	r1, [r6, #0]
    hour %= 24;
 8000c10:	ab02      	add	r3, sp, #8
 8000c12:	7998      	ldrb	r0, [r3, #6]
 8000c14:	2118      	movs	r1, #24
 8000c16:	f7ff fb11 	bl	800023c <__aeabi_uidivmod>
 8000c1a:	b2cb      	uxtb	r3, r1
 8000c1c:	9300      	str	r3, [sp, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000c1e:	23ca      	movs	r3, #202	@ 0xca
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c20:	7836      	ldrb	r6, [r6, #0]
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c22:	783f      	ldrb	r7, [r7, #0]
 8000c24:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000c26:	3b77      	subs	r3, #119	@ 0x77
 8000c28:	6263      	str	r3, [r4, #36]	@ 0x24
  CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000c2a:	69a3      	ldr	r3, [r4, #24]
 8000c2c:	4a3c      	ldr	r2, [pc, #240]	@ (8000d20 <BSP_init+0x298>)
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c2e:	9800      	ldr	r0, [sp, #0]
 8000c30:	4013      	ands	r3, r2
 8000c32:	61a3      	str	r3, [r4, #24]
 8000c34:	210a      	movs	r1, #10
 8000c36:	f7ff fb01 	bl	800023c <__aeabi_uidivmod>
 8000c3a:	b2c9      	uxtb	r1, r1
 8000c3c:	040b      	lsls	r3, r1, #16
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c3e:	0038      	movs	r0, r7
 8000c40:	210a      	movs	r1, #10
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c42:	9301      	str	r3, [sp, #4]
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c44:	f7ff fafa 	bl	800023c <__aeabi_uidivmod>
 8000c48:	9b01      	ldr	r3, [sp, #4]
 8000c4a:	b2c9      	uxtb	r1, r1
 8000c4c:	430b      	orrs	r3, r1
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c4e:	0030      	movs	r0, r6
 8000c50:	210a      	movs	r1, #10
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c52:	9301      	str	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c54:	f7ff fa6c 	bl	8000130 <__udivsi3>
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c58:	9b01      	ldr	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c5a:	b2c0      	uxtb	r0, r0
 8000c5c:	0300      	lsls	r0, r0, #12
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c5e:	4303      	orrs	r3, r0
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c60:	210a      	movs	r1, #10
 8000c62:	0030      	movs	r0, r6
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c64:	9301      	str	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c66:	f7ff fae9 	bl	800023c <__aeabi_uidivmod>
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c6a:	9b01      	ldr	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c6c:	b2c9      	uxtb	r1, r1
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c6e:	0038      	movs	r0, r7
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c70:	020e      	lsls	r6, r1, #8
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c72:	210a      	movs	r1, #10
 8000c74:	431e      	orrs	r6, r3
 8000c76:	f7ff fa5b 	bl	8000130 <__udivsi3>
 8000c7a:	b2c0      	uxtb	r0, r0
 8000c7c:	0100      	lsls	r0, r0, #4
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c7e:	210a      	movs	r1, #10
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c80:	4306      	orrs	r6, r0
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c82:	9800      	ldr	r0, [sp, #0]
 8000c84:	f7ff fa54 	bl	8000130 <__udivsi3>
	LL_RTC_WriteReg(RTC, ALRMAR, tr | RTC_ALRMAR_MSK4); // Ignore date
 8000c88:	2380      	movs	r3, #128	@ 0x80
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c8a:	b2c0      	uxtb	r0, r0
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	0500      	lsls	r0, r0, #20
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c90:	4306      	orrs	r6, r0
	LL_RTC_WriteReg(RTC, ALRMAR, tr | RTC_ALRMAR_MSK4); // Ignore date
 8000c92:	061b      	lsls	r3, r3, #24
 8000c94:	431e      	orrs	r6, r3
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000c96:	2380      	movs	r3, #128	@ 0x80
 8000c98:	6426      	str	r6, [r4, #64]	@ 0x40
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000c9a:	65e2      	str	r2, [r4, #92]	@ 0x5c
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000c9c:	69a1      	ldr	r1, [r4, #24]
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	430b      	orrs	r3, r1
 8000ca2:	61a3      	str	r3, [r4, #24]
	HAL_GPIO_WritePin(DHT11_RESET_PORT, DHT11_RESET_PIN, GPIO_PIN_SET);
 8000ca4:	20a0      	movs	r0, #160	@ 0xa0
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000ca6:	23ff      	movs	r3, #255	@ 0xff
 8000ca8:	2102      	movs	r1, #2
 8000caa:	6263      	str	r3, [r4, #36]	@ 0x24
 8000cac:	05c0      	lsls	r0, r0, #23
 8000cae:	6263      	str	r3, [r4, #36]	@ 0x24
 8000cb0:	f001 ffa0 	bl	8002bf4 <HAL_GPIO_WritePin>
	adc_seed(); // for bsp rand
 8000cb4:	f7ff fed2 	bl	8000a5c <adc_seed>
	RCC->APBENR1 |= RCC_APBENR1_PWREN;
 8000cb8:	2380      	movs	r3, #128	@ 0x80
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000cba:	2107      	movs	r1, #7
	RCC->APBENR1 |= RCC_APBENR1_PWREN;
 8000cbc:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8000cbe:	055b      	lsls	r3, r3, #21
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	63eb      	str	r3, [r5, #60]	@ 0x3c
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000cc4:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <BSP_init+0x29c>)
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000cc6:	2001      	movs	r0, #1
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000cc8:	681a      	ldr	r2, [r3, #0]
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000cca:	4240      	negs	r0, r0
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000ccc:	438a      	bics	r2, r1
 8000cce:	601a      	str	r2, [r3, #0]
	PWR->SCR |= PWR_SCR_CWUF; //clear wake up flag
 8000cd0:	222f      	movs	r2, #47	@ 0x2f
 8000cd2:	6999      	ldr	r1, [r3, #24]
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	619a      	str	r2, [r3, #24]
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	0011      	movs	r1, r2
 8000cdc:	f001 fe8c 	bl	80029f8 <HAL_NVIC_SetPriority>
}
 8000ce0:	b00d      	add	sp, #52	@ 0x34
 8000ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ce4:	40014800 	.word	0x40014800
 8000ce8:	40002000 	.word	0x40002000
 8000cec:	40000400 	.word	0x40000400
 8000cf0:	fffefff8 	.word	0xfffefff8
 8000cf4:	ffcfff8f 	.word	0xffcfff8f
 8000cf8:	40000418 	.word	0x40000418
 8000cfc:	e000e100 	.word	0xe000e100
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40012400 	.word	0x40012400
 8000d08:	7fffffe8 	.word	0x7fffffe8
 8000d0c:	40013000 	.word	0x40013000
 8000d10:	ff00ffff 	.word	0xff00ffff
 8000d14:	40002800 	.word	0x40002800
 8000d18:	40021804 	.word	0x40021804
 8000d1c:	40021800 	.word	0x40021800
 8000d20:	fffffeff 	.word	0xfffffeff
 8000d24:	40007000 	.word	0x40007000

08000d28 <BSP_random>:
//............................................................................


uint32_t BSP_random(uint16_t modulo) {
	rndSeed = rndSeed * 25173 + 13849;
 8000d28:	4a07      	ldr	r2, [pc, #28]	@ (8000d48 <BSP_random+0x20>)
uint32_t BSP_random(uint16_t modulo) {
 8000d2a:	0001      	movs	r1, r0
	rndSeed = rndSeed * 25173 + 13849;
 8000d2c:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <BSP_random+0x24>)
 8000d2e:	8810      	ldrh	r0, [r2, #0]
uint32_t BSP_random(uint16_t modulo) {
 8000d30:	b510      	push	{r4, lr}
	rndSeed = rndSeed * 25173 + 13849;
 8000d32:	4343      	muls	r3, r0
 8000d34:	4806      	ldr	r0, [pc, #24]	@ (8000d50 <BSP_random+0x28>)
 8000d36:	181b      	adds	r3, r3, r0
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	8013      	strh	r3, [r2, #0]
	return (rndSeed >> 8) % modulo;
 8000d3c:	0a18      	lsrs	r0, r3, #8
 8000d3e:	f7ff fa7d 	bl	800023c <__aeabi_uidivmod>
 8000d42:	b288      	uxth	r0, r1
}
 8000d44:	bd10      	pop	{r4, pc}
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	00006255 	.word	0x00006255
 8000d50:	00003619 	.word	0x00003619

08000d54 <QF_onStartup>:

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000d54:	21fa      	movs	r1, #250	@ 0xfa
 8000d56:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc8 <QF_onStartup+0x74>)
 8000d58:	0089      	lsls	r1, r1, #2
 8000d5a:	6818      	ldr	r0, [r3, #0]
void QF_onStartup(void) {
 8000d5c:	b510      	push	{r4, lr}
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000d5e:	f7ff f9e7 	bl	8000130 <__udivsi3>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d62:	2380      	movs	r3, #128	@ 0x80
 8000d64:	3801      	subs	r0, #1
 8000d66:	4919      	ldr	r1, [pc, #100]	@ (8000dcc <QF_onStartup+0x78>)
 8000d68:	045b      	lsls	r3, r3, #17
 8000d6a:	4298      	cmp	r0, r3
 8000d6c:	d20c      	bcs.n	8000d88 <QF_onStartup+0x34>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d6e:	4a18      	ldr	r2, [pc, #96]	@ (8000dd0 <QF_onStartup+0x7c>)
 8000d70:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d72:	20c0      	movs	r0, #192	@ 0xc0
 8000d74:	6a0b      	ldr	r3, [r1, #32]
 8000d76:	0600      	lsls	r0, r0, #24
 8000d78:	021b      	lsls	r3, r3, #8
 8000d7a:	0a1b      	lsrs	r3, r3, #8
 8000d7c:	4303      	orrs	r3, r0
 8000d7e:	620b      	str	r3, [r1, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d80:	2300      	movs	r3, #0
 8000d82:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d84:	3307      	adds	r3, #7
 8000d86:	6013      	str	r3, [r2, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d88:	20c7      	movs	r0, #199	@ 0xc7
 8000d8a:	24ff      	movs	r4, #255	@ 0xff
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <QF_onStartup+0x80>)
 8000d8e:	0080      	lsls	r0, r0, #2
 8000d90:	581a      	ldr	r2, [r3, r0]
 8000d92:	43a2      	bics	r2, r4
 8000d94:	501a      	str	r2, [r3, r0]
 8000d96:	3818      	subs	r0, #24
 8000d98:	581a      	ldr	r2, [r3, r0]
 8000d9a:	4c0f      	ldr	r4, [pc, #60]	@ (8000dd8 <QF_onStartup+0x84>)
 8000d9c:	4022      	ands	r2, r4
 8000d9e:	2480      	movs	r4, #128	@ 0x80
 8000da0:	501a      	str	r2, [r3, r0]
 8000da2:	581a      	ldr	r2, [r3, r0]
 8000da4:	0624      	lsls	r4, r4, #24
 8000da6:	0212      	lsls	r2, r2, #8
 8000da8:	0a12      	lsrs	r2, r2, #8
 8000daa:	4322      	orrs	r2, r4
 8000dac:	501a      	str	r2, [r3, r0]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dae:	20c0      	movs	r0, #192	@ 0xc0
 8000db0:	6a0a      	ldr	r2, [r1, #32]
 8000db2:	0600      	lsls	r0, r0, #24
 8000db4:	0212      	lsls	r2, r2, #8
 8000db6:	0a12      	lsrs	r2, r2, #8
 8000db8:	4302      	orrs	r2, r0
 8000dba:	620a      	str	r2, [r1, #32]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dbc:	2220      	movs	r2, #32
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	3260      	adds	r2, #96	@ 0x60
 8000dc2:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(EXTI4_15_IRQn);

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000dc4:	bd10      	pop	{r4, pc}
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	20000208 	.word	0x20000208
 8000dcc:	e000ed00 	.word	0xe000ed00
 8000dd0:	e000e010 	.word	0xe000e010
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	ffff00ff 	.word	0xffff00ff

08000ddc <QK_onIdle>:
void QF_onCleanup(void) {
}

//............................................................................

void QK_onIdle(void) {
 8000ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if(currentState != TETRIS && allowDeepSleep)
 8000dde:	4b16      	ldr	r3, [pc, #88]	@ (8000e38 <QK_onIdle+0x5c>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d026      	beq.n	8000e34 <QK_onIdle+0x58>
 8000de6:	4f15      	ldr	r7, [pc, #84]	@ (8000e3c <QK_onIdle+0x60>)
 8000de8:	783b      	ldrb	r3, [r7, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d022      	beq.n	8000e34 <QK_onIdle+0x58>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000dee:	26a0      	movs	r6, #160	@ 0xa0
 8000df0:	2380      	movs	r3, #128	@ 0x80
	    {
		LL_GPIO_ResetOutputPin(GPIOA, GPIO_PIN_15);
		// Disable SysTick
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8000df2:	2501      	movs	r5, #1

		PWR->SCR |= PWR_SCR_CWUF;
 8000df4:	222f      	movs	r2, #47	@ 0x2f
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8000df6:	4c12      	ldr	r4, [pc, #72]	@ (8000e40 <QK_onIdle+0x64>)
 8000df8:	05f6      	lsls	r6, r6, #23
 8000dfa:	021b      	lsls	r3, r3, #8
 8000dfc:	62b3      	str	r3, [r6, #40]	@ 0x28
 8000dfe:	6823      	ldr	r3, [r4, #0]
 8000e00:	43ab      	bics	r3, r5
 8000e02:	6023      	str	r3, [r4, #0]
		PWR->SCR |= PWR_SCR_CWUF;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <QK_onIdle+0x68>)
 8000e06:	6999      	ldr	r1, [r3, #24]
 8000e08:	430a      	orrs	r2, r1
		PWR->CR1 &= ~PWR_CR1_LPMS_Msk;
 8000e0a:	2107      	movs	r1, #7
		PWR->SCR |= PWR_SCR_CWUF;
 8000e0c:	619a      	str	r2, [r3, #24]
		PWR->CR1 &= ~PWR_CR1_LPMS_Msk;
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	438a      	bics	r2, r1
 8000e12:	601a      	str	r2, [r3, #0]
		SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8000e14:	2304      	movs	r3, #4
 8000e16:	4a0c      	ldr	r2, [pc, #48]	@ (8000e48 <QK_onIdle+0x6c>)
 8000e18:	6911      	ldr	r1, [r2, #16]
 8000e1a:	430b      	orrs	r3, r1
 8000e1c:	6113      	str	r3, [r2, #16]

		__WFI();  // Deep sleep - only RTC alarm wakes
 8000e1e:	bf30      	wfi

		// === Woke from RTC alarm ===
		SystemClock_Config();
 8000e20:	f000 f922 	bl	8001068 <SystemClock_Config>
		SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000e24:	6823      	ldr	r3, [r4, #0]
 8000e26:	431d      	orrs	r5, r3

		// Don't allow deep sleep during sensor sequence
		allowDeepSleep = false;
 8000e28:	2300      	movs	r3, #0
		SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000e2a:	6025      	str	r5, [r4, #0]
		allowDeepSleep = false;
 8000e2c:	703b      	strb	r3, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000e2e:	2380      	movs	r3, #128	@ 0x80
 8000e30:	021b      	lsls	r3, r3, #8
 8000e32:	61b3      	str	r3, [r6, #24]
    // Put the CPU and peripherals to the low-power mode.
    // you might need to customize the clock management for your application,
    // see the datasheet for your particular Cortex-M MCU.
    __WFI(); // Wait-For-Interrupt
#endif
}
 8000e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e36:	46c0      	nop			@ (mov r8, r8)
 8000e38:	2000052d 	.word	0x2000052d
 8000e3c:	2000052c 	.word	0x2000052c
 8000e40:	e000e010 	.word	0xe000e010
 8000e44:	40007000 	.word	0x40007000
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <display_text.constprop.0>:
}




static void display_text(char * text, uint8_t x, uint8_t y) {
 8000e4c:	b513      	push	{r0, r1, r4, lr}
 8000e4e:	0004      	movs	r4, r0
 8000e50:	0008      	movs	r0, r1
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);
 8000e52:	2104      	movs	r1, #4
 8000e54:	f004 fa64 	bl	8005320 <ssd1306_SetCursor>

    ssd1306_WriteString(text, Font_16x26, White);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <display_text.constprop.0+0x20>)
 8000e5c:	9200      	str	r2, [sp, #0]
 8000e5e:	0020      	movs	r0, r4
 8000e60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e62:	f004 fa43 	bl	80052ec <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000e66:	f004 f9b9 	bl	80051dc <ssd1306_UpdateScreen>
}
 8000e6a:	bd13      	pop	{r0, r1, r4, pc}
 8000e6c:	0800619c 	.word	0x0800619c

08000e70 <display_temp>:
{
 8000e70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000e72:	0004      	movs	r4, r0
	ssd1306_Fill(Black);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f004 f9a3 	bl	80051c0 <ssd1306_Fill>
	sprintf(buffer, "%u", temp);
 8000e7a:	0022      	movs	r2, r4
 8000e7c:	4668      	mov	r0, sp
 8000e7e:	4906      	ldr	r1, [pc, #24]	@ (8000e98 <display_temp+0x28>)
 8000e80:	f004 fba8 	bl	80055d4 <siprintf>
	display_text(buffer, 36, 4 );
 8000e84:	4668      	mov	r0, sp
 8000e86:	2124      	movs	r1, #36	@ 0x24
 8000e88:	f7ff ffe0 	bl	8000e4c <display_text.constprop.0>
	display_text("C", 66,4 );
 8000e8c:	2142      	movs	r1, #66	@ 0x42
 8000e8e:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <display_temp+0x2c>)
 8000e90:	f7ff ffdc 	bl	8000e4c <display_text.constprop.0>
}
 8000e94:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	08005f2e 	.word	0x08005f2e
 8000e9c:	08005f31 	.word	0x08005f31

08000ea0 <display_score>:
{
 8000ea0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000ea2:	0002      	movs	r2, r0
	sprintf(buffer, "%u", score);
 8000ea4:	4902      	ldr	r1, [pc, #8]	@ (8000eb0 <display_score+0x10>)
 8000ea6:	4668      	mov	r0, sp
 8000ea8:	f004 fb94 	bl	80055d4 <siprintf>
}
 8000eac:	b005      	add	sp, #20
 8000eae:	bd00      	pop	{pc}
 8000eb0:	08005f2e 	.word	0x08005f2e

08000eb4 <display_win>:
{
 8000eb4:	b510      	push	{r4, lr}
	ssd1306_Fill(Black);
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f004 f982 	bl	80051c0 <ssd1306_Fill>
	display_text("you win!", 10, 4 );
 8000ebc:	210a      	movs	r1, #10
 8000ebe:	4803      	ldr	r0, [pc, #12]	@ (8000ecc <display_win+0x18>)
 8000ec0:	f7ff ffc4 	bl	8000e4c <display_text.constprop.0>
	ssd1306_UpdateScreen();
 8000ec4:	f004 f98a 	bl	80051dc <ssd1306_UpdateScreen>
}
 8000ec8:	bd10      	pop	{r4, pc}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	08005f33 	.word	0x08005f33

08000ed0 <draw_border>:
{
 8000ed0:	b537      	push	{r0, r1, r2, r4, r5, lr}
		if(board->rotate_90)
 8000ed2:	7943      	ldrb	r3, [r0, #5]
{
 8000ed4:	0004      	movs	r4, r0
		if(board->rotate_90)
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d00e      	beq.n	8000ef8 <draw_border+0x28>
			ssd1306_DrawRectangle(board->pos_x, board->pos_y, board->pos_x + (board->height) * board->blockSize, board->pos_y + (board->width) * board->blockSize, White);
 8000eda:	7925      	ldrb	r5, [r4, #4]
 8000edc:	7861      	ldrb	r1, [r4, #1]
 8000ede:	78a3      	ldrb	r3, [r4, #2]
 8000ee0:	78e2      	ldrb	r2, [r4, #3]
 8000ee2:	2401      	movs	r4, #1
 8000ee4:	436b      	muls	r3, r5
 8000ee6:	436a      	muls	r2, r5
 8000ee8:	7800      	ldrb	r0, [r0, #0]
 8000eea:	18cb      	adds	r3, r1, r3
 8000eec:	1882      	adds	r2, r0, r2
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	9400      	str	r4, [sp, #0]
 8000ef4:	f004 fa62 	bl	80053bc <ssd1306_DrawRectangle>
}
 8000ef8:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000efa <draw_pixel_block>:
{
 8000efa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000efc:	000e      	movs	r6, r1
 8000efe:	001f      	movs	r7, r3
	for (size_t i = 0; i < width ; i++)
 8000f00:	2400      	movs	r4, #0
{
 8000f02:	9000      	str	r0, [sp, #0]
 8000f04:	9201      	str	r2, [sp, #4]
	for (size_t i = 0; i < width ; i++)
 8000f06:	9b01      	ldr	r3, [sp, #4]
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d80d      	bhi.n	8000f28 <draw_pixel_block+0x2e>
}
 8000f0c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			ssd1306_DrawPixel(x+i, y+j, White);
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	1971      	adds	r1, r6, r5
 8000f12:	1918      	adds	r0, r3, r4
 8000f14:	2201      	movs	r2, #1
 8000f16:	b2c9      	uxtb	r1, r1
 8000f18:	b2c0      	uxtb	r0, r0
 8000f1a:	f004 f977 	bl	800520c <ssd1306_DrawPixel>
		for (size_t j = 0; j < height ; j++)
 8000f1e:	3501      	adds	r5, #1
 8000f20:	42af      	cmp	r7, r5
 8000f22:	d8f4      	bhi.n	8000f0e <draw_pixel_block+0x14>
	for (size_t i = 0; i < width ; i++)
 8000f24:	3401      	adds	r4, #1
 8000f26:	e7ee      	b.n	8000f06 <draw_pixel_block+0xc>
		for (size_t j = 0; j < height ; j++)
 8000f28:	2500      	movs	r5, #0
 8000f2a:	e7f9      	b.n	8000f20 <draw_pixel_block+0x26>

08000f2c <draw_pixel>:
{
 8000f2c:	b510      	push	{r4, lr}
	ssd1306_DrawPixel(x, y, White);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	f004 f96c 	bl	800520c <ssd1306_DrawPixel>
}
 8000f34:	bd10      	pop	{r4, pc}
	...

08000f38 <draw_line_step>:
{
 8000f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (ls->done) {
 8000f3a:	1d47      	adds	r7, r0, #5
 8000f3c:	7ffe      	ldrb	r6, [r7, #31]
{
 8000f3e:	0004      	movs	r4, r0
    if (ls->done) {
 8000f40:	2e00      	cmp	r6, #0
 8000f42:	d11d      	bne.n	8000f80 <draw_line_step+0x48>
    draw_pixel(ls->x0, ls->y0);
 8000f44:	6841      	ldr	r1, [r0, #4]
 8000f46:	6800      	ldr	r0, [r0, #0]
 8000f48:	b2c9      	uxtb	r1, r1
 8000f4a:	b2c0      	uxtb	r0, r0
 8000f4c:	f7ff ffee 	bl	8000f2c <draw_pixel>
    if (ls->x0 == ls->x1 && ls->y0 == ls->y1) {
 8000f50:	6823      	ldr	r3, [r4, #0]
 8000f52:	469c      	mov	ip, r3
        QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_DONE_SIG), 0);
 8000f54:	4b16      	ldr	r3, [pc, #88]	@ (8000fb0 <draw_line_step+0x78>)
 8000f56:	681d      	ldr	r5, [r3, #0]
    if (ls->x0 == ls->x1 && ls->y0 == ls->y1) {
 8000f58:	68a3      	ldr	r3, [r4, #8]
 8000f5a:	459c      	cmp	ip, r3
 8000f5c:	d111      	bne.n	8000f82 <draw_line_step+0x4a>
 8000f5e:	6862      	ldr	r2, [r4, #4]
 8000f60:	68e3      	ldr	r3, [r4, #12]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d10d      	bne.n	8000f82 <draw_line_step+0x4a>
        ls->done = true;
 8000f66:	2301      	movs	r3, #1
        QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_DONE_SIG), 0);
 8000f68:	2216      	movs	r2, #22
        ls->done = true;
 8000f6a:	77fb      	strb	r3, [r7, #31]
    QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_SIG), 0);
 8000f6c:	4911      	ldr	r1, [pc, #68]	@ (8000fb4 <draw_line_step+0x7c>)
 8000f6e:	2008      	movs	r0, #8
 8000f70:	f003 fb06 	bl	8004580 <QF_newX_>
 8000f74:	2300      	movs	r3, #0
 8000f76:	0001      	movs	r1, r0
 8000f78:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <draw_line_step+0x7c>)
 8000f7a:	0028      	movs	r0, r5
 8000f7c:	f003 fa46 	bl	800440c <QActive_post_>
}
 8000f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (e2 > -ls->dx) {
 8000f82:	6921      	ldr	r1, [r4, #16]
    int e2 = ls->err;
 8000f84:	6a23      	ldr	r3, [r4, #32]
    if (e2 > -ls->dx) {
 8000f86:	424a      	negs	r2, r1
        ls->err -= ls->dy;
 8000f88:	6960      	ldr	r0, [r4, #20]
    if (e2 > -ls->dx) {
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	da04      	bge.n	8000f98 <draw_line_step+0x60>
        ls->err -= ls->dy;
 8000f8e:	1a1a      	subs	r2, r3, r0
 8000f90:	6222      	str	r2, [r4, #32]
        ls->x0 += ls->sx;
 8000f92:	69a2      	ldr	r2, [r4, #24]
 8000f94:	4462      	add	r2, ip
 8000f96:	6022      	str	r2, [r4, #0]
    if (e2 < ls->dy) {
 8000f98:	4283      	cmp	r3, r0
 8000f9a:	da06      	bge.n	8000faa <draw_line_step+0x72>
        ls->err += ls->dx;
 8000f9c:	6a23      	ldr	r3, [r4, #32]
        ls->y0 += ls->sy;
 8000f9e:	69e2      	ldr	r2, [r4, #28]
        ls->err += ls->dx;
 8000fa0:	185b      	adds	r3, r3, r1
 8000fa2:	6223      	str	r3, [r4, #32]
        ls->y0 += ls->sy;
 8000fa4:	6863      	ldr	r3, [r4, #4]
 8000fa6:	189b      	adds	r3, r3, r2
 8000fa8:	6063      	str	r3, [r4, #4]
    QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_SIG), 0);
 8000faa:	2215      	movs	r2, #21
 8000fac:	e7de      	b.n	8000f6c <draw_line_step+0x34>
 8000fae:	46c0      	nop			@ (mov r8, r8)
 8000fb0:	08005fdc 	.word	0x08005fdc
 8000fb4:	0000ffff 	.word	0x0000ffff

08000fb8 <display_dry>:
{
 8000fb8:	b510      	push	{r4, lr}
 8000fba:	0004      	movs	r4, r0
 8000fbc:	b086      	sub	sp, #24
	ssd1306_Fill(Black);
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f004 f8fe 	bl	80051c0 <ssd1306_Fill>
	sprintf(buffer, "%u", dryness_percent);
 8000fc4:	0022      	movs	r2, r4
 8000fc6:	490b      	ldr	r1, [pc, #44]	@ (8000ff4 <display_dry+0x3c>)
 8000fc8:	a802      	add	r0, sp, #8
 8000fca:	f004 fb03 	bl	80055d4 <siprintf>


static void RectangleFill(uint8_t percent) {
	percent = 100U - percent; //invert so dryness is less white block
 8000fce:	2164      	movs	r1, #100	@ 0x64
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000fd0:	207f      	movs	r0, #127	@ 0x7f
	percent = 100U - percent; //invert so dryness is less white block
 8000fd2:	1b0c      	subs	r4, r1, r4
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000fd4:	b2e4      	uxtb	r4, r4
 8000fd6:	4360      	muls	r0, r4
 8000fd8:	f7ff f934 	bl	8000244 <__divsi3>

	ssd1306_FillRectangle(1, 1, x2, SSD1306_HEIGHT-1, White);
 8000fdc:	b2c2      	uxtb	r2, r0
 8000fde:	2001      	movs	r0, #1
 8000fe0:	231f      	movs	r3, #31
 8000fe2:	0001      	movs	r1, r0
 8000fe4:	9000      	str	r0, [sp, #0]
 8000fe6:	f004 fa0c 	bl	8005402 <ssd1306_FillRectangle>
	ssd1306_UpdateScreen();
 8000fea:	f004 f8f7 	bl	80051dc <ssd1306_UpdateScreen>
}
 8000fee:	b006      	add	sp, #24
 8000ff0:	bd10      	pop	{r4, pc}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	08005f2e 	.word	0x08005f2e

08000ff8 <display_tetris_gameover>:
	0x3f, 0xf8, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};
*/

void display_tetris_gameover(void)
{
 8000ff8:	b507      	push	{r0, r1, r2, lr}
	ssd1306_Fill(Black);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f004 f8e0 	bl	80051c0 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,tetris_gameover128x32,128,64,White);
 8001000:	2301      	movs	r3, #1
 8001002:	2100      	movs	r1, #0
 8001004:	9301      	str	r3, [sp, #4]
 8001006:	333f      	adds	r3, #63	@ 0x3f
 8001008:	0008      	movs	r0, r1
 800100a:	4a04      	ldr	r2, [pc, #16]	@ (800101c <display_tetris_gameover+0x24>)
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	3340      	adds	r3, #64	@ 0x40
 8001010:	f004 fa26 	bl	8005460 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8001014:	f004 f8e2 	bl	80051dc <ssd1306_UpdateScreen>
}
 8001018:	bd07      	pop	{r0, r1, r2, pc}
 800101a:	46c0      	nop			@ (mov r8, r8)
 800101c:	20000002 	.word	0x20000002

08001020 <LL_APB1_GRP2_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <LL_APB1_GRP2_EnableClock+0x18>)
{
 8001022:	b082      	sub	sp, #8
  SET_BIT(RCC->APBENR2, Periphs);
 8001024:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001026:	4302      	orrs	r2, r0
 8001028:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800102a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102c:	4018      	ands	r0, r3
 800102e:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8001030:	9b01      	ldr	r3, [sp, #4]
}
 8001032:	b002      	add	sp, #8
 8001034:	4770      	bx	lr
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	40021000 	.word	0x40021000

0800103c <LL_IOP_GRP1_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800103c:	4b05      	ldr	r3, [pc, #20]	@ (8001054 <LL_IOP_GRP1_EnableClock+0x18>)
{
 800103e:	b082      	sub	sp, #8
  SET_BIT(RCC->IOPENR, Periphs);
 8001040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001042:	4302      	orrs	r2, r0
 8001044:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001048:	4018      	ands	r0, r3
 800104a:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 800104c:	9b01      	ldr	r3, [sp, #4]
}
 800104e:	b002      	add	sp, #8
 8001050:	4770      	bx	lr
 8001052:	46c0      	nop			@ (mov r8, r8)
 8001054:	40021000 	.word	0x40021000

08001058 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001058:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800105a:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 800105c:	2100      	movs	r1, #0
 800105e:	4801      	ldr	r0, [pc, #4]	@ (8001064 <Error_Handler+0xc>)
 8001060:	f7ff fb84 	bl	800076c <Q_onError>
 8001064:	08005f3c 	.word	0x08005f3c

08001068 <SystemClock_Config>:
{
 8001068:	b530      	push	{r4, r5, lr}
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800106a:	2507      	movs	r5, #7
 800106c:	2401      	movs	r4, #1
{
 800106e:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001070:	2210      	movs	r2, #16
 8001072:	2100      	movs	r1, #0
 8001074:	a807      	add	r0, sp, #28
 8001076:	f004 facf 	bl	8005618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107a:	2214      	movs	r2, #20
 800107c:	2100      	movs	r1, #0
 800107e:	4668      	mov	r0, sp
 8001080:	f004 faca 	bl	8005618 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001084:	4a0f      	ldr	r2, [pc, #60]	@ (80010c4 <SystemClock_Config+0x5c>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001086:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001088:	6813      	ldr	r3, [r2, #0]
 800108a:	43ab      	bics	r3, r5
 800108c:	4323      	orrs	r3, r4
 800108e:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001090:	2309      	movs	r3, #9
 8001092:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001094:	2380      	movs	r3, #128	@ 0x80
 8001096:	025b      	lsls	r3, r3, #9
 8001098:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800109a:	940b      	str	r4, [sp, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109c:	f002 f958 	bl	8003350 <HAL_RCC_OscConfig>
 80010a0:	2800      	cmp	r0, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config+0x40>
    Error_Handler();
 80010a4:	f7ff ffd8 	bl	8001058 <Error_Handler>
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80010a8:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80010aa:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80010ac:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010ae:	0021      	movs	r1, r4
 80010b0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b2:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80010b4:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010b6:	f002 faa5 	bl	8003604 <HAL_RCC_ClockConfig>
 80010ba:	2800      	cmp	r0, #0
 80010bc:	d1f2      	bne.n	80010a4 <SystemClock_Config+0x3c>
}
 80010be:	b00d      	add	sp, #52	@ 0x34
 80010c0:	bd30      	pop	{r4, r5, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	40022000 	.word	0x40022000

080010c8 <main>:
{
 80010c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ca:	b0c7      	sub	sp, #284	@ 0x11c
  HAL_Init();
 80010cc:	f001 fc82 	bl	80029d4 <HAL_Init>
  SystemClock_Config();
 80010d0:	f7ff ffca 	bl	8001068 <SystemClock_Config>
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80010d4:	22db      	movs	r2, #219	@ 0xdb
 80010d6:	466b      	mov	r3, sp
 80010d8:	2400      	movs	r4, #0
 80010da:	189b      	adds	r3, r3, r2
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	0021      	movs	r1, r4
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80010de:	701c      	strb	r4, [r3, #0]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	3ac3      	subs	r2, #195	@ 0xc3
 80010e2:	a83c      	add	r0, sp, #240	@ 0xf0
 80010e4:	f004 fa98 	bl	8005618 <memset>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 80010e8:	2004      	movs	r0, #4
 80010ea:	f7ff ffa7 	bl	800103c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 80010ee:	2020      	movs	r0, #32
 80010f0:	f7ff ffa4 	bl	800103c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80010f4:	2001      	movs	r0, #1
 80010f6:	f7ff ffa1 	bl	800103c <LL_IOP_GRP1_EnableClock>
  WRITE_REG(GPIOx->BRR, PinMask);
 80010fa:	25a0      	movs	r5, #160	@ 0xa0
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80010fc:	2002      	movs	r0, #2
 80010fe:	f7ff ff9d 	bl	800103c <LL_IOP_GRP1_EnableClock>
 8001102:	2302      	movs	r3, #2
 8001104:	2220      	movs	r2, #32
 8001106:	05ed      	lsls	r5, r5, #23
 8001108:	62ab      	str	r3, [r5, #40]	@ 0x28
  EXTI_InitStruct.LineCommand = ENABLE;
 800110a:	20d8      	movs	r0, #216	@ 0xd8
 800110c:	62aa      	str	r2, [r5, #40]	@ 0x28
 800110e:	2180      	movs	r1, #128	@ 0x80
 8001110:	466a      	mov	r2, sp
 8001112:	2601      	movs	r6, #1
 8001114:	4f52      	ldr	r7, [pc, #328]	@ (8001260 <main+0x198>)
 8001116:	1812      	adds	r2, r2, r0
 8001118:	0209      	lsls	r1, r1, #8
 800111a:	62be      	str	r6, [r7, #40]	@ 0x28
 800111c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800111e:	62a9      	str	r1, [r5, #40]	@ 0x28
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8001120:	9635      	str	r6, [sp, #212]	@ 0xd4
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001122:	4669      	mov	r1, sp
  EXTI_InitStruct.LineCommand = ENABLE;
 8001124:	8016      	strh	r6, [r2, #0]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001126:	22da      	movs	r2, #218	@ 0xda
 8001128:	1889      	adds	r1, r1, r2
 800112a:	700b      	strb	r3, [r1, #0]
  LL_EXTI_Init(&EXTI_InitStruct);
 800112c:	a935      	add	r1, sp, #212	@ 0xd4
 800112e:	0008      	movs	r0, r1
 8001130:	f002 fbfc 	bl	800392c <LL_EXTI_Init>
  EXTI_InitStruct.LineCommand = ENABLE;
 8001134:	4669      	mov	r1, sp
 8001136:	20d8      	movs	r0, #216	@ 0xd8
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 8001138:	2340      	movs	r3, #64	@ 0x40
  EXTI_InitStruct.LineCommand = ENABLE;
 800113a:	1808      	adds	r0, r1, r0
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 800113c:	9335      	str	r3, [sp, #212]	@ 0xd4
  EXTI_InitStruct.LineCommand = ENABLE;
 800113e:	8006      	strh	r6, [r0, #0]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001140:	20da      	movs	r0, #218	@ 0xda
 8001142:	1808      	adds	r0, r1, r0
 8001144:	7006      	strb	r6, [r0, #0]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001146:	a835      	add	r0, sp, #212	@ 0xd4
 8001148:	f002 fbf0 	bl	800392c <LL_EXTI_Init>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800114c:	2003      	movs	r0, #3
  *         @arg @ref LL_EXTI_CONFIG_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(EXTI->EXTICR[Line & 0x03u], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), Port << \
 800114e:	2107      	movs	r1, #7
 8001150:	682b      	ldr	r3, [r5, #0]
 8001152:	4a44      	ldr	r2, [pc, #272]	@ (8001264 <main+0x19c>)
 8001154:	4383      	bics	r3, r0
 8001156:	602b      	str	r3, [r5, #0]
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	4013      	ands	r3, r2
 800115c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800115e:	68eb      	ldr	r3, [r5, #12]
 8001160:	4383      	bics	r3, r0
 8001162:	60eb      	str	r3, [r5, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
  LL_GPIO_Init(DHT11_RESET_GPIO_Port, &GPIO_InitStruct);
 8001166:	a83c      	add	r0, sp, #240	@ 0xf0
 8001168:	4013      	ands	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	4b3e      	ldr	r3, [pc, #248]	@ (8001268 <main+0x1a0>)
 800116e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001170:	438a      	bics	r2, r1
 8001172:	661a      	str	r2, [r3, #96]	@ 0x60
 8001174:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8001176:	4a3d      	ldr	r2, [pc, #244]	@ (800126c <main+0x1a4>)
 8001178:	4011      	ands	r1, r2
 800117a:	2280      	movs	r2, #128	@ 0x80
 800117c:	0252      	lsls	r2, r2, #9
 800117e:	430a      	orrs	r2, r1
 8001180:	665a      	str	r2, [r3, #100]	@ 0x64
  GPIO_InitStruct.Pin = DHT11_RESET_Pin;
 8001182:	2302      	movs	r3, #2
  LL_GPIO_Init(DHT11_RESET_GPIO_Port, &GPIO_InitStruct);
 8001184:	0001      	movs	r1, r0
 8001186:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = DHT11_RESET_Pin;
 8001188:	933c      	str	r3, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800118a:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800118c:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800118e:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001190:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(DHT11_RESET_GPIO_Port, &GPIO_InitStruct);
 8001192:	f002 fc1d 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin;
 8001196:	2004      	movs	r0, #4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001198:	2302      	movs	r3, #2
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin;
 800119a:	903c      	str	r0, [sp, #240]	@ 0xf0
  LL_GPIO_Init(VCP_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 800119c:	a83c      	add	r0, sp, #240	@ 0xf0
 800119e:	0001      	movs	r1, r0
 80011a0:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011a2:	933d      	str	r3, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011a4:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011a6:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011a8:	9440      	str	r4, [sp, #256]	@ 0x100
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80011aa:	9641      	str	r6, [sp, #260]	@ 0x104
  LL_GPIO_Init(VCP_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 80011ac:	f002 fc10 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_USART2_RX_Pin;
 80011b0:	2308      	movs	r3, #8
  LL_GPIO_Init(VCP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80011b2:	a83c      	add	r0, sp, #240	@ 0xf0
 80011b4:	0001      	movs	r1, r0
  GPIO_InitStruct.Pin = VCP_USART2_RX_Pin;
 80011b6:	933c      	str	r3, [sp, #240]	@ 0xf0
  LL_GPIO_Init(VCP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80011b8:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011ba:	3b06      	subs	r3, #6
 80011bc:	933d      	str	r3, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011be:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011c0:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011c2:	9440      	str	r4, [sp, #256]	@ 0x100
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80011c4:	9641      	str	r6, [sp, #260]	@ 0x104
  LL_GPIO_Init(VCP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80011c6:	f002 fc03 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = Water_Pump_Pin;
 80011ca:	2220      	movs	r2, #32
 80011cc:	923c      	str	r2, [sp, #240]	@ 0xf0
  LL_GPIO_Init(Water_Pump_GPIO_Port, &GPIO_InitStruct);
 80011ce:	aa3c      	add	r2, sp, #240	@ 0xf0
 80011d0:	0011      	movs	r1, r2
 80011d2:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011d4:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011d6:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011d8:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011da:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(Water_Pump_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f002 fbf8 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011e0:	2302      	movs	r3, #2
  LL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 80011e2:	aa3c      	add	r2, sp, #240	@ 0xf0
 80011e4:	0011      	movs	r1, r2
 80011e6:	0038      	movs	r0, r7
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011e8:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = CE_Pin;
 80011ea:	963c      	str	r6, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011ec:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011ee:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011f0:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 80011f2:	f002 fbed 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = CSN_Pin;
 80011f6:	2302      	movs	r3, #2
 80011f8:	933c      	str	r3, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011fa:	933e      	str	r3, [sp, #248]	@ 0xf8
  LL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 80011fc:	ab3c      	add	r3, sp, #240	@ 0xf0
 80011fe:	0019      	movs	r1, r3
 8001200:	0038      	movs	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001202:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001204:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001206:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8001208:	f002 fbe2 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800120c:	2180      	movs	r1, #128	@ 0x80
 800120e:	0209      	lsls	r1, r1, #8
 8001210:	913c      	str	r1, [sp, #240]	@ 0xf0
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	0028      	movs	r0, r5
 8001214:	a93c      	add	r1, sp, #240	@ 0xf0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001216:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001218:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800121a:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800121c:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121e:	f002 fbd7 	bl	80039d0 <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001222:	22c1      	movs	r2, #193	@ 0xc1
 8001224:	4912      	ldr	r1, [pc, #72]	@ (8001270 <main+0x1a8>)
 8001226:	0092      	lsls	r2, r2, #2
 8001228:	588b      	ldr	r3, [r1, r2]
 800122a:	4812      	ldr	r0, [pc, #72]	@ (8001274 <main+0x1ac>)
  hi2c1.Instance = I2C1;
 800122c:	4f12      	ldr	r7, [pc, #72]	@ (8001278 <main+0x1b0>)
 800122e:	4003      	ands	r3, r0
 8001230:	508b      	str	r3, [r1, r2]
 8001232:	588b      	ldr	r3, [r1, r2]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001234:	0038      	movs	r0, r7
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	508b      	str	r3, [r1, r2]
  hi2c1.Instance = I2C1;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <main+0x1b4>)
  hi2c1.Init.OwnAddress1 = 0;
 800123e:	60bc      	str	r4, [r7, #8]
  hi2c1.Instance = I2C1;
 8001240:	603b      	str	r3, [r7, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <main+0x1b8>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001244:	60fe      	str	r6, [r7, #12]
  hi2c1.Init.Timing = 0x0090194B;
 8001246:	607b      	str	r3, [r7, #4]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001248:	613c      	str	r4, [r7, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800124a:	617c      	str	r4, [r7, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800124c:	61bc      	str	r4, [r7, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800124e:	61fc      	str	r4, [r7, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001250:	623c      	str	r4, [r7, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001252:	f001 fe1d 	bl	8002e90 <HAL_I2C_Init>
 8001256:	0001      	movs	r1, r0
 8001258:	42a0      	cmp	r0, r4
 800125a:	d013      	beq.n	8001284 <main+0x1bc>
    Error_Handler();
 800125c:	f7ff fefc 	bl	8001058 <Error_Handler>
 8001260:	50000400 	.word	0x50000400
 8001264:	ffffcfff 	.word	0xffffcfff
 8001268:	40021800 	.word	0x40021800
 800126c:	fff8ffff 	.word	0xfff8ffff
 8001270:	e000e100 	.word	0xe000e100
 8001274:	ffff00ff 	.word	0xffff00ff
 8001278:	200004d8 	.word	0x200004d8
 800127c:	40005400 	.word	0x40005400
 8001280:	0090194b 	.word	0x0090194b
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001284:	0038      	movs	r0, r7
 8001286:	f002 f819 	bl	80032bc <HAL_I2CEx_ConfigAnalogFilter>
 800128a:	1e01      	subs	r1, r0, #0
 800128c:	d1e6      	bne.n	800125c <main+0x194>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800128e:	0038      	movs	r0, r7
 8001290:	f002 f83a 	bl	8003308 <HAL_I2CEx_ConfigDigitalFilter>
 8001294:	1e04      	subs	r4, r0, #0
 8001296:	d1e1      	bne.n	800125c <main+0x194>
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001298:	2710      	movs	r7, #16
 800129a:	0001      	movs	r1, r0
 800129c:	003a      	movs	r2, r7
 800129e:	a80c      	add	r0, sp, #48	@ 0x30
 80012a0:	f004 f9ba 	bl	8005618 <memset>
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80012a4:	0021      	movs	r1, r4
 80012a6:	2218      	movs	r2, #24
 80012a8:	a81b      	add	r0, sp, #108	@ 0x6c
 80012aa:	f004 f9b5 	bl	8005618 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	0021      	movs	r1, r4
 80012b0:	2218      	movs	r2, #24
 80012b2:	a821      	add	r0, sp, #132	@ 0x84
 80012b4:	f004 f9b0 	bl	8005618 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b8:	0021      	movs	r1, r4
 80012ba:	2218      	movs	r2, #24
 80012bc:	a836      	add	r0, sp, #216	@ 0xd8
 80012be:	f004 f9ab 	bl	8005618 <memset>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012c2:	2320      	movs	r3, #32
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c4:	a835      	add	r0, sp, #212	@ 0xd4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012c6:	9335      	str	r3, [sp, #212]	@ 0xd4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c8:	f002 fa5e 	bl	8003788 <HAL_RCCEx_PeriphCLKConfig>
 80012cc:	1e04      	subs	r4, r0, #0
 80012ce:	d1c5      	bne.n	800125c <main+0x194>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC);
 80012d0:	2080      	movs	r0, #128	@ 0x80
 80012d2:	0340      	lsls	r0, r0, #13
 80012d4:	f7ff fea4 	bl	8001020 <LL_APB1_GRP2_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80012d8:	0030      	movs	r0, r6
 80012da:	f7ff feaf 	bl	800103c <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012de:	2303      	movs	r3, #3
  LL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 80012e0:	0028      	movs	r0, r5
 80012e2:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Pin = ADC_MOIST_Pin;
 80012e4:	9721      	str	r7, [sp, #132]	@ 0x84
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012e6:	9322      	str	r3, [sp, #136]	@ 0x88
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012e8:	9425      	str	r4, [sp, #148]	@ 0x94
  LL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 80012ea:	f002 fb71 	bl	80039d0 <LL_GPIO_Init>
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 80012ee:	2380      	movs	r3, #128	@ 0x80
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80012f0:	4de1      	ldr	r5, [pc, #900]	@ (8001678 <main+0x5b0>)
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 80012f2:	05db      	lsls	r3, r3, #23
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80012f4:	a90c      	add	r1, sp, #48	@ 0x30
 80012f6:	0028      	movs	r0, r5
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 80012f8:	930c      	str	r3, [sp, #48]	@ 0x30
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80012fa:	940d      	str	r4, [sp, #52]	@ 0x34
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80012fc:	940e      	str	r4, [sp, #56]	@ 0x38
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80012fe:	940f      	str	r4, [sp, #60]	@ 0x3c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001300:	f002 facc 	bl	800389c <LL_ADC_Init>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD, Configurability);
 8001304:	68eb      	ldr	r3, [r5, #12]
 8001306:	4add      	ldr	r2, [pc, #884]	@ (800167c <main+0x5b4>)
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001308:	0028      	movs	r0, r5
 800130a:	4013      	ands	r3, r2
 800130c:	60eb      	str	r3, [r5, #12]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800130e:	23f0      	movs	r3, #240	@ 0xf0
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001310:	a91b      	add	r1, sp, #108	@ 0x6c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001312:	931c      	str	r3, [sp, #112]	@ 0x70
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001314:	941b      	str	r4, [sp, #108]	@ 0x6c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001316:	941d      	str	r4, [sp, #116]	@ 0x74
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001318:	941e      	str	r4, [sp, #120]	@ 0x78
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 800131a:	941f      	str	r4, [sp, #124]	@ 0x7c
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800131c:	9420      	str	r4, [sp, #128]	@ 0x80
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 800131e:	f002 fad9 	bl	80038d4 <LL_ADC_REG_Init>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 8001322:	2204      	movs	r2, #4
 8001324:	68eb      	ldr	r3, [r5, #12]
 8001326:	4393      	bics	r3, r2
 8001328:	60eb      	str	r3, [r5, #12]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 800132a:	692b      	ldr	r3, [r5, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode);
 800132c:	4ad4      	ldr	r2, [pc, #848]	@ (8001680 <main+0x5b8>)
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 800132e:	43b3      	bics	r3, r6
 8001330:	612b      	str	r3, [r5, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode);
 8001332:	692b      	ldr	r3, [r5, #16]
 8001334:	4013      	ands	r3, r2
 8001336:	612b      	str	r3, [r5, #16]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001338:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800133a:	431f      	orrs	r7, r3
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
 800133c:	2380      	movs	r3, #128	@ 0x80
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800133e:	62af      	str	r7, [r5, #40]	@ 0x28
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
 8001340:	019b      	lsls	r3, r3, #6
 8001342:	682a      	ldr	r2, [r5, #0]
 8001344:	421a      	tst	r2, r3
 8001346:	d0fc      	beq.n	8001342 <main+0x27a>
  MODIFY_REG(ADCx->SMPR,
 8001348:	2607      	movs	r6, #7
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800134a:	2404      	movs	r4, #4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800134c:	2708      	movs	r7, #8
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_CCRDY);
 800134e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(ADCx->SMPR,
 8001350:	696b      	ldr	r3, [r5, #20]
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001352:	2100      	movs	r1, #0
 8001354:	43b3      	bics	r3, r6
 8001356:	616b      	str	r3, [r5, #20]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8001358:	686b      	ldr	r3, [r5, #4]
 800135a:	a83c      	add	r0, sp, #240	@ 0xf0
 800135c:	43a3      	bics	r3, r4
 800135e:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8001360:	686b      	ldr	r3, [r5, #4]
 8001362:	43bb      	bics	r3, r7
 8001364:	606b      	str	r3, [r5, #4]
  MODIFY_REG(ADCx->CR,
 8001366:	68aa      	ldr	r2, [r5, #8]
 8001368:	4bc6      	ldr	r3, [pc, #792]	@ (8001684 <main+0x5bc>)
 800136a:	401a      	ands	r2, r3
 800136c:	2380      	movs	r3, #128	@ 0x80
 800136e:	055b      	lsls	r3, r3, #21
 8001370:	4313      	orrs	r3, r2
 8001372:	60ab      	str	r3, [r5, #8]
 8001374:	2228      	movs	r2, #40	@ 0x28
 8001376:	f004 f94f 	bl	8005618 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137a:	2218      	movs	r2, #24
 800137c:	2100      	movs	r1, #0
 800137e:	a815      	add	r0, sp, #84	@ 0x54
 8001380:	f004 f94a 	bl	8005618 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001384:	2218      	movs	r2, #24
 8001386:	2100      	movs	r1, #0
 8001388:	a82f      	add	r0, sp, #188	@ 0xbc
 800138a:	f004 f945 	bl	8005618 <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800138e:	a82e      	add	r0, sp, #184	@ 0xb8
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8001390:	942e      	str	r4, [sp, #184]	@ 0xb8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001392:	f002 f9f9 	bl	8003788 <HAL_RCCEx_PeriphCLKConfig>
 8001396:	1e04      	subs	r4, r0, #0
 8001398:	d000      	beq.n	800139c <main+0x2d4>
 800139a:	e75f      	b.n	800125c <main+0x194>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800139c:	2080      	movs	r0, #128	@ 0x80
 800139e:	0140      	lsls	r0, r0, #5
 80013a0:	f7ff fe3e 	bl	8001020 <LL_APB1_GRP2_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f7ff fe49 	bl	800103c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80013aa:	2002      	movs	r0, #2
 80013ac:	f7ff fe46 	bl	800103c <LL_IOP_GRP1_EnableClock>
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b0:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80013b2:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013b4:	2502      	movs	r5, #2
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	a915      	add	r1, sp, #84	@ 0x54
 80013b8:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80013ba:	9315      	str	r3, [sp, #84]	@ 0x54
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013bc:	9516      	str	r5, [sp, #88]	@ 0x58
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013be:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013c0:	9418      	str	r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013c2:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 80013c4:	941a      	str	r4, [sp, #104]	@ 0x68
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f002 fb03 	bl	80039d0 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80013ca:	2080      	movs	r0, #128	@ 0x80
 80013cc:	9015      	str	r0, [sp, #84]	@ 0x54
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ce:	20a0      	movs	r0, #160	@ 0xa0
 80013d0:	a915      	add	r1, sp, #84	@ 0x54
 80013d2:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013d4:	9516      	str	r5, [sp, #88]	@ 0x58
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013d6:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013d8:	9418      	str	r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013da:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 80013dc:	941a      	str	r4, [sp, #104]	@ 0x68
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013de:	f002 faf7 	bl	80039d0 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e2:	a915      	add	r1, sp, #84	@ 0x54
 80013e4:	48a8      	ldr	r0, [pc, #672]	@ (8001688 <main+0x5c0>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80013e6:	9715      	str	r7, [sp, #84]	@ 0x54
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013e8:	9516      	str	r5, [sp, #88]	@ 0x58
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013ea:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013ec:	9418      	str	r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013ee:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 80013f0:	941a      	str	r4, [sp, #104]	@ 0x68
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f2:	f002 faed 	bl	80039d0 <LL_GPIO_Init>
 80013f6:	22c6      	movs	r2, #198	@ 0xc6
 80013f8:	49a4      	ldr	r1, [pc, #656]	@ (800168c <main+0x5c4>)
 80013fa:	0092      	lsls	r2, r2, #2
 80013fc:	588b      	ldr	r3, [r1, r2]
 80013fe:	4da4      	ldr	r5, [pc, #656]	@ (8001690 <main+0x5c8>)
 8001400:	402b      	ands	r3, r5
 8001402:	508b      	str	r3, [r1, r2]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001404:	2382      	movs	r3, #130	@ 0x82
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001406:	2180      	movs	r1, #128	@ 0x80
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8001408:	2510      	movs	r5, #16
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	933d      	str	r3, [sp, #244]	@ 0xf4
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800140e:	23e0      	movs	r3, #224	@ 0xe0
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001410:	0089      	lsls	r1, r1, #2
  SPI_InitStruct.CRCPoly = 7;
 8001412:	9645      	str	r6, [sp, #276]	@ 0x114
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001414:	ae3c      	add	r6, sp, #240	@ 0xf0
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001416:	9141      	str	r1, [sp, #260]	@ 0x104
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001418:	0031      	movs	r1, r6
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800141a:	2610      	movs	r6, #16
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 800141c:	9542      	str	r5, [sp, #264]	@ 0x108
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800141e:	4d9d      	ldr	r5, [pc, #628]	@ (8001694 <main+0x5cc>)
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001420:	00db      	lsls	r3, r3, #3
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001422:	0028      	movs	r0, r5
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001424:	943c      	str	r4, [sp, #240]	@ 0xf0
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001426:	933e      	str	r3, [sp, #248]	@ 0xf8
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001428:	943f      	str	r4, [sp, #252]	@ 0xfc
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800142a:	9440      	str	r4, [sp, #256]	@ 0x100
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800142c:	9443      	str	r4, [sp, #268]	@ 0x10c
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800142e:	9444      	str	r4, [sp, #272]	@ 0x110
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001430:	f002 fd2a 	bl	8003e88 <LL_SPI_Init>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 8001434:	2080      	movs	r0, #128	@ 0x80
 8001436:	686b      	ldr	r3, [r5, #4]
 8001438:	02c0      	lsls	r0, r0, #11
 800143a:	43b3      	bics	r3, r6
 800143c:	606b      	str	r3, [r5, #4]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800143e:	686b      	ldr	r3, [r5, #4]
  TIM_InitStruct.Prescaler = 47;
 8001440:	361f      	adds	r6, #31
 8001442:	433b      	orrs	r3, r7
 8001444:	606b      	str	r3, [r5, #4]
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8001446:	4d94      	ldr	r5, [pc, #592]	@ (8001698 <main+0x5d0>)
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 8001448:	f7ff fdea 	bl	8001020 <LL_APB1_GRP2_EnableClock>
  TIM_InitStruct.Autoreload = 65535;
 800144c:	4f93      	ldr	r7, [pc, #588]	@ (800169c <main+0x5d4>)
  TIM_InitStruct.Prescaler = 47;
 800144e:	963c      	str	r6, [sp, #240]	@ 0xf0
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8001450:	ae3c      	add	r6, sp, #240	@ 0xf0
 8001452:	0031      	movs	r1, r6
 8001454:	0028      	movs	r0, r5
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001456:	943d      	str	r4, [sp, #244]	@ 0xf4
  TIM_InitStruct.Autoreload = 65535;
 8001458:	973e      	str	r7, [sp, #248]	@ 0xf8
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800145a:	943f      	str	r4, [sp, #252]	@ 0xfc
  TIM_InitStruct.RepetitionCounter = 0;
 800145c:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 800145e:	f002 fd53 	bl	8003f08 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001462:	2080      	movs	r0, #128	@ 0x80
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001464:	2601      	movs	r6, #1
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001466:	682b      	ldr	r3, [r5, #0]
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001468:	0021      	movs	r1, r4
 800146a:	4383      	bics	r3, r0
 800146c:	602b      	str	r3, [r5, #0]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800146e:	696b      	ldr	r3, [r5, #20]
 8001470:	2214      	movs	r2, #20
 8001472:	4333      	orrs	r3, r6
 8001474:	ae35      	add	r6, sp, #212	@ 0xd4
 8001476:	616b      	str	r3, [r5, #20]
 8001478:	0030      	movs	r0, r6
 800147a:	f004 f8cd 	bl	8005618 <memset>
  SET_BIT(RCC->APBENR1, Periphs);
 800147e:	2202      	movs	r2, #2
 8001480:	4d87      	ldr	r5, [pc, #540]	@ (80016a0 <main+0x5d8>)
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8001482:	2004      	movs	r0, #4
 8001484:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001486:	4313      	orrs	r3, r2
 8001488:	63eb      	str	r3, [r5, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800148a:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800148c:	4013      	ands	r3, r2
 800148e:	9306      	str	r3, [sp, #24]
  (void)tmpreg;
 8001490:	9b06      	ldr	r3, [sp, #24]
 8001492:	f7ff fdd3 	bl	800103c <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001496:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001498:	2202      	movs	r2, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800149a:	933c      	str	r3, [sp, #240]	@ 0xf0
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149c:	ab3c      	add	r3, sp, #240	@ 0xf0
 800149e:	0019      	movs	r1, r3
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80014a0:	923d      	str	r2, [sp, #244]	@ 0xf4
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a2:	4880      	ldr	r0, [pc, #512]	@ (80016a4 <main+0x5dc>)
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80014a4:	3a01      	subs	r2, #1
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014a6:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014a8:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014aa:	9440      	str	r4, [sp, #256]	@ 0x100
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80014ac:	9241      	str	r2, [sp, #260]	@ 0x104
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ae:	f002 fa8f 	bl	80039d0 <LL_GPIO_Init>
  TIM_InitStruct.Prescaler = 47;
 80014b2:	222f      	movs	r2, #47	@ 0x2f
 80014b4:	8032      	strh	r2, [r6, #0]
  TIM_InitStruct.Autoreload = 65535;
 80014b6:	9737      	str	r7, [sp, #220]	@ 0xdc
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80014b8:	4f7b      	ldr	r7, [pc, #492]	@ (80016a8 <main+0x5e0>)
 80014ba:	0031      	movs	r1, r6
 80014bc:	0038      	movs	r0, r7
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80014be:	9436      	str	r4, [sp, #216]	@ 0xd8
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80014c0:	9438      	str	r4, [sp, #224]	@ 0xe0
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80014c2:	f002 fd21 	bl	8003f08 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80014c6:	2080      	movs	r0, #128	@ 0x80
 80014c8:	683b      	ldr	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80014ca:	4a78      	ldr	r2, [pc, #480]	@ (80016ac <main+0x5e4>)
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80014cc:	4383      	bics	r3, r0
 80014ce:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80014d0:	68bb      	ldr	r3, [r7, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80014d2:	21f0      	movs	r1, #240	@ 0xf0
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80014d4:	4013      	ands	r3, r2
 80014d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80014d8:	68ba      	ldr	r2, [r7, #8]
 80014da:	4b75      	ldr	r3, [pc, #468]	@ (80016b0 <main+0x5e8>)
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80014dc:	2601      	movs	r6, #1
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80014de:	401a      	ands	r2, r3
 80014e0:	2350      	movs	r3, #80	@ 0x50
 80014e2:	4313      	orrs	r3, r2
 80014e4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	4a72      	ldr	r2, [pc, #456]	@ (80016b4 <main+0x5ec>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	2204      	movs	r2, #4
 80014ee:	4313      	orrs	r3, r2
 80014f0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80014f2:	4b71      	ldr	r3, [pc, #452]	@ (80016b8 <main+0x5f0>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	438a      	bics	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80014fa:	6a3a      	ldr	r2, [r7, #32]
 80014fc:	39e6      	subs	r1, #230	@ 0xe6
 80014fe:	430a      	orrs	r2, r1
 8001500:	623a      	str	r2, [r7, #32]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	3136      	adds	r1, #54	@ 0x36
 8001506:	438a      	bics	r2, r1
 8001508:	60fa      	str	r2, [r7, #12]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	496b      	ldr	r1, [pc, #428]	@ (80016bc <main+0x5f4>)
 800150e:	400a      	ands	r2, r1
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001510:	2170      	movs	r1, #112	@ 0x70
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 8001512:	60fa      	str	r2, [r7, #12]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	438a      	bics	r2, r1
 8001518:	607a      	str	r2, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800151a:	68ba      	ldr	r2, [r7, #8]
  LL_RTC_InitTypeDef RTC_InitStruct = {0};
 800151c:	0021      	movs	r1, r4
 800151e:	4382      	bics	r2, r0
 8001520:	60ba      	str	r2, [r7, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001522:	2703      	movs	r7, #3
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	a809      	add	r0, sp, #36	@ 0x24
 8001528:	43ba      	bics	r2, r7
 800152a:	4332      	orrs	r2, r6
 800152c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	3709      	adds	r7, #9
 8001532:	43ba      	bics	r2, r7
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	003a      	movs	r2, r7
 8001538:	f004 f86e 	bl	8005618 <memset>
  LL_RTC_AlarmTypeDef RTC_AlarmStruct = {0};
 800153c:	ae10      	add	r6, sp, #64	@ 0x40
  LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 800153e:	0021      	movs	r1, r4
 8001540:	2208      	movs	r2, #8
 8001542:	a807      	add	r0, sp, #28
 8001544:	f004 f868 	bl	8005618 <memset>
  LL_RTC_AlarmTypeDef RTC_AlarmStruct = {0};
 8001548:	0021      	movs	r1, r4
 800154a:	2214      	movs	r2, #20
 800154c:	0030      	movs	r0, r6
  LL_RTC_DateTypeDef RTC_DateStruct = {0};
 800154e:	9405      	str	r4, [sp, #20]
  LL_RTC_AlarmTypeDef RTC_AlarmStruct = {0};
 8001550:	f004 f862 	bl	8005618 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001554:	0021      	movs	r1, r4
 8001556:	2214      	movs	r2, #20
 8001558:	a828      	add	r0, sp, #160	@ 0xa0
 800155a:	f004 f85d 	bl	8005618 <memset>
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800155e:	2380      	movs	r3, #128	@ 0x80
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001560:	2140      	movs	r1, #64	@ 0x40
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	932d      	str	r3, [sp, #180]	@ 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001566:	ab27      	add	r3, sp, #156	@ 0x9c
 8001568:	0018      	movs	r0, r3
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800156a:	9127      	str	r1, [sp, #156]	@ 0x9c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800156c:	f002 f90c 	bl	8003788 <HAL_RCCEx_PeriphCLKConfig>
 8001570:	1e04      	subs	r4, r0, #0
 8001572:	d000      	beq.n	8001576 <main+0x4ae>
 8001574:	e672      	b.n	800125c <main+0x194>
  * @rmtoll CSR1         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->CSR1, RCC_CSR1_RTCEN);
 8001576:	2380      	movs	r3, #128	@ 0x80
 8001578:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	4313      	orrs	r3, r2
  SET_BIT(RCC->APBENR1, Periphs);
 800157e:	2280      	movs	r2, #128	@ 0x80
 8001580:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8001582:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001584:	00d2      	lsls	r2, r2, #3
 8001586:	4313      	orrs	r3, r2
 8001588:	63eb      	str	r3, [r5, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800158a:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800158c:	483f      	ldr	r0, [pc, #252]	@ (800168c <main+0x5c4>)
 800158e:	4013      	ands	r3, r2
 8001590:	3a01      	subs	r2, #1
 8001592:	933c      	str	r3, [sp, #240]	@ 0xf0
 8001594:	3aff      	subs	r2, #255	@ 0xff
  (void)tmpreg;
 8001596:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8001598:	4949      	ldr	r1, [pc, #292]	@ (80016c0 <main+0x5f8>)
 800159a:	5883      	ldr	r3, [r0, r2]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 800159c:	4d49      	ldr	r5, [pc, #292]	@ (80016c4 <main+0x5fc>)
 800159e:	400b      	ands	r3, r1
 80015a0:	5083      	str	r3, [r0, r2]
  RTC_InitStruct.AsynchPrescaler = 127;
 80015a2:	237f      	movs	r3, #127	@ 0x7f
  LL_RTC_Init(RTC, &RTC_InitStruct);
 80015a4:	a909      	add	r1, sp, #36	@ 0x24
  RTC_InitStruct.AsynchPrescaler = 127;
 80015a6:	930a      	str	r3, [sp, #40]	@ 0x28
  LL_RTC_Init(RTC, &RTC_InitStruct);
 80015a8:	0028      	movs	r0, r5
  RTC_InitStruct.SynchPrescaler = 255;
 80015aa:	3380      	adds	r3, #128	@ 0x80
 80015ac:	930b      	str	r3, [sp, #44]	@ 0x2c
  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 80015ae:	9409      	str	r4, [sp, #36]	@ 0x24
  LL_RTC_Init(RTC, &RTC_InitStruct);
 80015b0:	f002 fb20 	bl	8003bf4 <LL_RTC_Init>
  RTC_TimeStruct.Hours = 0x0;
 80015b4:	466b      	mov	r3, sp
  RTC_TimeStruct.Seconds = 0x0;
 80015b6:	2122      	movs	r1, #34	@ 0x22
  RTC_TimeStruct.Hours = 0x0;
 80015b8:	841c      	strh	r4, [r3, #32]
  RTC_TimeStruct.Seconds = 0x0;
 80015ba:	185b      	adds	r3, r3, r1
 80015bc:	701c      	strb	r4, [r3, #0]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_TimeStruct);
 80015be:	ab07      	add	r3, sp, #28
 80015c0:	001a      	movs	r2, r3
 80015c2:	0028      	movs	r0, r5
 80015c4:	3921      	subs	r1, #33	@ 0x21
 80015c6:	f002 fb87 	bl	8003cd8 <LL_RTC_TIME_Init>
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 80015ca:	4b3f      	ldr	r3, [pc, #252]	@ (80016c8 <main+0x600>)
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_DateStruct);
 80015cc:	aa05      	add	r2, sp, #20
 80015ce:	2101      	movs	r1, #1
 80015d0:	0028      	movs	r0, r5
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 80015d2:	9305      	str	r3, [sp, #20]
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_DateStruct);
 80015d4:	f002 fbea 	bl	8003dac <LL_RTC_DATE_Init>
  RTC_AlarmStruct.AlarmDateWeekDay = 0x1;
 80015d8:	2201      	movs	r2, #1
  LL_RTC_ALMA_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_AlarmStruct);
 80015da:	2101      	movs	r1, #1
  RTC_AlarmStruct.AlarmDateWeekDay = 0x1;
 80015dc:	7432      	strb	r2, [r6, #16]
  LL_RTC_ALMA_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_AlarmStruct);
 80015de:	0028      	movs	r0, r5
 80015e0:	0032      	movs	r2, r6
  RTC_AlarmStruct.AlarmTime.Hours = 0x0;
 80015e2:	80b4      	strh	r4, [r6, #4]
  RTC_AlarmStruct.AlarmTime.Seconds = 0x0;
 80015e4:	71b4      	strb	r4, [r6, #6]
  RTC_AlarmStruct.AlarmMask = LL_RTC_ALMA_MASK_NONE;
 80015e6:	9412      	str	r4, [sp, #72]	@ 0x48
  RTC_AlarmStruct.AlarmDateWeekDaySel = LL_RTC_ALMA_DATEWEEKDAYSEL_DATE;
 80015e8:	9413      	str	r4, [sp, #76]	@ 0x4c
  LL_RTC_ALMA_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_AlarmStruct);
 80015ea:	f002 fa41 	bl	8003a70 <LL_RTC_ALMA_Init>
  SET_BIT(RTCx->CR, RTC_CR_ALRAIE);
 80015ee:	2280      	movs	r2, #128	@ 0x80
 80015f0:	69ab      	ldr	r3, [r5, #24]
 80015f2:	0152      	lsls	r2, r2, #5
 80015f4:	4313      	orrs	r3, r2
 80015f6:	61ab      	str	r3, [r5, #24]
  CLEAR_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU);
 80015f8:	69ab      	ldr	r3, [r5, #24]
 80015fa:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <main+0x5b8>)
 80015fc:	4013      	ands	r3, r2
 80015fe:	61ab      	str	r3, [r5, #24]
  MODIFY_REG(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL, Frequency);
 8001600:	69aa      	ldr	r2, [r5, #24]
 8001602:	4b32      	ldr	r3, [pc, #200]	@ (80016cc <main+0x604>)
 8001604:	401a      	ands	r2, r3
 8001606:	2380      	movs	r3, #128	@ 0x80
 8001608:	041b      	lsls	r3, r3, #16
 800160a:	4313      	orrs	r3, r2
 800160c:	61ab      	str	r3, [r5, #24]
  QF_init();       // initialize the framework and the underlying RT kernel
 800160e:	f003 fadd 	bl	8004bcc <QF_init>
  BSP_init();      // initialize the BSP
 8001612:	f7ff fa39 	bl	8000a88 <BSP_init>
  QF_poolInit(sensorEvtPoolSto, sizeof(sensorEvtPoolSto), sizeof(sensorEvtPoolSto[0]));
 8001616:	003a      	movs	r2, r7
 8001618:	2130      	movs	r1, #48	@ 0x30
 800161a:	482d      	ldr	r0, [pc, #180]	@ (80016d0 <main+0x608>)
 800161c:	f002 ff80 	bl	8004520 <QF_poolInit>
  Main_App_ctor(&MainApp_inst);
 8001620:	4f2c      	ldr	r7, [pc, #176]	@ (80016d4 <main+0x60c>)
 8001622:	0038      	movs	r0, r7
 8001624:	f000 fc7e 	bl	8001f24 <Main_App_ctor>
  Sensor_ctor(&Sensor_inst);
 8001628:	4e2b      	ldr	r6, [pc, #172]	@ (80016d8 <main+0x610>)
 800162a:	0030      	movs	r0, r6
 800162c:	f000 fcaa 	bl	8001f84 <Sensor_ctor>
  RFButton_ctor(&RFButton_inst);
 8001630:	4d2a      	ldr	r5, [pc, #168]	@ (80016dc <main+0x614>)
 8001632:	0028      	movs	r0, r5
 8001634:	f000 fcc4 	bl	8001fc0 <RFButton_ctor>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8001638:	0038      	movs	r0, r7
 800163a:	231e      	movs	r3, #30
 800163c:	2101      	movs	r1, #1
 800163e:	4a28      	ldr	r2, [pc, #160]	@ (80016e0 <main+0x618>)
 8001640:	9402      	str	r4, [sp, #8]
 8001642:	9401      	str	r4, [sp, #4]
 8001644:	9400      	str	r4, [sp, #0]
 8001646:	f003 fae3 	bl	8004c10 <QActive_start>
      QACTIVE_START(&Sensor_inst,           // AO pointer
 800164a:	0030      	movs	r0, r6
 800164c:	2310      	movs	r3, #16
 800164e:	2103      	movs	r1, #3
 8001650:	4a24      	ldr	r2, [pc, #144]	@ (80016e4 <main+0x61c>)
 8001652:	9402      	str	r4, [sp, #8]
 8001654:	9401      	str	r4, [sp, #4]
 8001656:	9400      	str	r4, [sp, #0]
 8001658:	f003 fada 	bl	8004c10 <QActive_start>
      QACTIVE_START(&RFButton_inst,           // AO pointer
 800165c:	2305      	movs	r3, #5
 800165e:	2102      	movs	r1, #2
 8001660:	0028      	movs	r0, r5
 8001662:	4a21      	ldr	r2, [pc, #132]	@ (80016e8 <main+0x620>)
 8001664:	9402      	str	r4, [sp, #8]
 8001666:	9401      	str	r4, [sp, #4]
 8001668:	9400      	str	r4, [sp, #0]
 800166a:	f003 fad1 	bl	8004c10 <QActive_start>
  return QF_run(); // run the QF application
 800166e:	f003 fab9 	bl	8004be4 <QF_run>
}
 8001672:	b047      	add	sp, #284	@ 0x11c
 8001674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	40012400 	.word	0x40012400
 800167c:	ffdfffff 	.word	0xffdfffff
 8001680:	dfffffff 	.word	0xdfffffff
 8001684:	6fffffe8 	.word	0x6fffffe8
 8001688:	50000400 	.word	0x50000400
 800168c:	e000e100 	.word	0xe000e100
 8001690:	ffff00ff 	.word	0xffff00ff
 8001694:	40013000 	.word	0x40013000
 8001698:	40014800 	.word	0x40014800
 800169c:	0000ffff 	.word	0x0000ffff
 80016a0:	40021000 	.word	0x40021000
 80016a4:	50000800 	.word	0x50000800
 80016a8:	40000400 	.word	0x40000400
 80016ac:	fffebff8 	.word	0xfffebff8
 80016b0:	ffcfff8f 	.word	0xffcfff8f
 80016b4:	fffefff8 	.word	0xfffefff8
 80016b8:	40000418 	.word	0x40000418
 80016bc:	ffffbfff 	.word	0xffffbfff
 80016c0:	ff00ffff 	.word	0xff00ffff
 80016c4:	40002800 	.word	0x40002800
 80016c8:	00010101 	.word	0x00010101
 80016cc:	ff77ffff 	.word	0xff77ffff
 80016d0:	200003dc 	.word	0x200003dc
 80016d4:	20000530 	.word	0x20000530
 80016d8:	200006f8 	.word	0x200006f8
 80016dc:	200006d4 	.word	0x200006d4
 80016e0:	20000460 	.word	0x20000460
 80016e4:	20000420 	.word	0x20000420
 80016e8:	2000040c 	.word	0x2000040c

080016ec <MainApp_initial>:
}

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
    //${AOs::MainApp::SM::initial}
    allowDeepSleep = false;
 80016ec:	2200      	movs	r2, #0
 80016ee:	4b03      	ldr	r3, [pc, #12]	@ (80016fc <MainApp_initial+0x10>)
 80016f0:	701a      	strb	r2, [r3, #0]
    return Q_TRAN(&MainApp_display);
 80016f2:	4b03      	ldr	r3, [pc, #12]	@ (8001700 <MainApp_initial+0x14>)
 80016f4:	6083      	str	r3, [r0, #8]
}
 80016f6:	2003      	movs	r0, #3
 80016f8:	4770      	bx	lr
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	2000052c 	.word	0x2000052c
 8001700:	08001919 	.word	0x08001919

08001704 <MainApp_tetris>:
}

//${AOs::MainApp::SM::tetris} ................................................
QState MainApp_tetris(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8001704:	8809      	ldrh	r1, [r1, #0]
QState MainApp_tetris(MainApp * const me, QEvt const * const e) {
 8001706:	0003      	movs	r3, r0
 8001708:	b510      	push	{r4, lr}
    switch (e->sig) {
 800170a:	0008      	movs	r0, r1
 800170c:	4a06      	ldr	r2, [pc, #24]	@ (8001728 <MainApp_tetris+0x24>)
 800170e:	2903      	cmp	r1, #3
 8001710:	d008      	beq.n	8001724 <MainApp_tetris+0x20>
 8001712:	2400      	movs	r4, #0
 8001714:	4a05      	ldr	r2, [pc, #20]	@ (800172c <MainApp_tetris+0x28>)
            currentState = TEMPERATURE;
            status_ = Q_TRAN(&MainApp_display);
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8001716:	0020      	movs	r0, r4
    switch (e->sig) {
 8001718:	2911      	cmp	r1, #17
 800171a:	d103      	bne.n	8001724 <MainApp_tetris+0x20>
            currentState = TEMPERATURE;
 800171c:	4a04      	ldr	r2, [pc, #16]	@ (8001730 <MainApp_tetris+0x2c>)
            status_ = Q_TRAN(&MainApp_init_board);
 800171e:	3003      	adds	r0, #3
            currentState = TEMPERATURE;
 8001720:	7014      	strb	r4, [r2, #0]
            break;
 8001722:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <MainApp_tetris+0x30>)
            status_ = Q_TRAN(&MainApp_display);
 8001724:	609a      	str	r2, [r3, #8]
            break;
        }
    }
    return status_;
}
 8001726:	bd10      	pop	{r4, pc}
 8001728:	08001ea9 	.word	0x08001ea9
 800172c:	080040a1 	.word	0x080040a1
 8001730:	2000052d 	.word	0x2000052d
 8001734:	08001919 	.word	0x08001919

08001738 <MainApp_dry_alert>:
    switch (e->sig) {
 8001738:	880b      	ldrh	r3, [r1, #0]
QState MainApp_dry_alert(MainApp * const me, QEvt const * const e) {
 800173a:	b510      	push	{r4, lr}
 800173c:	0004      	movs	r4, r0
    switch (e->sig) {
 800173e:	2b02      	cmp	r3, #2
 8001740:	d00c      	beq.n	800175c <MainApp_dry_alert+0x24>
 8001742:	2b11      	cmp	r3, #17
 8001744:	d00e      	beq.n	8001764 <MainApp_dry_alert+0x2c>
 8001746:	2200      	movs	r2, #0
 8001748:	2b01      	cmp	r3, #1
 800174a:	d112      	bne.n	8001772 <MainApp_dry_alert+0x3a>
            allowDeepSleep = false;
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <MainApp_dry_alert+0x44>)
            QTimeEvt_armX(&me->dryTimerEvt, DRY_TIMEOUT , 0U);
 800174e:	2150      	movs	r1, #80	@ 0x50
 8001750:	3060      	adds	r0, #96	@ 0x60
            allowDeepSleep = false;
 8001752:	701a      	strb	r2, [r3, #0]
            QTimeEvt_armX(&me->dryTimerEvt, DRY_TIMEOUT , 0U);
 8001754:	f003 f902 	bl	800495c <QTimeEvt_armX>
            status_ = Q_HANDLED();
 8001758:	2002      	movs	r0, #2
}
 800175a:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->dryTimerEvt);
 800175c:	3060      	adds	r0, #96	@ 0x60
 800175e:	f003 f933 	bl	80049c8 <QTimeEvt_disarm>
            break;
 8001762:	e7f9      	b.n	8001758 <MainApp_dry_alert+0x20>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001764:	3060      	adds	r0, #96	@ 0x60
 8001766:	f003 f92f 	bl	80049c8 <QTimeEvt_disarm>
            status_ = Q_TRAN(&MainApp_pump);
 800176a:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <MainApp_dry_alert+0x48>)
 800176c:	2003      	movs	r0, #3
 800176e:	60a3      	str	r3, [r4, #8]
            break;
 8001770:	e7f3      	b.n	800175a <MainApp_dry_alert+0x22>
            status_ = Q_SUPER(&MainApp_display);
 8001772:	4b04      	ldr	r3, [pc, #16]	@ (8001784 <MainApp_dry_alert+0x4c>)
 8001774:	6083      	str	r3, [r0, #8]
 8001776:	0010      	movs	r0, r2
    return status_;
 8001778:	e7ef      	b.n	800175a <MainApp_dry_alert+0x22>
 800177a:	46c0      	nop			@ (mov r8, r8)
 800177c:	2000052c 	.word	0x2000052c
 8001780:	08001789 	.word	0x08001789
 8001784:	08001919 	.word	0x08001919

08001788 <MainApp_pump>:
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8001788:	b570      	push	{r4, r5, r6, lr}
    switch (e->sig) {
 800178a:	880d      	ldrh	r5, [r1, #0]
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 800178c:	0004      	movs	r4, r0
    switch (e->sig) {
 800178e:	2d08      	cmp	r5, #8
 8001790:	d03b      	beq.n	800180a <MainApp_pump+0x82>
 8001792:	d807      	bhi.n	80017a4 <MainApp_pump+0x1c>
 8001794:	2d01      	cmp	r5, #1
 8001796:	d015      	beq.n	80017c4 <MainApp_pump+0x3c>
 8001798:	2d02      	cmp	r5, #2
 800179a:	d02b      	beq.n	80017f4 <MainApp_pump+0x6c>
            status_ = Q_SUPER(&QHsm_top);
 800179c:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <MainApp_pump+0x90>)
 800179e:	2000      	movs	r0, #0
 80017a0:	60a3      	str	r3, [r4, #8]
    return status_;
 80017a2:	e026      	b.n	80017f2 <MainApp_pump+0x6a>
    switch (e->sig) {
 80017a4:	2d11      	cmp	r5, #17
 80017a6:	d1f9      	bne.n	800179c <MainApp_pump+0x14>
            QTimeEvt_disarm(&me->dryTimerEvt);
 80017a8:	3060      	adds	r0, #96	@ 0x60
 80017aa:	f003 f90d 	bl	80049c8 <QTimeEvt_disarm>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80017ae:	20a0      	movs	r0, #160	@ 0xa0
 80017b0:	2200      	movs	r2, #0
 80017b2:	2120      	movs	r1, #32
 80017b4:	05c0      	lsls	r0, r0, #23
 80017b6:	f001 fa1d 	bl	8002bf4 <HAL_GPIO_WritePin>
            allowDeepSleep = true;
 80017ba:	2201      	movs	r2, #1
 80017bc:	4b17      	ldr	r3, [pc, #92]	@ (800181c <MainApp_pump+0x94>)
 80017be:	701a      	strb	r2, [r3, #0]
            status_ = Q_TRAN(&MainApp_display);
 80017c0:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <MainApp_pump+0x98>)
 80017c2:	e026      	b.n	8001812 <MainApp_pump+0x8a>
            allowDeepSleep = false;
 80017c4:	2600      	movs	r6, #0
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <MainApp_pump+0x94>)
            QTimeEvt_disarm(&me->longPressEvt);
 80017c8:	3044      	adds	r0, #68	@ 0x44
            allowDeepSleep = false;
 80017ca:	701e      	strb	r6, [r3, #0]
            QTimeEvt_disarm(&me->longPressEvt);
 80017cc:	f003 f8fc 	bl	80049c8 <QTimeEvt_disarm>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80017d0:	20a0      	movs	r0, #160	@ 0xa0
 80017d2:	002a      	movs	r2, r5
 80017d4:	2120      	movs	r1, #32
 80017d6:	05c0      	lsls	r0, r0, #23
            QTimeEvt_disarm(&me->dryTimerEvt);
 80017d8:	3460      	adds	r4, #96	@ 0x60
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80017da:	f001 fa0b 	bl	8002bf4 <HAL_GPIO_WritePin>
            QTimeEvt_disarm(&me->dryTimerEvt);
 80017de:	0020      	movs	r0, r4
 80017e0:	f003 f8f2 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, PUMP_TIMEOUT , 0U);
 80017e4:	21fa      	movs	r1, #250	@ 0xfa
 80017e6:	0032      	movs	r2, r6
 80017e8:	0020      	movs	r0, r4
 80017ea:	0109      	lsls	r1, r1, #4
 80017ec:	f003 f8b6 	bl	800495c <QTimeEvt_armX>
            status_ = Q_HANDLED();
 80017f0:	2002      	movs	r0, #2
}
 80017f2:	bd70      	pop	{r4, r5, r6, pc}
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80017f4:	20a0      	movs	r0, #160	@ 0xa0
 80017f6:	2200      	movs	r2, #0
 80017f8:	2120      	movs	r1, #32
 80017fa:	05c0      	lsls	r0, r0, #23
 80017fc:	f001 f9fa 	bl	8002bf4 <HAL_GPIO_WritePin>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001800:	0020      	movs	r0, r4
 8001802:	3060      	adds	r0, #96	@ 0x60
 8001804:	f003 f8e0 	bl	80049c8 <QTimeEvt_disarm>
            break;
 8001808:	e7f2      	b.n	80017f0 <MainApp_pump+0x68>
            allowDeepSleep = true;
 800180a:	2201      	movs	r2, #1
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <MainApp_pump+0x94>)
 800180e:	701a      	strb	r2, [r3, #0]
            status_ = Q_TRAN(&MainApp_display_stats);
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <MainApp_pump+0x9c>)
 8001812:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_display);
 8001814:	60a3      	str	r3, [r4, #8]
            break;
 8001816:	e7ec      	b.n	80017f2 <MainApp_pump+0x6a>
 8001818:	080040a1 	.word	0x080040a1
 800181c:	2000052c 	.word	0x2000052c
 8001820:	08001919 	.word	0x08001919
 8001824:	080018a9 	.word	0x080018a9

08001828 <MainApp_gameover_screen>:
}

//${AOs::MainApp::SM::tetris::gameover_screen} ...............................
QState MainApp_gameover_screen(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8001828:	880b      	ldrh	r3, [r1, #0]
QState MainApp_gameover_screen(MainApp * const me, QEvt const * const e) {
 800182a:	b510      	push	{r4, lr}
 800182c:	0004      	movs	r4, r0
    switch (e->sig) {
 800182e:	2b01      	cmp	r3, #1
 8001830:	d005      	beq.n	800183e <MainApp_gameover_screen+0x16>
 8001832:	2b02      	cmp	r3, #2
 8001834:	d011      	beq.n	800185a <MainApp_gameover_screen+0x32>
            QTimeEvt_disarm(&me->dryTimerEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_tetris);
 8001836:	4b0b      	ldr	r3, [pc, #44]	@ (8001864 <MainApp_gameover_screen+0x3c>)
 8001838:	6083      	str	r3, [r0, #8]
 800183a:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 800183c:	e00c      	b.n	8001858 <MainApp_gameover_screen+0x30>
            QTimeEvt_disarm(&me->dryTimerEvt);
 800183e:	3460      	adds	r4, #96	@ 0x60
            display_tetris_gameover();
 8001840:	f7ff fbda 	bl	8000ff8 <display_tetris_gameover>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001844:	0020      	movs	r0, r4
 8001846:	f003 f8bf 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, 4000U , 0U);
 800184a:	21fa      	movs	r1, #250	@ 0xfa
 800184c:	2200      	movs	r2, #0
 800184e:	0020      	movs	r0, r4
 8001850:	0109      	lsls	r1, r1, #4
 8001852:	f003 f883 	bl	800495c <QTimeEvt_armX>
            status_ = Q_HANDLED();
 8001856:	2002      	movs	r0, #2
}
 8001858:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->dryTimerEvt);
 800185a:	3060      	adds	r0, #96	@ 0x60
 800185c:	f003 f8b4 	bl	80049c8 <QTimeEvt_disarm>
            break;
 8001860:	e7f9      	b.n	8001856 <MainApp_gameover_screen+0x2e>
 8001862:	46c0      	nop			@ (mov r8, r8)
 8001864:	08001705 	.word	0x08001705

08001868 <MainApp_win_sceen>:

//${AOs::MainApp::SM::tetris::win_sceen} .....................................
QState MainApp_win_sceen(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8001868:	880b      	ldrh	r3, [r1, #0]
QState MainApp_win_sceen(MainApp * const me, QEvt const * const e) {
 800186a:	b510      	push	{r4, lr}
 800186c:	0004      	movs	r4, r0
    switch (e->sig) {
 800186e:	2b01      	cmp	r3, #1
 8001870:	d005      	beq.n	800187e <MainApp_win_sceen+0x16>
 8001872:	2b02      	cmp	r3, #2
 8001874:	d011      	beq.n	800189a <MainApp_win_sceen+0x32>
            QTimeEvt_disarm(&me->dryTimerEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_tetris);
 8001876:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <MainApp_win_sceen+0x3c>)
 8001878:	6083      	str	r3, [r0, #8]
 800187a:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 800187c:	e00c      	b.n	8001898 <MainApp_win_sceen+0x30>
            QTimeEvt_disarm(&me->dryTimerEvt);
 800187e:	3460      	adds	r4, #96	@ 0x60
            display_win();
 8001880:	f7ff fb18 	bl	8000eb4 <display_win>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001884:	0020      	movs	r0, r4
 8001886:	f003 f89f 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, 4000U , 0U);
 800188a:	21fa      	movs	r1, #250	@ 0xfa
 800188c:	2200      	movs	r2, #0
 800188e:	0020      	movs	r0, r4
 8001890:	0109      	lsls	r1, r1, #4
 8001892:	f003 f863 	bl	800495c <QTimeEvt_armX>
            status_ = Q_HANDLED();
 8001896:	2002      	movs	r0, #2
}
 8001898:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->dryTimerEvt);
 800189a:	3060      	adds	r0, #96	@ 0x60
 800189c:	f003 f894 	bl	80049c8 <QTimeEvt_disarm>
            break;
 80018a0:	e7f9      	b.n	8001896 <MainApp_win_sceen+0x2e>
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	08001705 	.word	0x08001705

080018a8 <MainApp_display_stats>:
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
 80018a8:	b510      	push	{r4, lr}
    switch (e->sig) {
 80018aa:	880c      	ldrh	r4, [r1, #0]
 80018ac:	2c01      	cmp	r4, #1
 80018ae:	d005      	beq.n	80018bc <MainApp_display_stats+0x14>
 80018b0:	2c10      	cmp	r4, #16
 80018b2:	d00d      	beq.n	80018d0 <MainApp_display_stats+0x28>
            status_ = Q_SUPER(&MainApp_display);
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <MainApp_display_stats+0x30>)
 80018b6:	6083      	str	r3, [r0, #8]
 80018b8:	2000      	movs	r0, #0
    return status_;
 80018ba:	e008      	b.n	80018ce <MainApp_display_stats+0x26>
            display_temp(me->currentTemp);
 80018bc:	3040      	adds	r0, #64	@ 0x40
 80018be:	7800      	ldrb	r0, [r0, #0]
 80018c0:	f7ff fad6 	bl	8000e70 <display_temp>
            init_accelerometer(); //tap/shake detection
 80018c4:	f7fe fe1e 	bl	8000504 <init_accelerometer>
            allowDeepSleep = true;
 80018c8:	2002      	movs	r0, #2
 80018ca:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <MainApp_display_stats+0x34>)
 80018cc:	701c      	strb	r4, [r3, #0]
}
 80018ce:	bd10      	pop	{r4, pc}
            status_ = Q_TRAN(&MainApp_dry_alert);
 80018d0:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <MainApp_display_stats+0x38>)
 80018d2:	6083      	str	r3, [r0, #8]
 80018d4:	2003      	movs	r0, #3
            break;
 80018d6:	e7fa      	b.n	80018ce <MainApp_display_stats+0x26>
 80018d8:	08001919 	.word	0x08001919
 80018dc:	2000052c 	.word	0x2000052c
 80018e0:	08001739 	.word	0x08001739

080018e4 <MainApp_calc_dryness_percent>:
    if(dryness >= MAX_DRY)
 80018e4:	4a09      	ldr	r2, [pc, #36]	@ (800190c <MainApp_calc_dryness_percent+0x28>)
uint8_t MainApp_calc_dryness_percent(uint16_t dryness) {
 80018e6:	0003      	movs	r3, r0
 80018e8:	b510      	push	{r4, lr}
        return 100;
 80018ea:	2064      	movs	r0, #100	@ 0x64
    if(dryness >= MAX_DRY)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d80c      	bhi.n	800190a <MainApp_calc_dryness_percent+0x26>
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 80018f0:	22fa      	movs	r2, #250	@ 0xfa
        return 0;
 80018f2:	2000      	movs	r0, #0
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 80018f4:	0092      	lsls	r2, r2, #2
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d907      	bls.n	800190a <MainApp_calc_dryness_percent+0x26>
    percent = ((dryness - MAX_WET) * 100) / (MAX_DRY - MAX_WET);
 80018fa:	3064      	adds	r0, #100	@ 0x64
 80018fc:	4358      	muls	r0, r3
 80018fe:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <MainApp_calc_dryness_percent+0x2c>)
 8001900:	4904      	ldr	r1, [pc, #16]	@ (8001914 <MainApp_calc_dryness_percent+0x30>)
 8001902:	18c0      	adds	r0, r0, r3
 8001904:	f7fe fc14 	bl	8000130 <__udivsi3>
 8001908:	b2c0      	uxtb	r0, r0
}
 800190a:	bd10      	pop	{r4, pc}
 800190c:	000009c3 	.word	0x000009c3
 8001910:	fffe7960 	.word	0xfffe7960
 8001914:	000005dc 	.word	0x000005dc

08001918 <MainApp_display>:
QState MainApp_display(MainApp * const me, QEvt const * const e) {
 8001918:	b570      	push	{r4, r5, r6, lr}
 800191a:	0004      	movs	r4, r0
    switch (e->sig) {
 800191c:	8808      	ldrh	r0, [r1, #0]
 800191e:	3801      	subs	r0, #1
 8001920:	2811      	cmp	r0, #17
 8001922:	d900      	bls.n	8001926 <MainApp_display+0xe>
 8001924:	e07b      	b.n	8001a1e <MainApp_display+0x106>
 8001926:	f7fe fbef 	bl	8000108 <__gnu_thumb1_case_uqi>
 800192a:	1509      	.short	0x1509
 800192c:	7a424b1a 	.word	0x7a424b1a
 8001930:	1e7a5e59 	.word	0x1e7a5e59
 8001934:	7a7a7a7a 	.word	0x7a7a7a7a
 8001938:	717a7a7a 	.word	0x717a7a7a
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800193c:	24a0      	movs	r4, #160	@ 0xa0
 800193e:	05e4      	lsls	r4, r4, #23
 8001940:	2200      	movs	r2, #0
 8001942:	2120      	movs	r1, #32
 8001944:	0020      	movs	r0, r4
 8001946:	f001 f955 	bl	8002bf4 <HAL_GPIO_WritePin>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800194a:	2380      	movs	r3, #128	@ 0x80
 800194c:	021b      	lsls	r3, r3, #8
 800194e:	61a3      	str	r3, [r4, #24]
            status_ = Q_HANDLED();
 8001950:	2002      	movs	r0, #2
}
 8001952:	bd70      	pop	{r4, r5, r6, pc}
            QTimeEvt_disarm(&me->longPressEvt);
 8001954:	0020      	movs	r0, r4
 8001956:	3044      	adds	r0, #68	@ 0x44
 8001958:	f003 f836 	bl	80049c8 <QTimeEvt_disarm>
            break;
 800195c:	e7f8      	b.n	8001950 <MainApp_display+0x38>
            status_ = Q_TRAN(&MainApp_display_stats);
 800195e:	4b32      	ldr	r3, [pc, #200]	@ (8001a28 <MainApp_display+0x110>)
 8001960:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_pump);
 8001962:	60a3      	str	r3, [r4, #8]
            break;
 8001964:	e7f5      	b.n	8001952 <MainApp_display+0x3a>
            me->currentTemp = sensorEvt->temperature;
 8001966:	0026      	movs	r6, r4
 8001968:	894b      	ldrh	r3, [r1, #10]
 800196a:	3640      	adds	r6, #64	@ 0x40
 800196c:	7033      	strb	r3, [r6, #0]
            uint8_t p = MainApp_calc_dryness_percent(tempDry);
 800196e:	8908      	ldrh	r0, [r1, #8]
 8001970:	f7ff ffb8 	bl	80018e4 <MainApp_calc_dryness_percent>
            me->currentDryness = p;
 8001974:	3404      	adds	r4, #4
            uint8_t p = MainApp_calc_dryness_percent(tempDry);
 8001976:	0005      	movs	r5, r0
            me->currentDryness = p;
 8001978:	87e0      	strh	r0, [r4, #62]	@ 0x3e
            if (p > PLANT_DRY_THREASHOLD)
 800197a:	2814      	cmp	r0, #20
 800197c:	d905      	bls.n	800198a <MainApp_display+0x72>
                QACTIVE_POST(AO_Main_App,&dry_Evt, me);
 800197e:	2300      	movs	r3, #0
 8001980:	492a      	ldr	r1, [pc, #168]	@ (8001a2c <MainApp_display+0x114>)
 8001982:	482b      	ldr	r0, [pc, #172]	@ (8001a30 <MainApp_display+0x118>)
 8001984:	4a2b      	ldr	r2, [pc, #172]	@ (8001a34 <MainApp_display+0x11c>)
 8001986:	f002 fd41 	bl	800440c <QActive_post_>
            switch(currentState)
 800198a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a38 <MainApp_display+0x120>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <MainApp_display+0x86>
 8001992:	2b01      	cmp	r3, #1
 8001994:	d007      	beq.n	80019a6 <MainApp_display+0x8e>
            allowDeepSleep = true;
 8001996:	2201      	movs	r2, #1
 8001998:	4b28      	ldr	r3, [pc, #160]	@ (8001a3c <MainApp_display+0x124>)
 800199a:	701a      	strb	r2, [r3, #0]
            break;
 800199c:	e7d8      	b.n	8001950 <MainApp_display+0x38>
                display_temp(me->currentTemp);
 800199e:	7830      	ldrb	r0, [r6, #0]
                display_temp(me->currentTemp);
 80019a0:	f7ff fa66 	bl	8000e70 <display_temp>
 80019a4:	e7f7      	b.n	8001996 <MainApp_display+0x7e>
                    display_dry(p);
 80019a6:	0028      	movs	r0, r5
                display_dry(me->currentDryness);
 80019a8:	f7ff fb06 	bl	8000fb8 <display_dry>
 80019ac:	e7f3      	b.n	8001996 <MainApp_display+0x7e>
            allowDeepSleep = false;
 80019ae:	2300      	movs	r3, #0
 80019b0:	4a22      	ldr	r2, [pc, #136]	@ (8001a3c <MainApp_display+0x124>)
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 80019b2:	4923      	ldr	r1, [pc, #140]	@ (8001a40 <MainApp_display+0x128>)
            allowDeepSleep = false;
 80019b4:	7013      	strb	r3, [r2, #0]
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 80019b6:	4823      	ldr	r0, [pc, #140]	@ (8001a44 <MainApp_display+0x12c>)
 80019b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a34 <MainApp_display+0x11c>)
 80019ba:	f002 fd27 	bl	800440c <QActive_post_>
            break;
 80019be:	e7c7      	b.n	8001950 <MainApp_display+0x38>
            allowDeepSleep = false;
 80019c0:	2500      	movs	r5, #0
 80019c2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a3c <MainApp_display+0x124>)
            QTimeEvt_disarm(&me->longPressEvt);
 80019c4:	3444      	adds	r4, #68	@ 0x44
 80019c6:	0020      	movs	r0, r4
            allowDeepSleep = false;
 80019c8:	701d      	strb	r5, [r3, #0]
            QTimeEvt_disarm(&me->longPressEvt);
 80019ca:	f002 fffd 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->longPressEvt, LONG_PRESS_TIME_MS / 10, 0U);
 80019ce:	21fa      	movs	r1, #250	@ 0xfa
 80019d0:	002a      	movs	r2, r5
 80019d2:	0020      	movs	r0, r4
 80019d4:	0049      	lsls	r1, r1, #1
 80019d6:	f002 ffc1 	bl	800495c <QTimeEvt_armX>
            break;
 80019da:	e7b9      	b.n	8001950 <MainApp_display+0x38>
            allowDeepSleep = false;
 80019dc:	2200      	movs	r2, #0
 80019de:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <MainApp_display+0x124>)
 80019e0:	701a      	strb	r2, [r3, #0]
            status_ = Q_TRAN(&MainApp_pump);
 80019e2:	4b19      	ldr	r3, [pc, #100]	@ (8001a48 <MainApp_display+0x130>)
 80019e4:	e7bc      	b.n	8001960 <MainApp_display+0x48>
            QTimeEvt_disarm(&me->longPressEvt);
 80019e6:	0020      	movs	r0, r4
 80019e8:	3044      	adds	r0, #68	@ 0x44
 80019ea:	f002 ffed 	bl	80049c8 <QTimeEvt_disarm>
            if(currentState == TEMPERATURE)
 80019ee:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <MainApp_display+0x120>)
 80019f0:	781a      	ldrb	r2, [r3, #0]
 80019f2:	2a00      	cmp	r2, #0
 80019f4:	d105      	bne.n	8001a02 <MainApp_display+0xea>
                currentState = DRYNESS;
 80019f6:	3201      	adds	r2, #1
 80019f8:	701a      	strb	r2, [r3, #0]
                display_dry(me->currentDryness);
 80019fa:	3404      	adds	r4, #4
 80019fc:	8fe0      	ldrh	r0, [r4, #62]	@ 0x3e
 80019fe:	b2c0      	uxtb	r0, r0
 8001a00:	e7d2      	b.n	80019a8 <MainApp_display+0x90>
                currentState = TEMPERATURE;
 8001a02:	2200      	movs	r2, #0
                display_temp(me->currentTemp);
 8001a04:	3440      	adds	r4, #64	@ 0x40
                currentState = TEMPERATURE;
 8001a06:	701a      	strb	r2, [r3, #0]
                display_temp(me->currentTemp);
 8001a08:	7820      	ldrb	r0, [r4, #0]
 8001a0a:	e7c9      	b.n	80019a0 <MainApp_display+0x88>
            QTimeEvt_disarm(&me->longPressEvt);
 8001a0c:	0020      	movs	r0, r4
 8001a0e:	3044      	adds	r0, #68	@ 0x44
 8001a10:	f002 ffda 	bl	80049c8 <QTimeEvt_disarm>
            currentState = TETRIS;
 8001a14:	2202      	movs	r2, #2
 8001a16:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <MainApp_display+0x120>)
 8001a18:	701a      	strb	r2, [r3, #0]
            status_ = Q_TRAN(&MainApp_tetris);
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <MainApp_display+0x134>)
 8001a1c:	e7a0      	b.n	8001960 <MainApp_display+0x48>
            status_ = Q_SUPER(&QHsm_top);
 8001a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a50 <MainApp_display+0x138>)
 8001a20:	2000      	movs	r0, #0
 8001a22:	60a3      	str	r3, [r4, #8]
    return status_;
 8001a24:	e795      	b.n	8001952 <MainApp_display+0x3a>
 8001a26:	46c0      	nop			@ (mov r8, r8)
 8001a28:	080018a9 	.word	0x080018a9
 8001a2c:	08005fcc 	.word	0x08005fcc
 8001a30:	20000530 	.word	0x20000530
 8001a34:	0000ffff 	.word	0x0000ffff
 8001a38:	2000052d 	.word	0x2000052d
 8001a3c:	2000052c 	.word	0x2000052c
 8001a40:	08005fc4 	.word	0x08005fc4
 8001a44:	200006f8 	.word	0x200006f8
 8001a48:	08001789 	.word	0x08001789
 8001a4c:	08001705 	.word	0x08001705
 8001a50:	080040a1 	.word	0x080040a1

08001a54 <MainApp_init_line_state>:
{
 8001a54:	b5f0      	push	{r4, r5, r6, r7, lr}
    ls->dx = abs(x1 - x0);
 8001a56:	1a5c      	subs	r4, r3, r1
 8001a58:	17e5      	asrs	r5, r4, #31
{
 8001a5a:	9e05      	ldr	r6, [sp, #20]
    ls->dx = abs(x1 - x0);
 8001a5c:	1964      	adds	r4, r4, r5
 8001a5e:	406c      	eors	r4, r5
    ls->dy = abs(y1 - y0);
 8001a60:	1ab5      	subs	r5, r6, r2
 8001a62:	17ef      	asrs	r7, r5, #31
 8001a64:	19ed      	adds	r5, r5, r7
 8001a66:	407d      	eors	r5, r7
    ls->x0 = x0;
 8001a68:	6001      	str	r1, [r0, #0]
    ls->x1 = x1;
 8001a6a:	6083      	str	r3, [r0, #8]
    ls->y0 = y0;
 8001a6c:	6042      	str	r2, [r0, #4]
    ls->y1 = y1;
 8001a6e:	60c6      	str	r6, [r0, #12]
    ls->dx = abs(x1 - x0);
 8001a70:	6104      	str	r4, [r0, #16]
    ls->dy = abs(y1 - y0);
 8001a72:	6145      	str	r5, [r0, #20]
    ls->sx = (x0 < x1) ? 1 : -1;
 8001a74:	4299      	cmp	r1, r3
 8001a76:	da0d      	bge.n	8001a94 <MainApp_init_line_state+0x40>
 8001a78:	2301      	movs	r3, #1
 8001a7a:	6183      	str	r3, [r0, #24]
    ls->sy = (y0 < y1) ? 1 : -1;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	42b2      	cmp	r2, r6
 8001a80:	da0b      	bge.n	8001a9a <MainApp_init_line_state+0x46>
 8001a82:	61c3      	str	r3, [r0, #28]
    ls->err = (ls->dx > ls->dy ? ls->dx : -ls->dy) / 2;
 8001a84:	42ac      	cmp	r4, r5
 8001a86:	dd0a      	ble.n	8001a9e <MainApp_init_line_state+0x4a>
 8001a88:	1064      	asrs	r4, r4, #1
    ls->done = false;
 8001a8a:	2300      	movs	r3, #0
    ls->err = (ls->dx > ls->dy ? ls->dx : -ls->dy) / 2;
 8001a8c:	6204      	str	r4, [r0, #32]
    ls->done = false;
 8001a8e:	3005      	adds	r0, #5
 8001a90:	77c3      	strb	r3, [r0, #31]
}
 8001a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ls->sx = (x0 < x1) ? 1 : -1;
 8001a94:	2301      	movs	r3, #1
 8001a96:	425b      	negs	r3, r3
 8001a98:	e7ef      	b.n	8001a7a <MainApp_init_line_state+0x26>
    ls->sy = (y0 < y1) ? 1 : -1;
 8001a9a:	425b      	negs	r3, r3
 8001a9c:	e7f1      	b.n	8001a82 <MainApp_init_line_state+0x2e>
    ls->err = (ls->dx > ls->dy ? ls->dx : -ls->dy) / 2;
 8001a9e:	0fec      	lsrs	r4, r5, #31
 8001aa0:	1964      	adds	r4, r4, r5
 8001aa2:	1064      	asrs	r4, r4, #1
 8001aa4:	4264      	negs	r4, r4
 8001aa6:	e7f0      	b.n	8001a8a <MainApp_init_line_state+0x36>

08001aa8 <MainApp_top_border>:
    switch (e->sig) {
 8001aa8:	880b      	ldrh	r3, [r1, #0]
QState MainApp_top_border(MainApp * const me, QEvt const * const e) {
 8001aaa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001aac:	0004      	movs	r4, r0
    switch (e->sig) {
 8001aae:	2b15      	cmp	r3, #21
 8001ab0:	d024      	beq.n	8001afc <MainApp_top_border+0x54>
 8001ab2:	2b16      	cmp	r3, #22
 8001ab4:	d026      	beq.n	8001b04 <MainApp_top_border+0x5c>
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d128      	bne.n	8001b0c <MainApp_top_border+0x64>
                MainApp_init_line_state(&me->line_state_inst, me->line_x0, me->line_y0, me->line_x0 + me->line_w - 1, me->line_y0);
 8001aba:	0003      	movs	r3, r0
 8001abc:	33b6      	adds	r3, #182	@ 0xb6
 8001abe:	7819      	ldrb	r1, [r3, #0]
 8001ac0:	785a      	ldrb	r2, [r3, #1]
 8001ac2:	3b02      	subs	r3, #2
 8001ac4:	781d      	ldrb	r5, [r3, #0]
            if(!me->board_inst.rotate_90)
 8001ac6:	3b0b      	subs	r3, #11
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	307c      	adds	r0, #124	@ 0x7c
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d10e      	bne.n	8001aee <MainApp_top_border+0x46>
                MainApp_init_line_state(&me->line_state_inst, me->line_x0, me->line_y0, me->line_x0 + me->line_w - 1, me->line_y0);
 8001ad0:	194b      	adds	r3, r1, r5
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	9200      	str	r2, [sp, #0]
                MainApp_init_line_state(
 8001ad6:	f7ff ffbd 	bl	8001a54 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001ada:	f003 fb7f 	bl	80051dc <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001ade:	2300      	movs	r3, #0
 8001ae0:	490c      	ldr	r1, [pc, #48]	@ (8001b14 <MainApp_top_border+0x6c>)
 8001ae2:	480d      	ldr	r0, [pc, #52]	@ (8001b18 <MainApp_top_border+0x70>)
 8001ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8001b1c <MainApp_top_border+0x74>)
 8001ae6:	f002 fc91 	bl	800440c <QActive_post_>
            status_ = Q_HANDLED();
 8001aea:	2002      	movs	r0, #2
}
 8001aec:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
                    me->line_x0 + me->line_h , me->line_y0,
 8001aee:	34b5      	adds	r4, #181	@ 0xb5
 8001af0:	7823      	ldrb	r3, [r4, #0]
                MainApp_init_line_state(
 8001af2:	1955      	adds	r5, r2, r5
 8001af4:	1859      	adds	r1, r3, r1
 8001af6:	000b      	movs	r3, r1
 8001af8:	9500      	str	r5, [sp, #0]
 8001afa:	e7ec      	b.n	8001ad6 <MainApp_top_border+0x2e>
            draw_line_step(&me->line_state_inst);
 8001afc:	307c      	adds	r0, #124	@ 0x7c
 8001afe:	f7ff fa1b 	bl	8000f38 <draw_line_step>
            break;
 8001b02:	e7f2      	b.n	8001aea <MainApp_top_border+0x42>
            status_ = Q_TRAN(&MainApp_left_border);
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <MainApp_top_border+0x78>)
 8001b06:	6083      	str	r3, [r0, #8]
 8001b08:	2003      	movs	r0, #3
            break;
 8001b0a:	e7ef      	b.n	8001aec <MainApp_top_border+0x44>
            status_ = Q_SUPER(&MainApp_init_board);
 8001b0c:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <MainApp_top_border+0x7c>)
 8001b0e:	6083      	str	r3, [r0, #8]
 8001b10:	2000      	movs	r0, #0
    return status_;
 8001b12:	e7eb      	b.n	8001aec <MainApp_top_border+0x44>
 8001b14:	08005fb4 	.word	0x08005fb4
 8001b18:	20000530 	.word	0x20000530
 8001b1c:	0000ffff 	.word	0x0000ffff
 8001b20:	08001b29 	.word	0x08001b29
 8001b24:	08001ea9 	.word	0x08001ea9

08001b28 <MainApp_left_border>:
    switch (e->sig) {
 8001b28:	880b      	ldrh	r3, [r1, #0]
QState MainApp_left_border(MainApp * const me, QEvt const * const e) {
 8001b2a:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch (e->sig) {
 8001b2c:	2b15      	cmp	r3, #21
 8001b2e:	d028      	beq.n	8001b82 <MainApp_left_border+0x5a>
 8001b30:	2b16      	cmp	r3, #22
 8001b32:	d02a      	beq.n	8001b8a <MainApp_left_border+0x62>
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d12c      	bne.n	8001b92 <MainApp_left_border+0x6a>
            if (!me->board_inst.rotate_90) {
 8001b38:	0005      	movs	r5, r0
                    me->line_x0 + me->line_w , me->line_y0 + me->line_h );
 8001b3a:	0002      	movs	r2, r0
                    me->line_x0 + me->line_w , me->line_y0,
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	0001      	movs	r1, r0
            if (!me->board_inst.rotate_90) {
 8001b40:	35a9      	adds	r5, #169	@ 0xa9
                    me->line_x0 + me->line_w , me->line_y0 + me->line_h );
 8001b42:	32b5      	adds	r2, #181	@ 0xb5
            if (!me->board_inst.rotate_90) {
 8001b44:	782d      	ldrb	r5, [r5, #0]
                    me->line_x0 + me->line_w , me->line_y0 + me->line_h );
 8001b46:	7814      	ldrb	r4, [r2, #0]
                    me->line_x0 + me->line_w , me->line_y0,
 8001b48:	33b6      	adds	r3, #182	@ 0xb6
 8001b4a:	3202      	adds	r2, #2
 8001b4c:	31b4      	adds	r1, #180	@ 0xb4
 8001b4e:	781b      	ldrb	r3, [r3, #0]
                MainApp_init_line_state(
 8001b50:	7812      	ldrb	r2, [r2, #0]
                    me->line_x0 + me->line_w , me->line_y0,
 8001b52:	7809      	ldrb	r1, [r1, #0]
 8001b54:	307c      	adds	r0, #124	@ 0x7c
            if (!me->board_inst.rotate_90) {
 8001b56:	2d00      	cmp	r5, #0
 8001b58:	d10f      	bne.n	8001b7a <MainApp_left_border+0x52>
                MainApp_init_line_state(
 8001b5a:	1859      	adds	r1, r3, r1
 8001b5c:	000b      	movs	r3, r1
 8001b5e:	18a4      	adds	r4, r4, r2
 8001b60:	9400      	str	r4, [sp, #0]
                MainApp_init_line_state(
 8001b62:	f7ff ff77 	bl	8001a54 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001b66:	f003 fb39 	bl	80051dc <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	490b      	ldr	r1, [pc, #44]	@ (8001b9c <MainApp_left_border+0x74>)
 8001b6e:	480c      	ldr	r0, [pc, #48]	@ (8001ba0 <MainApp_left_border+0x78>)
 8001b70:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <MainApp_left_border+0x7c>)
 8001b72:	f002 fc4b 	bl	800440c <QActive_post_>
            status_ = Q_HANDLED();
 8001b76:	2002      	movs	r0, #2
}
 8001b78:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
                MainApp_init_line_state(
 8001b7a:	1852      	adds	r2, r2, r1
 8001b7c:	9200      	str	r2, [sp, #0]
 8001b7e:	1919      	adds	r1, r3, r4
 8001b80:	e7ef      	b.n	8001b62 <MainApp_left_border+0x3a>
            draw_line_step(&me->line_state_inst);
 8001b82:	307c      	adds	r0, #124	@ 0x7c
 8001b84:	f7ff f9d8 	bl	8000f38 <draw_line_step>
            break;
 8001b88:	e7f5      	b.n	8001b76 <MainApp_left_border+0x4e>
            status_ = Q_TRAN(&MainApp_btm_border);
 8001b8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <MainApp_left_border+0x80>)
 8001b8c:	6083      	str	r3, [r0, #8]
 8001b8e:	2003      	movs	r0, #3
            break;
 8001b90:	e7f2      	b.n	8001b78 <MainApp_left_border+0x50>
            status_ = Q_SUPER(&MainApp_init_board);
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <MainApp_left_border+0x84>)
 8001b94:	6083      	str	r3, [r0, #8]
 8001b96:	2000      	movs	r0, #0
    return status_;
 8001b98:	e7ee      	b.n	8001b78 <MainApp_left_border+0x50>
 8001b9a:	46c0      	nop			@ (mov r8, r8)
 8001b9c:	08005fac 	.word	0x08005fac
 8001ba0:	20000530 	.word	0x20000530
 8001ba4:	0000ffff 	.word	0x0000ffff
 8001ba8:	08001bb1 	.word	0x08001bb1
 8001bac:	08001ea9 	.word	0x08001ea9

08001bb0 <MainApp_btm_border>:
    switch (e->sig) {
 8001bb0:	880b      	ldrh	r3, [r1, #0]
QState MainApp_btm_border(MainApp * const me, QEvt const * const e) {
 8001bb2:	b557      	push	{r0, r1, r2, r4, r6, lr}
 8001bb4:	0004      	movs	r4, r0
    switch (e->sig) {
 8001bb6:	2b15      	cmp	r3, #21
 8001bb8:	d025      	beq.n	8001c06 <MainApp_btm_border+0x56>
 8001bba:	2b16      	cmp	r3, #22
 8001bbc:	d027      	beq.n	8001c0e <MainApp_btm_border+0x5e>
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d129      	bne.n	8001c16 <MainApp_btm_border+0x66>
                    me->line_x0 + me->line_w, me->line_y0 + me->line_h,
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	32b7      	adds	r2, #183	@ 0xb7
 8001bc8:	7816      	ldrb	r6, [r2, #0]
 8001bca:	3a03      	subs	r2, #3
 8001bcc:	7811      	ldrb	r1, [r2, #0]
            if (!me->board_inst.rotate_90) {
 8001bce:	3a0b      	subs	r2, #11
 8001bd0:	7812      	ldrb	r2, [r2, #0]
                    me->line_x0 + me->line_w, me->line_y0 + me->line_h,
 8001bd2:	33b6      	adds	r3, #182	@ 0xb6
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	307c      	adds	r0, #124	@ 0x7c
            if (!me->board_inst.rotate_90) {
 8001bd8:	2a00      	cmp	r2, #0
 8001bda:	d110      	bne.n	8001bfe <MainApp_btm_border+0x4e>
                    me->line_x0 + me->line_w, me->line_y0 + me->line_h,
 8001bdc:	34b5      	adds	r4, #181	@ 0xb5
 8001bde:	7822      	ldrb	r2, [r4, #0]
                MainApp_init_line_state(
 8001be0:	1859      	adds	r1, r3, r1
 8001be2:	1992      	adds	r2, r2, r6
 8001be4:	9200      	str	r2, [sp, #0]
                MainApp_init_line_state(
 8001be6:	f7ff ff35 	bl	8001a54 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001bea:	f003 faf7 	bl	80051dc <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001bee:	2300      	movs	r3, #0
 8001bf0:	490b      	ldr	r1, [pc, #44]	@ (8001c20 <MainApp_btm_border+0x70>)
 8001bf2:	480c      	ldr	r0, [pc, #48]	@ (8001c24 <MainApp_btm_border+0x74>)
 8001bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8001c28 <MainApp_btm_border+0x78>)
 8001bf6:	f002 fc09 	bl	800440c <QActive_post_>
            status_ = Q_HANDLED();
 8001bfa:	2002      	movs	r0, #2
}
 8001bfc:	bd5e      	pop	{r1, r2, r3, r4, r6, pc}
                MainApp_init_line_state(
 8001bfe:	1872      	adds	r2, r6, r1
 8001c00:	9600      	str	r6, [sp, #0]
 8001c02:	0019      	movs	r1, r3
 8001c04:	e7ef      	b.n	8001be6 <MainApp_btm_border+0x36>
            draw_line_step(&me->line_state_inst);
 8001c06:	307c      	adds	r0, #124	@ 0x7c
 8001c08:	f7ff f996 	bl	8000f38 <draw_line_step>
            break;
 8001c0c:	e7f5      	b.n	8001bfa <MainApp_btm_border+0x4a>
            status_ = Q_TRAN(&MainApp_right_border);
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <MainApp_btm_border+0x7c>)
 8001c10:	6083      	str	r3, [r0, #8]
 8001c12:	2003      	movs	r0, #3
            break;
 8001c14:	e7f2      	b.n	8001bfc <MainApp_btm_border+0x4c>
            status_ = Q_SUPER(&MainApp_init_board);
 8001c16:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <MainApp_btm_border+0x80>)
 8001c18:	6083      	str	r3, [r0, #8]
 8001c1a:	2000      	movs	r0, #0
    return status_;
 8001c1c:	e7ee      	b.n	8001bfc <MainApp_btm_border+0x4c>
 8001c1e:	46c0      	nop			@ (mov r8, r8)
 8001c20:	08005fa4 	.word	0x08005fa4
 8001c24:	20000530 	.word	0x20000530
 8001c28:	0000ffff 	.word	0x0000ffff
 8001c2c:	08001c35 	.word	0x08001c35
 8001c30:	08001ea9 	.word	0x08001ea9

08001c34 <MainApp_right_border>:
    switch (e->sig) {
 8001c34:	880b      	ldrh	r3, [r1, #0]
QState MainApp_right_border(MainApp * const me, QEvt const * const e) {
 8001c36:	b513      	push	{r0, r1, r4, lr}
    switch (e->sig) {
 8001c38:	2b15      	cmp	r3, #21
 8001c3a:	d022      	beq.n	8001c82 <MainApp_right_border+0x4e>
 8001c3c:	2b16      	cmp	r3, #22
 8001c3e:	d024      	beq.n	8001c8a <MainApp_right_border+0x56>
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d126      	bne.n	8001c92 <MainApp_right_border+0x5e>
            if (!me->board_inst.rotate_90) {
 8001c44:	0002      	movs	r2, r0
                    me->line_x0, me->line_y0 + me->line_h,
 8001c46:	0003      	movs	r3, r0
            if (!me->board_inst.rotate_90) {
 8001c48:	32a9      	adds	r2, #169	@ 0xa9
                    me->line_x0, me->line_y0 + me->line_h,
 8001c4a:	33b6      	adds	r3, #182	@ 0xb6
            if (!me->board_inst.rotate_90) {
 8001c4c:	7812      	ldrb	r2, [r2, #0]
                MainApp_init_line_state(
 8001c4e:	7819      	ldrb	r1, [r3, #0]
                    me->line_x0, me->line_y0 + me->line_h,
 8001c50:	785c      	ldrb	r4, [r3, #1]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	307c      	adds	r0, #124	@ 0x7c
            if (!me->board_inst.rotate_90) {
 8001c58:	2a00      	cmp	r2, #0
 8001c5a:	d10e      	bne.n	8001c7a <MainApp_right_border+0x46>
                MainApp_init_line_state(
 8001c5c:	18e2      	adds	r2, r4, r3
 8001c5e:	000b      	movs	r3, r1
 8001c60:	9400      	str	r4, [sp, #0]
                MainApp_init_line_state(
 8001c62:	f7ff fef7 	bl	8001a54 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001c66:	f003 fab9 	bl	80051dc <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	490b      	ldr	r1, [pc, #44]	@ (8001c9c <MainApp_right_border+0x68>)
 8001c6e:	480c      	ldr	r0, [pc, #48]	@ (8001ca0 <MainApp_right_border+0x6c>)
 8001c70:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca4 <MainApp_right_border+0x70>)
 8001c72:	f002 fbcb 	bl	800440c <QActive_post_>
            status_ = Q_HANDLED();
 8001c76:	2002      	movs	r0, #2
}
 8001c78:	bd16      	pop	{r1, r2, r4, pc}
                MainApp_init_line_state(
 8001c7a:	0022      	movs	r2, r4
 8001c7c:	18cb      	adds	r3, r1, r3
 8001c7e:	9400      	str	r4, [sp, #0]
 8001c80:	e7ef      	b.n	8001c62 <MainApp_right_border+0x2e>
            draw_line_step(&me->line_state_inst);
 8001c82:	307c      	adds	r0, #124	@ 0x7c
 8001c84:	f7ff f958 	bl	8000f38 <draw_line_step>
            break;
 8001c88:	e7f5      	b.n	8001c76 <MainApp_right_border+0x42>
            status_ = Q_TRAN(&MainApp_game);
 8001c8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <MainApp_right_border+0x74>)
 8001c8c:	6083      	str	r3, [r0, #8]
 8001c8e:	2003      	movs	r0, #3
            break;
 8001c90:	e7f2      	b.n	8001c78 <MainApp_right_border+0x44>
            status_ = Q_SUPER(&MainApp_init_board);
 8001c92:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <MainApp_right_border+0x78>)
 8001c94:	6083      	str	r3, [r0, #8]
 8001c96:	2000      	movs	r0, #0
    return status_;
 8001c98:	e7ee      	b.n	8001c78 <MainApp_right_border+0x44>
 8001c9a:	46c0      	nop			@ (mov r8, r8)
 8001c9c:	08005f9c 	.word	0x08005f9c
 8001ca0:	20000530 	.word	0x20000530
 8001ca4:	0000ffff 	.word	0x0000ffff
 8001ca8:	08001d31 	.word	0x08001d31
 8001cac:	08001ea9 	.word	0x08001ea9

08001cb0 <MainApp_spawn_tetromino>:
void MainApp_spawn_tetromino(MainApp * const me) {
 8001cb0:	b570      	push	{r4, r5, r6, lr}
 8001cb2:	0004      	movs	r4, r0
    uint8_t rand = BSP_random(8) -1;
 8001cb4:	2008      	movs	r0, #8
 8001cb6:	f7ff f837 	bl	8000d28 <BSP_random>
 8001cba:	3801      	subs	r0, #1
 8001cbc:	b2c1      	uxtb	r1, r0
    if(rand >= 7 ) //more shance for a I type
 8001cbe:	2906      	cmp	r1, #6
 8001cc0:	d900      	bls.n	8001cc4 <MainApp_spawn_tetromino+0x14>
        rand = 0;
 8001cc2:	2100      	movs	r1, #0
    me->active_tetromino.type = rand;
 8001cc4:	0025      	movs	r5, r4
    memcpy(me->active_tetromino.grid4x4, shapes[me->active_tetromino.type ], sizeof(me->active_tetromino.grid4x4));
 8001cc6:	0020      	movs	r0, r4
 8001cc8:	4b16      	ldr	r3, [pc, #88]	@ (8001d24 <MainApp_spawn_tetromino+0x74>)
    me->active_tetromino.type = rand;
 8001cca:	35b8      	adds	r5, #184	@ 0xb8
 8001ccc:	7029      	strb	r1, [r5, #0]
    memcpy(me->active_tetromino.grid4x4, shapes[me->active_tetromino.type ], sizeof(me->active_tetromino.grid4x4));
 8001cce:	0109      	lsls	r1, r1, #4
 8001cd0:	18c9      	adds	r1, r1, r3
 8001cd2:	2210      	movs	r2, #16
 8001cd4:	30b9      	adds	r0, #185	@ 0xb9
 8001cd6:	f003 fcd3 	bl	8005680 <memcpy>
    int top = tetro_top(&me->active_tetromino);
 8001cda:	0028      	movs	r0, r5
 8001cdc:	f000 fe18 	bl	8002910 <tetro_top>
    me->active_tetromino.x = (me->board_inst.width / 2) - 2;
 8001ce0:	0023      	movs	r3, r4
 8001ce2:	0022      	movs	r2, r4
 8001ce4:	33a6      	adds	r3, #166	@ 0xa6
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	32cc      	adds	r2, #204	@ 0xcc
 8001cea:	085b      	lsrs	r3, r3, #1
 8001cec:	3b02      	subs	r3, #2
 8001cee:	6013      	str	r3, [r2, #0]
    me->active_tetromino.y = me->board_inst.height - 4 - top;
 8001cf0:	0023      	movs	r3, r4
 8001cf2:	33a7      	adds	r3, #167	@ 0xa7
 8001cf4:	781b      	ldrb	r3, [r3, #0]
    bool col = collision_on_spawn(&me->board_inst, &me->active_tetromino);
 8001cf6:	0029      	movs	r1, r5
    me->active_tetromino.y = me->board_inst.height - 4 - top;
 8001cf8:	3b04      	subs	r3, #4
 8001cfa:	1a1b      	subs	r3, r3, r0
    bool col = collision_on_spawn(&me->board_inst, &me->active_tetromino);
 8001cfc:	0020      	movs	r0, r4
    me->active_tetromino.y = me->board_inst.height - 4 - top;
 8001cfe:	6053      	str	r3, [r2, #4]
    bool col = collision_on_spawn(&me->board_inst, &me->active_tetromino);
 8001d00:	30a4      	adds	r0, #164	@ 0xa4
 8001d02:	f000 fca4 	bl	800264e <collision_on_spawn>
    if(col)
 8001d06:	2800      	cmp	r0, #0
 8001d08:	d00b      	beq.n	8001d22 <MainApp_spawn_tetromino+0x72>
        QEvt *e = Q_NEW(QEvt, GAMEOVER_TETRIS_SIG);
 8001d0a:	2213      	movs	r2, #19
 8001d0c:	4906      	ldr	r1, [pc, #24]	@ (8001d28 <MainApp_spawn_tetromino+0x78>)
 8001d0e:	2008      	movs	r0, #8
 8001d10:	f002 fc36 	bl	8004580 <QF_newX_>
        QACTIVE_POST(AO_Main_App, e, me);
 8001d14:	4c05      	ldr	r4, [pc, #20]	@ (8001d2c <MainApp_spawn_tetromino+0x7c>)
        QEvt *e = Q_NEW(QEvt, GAMEOVER_TETRIS_SIG);
 8001d16:	0001      	movs	r1, r0
        QACTIVE_POST(AO_Main_App, e, me);
 8001d18:	2300      	movs	r3, #0
 8001d1a:	0020      	movs	r0, r4
 8001d1c:	4a02      	ldr	r2, [pc, #8]	@ (8001d28 <MainApp_spawn_tetromino+0x78>)
 8001d1e:	f002 fb75 	bl	800440c <QActive_post_>
}
 8001d22:	bd70      	pop	{r4, r5, r6, pc}
 8001d24:	08005fe0 	.word	0x08005fe0
 8001d28:	0000ffff 	.word	0x0000ffff
 8001d2c:	20000530 	.word	0x20000530

08001d30 <MainApp_game>:
QState MainApp_game(MainApp * const me, QEvt const * const e) {
 8001d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    switch (e->sig) {
 8001d32:	880b      	ldrh	r3, [r1, #0]
QState MainApp_game(MainApp * const me, QEvt const * const e) {
 8001d34:	0004      	movs	r4, r0
 8001d36:	b085      	sub	sp, #20
    switch (e->sig) {
 8001d38:	2b11      	cmp	r3, #17
 8001d3a:	d040      	beq.n	8001dbe <MainApp_game+0x8e>
 8001d3c:	d808      	bhi.n	8001d50 <MainApp_game+0x20>
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d010      	beq.n	8001d64 <MainApp_game+0x34>
 8001d42:	2b08      	cmp	r3, #8
 8001d44:	d100      	bne.n	8001d48 <MainApp_game+0x18>
 8001d46:	e088      	b.n	8001e5a <MainApp_game+0x12a>
            status_ = Q_SUPER(&MainApp_tetris);
 8001d48:	4b4a      	ldr	r3, [pc, #296]	@ (8001e74 <MainApp_game+0x144>)
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	60a3      	str	r3, [r4, #8]
    return status_;
 8001d4e:	e034      	b.n	8001dba <MainApp_game+0x8a>
    switch (e->sig) {
 8001d50:	2b13      	cmp	r3, #19
 8001d52:	d100      	bne.n	8001d56 <MainApp_game+0x26>
 8001d54:	e087      	b.n	8001e66 <MainApp_game+0x136>
 8001d56:	2b14      	cmp	r3, #20
 8001d58:	d1f6      	bne.n	8001d48 <MainApp_game+0x18>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001d5a:	3060      	adds	r0, #96	@ 0x60
 8001d5c:	f002 fe34 	bl	80049c8 <QTimeEvt_disarm>
            status_ = Q_TRAN(&MainApp_win_sceen);
 8001d60:	4b45      	ldr	r3, [pc, #276]	@ (8001e78 <MainApp_game+0x148>)
 8001d62:	e084      	b.n	8001e6e <MainApp_game+0x13e>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001d64:	0005      	movs	r5, r0
 8001d66:	3560      	adds	r5, #96	@ 0x60
 8001d68:	0028      	movs	r0, r5
 8001d6a:	f002 fe2d 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, MainApp_delta_time , MainApp_delta_time);
 8001d6e:	4b43      	ldr	r3, [pc, #268]	@ (8001e7c <MainApp_game+0x14c>)
 8001d70:	0028      	movs	r0, r5
 8001d72:	6819      	ldr	r1, [r3, #0]
            Tetromino_ctor(&me->active_tetromino, TETRO_L);
 8001d74:	3558      	adds	r5, #88	@ 0x58
            QTimeEvt_armX(&me->dryTimerEvt, MainApp_delta_time , MainApp_delta_time);
 8001d76:	000a      	movs	r2, r1
 8001d78:	f002 fdf0 	bl	800495c <QTimeEvt_armX>
            Tetromino_ctor(&me->active_tetromino, TETRO_L);
 8001d7c:	2106      	movs	r1, #6
 8001d7e:	0028      	movs	r0, r5
 8001d80:	f000 fd8c 	bl	800289c <Tetromino_ctor>
            int top = tetro_top(&me->active_tetromino);
 8001d84:	0028      	movs	r0, r5
 8001d86:	f000 fdc3 	bl	8002910 <tetro_top>
            me->active_tetromino.x = (me->board_inst.width / 2) - 2;
 8001d8a:	0023      	movs	r3, r4
 8001d8c:	0022      	movs	r2, r4
 8001d8e:	33a6      	adds	r3, #166	@ 0xa6
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	32cc      	adds	r2, #204	@ 0xcc
 8001d94:	085b      	lsrs	r3, r3, #1
 8001d96:	3b02      	subs	r3, #2
 8001d98:	6013      	str	r3, [r2, #0]
            me->active_tetromino.y = me->board_inst.height - 2 - top;
 8001d9a:	0023      	movs	r3, r4
 8001d9c:	33a7      	adds	r3, #167	@ 0xa7
 8001d9e:	781b      	ldrb	r3, [r3, #0]
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001da0:	0029      	movs	r1, r5
            me->active_tetromino.y = me->board_inst.height - 2 - top;
 8001da2:	3b02      	subs	r3, #2
 8001da4:	1a1b      	subs	r3, r3, r0
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001da6:	0020      	movs	r0, r4
            me->active_tetromino.y = me->board_inst.height - 2 - top;
 8001da8:	6053      	str	r3, [r2, #4]
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001daa:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <MainApp_game+0x150>)
 8001dac:	30a4      	adds	r0, #164	@ 0xa4
 8001dae:	781a      	ldrb	r2, [r3, #0]
 8001db0:	f000 fc6a 	bl	8002688 <draw_board>
            accelerometer_init_polling();
 8001db4:	f7fe fc16 	bl	80005e4 <accelerometer_init_polling>
            status_ = Q_HANDLED();
 8001db8:	2002      	movs	r0, #2
}
 8001dba:	b005      	add	sp, #20
 8001dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
            int xtilt = 0;
 8001dbe:	2300      	movs	r3, #0
            col = process_tilt_move(&me->board_inst, &me->active_tetromino, xtilt, ytilt);
 8001dc0:	0025      	movs	r5, r4
 8001dc2:	0026      	movs	r6, r4
            read_accelerometer_tilt(&xtilt, &ytilt);
 8001dc4:	a903      	add	r1, sp, #12
 8001dc6:	a802      	add	r0, sp, #8
            int xtilt = 0;
 8001dc8:	9302      	str	r3, [sp, #8]
            int ytilt = 0;
 8001dca:	9303      	str	r3, [sp, #12]
            read_accelerometer_tilt(&xtilt, &ytilt);
 8001dcc:	f7fe fc54 	bl	8000678 <read_accelerometer_tilt>
            col = process_tilt_move(&me->board_inst, &me->active_tetromino, xtilt, ytilt);
 8001dd0:	9b03      	ldr	r3, [sp, #12]
 8001dd2:	9a02      	ldr	r2, [sp, #8]
 8001dd4:	35a4      	adds	r5, #164	@ 0xa4
 8001dd6:	36b8      	adds	r6, #184	@ 0xb8
 8001dd8:	0031      	movs	r1, r6
 8001dda:	0028      	movs	r0, r5
 8001ddc:	b21b      	sxth	r3, r3
 8001dde:	b212      	sxth	r2, r2
 8001de0:	f000 fd16 	bl	8002810 <process_tilt_move>
            if( col ||  !(move_down(&me->board_inst, &me->active_tetromino)) )
 8001de4:	4f26      	ldr	r7, [pc, #152]	@ (8001e80 <MainApp_game+0x150>)
 8001de6:	2800      	cmp	r0, #0
 8001de8:	d01d      	beq.n	8001e26 <MainApp_game+0xf6>
                Board_placeTetromino( &me->board_inst, &me->active_tetromino);
 8001dea:	0031      	movs	r1, r6
 8001dec:	0028      	movs	r0, r5
 8001dee:	f000 fba2 	bl	8002536 <Board_placeTetromino>
                me->active_tetromino.speed -= 1;
 8001df2:	0022      	movs	r2, r4
 8001df4:	32d4      	adds	r2, #212	@ 0xd4
 8001df6:	8813      	ldrh	r3, [r2, #0]
 8001df8:	3b01      	subs	r3, #1
                if(me->active_tetromino.speed < 10)
 8001dfa:	1c19      	adds	r1, r3, #0
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	2b0a      	cmp	r3, #10
 8001e00:	d200      	bcs.n	8001e04 <MainApp_game+0xd4>
 8001e02:	210a      	movs	r1, #10
                uint8_t old_score = MainApp_score;
 8001e04:	783b      	ldrb	r3, [r7, #0]
                MainApp_score += check_and_clear_lines(&me->board_inst);
 8001e06:	0028      	movs	r0, r5
 8001e08:	8011      	strh	r1, [r2, #0]
                uint8_t old_score = MainApp_score;
 8001e0a:	9301      	str	r3, [sp, #4]
                MainApp_score += check_and_clear_lines(&me->board_inst);
 8001e0c:	f000 fc9e 	bl	800274c <check_and_clear_lines>
 8001e10:	783b      	ldrb	r3, [r7, #0]
 8001e12:	18c0      	adds	r0, r0, r3
                if(old_score != MainApp_score)
 8001e14:	9b01      	ldr	r3, [sp, #4]
                MainApp_score += check_and_clear_lines(&me->board_inst);
 8001e16:	b2c0      	uxtb	r0, r0
 8001e18:	7038      	strb	r0, [r7, #0]
                if(old_score != MainApp_score)
 8001e1a:	4298      	cmp	r0, r3
 8001e1c:	d10f      	bne.n	8001e3e <MainApp_game+0x10e>
                MainApp_spawn_tetromino(me);
 8001e1e:	0020      	movs	r0, r4
 8001e20:	f7ff ff46 	bl	8001cb0 <MainApp_spawn_tetromino>
 8001e24:	e005      	b.n	8001e32 <MainApp_game+0x102>
            if( col ||  !(move_down(&me->board_inst, &me->active_tetromino)) )
 8001e26:	0031      	movs	r1, r6
 8001e28:	0028      	movs	r0, r5
 8001e2a:	f000 fbd8 	bl	80025de <move_down>
 8001e2e:	2800      	cmp	r0, #0
 8001e30:	d0db      	beq.n	8001dea <MainApp_game+0xba>
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001e32:	0031      	movs	r1, r6
 8001e34:	0028      	movs	r0, r5
 8001e36:	783a      	ldrb	r2, [r7, #0]
 8001e38:	f000 fc26 	bl	8002688 <draw_board>
            break;
 8001e3c:	e7bc      	b.n	8001db8 <MainApp_game+0x88>
                    if(MainApp_score >= 1)
 8001e3e:	2800      	cmp	r0, #0
 8001e40:	d0ed      	beq.n	8001e1e <MainApp_game+0xee>
                        QEvt *e = Q_NEW(QEvt, WON_TETRIS_SIG);
 8001e42:	2214      	movs	r2, #20
 8001e44:	490f      	ldr	r1, [pc, #60]	@ (8001e84 <MainApp_game+0x154>)
 8001e46:	2008      	movs	r0, #8
 8001e48:	f002 fb9a 	bl	8004580 <QF_newX_>
                        QACTIVE_POST(AO_Main_App, e, me);
 8001e4c:	2300      	movs	r3, #0
                        QEvt *e = Q_NEW(QEvt, WON_TETRIS_SIG);
 8001e4e:	0001      	movs	r1, r0
                        QACTIVE_POST(AO_Main_App, e, me);
 8001e50:	4a0c      	ldr	r2, [pc, #48]	@ (8001e84 <MainApp_game+0x154>)
 8001e52:	480d      	ldr	r0, [pc, #52]	@ (8001e88 <MainApp_game+0x158>)
 8001e54:	f002 fada 	bl	800440c <QActive_post_>
 8001e58:	e7e1      	b.n	8001e1e <MainApp_game+0xee>
            rotate_tetromino_collision_check(&me->board_inst,&me->active_tetromino);
 8001e5a:	0001      	movs	r1, r0
 8001e5c:	30a4      	adds	r0, #164	@ 0xa4
 8001e5e:	31b8      	adds	r1, #184	@ 0xb8
 8001e60:	f000 fbd7 	bl	8002612 <rotate_tetromino_collision_check>
            break;
 8001e64:	e7a8      	b.n	8001db8 <MainApp_game+0x88>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001e66:	3060      	adds	r0, #96	@ 0x60
 8001e68:	f002 fdae 	bl	80049c8 <QTimeEvt_disarm>
            status_ = Q_TRAN(&MainApp_gameover_screen);
 8001e6c:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <MainApp_game+0x15c>)
 8001e6e:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_win_sceen);
 8001e70:	60a3      	str	r3, [r4, #8]
            break;
 8001e72:	e7a2      	b.n	8001dba <MainApp_game+0x8a>
 8001e74:	08001705 	.word	0x08001705
 8001e78:	08001869 	.word	0x08001869
 8001e7c:	20000204 	.word	0x20000204
 8001e80:	2000052e 	.word	0x2000052e
 8001e84:	0000ffff 	.word	0x0000ffff
 8001e88:	20000530 	.word	0x20000530
 8001e8c:	08001829 	.word	0x08001829

08001e90 <MainApp_tetris_init>:
void MainApp_tetris_init(void) {
 8001e90:	b510      	push	{r4, lr}
    memset(gridArray, 0, sizeof(gridArray));
 8001e92:	22c8      	movs	r2, #200	@ 0xc8
 8001e94:	2100      	movs	r1, #0
 8001e96:	4803      	ldr	r0, [pc, #12]	@ (8001ea4 <MainApp_tetris_init+0x14>)
 8001e98:	f003 fbbe 	bl	8005618 <memset>
    ssd1306_Fill(Black);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f003 f98f 	bl	80051c0 <ssd1306_Fill>
}
 8001ea2:	bd10      	pop	{r4, pc}
 8001ea4:	2000060c 	.word	0x2000060c

08001ea8 <MainApp_init_board>:
QState MainApp_init_board(MainApp * const me, QEvt const * const e) {
 8001ea8:	b570      	push	{r4, r5, r6, lr}
    switch (e->sig) {
 8001eaa:	880d      	ldrh	r5, [r1, #0]
QState MainApp_init_board(MainApp * const me, QEvt const * const e) {
 8001eac:	0004      	movs	r4, r0
    switch (e->sig) {
 8001eae:	2d01      	cmp	r5, #1
 8001eb0:	d005      	beq.n	8001ebe <MainApp_init_board+0x16>
 8001eb2:	2d03      	cmp	r5, #3
 8001eb4:	d00a      	beq.n	8001ecc <MainApp_init_board+0x24>
            status_ = Q_SUPER(&MainApp_tetris);
 8001eb6:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <MainApp_init_board+0x64>)
 8001eb8:	6083      	str	r3, [r0, #8]
 8001eba:	2000      	movs	r0, #0
    return status_;
 8001ebc:	e005      	b.n	8001eca <MainApp_init_board+0x22>
            MainApp_tetris_init();
 8001ebe:	f7ff ffe7 	bl	8001e90 <MainApp_tetris_init>
            MainApp_score = 0;
 8001ec2:	2200      	movs	r2, #0
            status_ = Q_HANDLED();
 8001ec4:	2002      	movs	r0, #2
            MainApp_score = 0;
 8001ec6:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <MainApp_init_board+0x68>)
 8001ec8:	701a      	strb	r2, [r3, #0]
}
 8001eca:	bd70      	pop	{r4, r5, r6, pc}
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001ecc:	0003      	movs	r3, r0
            h = me->board_inst.height * me->board_inst.blockSize;
 8001ece:	0002      	movs	r2, r0
            x0 = me->board_inst.pos_x;
 8001ed0:	0001      	movs	r1, r0
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001ed2:	33a8      	adds	r3, #168	@ 0xa8
            h = me->board_inst.height * me->board_inst.blockSize;
 8001ed4:	32a7      	adds	r2, #167	@ 0xa7
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001ed6:	30a6      	adds	r0, #166	@ 0xa6
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	7800      	ldrb	r0, [r0, #0]
            h = me->board_inst.height * me->board_inst.blockSize;
 8001edc:	7812      	ldrb	r2, [r2, #0]
            x0 = me->board_inst.pos_x;
 8001ede:	31a4      	adds	r1, #164	@ 0xa4
            h = me->board_inst.height * me->board_inst.blockSize;
 8001ee0:	435a      	muls	r2, r3
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001ee2:	4343      	muls	r3, r0
            me->line_w = w;
 8001ee4:	0020      	movs	r0, r4
 8001ee6:	30b4      	adds	r0, #180	@ 0xb4
            x0 = me->board_inst.pos_x;
 8001ee8:	8809      	ldrh	r1, [r1, #0]
            me->line_w = w;
 8001eea:	7003      	strb	r3, [r0, #0]
            me->line_h = h;
 8001eec:	0023      	movs	r3, r4
 8001eee:	33b5      	adds	r3, #181	@ 0xb5
 8001ef0:	701a      	strb	r2, [r3, #0]
            me->line_x0 = x0;
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	8019      	strh	r1, [r3, #0]
            QACTIVE_POST(AO_Main_App, &e, me);
 8001ef6:	4807      	ldr	r0, [pc, #28]	@ (8001f14 <MainApp_init_board+0x6c>)
 8001ef8:	2300      	movs	r3, #0
 8001efa:	4907      	ldr	r1, [pc, #28]	@ (8001f18 <MainApp_init_board+0x70>)
 8001efc:	4a07      	ldr	r2, [pc, #28]	@ (8001f1c <MainApp_init_board+0x74>)
 8001efe:	f002 fa85 	bl	800440c <QActive_post_>
            status_ = Q_TRAN(&MainApp_top_border);
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <MainApp_init_board+0x78>)
 8001f04:	0028      	movs	r0, r5
 8001f06:	60a3      	str	r3, [r4, #8]
    return status_;
 8001f08:	e7df      	b.n	8001eca <MainApp_init_board+0x22>
 8001f0a:	46c0      	nop			@ (mov r8, r8)
 8001f0c:	08001705 	.word	0x08001705
 8001f10:	2000052e 	.word	0x2000052e
 8001f14:	20000530 	.word	0x20000530
 8001f18:	08005fbc 	.word	0x08005fbc
 8001f1c:	0000ffff 	.word	0x0000ffff
 8001f20:	08001aa9 	.word	0x08001aa9

08001f24 <Main_App_ctor>:

//${Shared::AO_Main_App} .....................................................
QActive * const AO_Main_App = &MainApp_inst.super;

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8001f24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001f26:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8001f28:	4914      	ldr	r1, [pc, #80]	@ (8001f7c <Main_App_ctor+0x58>)
 8001f2a:	f002 fc61 	bl	80047f0 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, POLL_SENSOR_SIG, 0U);
 8001f2e:	0020      	movs	r0, r4
 8001f30:	0021      	movs	r1, r4
 8001f32:	2300      	movs	r3, #0
 8001f34:	2205      	movs	r2, #5
 8001f36:	3024      	adds	r0, #36	@ 0x24
 8001f38:	f002 fcee 	bl	8004918 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->longPressEvt, &me->super, BUTTON_LONG_SIG, 0U);
 8001f3c:	0020      	movs	r0, r4
 8001f3e:	0021      	movs	r1, r4
 8001f40:	2300      	movs	r3, #0
 8001f42:	2207      	movs	r2, #7
 8001f44:	3044      	adds	r0, #68	@ 0x44
 8001f46:	f002 fce7 	bl	8004918 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->dryTimerEvt, &me->super, WATER_PLANT_SIG, 0U);
 8001f4a:	0020      	movs	r0, r4
 8001f4c:	0021      	movs	r1, r4
 8001f4e:	2300      	movs	r3, #0
 8001f50:	2211      	movs	r2, #17
 8001f52:	3060      	adds	r0, #96	@ 0x60
 8001f54:	f002 fce0 	bl	8004918 <QTimeEvt_ctorX>
    Board_ctor(&me->board_inst, gridArray, 10, 20, 16,1, true, 3);
 8001f58:	2303      	movs	r3, #3
 8001f5a:	0020      	movs	r0, r4
 8001f5c:	9303      	str	r3, [sp, #12]
 8001f5e:	3b02      	subs	r3, #2
 8001f60:	9302      	str	r3, [sp, #8]
 8001f62:	9301      	str	r3, [sp, #4]
 8001f64:	330f      	adds	r3, #15
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	220a      	movs	r2, #10
 8001f6a:	4905      	ldr	r1, [pc, #20]	@ (8001f80 <Main_App_ctor+0x5c>)
 8001f6c:	30a4      	adds	r0, #164	@ 0xa4
 8001f6e:	3304      	adds	r3, #4
 8001f70:	f000 faca 	bl	8002508 <Board_ctor>


    me->currentTemp = 0.0f;
 8001f74:	2300      	movs	r3, #0
 8001f76:	3440      	adds	r4, #64	@ 0x40
 8001f78:	7023      	strb	r3, [r4, #0]
}
 8001f7a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8001f7c:	080016ed 	.word	0x080016ed
 8001f80:	2000060c 	.word	0x2000060c

08001f84 <Sensor_ctor>:

//${Shared::AO_Sensor} .......................................................
QActive * const AO_Sensor = &Sensor_inst.super;

//${Shared::Sensor_ctor} .....................................................
void Sensor_ctor(Sensor * const me) {
 8001f84:	b510      	push	{r4, lr}
 8001f86:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&Sensor_initial));
 8001f88:	490b      	ldr	r1, [pc, #44]	@ (8001fb8 <Sensor_ctor+0x34>)
 8001f8a:	f002 fc31 	bl	80047f0 <QActive_ctor>
    QTimeEvt_ctorX(&me->resetEvt, &me->super, DHT11_RESET_SIG, 0U);
 8001f8e:	0020      	movs	r0, r4
 8001f90:	0021      	movs	r1, r4
 8001f92:	2300      	movs	r3, #0
 8001f94:	220e      	movs	r2, #14
 8001f96:	3038      	adds	r0, #56	@ 0x38
 8001f98:	f002 fcbe 	bl	8004918 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->dht11StartEvt, &me->super, DHT11_START_SIG, 0U);
 8001f9c:	0020      	movs	r0, r4
 8001f9e:	0021      	movs	r1, r4
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	3054      	adds	r0, #84	@ 0x54
 8001fa6:	f002 fcb7 	bl	8004918 <QTimeEvt_ctorX>
    me->dma_buffer = Sensor_dht11_dma_buffer;
 8001faa:	4b04      	ldr	r3, [pc, #16]	@ (8001fbc <Sensor_ctor+0x38>)
 8001fac:	6323      	str	r3, [r4, #48]	@ 0x30
    me->dma_index = 0;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	3434      	adds	r4, #52	@ 0x34
 8001fb2:	7023      	strb	r3, [r4, #0]

}
 8001fb4:	bd10      	pop	{r4, pc}
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	080022f9 	.word	0x080022f9
 8001fbc:	20000280 	.word	0x20000280

08001fc0 <RFButton_ctor>:

//${Shared::AO_RFButton} .....................................................
QActive * const AO_RFButton = &RFButton_inst.super;

//${Shared::RFButton_ctor} ...................................................
void RFButton_ctor(RFButton * const me) {
 8001fc0:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&RFButton_initial));
 8001fc2:	4902      	ldr	r1, [pc, #8]	@ (8001fcc <RFButton_ctor+0xc>)
 8001fc4:	f002 fc14 	bl	80047f0 <QActive_ctor>

}
 8001fc8:	bd10      	pop	{r4, pc}
 8001fca:	46c0      	nop			@ (mov r8, r8)
 8001fcc:	08002045 	.word	0x08002045

08001fd0 <RFButton_receive_rf>:

//${AOs::RFButton} ...........................................................
RFButton RFButton_inst;

//${AOs::RFButton::receive_rf} ...............................................
void RFButton_receive_rf(void) {
 8001fd0:	b500      	push	{lr}
 8001fd2:	b089      	sub	sp, #36	@ 0x24
    while(nrf24_data_available()) {
 8001fd4:	f003 f8b7 	bl	8005146 <nrf24_data_available>
 8001fd8:	2800      	cmp	r0, #0
 8001fda:	d101      	bne.n	8001fe0 <RFButton_receive_rf+0x10>
                static QEvt const rlsEvt = { BUTTON_RELEASE_SIG, 0U, 0U };
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
            }

        }
}
 8001fdc:	b009      	add	sp, #36	@ 0x24
 8001fde:	bd00      	pop	{pc}
            nrf24_receive(payload, sizeof(payload));
 8001fe0:	2120      	movs	r1, #32
 8001fe2:	4668      	mov	r0, sp
 8001fe4:	f002 ffe2 	bl	8004fac <nrf24_receive>
            if(payload[0] == 49U)
 8001fe8:	466b      	mov	r3, sp
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b31      	cmp	r3, #49	@ 0x31
 8001fee:	d106      	bne.n	8001ffe <RFButton_receive_rf+0x2e>
                QACTIVE_POST(AO_Main_App, &nrfEvt, me);
 8001ff0:	4809      	ldr	r0, [pc, #36]	@ (8002018 <RFButton_receive_rf+0x48>)
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	4909      	ldr	r1, [pc, #36]	@ (800201c <RFButton_receive_rf+0x4c>)
 8001ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8002020 <RFButton_receive_rf+0x50>)
 8001ff8:	6800      	ldr	r0, [r0, #0]
 8001ffa:	f002 fa07 	bl	800440c <QActive_post_>
            if(payload[0] == 50U)
 8001ffe:	466b      	mov	r3, sp
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b32      	cmp	r3, #50	@ 0x32
 8002004:	d1e6      	bne.n	8001fd4 <RFButton_receive_rf+0x4>
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
 8002006:	4804      	ldr	r0, [pc, #16]	@ (8002018 <RFButton_receive_rf+0x48>)
 8002008:	2300      	movs	r3, #0
 800200a:	4906      	ldr	r1, [pc, #24]	@ (8002024 <RFButton_receive_rf+0x54>)
 800200c:	4a04      	ldr	r2, [pc, #16]	@ (8002020 <RFButton_receive_rf+0x50>)
 800200e:	6800      	ldr	r0, [r0, #0]
 8002010:	f002 f9fc 	bl	800440c <QActive_post_>
 8002014:	e7de      	b.n	8001fd4 <RFButton_receive_rf+0x4>
 8002016:	46c0      	nop			@ (mov r8, r8)
 8002018:	08005fdc 	.word	0x08005fdc
 800201c:	08006058 	.word	0x08006058
 8002020:	0000ffff 	.word	0x0000ffff
 8002024:	08006050 	.word	0x08006050

08002028 <RFButton_wait>:
}

//${AOs::RFButton::SM::wait} .................................................
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8002028:	880b      	ldrh	r3, [r1, #0]
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
 800202a:	b510      	push	{r4, lr}
    switch (e->sig) {
 800202c:	2b0b      	cmp	r3, #11
 800202e:	d103      	bne.n	8002038 <RFButton_wait+0x10>
        //${AOs::RFButton::SM::wait::NRF_IRQ}
        case NRF_IRQ_SIG: {
            RFButton_receive_rf();
 8002030:	f7ff ffce 	bl	8001fd0 <RFButton_receive_rf>

            status_ = Q_HANDLED();
 8002034:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8002036:	bd10      	pop	{r4, pc}
            status_ = Q_SUPER(&QHsm_top);
 8002038:	4b01      	ldr	r3, [pc, #4]	@ (8002040 <RFButton_wait+0x18>)
 800203a:	6083      	str	r3, [r0, #8]
 800203c:	2000      	movs	r0, #0
    return status_;
 800203e:	e7fa      	b.n	8002036 <RFButton_wait+0xe>
 8002040:	080040a1 	.word	0x080040a1

08002044 <RFButton_initial>:
    return Q_TRAN(&RFButton_wait);
 8002044:	4b01      	ldr	r3, [pc, #4]	@ (800204c <RFButton_initial+0x8>)
 8002046:	6083      	str	r3, [r0, #8]
}
 8002048:	2003      	movs	r0, #3
 800204a:	4770      	bx	lr
 800204c:	08002029 	.word	0x08002029

08002050 <Sensor_waiting>:
}

//${AOs::Sensor::SM::waiting} ................................................
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8002050:	880b      	ldrh	r3, [r1, #0]
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
 8002052:	b510      	push	{r4, lr}
    switch (e->sig) {
 8002054:	2b01      	cmp	r3, #1
 8002056:	d005      	beq.n	8002064 <Sensor_waiting+0x14>
 8002058:	2b09      	cmp	r3, #9
 800205a:	d008      	beq.n	800206e <Sensor_waiting+0x1e>
        case START_SENSOR_SIG: {
            status_ = Q_TRAN(&Sensor_start_dht);
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <Sensor_waiting+0x28>)
 800205e:	6083      	str	r3, [r0, #8]
 8002060:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8002062:	e003      	b.n	800206c <Sensor_waiting+0x1c>
            QTimeEvt_disarm(&me->resetEvt);
 8002064:	3038      	adds	r0, #56	@ 0x38
 8002066:	f002 fcaf 	bl	80049c8 <QTimeEvt_disarm>
            status_ = Q_HANDLED();
 800206a:	2002      	movs	r0, #2
}
 800206c:	bd10      	pop	{r4, pc}
            status_ = Q_TRAN(&Sensor_start_dht);
 800206e:	4b03      	ldr	r3, [pc, #12]	@ (800207c <Sensor_waiting+0x2c>)
 8002070:	6083      	str	r3, [r0, #8]
 8002072:	2003      	movs	r0, #3
            break;
 8002074:	e7fa      	b.n	800206c <Sensor_waiting+0x1c>
 8002076:	46c0      	nop			@ (mov r8, r8)
 8002078:	080040a1 	.word	0x080040a1
 800207c:	08002131 	.word	0x08002131

08002080 <Sensor_turn_off>:
}

//${AOs::Sensor::SM::turn_off} ...............................................
QState Sensor_turn_off(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8002080:	880b      	ldrh	r3, [r1, #0]
QState Sensor_turn_off(Sensor * const me, QEvt const * const e) {
 8002082:	b510      	push	{r4, lr}
    switch (e->sig) {
 8002084:	2b02      	cmp	r3, #2
 8002086:	d014      	beq.n	80020b2 <Sensor_turn_off+0x32>
 8002088:	2b0e      	cmp	r3, #14
 800208a:	d016      	beq.n	80020ba <Sensor_turn_off+0x3a>
 800208c:	2b01      	cmp	r3, #1
 800208e:	d118      	bne.n	80020c2 <Sensor_turn_off+0x42>
        //${AOs::Sensor::SM::turn_off}
        case Q_ENTRY_SIG: {
            QTimeEvt_disarm(&me->resetEvt);
 8002090:	3038      	adds	r0, #56	@ 0x38
 8002092:	0004      	movs	r4, r0
 8002094:	f002 fc98 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 8002098:	2200      	movs	r2, #0
 800209a:	0020      	movs	r0, r4
 800209c:	490b      	ldr	r1, [pc, #44]	@ (80020cc <Sensor_turn_off+0x4c>)
 800209e:	f002 fc5d 	bl	800495c <QTimeEvt_armX>
            HAL_GPIO_WritePin(DHT11_RESET_PORT, DHT11_RESET_PIN, GPIO_PIN_RESET);
 80020a2:	20a0      	movs	r0, #160	@ 0xa0
 80020a4:	2200      	movs	r2, #0
 80020a6:	2102      	movs	r1, #2
 80020a8:	05c0      	lsls	r0, r0, #23
 80020aa:	f000 fda3 	bl	8002bf4 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 80020ae:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 80020b0:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->resetEvt);
 80020b2:	3038      	adds	r0, #56	@ 0x38
 80020b4:	f002 fc88 	bl	80049c8 <QTimeEvt_disarm>
            break;
 80020b8:	e7f9      	b.n	80020ae <Sensor_turn_off+0x2e>
            status_ = Q_TRAN(&Sensor_turn_on);
 80020ba:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <Sensor_turn_off+0x50>)
 80020bc:	6083      	str	r3, [r0, #8]
 80020be:	2003      	movs	r0, #3
            break;
 80020c0:	e7f6      	b.n	80020b0 <Sensor_turn_off+0x30>
            status_ = Q_SUPER(&QHsm_top);
 80020c2:	4b04      	ldr	r3, [pc, #16]	@ (80020d4 <Sensor_turn_off+0x54>)
 80020c4:	6083      	str	r3, [r0, #8]
 80020c6:	2000      	movs	r0, #0
    return status_;
 80020c8:	e7f2      	b.n	80020b0 <Sensor_turn_off+0x30>
 80020ca:	46c0      	nop			@ (mov r8, r8)
 80020cc:	00007530 	.word	0x00007530
 80020d0:	080020d9 	.word	0x080020d9
 80020d4:	080040a1 	.word	0x080040a1

080020d8 <Sensor_turn_on>:

//${AOs::Sensor::SM::turn_on} ................................................
QState Sensor_turn_on(Sensor * const me, QEvt const * const e) {
 80020d8:	b570      	push	{r4, r5, r6, lr}
    QState status_;
    switch (e->sig) {
 80020da:	880d      	ldrh	r5, [r1, #0]
 80020dc:	2d02      	cmp	r5, #2
 80020de:	d014      	beq.n	800210a <Sensor_turn_on+0x32>
 80020e0:	2d0e      	cmp	r5, #14
 80020e2:	d016      	beq.n	8002112 <Sensor_turn_on+0x3a>
 80020e4:	2d01      	cmp	r5, #1
 80020e6:	d118      	bne.n	800211a <Sensor_turn_on+0x42>
        //${AOs::Sensor::SM::turn_on}
        case Q_ENTRY_SIG: {
            QTimeEvt_disarm(&me->resetEvt);
 80020e8:	3038      	adds	r0, #56	@ 0x38
 80020ea:	0004      	movs	r4, r0
 80020ec:	f002 fc6c 	bl	80049c8 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 80020f0:	2200      	movs	r2, #0
 80020f2:	0020      	movs	r0, r4
 80020f4:	490b      	ldr	r1, [pc, #44]	@ (8002124 <Sensor_turn_on+0x4c>)
 80020f6:	f002 fc31 	bl	800495c <QTimeEvt_armX>
            HAL_GPIO_WritePin(DHT11_RESET_PORT, DHT11_RESET_PIN, GPIO_PIN_SET);
 80020fa:	20a0      	movs	r0, #160	@ 0xa0
 80020fc:	002a      	movs	r2, r5
 80020fe:	2102      	movs	r1, #2
 8002100:	05c0      	lsls	r0, r0, #23
 8002102:	f000 fd77 	bl	8002bf4 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8002106:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8002108:	bd70      	pop	{r4, r5, r6, pc}
            QTimeEvt_disarm(&me->resetEvt);
 800210a:	3038      	adds	r0, #56	@ 0x38
 800210c:	f002 fc5c 	bl	80049c8 <QTimeEvt_disarm>
            break;
 8002110:	e7f9      	b.n	8002106 <Sensor_turn_on+0x2e>
            status_ = Q_TRAN(&Sensor_waiting);
 8002112:	4b05      	ldr	r3, [pc, #20]	@ (8002128 <Sensor_turn_on+0x50>)
 8002114:	6083      	str	r3, [r0, #8]
 8002116:	2003      	movs	r0, #3
            break;
 8002118:	e7f6      	b.n	8002108 <Sensor_turn_on+0x30>
            status_ = Q_SUPER(&QHsm_top);
 800211a:	4b04      	ldr	r3, [pc, #16]	@ (800212c <Sensor_turn_on+0x54>)
 800211c:	6083      	str	r3, [r0, #8]
 800211e:	2000      	movs	r0, #0
    return status_;
 8002120:	e7f2      	b.n	8002108 <Sensor_turn_on+0x30>
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	00007530 	.word	0x00007530
 8002128:	08002051 	.word	0x08002051
 800212c:	080040a1 	.word	0x080040a1

08002130 <Sensor_start_dht>:
    switch (e->sig) {
 8002130:	880b      	ldrh	r3, [r1, #0]
QState Sensor_start_dht(Sensor * const me, QEvt const * const e) {
 8002132:	b570      	push	{r4, r5, r6, lr}
 8002134:	0004      	movs	r4, r0
    switch (e->sig) {
 8002136:	2b01      	cmp	r3, #1
 8002138:	d005      	beq.n	8002146 <Sensor_start_dht+0x16>
 800213a:	2b0c      	cmp	r3, #12
 800213c:	d01f      	beq.n	800217e <Sensor_start_dht+0x4e>
            status_ = Q_SUPER(&QHsm_top);
 800213e:	4b14      	ldr	r3, [pc, #80]	@ (8002190 <Sensor_start_dht+0x60>)
 8002140:	6083      	str	r3, [r0, #8]
 8002142:	2000      	movs	r0, #0
    return status_;
 8002144:	e01a      	b.n	800217c <Sensor_start_dht+0x4c>
            allowDeepSleep = false;
 8002146:	2500      	movs	r5, #0
 8002148:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <Sensor_start_dht+0x64>)
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 800214a:	002a      	movs	r2, r5
            allowDeepSleep = false;
 800214c:	701d      	strb	r5, [r3, #0]
            me->byte_index = 0;
 800214e:	0003      	movs	r3, r0
 8002150:	332a      	adds	r3, #42	@ 0x2a
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 8002152:	4911      	ldr	r1, [pc, #68]	@ (8002198 <Sensor_start_dht+0x68>)
            for(int i=0;i<5;i++) me->bits[i]=0;
 8002154:	6245      	str	r5, [r0, #36]	@ 0x24
 8002156:	8505      	strh	r5, [r0, #40]	@ 0x28
            me->byte_index = 0;
 8002158:	701d      	strb	r5, [r3, #0]
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 800215a:	3038      	adds	r0, #56	@ 0x38
 800215c:	f002 fbfe 	bl	800495c <QTimeEvt_armX>
            DHT11_SetPinOutput();
 8002160:	f000 f95e 	bl	8002420 <DHT11_SetPinOutput>
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8002164:	002a      	movs	r2, r5
 8002166:	2140      	movs	r1, #64	@ 0x40
 8002168:	480c      	ldr	r0, [pc, #48]	@ (800219c <Sensor_start_dht+0x6c>)
 800216a:	f000 fd43 	bl	8002bf4 <HAL_GPIO_WritePin>
            QTimeEvt_armX(&me->dht11StartEvt, 20U, 0U); // 20ms
 800216e:	0020      	movs	r0, r4
 8002170:	002a      	movs	r2, r5
 8002172:	3054      	adds	r0, #84	@ 0x54
 8002174:	2114      	movs	r1, #20
 8002176:	f002 fbf1 	bl	800495c <QTimeEvt_armX>
 800217a:	2002      	movs	r0, #2
}
 800217c:	bd70      	pop	{r4, r5, r6, pc}
            DHT11_SetPinInput();
 800217e:	f000 f96d 	bl	800245c <DHT11_SetPinInput>
            Delay_us(30);  // 20–40 µs wait
 8002182:	201e      	movs	r0, #30
 8002184:	f000 f9b6 	bl	80024f4 <Delay_us>
            status_ = Q_TRAN(&Sensor_wait_response);
 8002188:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <Sensor_start_dht+0x70>)
 800218a:	2003      	movs	r0, #3
 800218c:	60a3      	str	r3, [r4, #8]
            break;
 800218e:	e7f5      	b.n	800217c <Sensor_start_dht+0x4c>
 8002190:	080040a1 	.word	0x080040a1
 8002194:	2000052c 	.word	0x2000052c
 8002198:	00007530 	.word	0x00007530
 800219c:	50000800 	.word	0x50000800
 80021a0:	080021c9 	.word	0x080021c9

080021a4 <Sensor_get_adc_dryness>:
  MODIFY_REG(ADCx->CR,
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <Sensor_get_adc_dryness+0x1c>)
 80021a6:	4907      	ldr	r1, [pc, #28]	@ (80021c4 <Sensor_get_adc_dryness+0x20>)
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	400a      	ands	r2, r1
 80021ac:	2104      	movs	r1, #4
 80021ae:	430a      	orrs	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	420a      	tst	r2, r1
 80021b6:	d0fc      	beq.n	80021b2 <Sensor_get_adc_dryness+0xe>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80021b8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80021ba:	6019      	str	r1, [r3, #0]
    return adc_value;
 80021bc:	b280      	uxth	r0, r0
}
 80021be:	4770      	bx	lr
 80021c0:	40012400 	.word	0x40012400
 80021c4:	7fffffe8 	.word	0x7fffffe8

080021c8 <Sensor_wait_response>:
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
 80021c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    switch (e->sig) {
 80021ca:	880b      	ldrh	r3, [r1, #0]
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
 80021cc:	0004      	movs	r4, r0
 80021ce:	b0d7      	sub	sp, #348	@ 0x15c
    switch (e->sig) {
 80021d0:	2b0d      	cmp	r3, #13
 80021d2:	d01c      	beq.n	800220e <Sensor_wait_response+0x46>
 80021d4:	2b0e      	cmp	r3, #14
 80021d6:	d013      	beq.n	8002200 <Sensor_wait_response+0x38>
 80021d8:	2100      	movs	r1, #0
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d000      	beq.n	80021e0 <Sensor_wait_response+0x18>
 80021de:	e07b      	b.n	80022d8 <Sensor_wait_response+0x110>
            me->bit_index = 0;
 80021e0:	0003      	movs	r3, r0
 80021e2:	3329      	adds	r3, #41	@ 0x29
 80021e4:	7019      	strb	r1, [r3, #0]
            me->byte_index = 0;
 80021e6:	2380      	movs	r3, #128	@ 0x80
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	8543      	strh	r3, [r0, #42]	@ 0x2a
            me->pulse_count = 0;
 80021ec:	0003      	movs	r3, r0
 80021ee:	332c      	adds	r3, #44	@ 0x2c
            memset(me->bits, 0, sizeof(me->bits));
 80021f0:	2205      	movs	r2, #5
            me->pulse_count = 0;
 80021f2:	7019      	strb	r1, [r3, #0]
            memset(me->bits, 0, sizeof(me->bits));
 80021f4:	3024      	adds	r0, #36	@ 0x24
 80021f6:	f003 fa0f 	bl	8005618 <memset>
            status_ = Q_HANDLED();
 80021fa:	2002      	movs	r0, #2
}
 80021fc:	b057      	add	sp, #348	@ 0x15c
 80021fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
            QTimeEvt_disarm(&me->resetEvt);
 8002200:	3038      	adds	r0, #56	@ 0x38
 8002202:	f002 fbe1 	bl	80049c8 <QTimeEvt_disarm>
            status_ = Q_TRAN(&Sensor_turn_off);
 8002206:	4b36      	ldr	r3, [pc, #216]	@ (80022e0 <Sensor_wait_response+0x118>)
 8002208:	2003      	movs	r0, #3
            status_ = Q_TRAN(&Sensor_waiting);
 800220a:	60a3      	str	r3, [r4, #8]
            break;
 800220c:	e7f6      	b.n	80021fc <Sensor_wait_response+0x34>
            BSP_get_timestamps(localTimestamps);
 800220e:	a804      	add	r0, sp, #16
 8002210:	f7fe fb3e 	bl	8000890 <BSP_get_timestamps>
                if (i % 2 == 1) { // positive edge (HIGH pulse duration)
 8002214:	2201      	movs	r2, #1
 8002216:	4694      	mov	ip, r2
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8002218:	0022      	movs	r2, r4
 800221a:	0025      	movs	r5, r4
            BSP_get_timestamps(localTimestamps);
 800221c:	2300      	movs	r3, #0
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 800221e:	322a      	adds	r2, #42	@ 0x2a
 8002220:	9203      	str	r2, [sp, #12]
 8002222:	3529      	adds	r5, #41	@ 0x29
                if(i < 3) { continue; } // ignore ack, start
 8002224:	2b02      	cmp	r3, #2
 8002226:	d955      	bls.n	80022d4 <Sensor_wait_response+0x10c>
                if (i % 2 == 1) { // positive edge (HIGH pulse duration)
 8002228:	4662      	mov	r2, ip
 800222a:	4213      	tst	r3, r2
 800222c:	d01c      	beq.n	8002268 <Sensor_wait_response+0xa0>
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 800222e:	2607      	movs	r6, #7
 8002230:	4667      	mov	r7, ip
 8002232:	9a03      	ldr	r2, [sp, #12]
 8002234:	7812      	ldrb	r2, [r2, #0]
 8002236:	18a1      	adds	r1, r4, r2
 8002238:	9201      	str	r2, [sp, #4]
 800223a:	1d4a      	adds	r2, r1, #5
 800223c:	7fd0      	ldrb	r0, [r2, #31]
 800223e:	782a      	ldrb	r2, [r5, #0]
 8002240:	1ab6      	subs	r6, r6, r2
 8002242:	40b7      	lsls	r7, r6
 8002244:	9202      	str	r2, [sp, #8]
                    uint8_t bit_val = (localTimestamps[i] > 40) ? 1 : 0;  // FIXED!
 8002246:	009e      	lsls	r6, r3, #2
                    if (bit_val) {
 8002248:	aa04      	add	r2, sp, #16
 800224a:	5992      	ldr	r2, [r2, r6]
                        me->bits[me->byte_index] &= ~(1 << (7 - me->bit_index));
 800224c:	0006      	movs	r6, r0
 800224e:	43be      	bics	r6, r7
                    if (bit_val) {
 8002250:	2a28      	cmp	r2, #40	@ 0x28
 8002252:	d901      	bls.n	8002258 <Sensor_wait_response+0x90>
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8002254:	4338      	orrs	r0, r7
 8002256:	b2c6      	uxtb	r6, r0
                    me->bit_index++;
 8002258:	9a02      	ldr	r2, [sp, #8]
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 800225a:	3105      	adds	r1, #5
                    me->bit_index++;
 800225c:	3201      	adds	r2, #1
 800225e:	b2d2      	uxtb	r2, r2
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8002260:	77ce      	strb	r6, [r1, #31]
                    if (me->bit_index > 7) {
 8002262:	2a07      	cmp	r2, #7
 8002264:	d804      	bhi.n	8002270 <Sensor_wait_response+0xa8>
                    me->bit_index++;
 8002266:	702a      	strb	r2, [r5, #0]
            for(uint8_t i = 0; i < TIMESTAMP_SIZE; i++)
 8002268:	3301      	adds	r3, #1
 800226a:	2b52      	cmp	r3, #82	@ 0x52
 800226c:	d1da      	bne.n	8002224 <Sensor_wait_response+0x5c>
 800226e:	e02f      	b.n	80022d0 <Sensor_wait_response+0x108>
                        me->bit_index = 0;
 8002270:	2600      	movs	r6, #0
                        me->byte_index++;
 8002272:	9a01      	ldr	r2, [sp, #4]
 8002274:	9903      	ldr	r1, [sp, #12]
 8002276:	3201      	adds	r2, #1
 8002278:	b2d2      	uxtb	r2, r2
                        me->bit_index = 0;
 800227a:	702e      	strb	r6, [r5, #0]
                        me->byte_index++;
 800227c:	700a      	strb	r2, [r1, #0]
                        if (me->byte_index >= 5) {
 800227e:	2a04      	cmp	r2, #4
 8002280:	d9f2      	bls.n	8002268 <Sensor_wait_response+0xa0>
                            uint8_t checksum = me->bits[0] + me->bits[1] + me->bits[2] + me->bits[3];
 8002282:	1d63      	adds	r3, r4, #5
 8002284:	1da2      	adds	r2, r4, #6
 8002286:	7fd2      	ldrb	r2, [r2, #31]
 8002288:	7fdb      	ldrb	r3, [r3, #31]
 800228a:	1de5      	adds	r5, r4, #7
 800228c:	189b      	adds	r3, r3, r2
 800228e:	7fea      	ldrb	r2, [r5, #31]
 8002290:	189b      	adds	r3, r3, r2
 8002292:	0022      	movs	r2, r4
 8002294:	3208      	adds	r2, #8
 8002296:	7fd2      	ldrb	r2, [r2, #31]
 8002298:	189b      	adds	r3, r3, r2
                            if (checksum == me->bits[4]) {
 800229a:	0022      	movs	r2, r4
 800229c:	3228      	adds	r2, #40	@ 0x28
 800229e:	7812      	ldrb	r2, [r2, #0]
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d114      	bne.n	80022d0 <Sensor_wait_response+0x108>
                                uint16_t dryness_val = Sensor_get_adc_dryness();
 80022a6:	f7ff ff7d 	bl	80021a4 <Sensor_get_adc_dryness>
                                SensorEvent *evt = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 80022aa:	220a      	movs	r2, #10
                                uint16_t dryness_val = Sensor_get_adc_dryness();
 80022ac:	0007      	movs	r7, r0
                                SensorEvent *evt = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 80022ae:	490d      	ldr	r1, [pc, #52]	@ (80022e4 <Sensor_wait_response+0x11c>)
 80022b0:	200c      	movs	r0, #12
 80022b2:	f002 f965 	bl	8004580 <QF_newX_>
                                allowDeepSleep = true;
 80022b6:	2201      	movs	r2, #1
                                evt->dryness = dryness_val;
 80022b8:	8107      	strh	r7, [r0, #8]
                                evt->temperature = me->bits[2];
 80022ba:	7feb      	ldrb	r3, [r5, #31]
                                SensorEvent *evt = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 80022bc:	0001      	movs	r1, r0
                                evt->temperature = me->bits[2];
 80022be:	8143      	strh	r3, [r0, #10]
                                allowDeepSleep = true;
 80022c0:	4b09      	ldr	r3, [pc, #36]	@ (80022e8 <Sensor_wait_response+0x120>)
                                QACTIVE_POST(AO_Main_App, &evt->super, NULL);
 80022c2:	480a      	ldr	r0, [pc, #40]	@ (80022ec <Sensor_wait_response+0x124>)
                                allowDeepSleep = true;
 80022c4:	701a      	strb	r2, [r3, #0]
                                QACTIVE_POST(AO_Main_App, &evt->super, NULL);
 80022c6:	6800      	ldr	r0, [r0, #0]
 80022c8:	0033      	movs	r3, r6
 80022ca:	4a06      	ldr	r2, [pc, #24]	@ (80022e4 <Sensor_wait_response+0x11c>)
 80022cc:	f002 f89e 	bl	800440c <QActive_post_>
            status_ = Q_TRAN(&Sensor_waiting);
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <Sensor_wait_response+0x128>)
 80022d2:	e799      	b.n	8002208 <Sensor_wait_response+0x40>
            for(uint8_t i = 0; i < TIMESTAMP_SIZE; i++)
 80022d4:	3301      	adds	r3, #1
 80022d6:	e7a5      	b.n	8002224 <Sensor_wait_response+0x5c>
            status_ = Q_SUPER(&QHsm_top);
 80022d8:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <Sensor_wait_response+0x12c>)
 80022da:	6083      	str	r3, [r0, #8]
 80022dc:	0008      	movs	r0, r1
    return status_;
 80022de:	e78d      	b.n	80021fc <Sensor_wait_response+0x34>
 80022e0:	08002081 	.word	0x08002081
 80022e4:	0000ffff 	.word	0x0000ffff
 80022e8:	2000052c 	.word	0x2000052c
 80022ec:	08005fdc 	.word	0x08005fdc
 80022f0:	08002051 	.word	0x08002051
 80022f4:	080040a1 	.word	0x080040a1

080022f8 <Sensor_initial>:
    return Q_TRAN(&Sensor_waiting);
 80022f8:	4b01      	ldr	r3, [pc, #4]	@ (8002300 <Sensor_initial+0x8>)
 80022fa:	6083      	str	r3, [r0, #8]
}
 80022fc:	2003      	movs	r0, #3
 80022fe:	4770      	bx	lr
 8002300:	08002051 	.word	0x08002051

08002304 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002304:	2101      	movs	r1, #1
 8002306:	4b0a      	ldr	r3, [pc, #40]	@ (8002330 <HAL_MspInit+0x2c>)
{
 8002308:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800230c:	430a      	orrs	r2, r1
 800230e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002310:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002312:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002314:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002316:	9200      	str	r2, [sp, #0]
 8002318:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800231a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800231c:	0549      	lsls	r1, r1, #21
 800231e:	430a      	orrs	r2, r1
 8002320:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002324:	400b      	ands	r3, r1
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	b002      	add	sp, #8
 800232c:	4770      	bx	lr
 800232e:	46c0      	nop			@ (mov r8, r8)
 8002330:	40021000 	.word	0x40021000

08002334 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002334:	b510      	push	{r4, lr}
 8002336:	0004      	movs	r4, r0
 8002338:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233a:	2214      	movs	r2, #20
 800233c:	2100      	movs	r1, #0
 800233e:	a802      	add	r0, sp, #8
 8002340:	f003 f96a 	bl	8005618 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002344:	221c      	movs	r2, #28
 8002346:	2100      	movs	r1, #0
 8002348:	a807      	add	r0, sp, #28
 800234a:	f003 f965 	bl	8005618 <memset>
  if(hi2c->Instance==I2C1)
 800234e:	4b18      	ldr	r3, [pc, #96]	@ (80023b0 <HAL_I2C_MspInit+0x7c>)
 8002350:	6822      	ldr	r2, [r4, #0]
 8002352:	429a      	cmp	r2, r3
 8002354:	d129      	bne.n	80023aa <HAL_I2C_MspInit+0x76>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002356:	2302      	movs	r3, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002358:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800235a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235c:	f001 fa14 	bl	8003788 <HAL_RCCEx_PeriphCLKConfig>
 8002360:	2800      	cmp	r0, #0
 8002362:	d001      	beq.n	8002368 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8002364:	f7fe fe78 	bl	8001058 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002368:	2201      	movs	r2, #1
 800236a:	4c12      	ldr	r4, [pc, #72]	@ (80023b4 <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002370:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002372:	4313      	orrs	r3, r2
 8002374:	6363      	str	r3, [r4, #52]	@ 0x34
 8002376:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	4013      	ands	r3, r2
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002380:	23c0      	movs	r3, #192	@ 0xc0
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002386:	2312      	movs	r3, #18
 8002388:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002390:	3306      	adds	r3, #6
 8002392:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002394:	f000 fb74 	bl	8002a80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002398:	2280      	movs	r2, #128	@ 0x80
 800239a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800239c:	0392      	lsls	r2, r2, #14
 800239e:	4313      	orrs	r3, r2
 80023a0:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80023a2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80023a4:	4013      	ands	r3, r2
 80023a6:	9301      	str	r3, [sp, #4]
 80023a8:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80023aa:	b00e      	add	sp, #56	@ 0x38
 80023ac:	bd10      	pop	{r4, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	40005400 	.word	0x40005400
 80023b4:	40021000 	.word	0x40021000

080023b8 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b8:	b510      	push	{r4, lr}
 80023ba:	b672      	cpsid	i
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 80023bc:	2100      	movs	r1, #0
 80023be:	4802      	ldr	r0, [pc, #8]	@ (80023c8 <HardFault_Handler+0x10>)
 80023c0:	f7fe f9d4 	bl	800076c <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023c4:	e7fe      	b.n	80023c4 <HardFault_Handler+0xc>
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	08005f3c 	.word	0x08005f3c

080023cc <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80023cc:	4770      	bx	lr
	...

080023d0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023d0:	490b      	ldr	r1, [pc, #44]	@ (8002400 <_sbrk+0x30>)
 80023d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002404 <_sbrk+0x34>)
{
 80023d4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023d6:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d8:	490b      	ldr	r1, [pc, #44]	@ (8002408 <_sbrk+0x38>)
{
 80023da:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80023dc:	6808      	ldr	r0, [r1, #0]
 80023de:	2800      	cmp	r0, #0
 80023e0:	d101      	bne.n	80023e6 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80023e2:	480a      	ldr	r0, [pc, #40]	@ (800240c <_sbrk+0x3c>)
 80023e4:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023e6:	6808      	ldr	r0, [r1, #0]
 80023e8:	18c3      	adds	r3, r0, r3
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d906      	bls.n	80023fc <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80023ee:	f003 f91b 	bl	8005628 <__errno>
 80023f2:	230c      	movs	r3, #12
 80023f4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80023f6:	2001      	movs	r0, #1
 80023f8:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80023fa:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80023fc:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 80023fe:	e7fc      	b.n	80023fa <_sbrk+0x2a>
 8002400:	00000400 	.word	0x00000400
 8002404:	20003000 	.word	0x20003000
 8002408:	20000768 	.word	0x20000768
 800240c:	20000bb0 	.word	0x20000bb0

08002410 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002410:	2280      	movs	r2, #128	@ 0x80
 8002412:	4b02      	ldr	r3, [pc, #8]	@ (800241c <SystemInit+0xc>)
 8002414:	0512      	lsls	r2, r2, #20
 8002416:	609a      	str	r2, [r3, #8]
#endif
}
 8002418:	4770      	bx	lr
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <DHT11_SetPinOutput>:
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
}
*/
void DHT11_SetPinOutput(void)
{
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	2300      	movs	r3, #0
  SET_BIT(RCC->AHBENR, Periphs);
 8002422:	2004      	movs	r0, #4
{
 8002424:	b500      	push	{lr}
 8002426:	4a0b      	ldr	r2, [pc, #44]	@ (8002454 <DHT11_SetPinOutput+0x34>)
 8002428:	b089      	sub	sp, #36	@ 0x24
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242a:	9307      	str	r3, [sp, #28]
 800242c:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 800242e:	4301      	orrs	r1, r0
 8002430:	6391      	str	r1, [r2, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002432:	6b92      	ldr	r2, [r2, #56]	@ 0x38
    GPIO_InitStruct.Pin = DHT11_PIN;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8002434:	a902      	add	r1, sp, #8
 8002436:	4002      	ands	r2, r0
 8002438:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800243a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = DHT11_PIN;
 800243c:	2240      	movs	r2, #64	@ 0x40
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800243e:	4806      	ldr	r0, [pc, #24]	@ (8002458 <DHT11_SetPinOutput+0x38>)
    GPIO_InitStruct.Pin = DHT11_PIN;
 8002440:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002442:	3a3f      	subs	r2, #63	@ 0x3f
 8002444:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002446:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002448:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800244a:	9306      	str	r3, [sp, #24]
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800244c:	f001 fac0 	bl	80039d0 <LL_GPIO_Init>
}
 8002450:	b009      	add	sp, #36	@ 0x24
 8002452:	bd00      	pop	{pc}
 8002454:	40021000 	.word	0x40021000
 8002458:	50000800 	.word	0x50000800

0800245c <DHT11_SetPinInput>:
  SET_BIT(RCC->AHBENR, Periphs);
 800245c:	2104      	movs	r1, #4
			//__HAL_TIM_CLEAR_FLAG(&htim16, TIM_FLAG_UPDATE);
}

*/
void DHT11_SetPinInput(void)
{
 800245e:	b570      	push	{r4, r5, r6, lr}
 8002460:	4b1f      	ldr	r3, [pc, #124]	@ (80024e0 <DHT11_SetPinInput+0x84>)
 8002462:	b088      	sub	sp, #32
 8002464:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
    LL_AHB1_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);

    GPIO_InitStruct.Pin = DHT11_PIN;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002466:	2502      	movs	r5, #2
 8002468:	430a      	orrs	r2, r1
 800246a:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800246c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    GPIO_InitStruct.Alternate = LL_GPIO_AF_1; // TIM3_CH1 alternate
 800246e:	2401      	movs	r4, #1
 8002470:	400b      	ands	r3, r1
 8002472:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002474:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8002476:	2340      	movs	r3, #64	@ 0x40
 8002478:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800247a:	2300      	movs	r3, #0
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800247c:	a902      	add	r1, sp, #8
 800247e:	4819      	ldr	r0, [pc, #100]	@ (80024e4 <DHT11_SetPinInput+0x88>)
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002480:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002482:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002484:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002486:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = LL_GPIO_AF_1; // TIM3_CH1 alternate
 8002488:	9407      	str	r4, [sp, #28]
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800248a:	f001 faa1 	bl	80039d0 <LL_GPIO_Init>
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800248e:	2103      	movs	r1, #3
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8002490:	200a      	movs	r0, #10
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002492:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <DHT11_SetPinInput+0x8c>)
 8002494:	26ff      	movs	r6, #255	@ 0xff
 8002496:	6813      	ldr	r3, [r2, #0]
 8002498:	438b      	bics	r3, r1
 800249a:	4323      	orrs	r3, r4
 800249c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 800249e:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <DHT11_SetPinInput+0x90>)
 80024a0:	6a19      	ldr	r1, [r3, #32]
 80024a2:	4301      	orrs	r1, r0
 80024a4:	6219      	str	r1, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80024a6:	6811      	ldr	r1, [r2, #0]
 80024a8:	1940      	adds	r0, r0, r5
 80024aa:	4381      	bics	r1, r0
 80024ac:	6011      	str	r1, [r2, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80024ae:	6811      	ldr	r1, [r2, #0]
 80024b0:	30e4      	adds	r0, #228	@ 0xe4
 80024b2:	4381      	bics	r1, r0
 80024b4:	20c4      	movs	r0, #196	@ 0xc4
 80024b6:	6011      	str	r1, [r2, #0]
 80024b8:	4a0d      	ldr	r2, [pc, #52]	@ (80024f0 <DHT11_SetPinInput+0x94>)
 80024ba:	0080      	lsls	r0, r0, #2
 80024bc:	5811      	ldr	r1, [r2, r0]
 80024be:	43b1      	bics	r1, r6
 80024c0:	5011      	str	r1, [r2, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	2180      	movs	r1, #128	@ 0x80
 80024c4:	0249      	lsls	r1, r1, #9
 80024c6:	6011      	str	r1, [r2, #0]
  SET_BIT(TIMx->CCER, Channels);
 80024c8:	6a1a      	ldr	r2, [r3, #32]
 80024ca:	4322      	orrs	r2, r4
 80024cc:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	4315      	orrs	r5, r2
 80024d2:	60dd      	str	r5, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4314      	orrs	r4, r2
 80024d8:	601c      	str	r4, [r3, #0]
    LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
    LL_TIM_EnableIT_CC1(TIM3);
    LL_TIM_EnableCounter(TIM3);


}
 80024da:	b008      	add	sp, #32
 80024dc:	bd70      	pop	{r4, r5, r6, pc}
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	40021000 	.word	0x40021000
 80024e4:	50000800 	.word	0x50000800
 80024e8:	40000418 	.word	0x40000418
 80024ec:	40000400 	.word	0x40000400
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <Delay_us>:
  WRITE_REG(TIMx->CNT, Counter);
 80024f4:	2200      	movs	r2, #0
 80024f6:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <Delay_us+0x10>)
 80024f8:	625a      	str	r2, [r3, #36]	@ 0x24
  return (uint32_t)(READ_REG(TIMx->CNT));
 80024fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24


void Delay_us(uint16_t us)
{
	LL_TIM_SetCounter(TIM17, 0);
	while (LL_TIM_GetCounter(TIM17) < us);
 80024fc:	4290      	cmp	r0, r2
 80024fe:	d8fc      	bhi.n	80024fa <Delay_us+0x6>
}
 8002500:	4770      	bx	lr
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	40014800 	.word	0x40014800

08002508 <Board_ctor>:
static uint8_t dummyValue = 0;


void Board_ctor(Board *me, uint8_t *grid,
                uint8_t width, uint8_t height, uint8_t pos_x , uint8_t pos_y, bool rotate_90, uint8_t blockSize)
{
 8002508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250a:	0004      	movs	r4, r0
 800250c:	0008      	movs	r0, r1
 800250e:	a906      	add	r1, sp, #24
 8002510:	780f      	ldrb	r7, [r1, #0]
 8002512:	a907      	add	r1, sp, #28
 8002514:	780e      	ldrb	r6, [r1, #0]
 8002516:	ad09      	add	r5, sp, #36	@ 0x24
 8002518:	a908      	add	r1, sp, #32
 800251a:	782d      	ldrb	r5, [r5, #0]
 800251c:	7809      	ldrb	r1, [r1, #0]
	me->pos_x = pos_x;
 800251e:	7027      	strb	r7, [r4, #0]
	me->pos_y = pos_y;
 8002520:	7066      	strb	r6, [r4, #1]
	me->width = width;
 8002522:	70a2      	strb	r2, [r4, #2]
	me->height = height;
	me->blockSize = blockSize;
 8002524:	7125      	strb	r5, [r4, #4]
	me->grid = grid;
	me->rotate_90 = rotate_90;
 8002526:	7161      	strb	r1, [r4, #5]
    memset(me->grid, 0, width * height);
 8002528:	435a      	muls	r2, r3
 800252a:	2100      	movs	r1, #0
	me->height = height;
 800252c:	70e3      	strb	r3, [r4, #3]
	me->grid = grid;
 800252e:	60a0      	str	r0, [r4, #8]
    memset(me->grid, 0, width * height);
 8002530:	f003 f872 	bl	8005618 <memset>



}
 8002534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002536 <Board_placeTetromino>:
{
	draw_border(me);
}

void Board_placeTetromino(Board *me, const Tetromino *t)
{
 8002536:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    for (int row = 0; row < 4; row++) {
 8002538:	2400      	movs	r4, #0
 800253a:	1c4e      	adds	r6, r1, #1
        for (int col = 0; col < 4; col++) {
 800253c:	2200      	movs	r2, #0
            if (t->grid4x4[row][col] == 0) {
 800253e:	5cb3      	ldrb	r3, [r6, r2]
 8002540:	469c      	mov	ip, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d014      	beq.n	8002570 <Board_placeTetromino+0x3a>
            }

            int boardX, boardY;

                // normal orientation
			boardX = t->x + col;
 8002546:	694d      	ldr	r5, [r1, #20]
			boardY = t->y + row;


            // bounds check
            if (boardX >= 0 && boardX < me->width &&
 8002548:	1953      	adds	r3, r2, r5
 800254a:	d411      	bmi.n	8002570 <Board_placeTetromino+0x3a>
 800254c:	7887      	ldrb	r7, [r0, #2]
 800254e:	9301      	str	r3, [sp, #4]
 8002550:	429f      	cmp	r7, r3
 8002552:	dd0d      	ble.n	8002570 <Board_placeTetromino+0x3a>
			boardY = t->y + row;
 8002554:	698b      	ldr	r3, [r1, #24]
            if (boardX >= 0 && boardX < me->width &&
 8002556:	18e3      	adds	r3, r4, r3
 8002558:	d40a      	bmi.n	8002570 <Board_placeTetromino+0x3a>
 800255a:	001d      	movs	r5, r3
                boardY >= 0 && boardY < me->height)
 800255c:	78c3      	ldrb	r3, [r0, #3]
 800255e:	42ab      	cmp	r3, r5
 8002560:	dd06      	ble.n	8002570 <Board_placeTetromino+0x3a>
            {
                me->grid[boardY * me->width + boardX] = t->grid4x4[row][col];
 8002562:	002b      	movs	r3, r5
 8002564:	9d01      	ldr	r5, [sp, #4]
 8002566:	437b      	muls	r3, r7
 8002568:	6887      	ldr	r7, [r0, #8]
 800256a:	197d      	adds	r5, r7, r5
 800256c:	4667      	mov	r7, ip
 800256e:	54ef      	strb	r7, [r5, r3]
        for (int col = 0; col < 4; col++) {
 8002570:	3201      	adds	r2, #1
 8002572:	2a04      	cmp	r2, #4
 8002574:	d1e3      	bne.n	800253e <Board_placeTetromino+0x8>
    for (int row = 0; row < 4; row++) {
 8002576:	3401      	adds	r4, #1
 8002578:	3604      	adds	r6, #4
 800257a:	2c04      	cmp	r4, #4
 800257c:	d1de      	bne.n	800253c <Board_placeTetromino+0x6>
            }
        }
    }
}
 800257e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08002580 <collision_on_move>:
    }
}


bool collision_on_move(Board *me, const Tetromino *t, int dx, int dy)
{
 8002580:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(int row = 0; row < 4; row++) {
 8002582:	2500      	movs	r5, #0
{
 8002584:	b085      	sub	sp, #20
 8002586:	9202      	str	r2, [sp, #8]
 8002588:	9303      	str	r3, [sp, #12]
 800258a:	1c4e      	adds	r6, r1, #1
	        for(int col = 0; col < 4; col++) {
 800258c:	2400      	movs	r4, #0

	            if(t->grid4x4[row][col]) {
 800258e:	5d33      	ldrb	r3, [r6, r4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d018      	beq.n	80025c6 <collision_on_move+0x46>

	                int boardX, boardY;
					boardX = t->x + col + dx;
					boardY = t->y + row + dy;
 8002594:	698b      	ldr	r3, [r1, #24]
 8002596:	9f03      	ldr	r7, [sp, #12]
					boardX = t->x + col + dx;
 8002598:	694a      	ldr	r2, [r1, #20]
					boardY = t->y + row + dy;
 800259a:	18eb      	adds	r3, r5, r3
 800259c:	19db      	adds	r3, r3, r7

	                // Bounds check (if outside → collision)
	                if(boardX < 0 || boardX >= me->width  ||
 800259e:	9f02      	ldr	r7, [sp, #8]
					boardX = t->x + col + dx;
 80025a0:	18a2      	adds	r2, r4, r2
	                if(boardX < 0 || boardX >= me->width  ||
 80025a2:	19d2      	adds	r2, r2, r7
 80025a4:	d418      	bmi.n	80025d8 <collision_on_move+0x58>
 80025a6:	9201      	str	r2, [sp, #4]
 80025a8:	7887      	ldrb	r7, [r0, #2]
 80025aa:	4297      	cmp	r7, r2
 80025ac:	dd14      	ble.n	80025d8 <collision_on_move+0x58>
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	db12      	blt.n	80025d8 <collision_on_move+0x58>
	                   boardY < 0 || boardY >= me->height)
 80025b2:	78c2      	ldrb	r2, [r0, #3]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	dd0f      	ble.n	80025d8 <collision_on_move+0x58>
	                {
	                    return true; // COLLISION
	                }

	                // Check collision with existing blocks
	                if(me->grid[boardY * me->width + boardX] != 0) {
 80025b8:	437b      	muls	r3, r7
 80025ba:	9a01      	ldr	r2, [sp, #4]
 80025bc:	6887      	ldr	r7, [r0, #8]
 80025be:	18bf      	adds	r7, r7, r2
 80025c0:	5cfb      	ldrb	r3, [r7, r3]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d108      	bne.n	80025d8 <collision_on_move+0x58>
	        for(int col = 0; col < 4; col++) {
 80025c6:	3401      	adds	r4, #1
 80025c8:	2c04      	cmp	r4, #4
 80025ca:	d1e0      	bne.n	800258e <collision_on_move+0xe>
	for(int row = 0; row < 4; row++) {
 80025cc:	3501      	adds	r5, #1
 80025ce:	3604      	adds	r6, #4
 80025d0:	2d04      	cmp	r5, #4
 80025d2:	d1db      	bne.n	800258c <collision_on_move+0xc>
	                }
	            }
	        }
	    }

	    return false;
 80025d4:	2000      	movs	r0, #0
 80025d6:	e000      	b.n	80025da <collision_on_move+0x5a>
	                    return true; // COLLISION
 80025d8:	2001      	movs	r0, #1
}
 80025da:	b005      	add	sp, #20
 80025dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025de <move_down>:
{
 80025de:	b570      	push	{r4, r5, r6, lr}
	active->tickCounter++;
 80025e0:	1c8d      	adds	r5, r1, #2
 80025e2:	7feb      	ldrb	r3, [r5, #31]
{
 80025e4:	000c      	movs	r4, r1
	active->tickCounter++;
 80025e6:	3301      	adds	r3, #1
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	77eb      	strb	r3, [r5, #31]
	if(active->tickCounter >= active->speed)
 80025ec:	8b8a      	ldrh	r2, [r1, #28]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d901      	bls.n	80025f6 <move_down+0x18>
			return true;   // moved
 80025f2:	2001      	movs	r0, #1
}
 80025f4:	bd70      	pop	{r4, r5, r6, pc}
		if(!collision_on_move(me,active, 0, -1)) {
 80025f6:	2301      	movs	r3, #1
 80025f8:	2200      	movs	r2, #0
 80025fa:	425b      	negs	r3, r3
 80025fc:	f7ff ffc0 	bl	8002580 <collision_on_move>
 8002600:	0003      	movs	r3, r0
			return false;
 8002602:	2000      	movs	r0, #0
		if(!collision_on_move(me,active, 0, -1)) {
 8002604:	4283      	cmp	r3, r0
 8002606:	d1f5      	bne.n	80025f4 <move_down+0x16>
			active->y -= 1;
 8002608:	69a2      	ldr	r2, [r4, #24]
 800260a:	3a01      	subs	r2, #1
 800260c:	61a2      	str	r2, [r4, #24]
			active->tickCounter = 0;
 800260e:	77eb      	strb	r3, [r5, #31]
			return true;   // moved
 8002610:	e7ef      	b.n	80025f2 <move_down+0x14>

08002612 <rotate_tetromino_collision_check>:
void rotate_tetromino_collision_check(Board * me, Tetromino* t) {
 8002612:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002614:	000c      	movs	r4, r1
 8002616:	b085      	sub	sp, #20
	memcpy(old_grid4x4, t->grid4x4, sizeof(old_grid4x4));
 8002618:	1c4e      	adds	r6, r1, #1
 800261a:	2210      	movs	r2, #16
void rotate_tetromino_collision_check(Board * me, Tetromino* t) {
 800261c:	0005      	movs	r5, r0
	uint8_t old_rotation = t->current_rotation;
 800261e:	7f8f      	ldrb	r7, [r1, #30]
	memcpy(old_grid4x4, t->grid4x4, sizeof(old_grid4x4));
 8002620:	4668      	mov	r0, sp
 8002622:	0031      	movs	r1, r6
 8002624:	f003 f82c 	bl	8005680 <memcpy>
    Tetromino_rotate(t);
 8002628:	0020      	movs	r0, r4
 800262a:	f000 f94b 	bl	80028c4 <Tetromino_rotate>
    if (collision_on_move(me,t, 0, 0)) {
 800262e:	2300      	movs	r3, #0
 8002630:	0021      	movs	r1, r4
 8002632:	001a      	movs	r2, r3
 8002634:	0028      	movs	r0, r5
 8002636:	f7ff ffa3 	bl	8002580 <collision_on_move>
 800263a:	2800      	cmp	r0, #0
 800263c:	d005      	beq.n	800264a <rotate_tetromino_collision_check+0x38>
    	memcpy(t->grid4x4, old_grid4x4, sizeof(t->grid4x4));
 800263e:	2210      	movs	r2, #16
 8002640:	4669      	mov	r1, sp
 8002642:	0030      	movs	r0, r6
    	t->current_rotation = old_rotation;
 8002644:	77a7      	strb	r7, [r4, #30]
    	memcpy(t->grid4x4, old_grid4x4, sizeof(t->grid4x4));
 8002646:	f003 f81b 	bl	8005680 <memcpy>
}
 800264a:	b005      	add	sp, #20
 800264c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800264e <collision_on_spawn>:


bool collision_on_spawn(Board *me, Tetromino *t)
{
 800264e:	b5f0      	push	{r4, r5, r6, r7, lr}
    for(int row = 0; row < 4; row++) {
 8002650:	2400      	movs	r4, #0
 8002652:	1c4d      	adds	r5, r1, #1
        for(int col = 0; col < 4; col++) {
 8002654:	2300      	movs	r3, #0

            if(t->grid4x4[row][col]) {
 8002656:	5cea      	ldrb	r2, [r5, r3]
 8002658:	2a00      	cmp	r2, #0
 800265a:	d00a      	beq.n	8002672 <collision_on_spawn+0x24>

                int x = t->x + col;
                int y = t->y + row;
 800265c:	698a      	ldr	r2, [r1, #24]

                // if ANY part is already filled -> GAME OVER
                if (me->grid[y * me->width + x] != 0) {
 800265e:	7887      	ldrb	r7, [r0, #2]
                int y = t->y + row;
 8002660:	18a2      	adds	r2, r4, r2
                if (me->grid[y * me->width + x] != 0) {
 8002662:	4357      	muls	r7, r2
 8002664:	6882      	ldr	r2, [r0, #8]
 8002666:	694e      	ldr	r6, [r1, #20]
 8002668:	18d2      	adds	r2, r2, r3
 800266a:	19d2      	adds	r2, r2, r7
 800266c:	5d92      	ldrb	r2, [r2, r6]
 800266e:	2a00      	cmp	r2, #0
 8002670:	d108      	bne.n	8002684 <collision_on_spawn+0x36>
        for(int col = 0; col < 4; col++) {
 8002672:	3301      	adds	r3, #1
 8002674:	2b04      	cmp	r3, #4
 8002676:	d1ee      	bne.n	8002656 <collision_on_spawn+0x8>
    for(int row = 0; row < 4; row++) {
 8002678:	3401      	adds	r4, #1
 800267a:	3504      	adds	r5, #4
 800267c:	2c04      	cmp	r4, #4
 800267e:	d1e9      	bne.n	8002654 <collision_on_spawn+0x6>
                	    return true; // out of bounds = collision
                }
            }
        }
    }
    return false;
 8002680:	2000      	movs	r0, #0
 8002682:	e000      	b.n	8002686 <collision_on_spawn+0x38>
                	    return true; // out of bounds = collision
 8002684:	2001      	movs	r0, #1
}
 8002686:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002688 <draw_board>:

void draw_board(Board *me, Tetromino *active, uint8_t score)
{
 8002688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800268a:	0004      	movs	r4, r0
	ssd1306_Fill(Black);
 800268c:	2000      	movs	r0, #0
{
 800268e:	000f      	movs	r7, r1
 8002690:	9201      	str	r2, [sp, #4]
	ssd1306_Fill(Black);
 8002692:	f002 fd95 	bl	80051c0 <ssd1306_Fill>
	draw_border(me);
 8002696:	0020      	movs	r0, r4
 8002698:	f7fe fc1a 	bl	8000ed0 <draw_border>

	clear_screen(me);
	for (int row = 0; row < me->height; row++) {
 800269c:	2500      	movs	r5, #0
 800269e:	78e3      	ldrb	r3, [r4, #3]
 80026a0:	42ab      	cmp	r3, r5
 80026a2:	dc51      	bgt.n	8002748 <draw_board+0xc0>
	        }
	    }


	//active tetomino
	for(int row = 0; row < 4; row++) {
 80026a4:	2600      	movs	r6, #0
 80026a6:	1c7b      	adds	r3, r7, #1
 80026a8:	9300      	str	r3, [sp, #0]
		for(int col = 0; col < 4; col++) {
 80026aa:	2500      	movs	r5, #0
			if(active->grid4x4[row][col]) {
 80026ac:	9b00      	ldr	r3, [sp, #0]
 80026ae:	5d5b      	ldrb	r3, [r3, r5]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d01a      	beq.n	80026ea <draw_board+0x62>

				int x = active->x + col;
 80026b4:	6979      	ldr	r1, [r7, #20]
				int y = active->y + row;

				if (x >= 0 && x < me->width &&
 80026b6:	1869      	adds	r1, r5, r1
 80026b8:	d417      	bmi.n	80026ea <draw_board+0x62>
 80026ba:	78a3      	ldrb	r3, [r4, #2]
 80026bc:	428b      	cmp	r3, r1
 80026be:	dd14      	ble.n	80026ea <draw_board+0x62>
				int y = active->y + row;
 80026c0:	69b8      	ldr	r0, [r7, #24]
				if (x >= 0 && x < me->width &&
 80026c2:	1830      	adds	r0, r6, r0
 80026c4:	d411      	bmi.n	80026ea <draw_board+0x62>
				    y >= 0 && y < me->height)
 80026c6:	78e3      	ldrb	r3, [r4, #3]
 80026c8:	4283      	cmp	r3, r0
 80026ca:	dd0e      	ble.n	80026ea <draw_board+0x62>
				{
					if(me->rotate_90)
 80026cc:	7963      	ldrb	r3, [r4, #5]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00b      	beq.n	80026ea <draw_board+0x62>
					{
						draw_pixel_block(me->pos_x + (y* me->blockSize) , me->pos_y + (x* me->blockSize), me->blockSize, me->blockSize);
 80026d2:	7922      	ldrb	r2, [r4, #4]
 80026d4:	7863      	ldrb	r3, [r4, #1]
 80026d6:	4351      	muls	r1, r2
 80026d8:	4350      	muls	r0, r2
 80026da:	1859      	adds	r1, r3, r1
 80026dc:	7823      	ldrb	r3, [r4, #0]
 80026de:	b2c9      	uxtb	r1, r1
 80026e0:	1818      	adds	r0, r3, r0
 80026e2:	b2c0      	uxtb	r0, r0
 80026e4:	0013      	movs	r3, r2
 80026e6:	f7fe fc08 	bl	8000efa <draw_pixel_block>
		for(int col = 0; col < 4; col++) {
 80026ea:	3501      	adds	r5, #1
 80026ec:	2d04      	cmp	r5, #4
 80026ee:	d1dd      	bne.n	80026ac <draw_board+0x24>
	for(int row = 0; row < 4; row++) {
 80026f0:	9b00      	ldr	r3, [sp, #0]
 80026f2:	3601      	adds	r6, #1
 80026f4:	3304      	adds	r3, #4
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	2e04      	cmp	r6, #4
 80026fa:	d1d6      	bne.n	80026aa <draw_board+0x22>
				}
			}
		}
	}

	display_score(score);
 80026fc:	9801      	ldr	r0, [sp, #4]
 80026fe:	f7fe fbcf 	bl	8000ea0 <display_score>
	ssd1306_UpdateScreen();
 8002702:	f002 fd6b 	bl	80051dc <ssd1306_UpdateScreen>
}
 8002706:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	            if (me->grid[row * me->width + col]) {
 8002708:	436b      	muls	r3, r5
 800270a:	68a2      	ldr	r2, [r4, #8]
 800270c:	1992      	adds	r2, r2, r6
 800270e:	5cd3      	ldrb	r3, [r2, r3]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d012      	beq.n	800273a <draw_board+0xb2>
	            	if (row >= 0 && row < me->height &&
 8002714:	428d      	cmp	r5, r1
 8002716:	da10      	bge.n	800273a <draw_board+0xb2>
	            		if(me->rotate_90)
 8002718:	7963      	ldrb	r3, [r4, #5]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00d      	beq.n	800273a <draw_board+0xb2>
	            			draw_pixel_block(me->pos_x + (row* me->blockSize) , me->pos_y + (col* me->blockSize), me->blockSize, me->blockSize);
 800271e:	0033      	movs	r3, r6
 8002720:	7922      	ldrb	r2, [r4, #4]
 8002722:	7861      	ldrb	r1, [r4, #1]
 8002724:	4353      	muls	r3, r2
 8002726:	18c9      	adds	r1, r1, r3
 8002728:	002b      	movs	r3, r5
 800272a:	4353      	muls	r3, r2
 800272c:	7820      	ldrb	r0, [r4, #0]
 800272e:	b2c9      	uxtb	r1, r1
 8002730:	18c0      	adds	r0, r0, r3
 8002732:	b2c0      	uxtb	r0, r0
 8002734:	0013      	movs	r3, r2
 8002736:	f7fe fbe0 	bl	8000efa <draw_pixel_block>
	        for (int col = 0; col < me->width; col++) {
 800273a:	3601      	adds	r6, #1
 800273c:	78a3      	ldrb	r3, [r4, #2]
	            	if (row >= 0 && row < me->height &&
 800273e:	78e1      	ldrb	r1, [r4, #3]
	        for (int col = 0; col < me->width; col++) {
 8002740:	42b3      	cmp	r3, r6
 8002742:	dce1      	bgt.n	8002708 <draw_board+0x80>
	for (int row = 0; row < me->height; row++) {
 8002744:	3501      	adds	r5, #1
 8002746:	e7aa      	b.n	800269e <draw_board+0x16>
	        for (int col = 0; col < me->width; col++) {
 8002748:	2600      	movs	r6, #0
 800274a:	e7f7      	b.n	800273c <draw_board+0xb4>

0800274c <check_and_clear_lines>:
        me->grid[(me->height - 1) * me->width + col] = 0;
    }
}

// Check all lines and clear completed ones
 uint8_t check_and_clear_lines(Board * me) {
 800274c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	 uint8_t lines_cleared = 0;
	 for (int row = 0; row < me->height; row++) {
 800274e:	2200      	movs	r2, #0
 uint8_t check_and_clear_lines(Board * me) {
 8002750:	0003      	movs	r3, r0
	 uint8_t lines_cleared = 0;
 8002752:	9201      	str	r2, [sp, #4]
	 for (int row = 0; row < me->height; row++) {
 8002754:	78d9      	ldrb	r1, [r3, #3]
 8002756:	4291      	cmp	r1, r2
 8002758:	dd34      	ble.n	80027c4 <check_and_clear_lines+0x78>
 800275a:	789d      	ldrb	r5, [r3, #2]
 800275c:	0014      	movs	r4, r2
        if (me->grid[row * me->width + col] == 0) {
 800275e:	0029      	movs	r1, r5
 8002760:	4351      	muls	r1, r2
 8002762:	194d      	adds	r5, r1, r5
 8002764:	e004      	b.n	8002770 <check_and_clear_lines+0x24>
 8002766:	689e      	ldr	r6, [r3, #8]
 8002768:	5c76      	ldrb	r6, [r6, r1]
 800276a:	3101      	adds	r1, #1
 800276c:	2e00      	cmp	r6, #0
 800276e:	d00f      	beq.n	8002790 <check_and_clear_lines+0x44>
    for (int col = 0; col < me->width; col++) {
 8002770:	42a9      	cmp	r1, r5
 8002772:	d1f8      	bne.n	8002766 <check_and_clear_lines+0x1a>
    for (int row = line_to_clear; row < me->height - 1; row++) {
 8002774:	78d9      	ldrb	r1, [r3, #3]
 8002776:	3901      	subs	r1, #1
 8002778:	428c      	cmp	r4, r1
 800277a:	db18      	blt.n	80027ae <check_and_clear_lines+0x62>
    for (int col = 0; col < me->width; col++) {
 800277c:	2100      	movs	r1, #0
 800277e:	789c      	ldrb	r4, [r3, #2]
        me->grid[(me->height - 1) * me->width + col] = 0;
 8002780:	78dd      	ldrb	r5, [r3, #3]
    for (int col = 0; col < me->width; col++) {
 8002782:	428c      	cmp	r4, r1
 8002784:	dc16      	bgt.n	80027b4 <check_and_clear_lines+0x68>
	     if (is_line_full(me, row)) {
	         clear_line(me, row);
	         lines_cleared++;
 8002786:	9801      	ldr	r0, [sp, #4]
	         row--;
 8002788:	3a01      	subs	r2, #1
	         lines_cleared++;
 800278a:	3001      	adds	r0, #1
 800278c:	b2c1      	uxtb	r1, r0
 800278e:	9101      	str	r1, [sp, #4]
	 for (int row = 0; row < me->height; row++) {
 8002790:	3201      	adds	r2, #1
 8002792:	e7df      	b.n	8002754 <check_and_clear_lines+0x8>
            me->grid[row * me->width + col] = me->grid[(row + 1) * me->width + col];
 8002794:	0038      	movs	r0, r7
 8002796:	4348      	muls	r0, r1
 8002798:	689e      	ldr	r6, [r3, #8]
 800279a:	4361      	muls	r1, r4
 800279c:	1976      	adds	r6, r6, r5
 800279e:	5c30      	ldrb	r0, [r6, r0]
        for (int col = 0; col < me->width; col++) {
 80027a0:	3501      	adds	r5, #1
            me->grid[row * me->width + col] = me->grid[(row + 1) * me->width + col];
 80027a2:	5470      	strb	r0, [r6, r1]
        for (int col = 0; col < me->width; col++) {
 80027a4:	7899      	ldrb	r1, [r3, #2]
 80027a6:	42a9      	cmp	r1, r5
 80027a8:	dcf4      	bgt.n	8002794 <check_and_clear_lines+0x48>
 80027aa:	003c      	movs	r4, r7
 80027ac:	e7e2      	b.n	8002774 <check_and_clear_lines+0x28>
 80027ae:	2500      	movs	r5, #0
 80027b0:	1c67      	adds	r7, r4, #1
 80027b2:	e7f7      	b.n	80027a4 <check_and_clear_lines+0x58>
        me->grid[(me->height - 1) * me->width + col] = 0;
 80027b4:	2000      	movs	r0, #0
 80027b6:	3d01      	subs	r5, #1
 80027b8:	436c      	muls	r4, r5
 80027ba:	689d      	ldr	r5, [r3, #8]
 80027bc:	186d      	adds	r5, r5, r1
 80027be:	5528      	strb	r0, [r5, r4]
    for (int col = 0; col < me->width; col++) {
 80027c0:	3101      	adds	r1, #1
 80027c2:	e7dc      	b.n	800277e <check_and_clear_lines+0x32>
	     }
	 }
	 return lines_cleared;
}
 80027c4:	9801      	ldr	r0, [sp, #4]
 80027c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080027c8 <compute_move_delay>:
#include <stdint.h>
#include "tetris_board.h"
#include <stdlib.h>

uint8_t compute_move_delay(int16_t tilt) {
	tilt = abs(tilt);
 80027c8:	17c2      	asrs	r2, r0, #31
 80027ca:	1883      	adds	r3, r0, r2
 80027cc:	4053      	eors	r3, r2
 80027ce:	b21b      	sxth	r3, r3

    if (tilt < 3)  return 255;  // no movement (very flat)
 80027d0:	20ff      	movs	r0, #255	@ 0xff
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	dd06      	ble.n	80027e4 <compute_move_delay+0x1c>
    if (tilt < 10) return 12;   // slow
 80027d6:	38f3      	subs	r0, #243	@ 0xf3
 80027d8:	2b09      	cmp	r3, #9
 80027da:	dd03      	ble.n	80027e4 <compute_move_delay+0x1c>
    if (tilt < 25) return 6;    // medium
 80027dc:	3806      	subs	r0, #6
 80027de:	2b18      	cmp	r3, #24
 80027e0:	dd00      	ble.n	80027e4 <compute_move_delay+0x1c>
    return 3;                   // fast
 80027e2:	3803      	subs	r0, #3
}
 80027e4:	4770      	bx	lr

080027e6 <compute_fall_delay>:

uint8_t compute_fall_delay(int16_t ytilt) {
    ytilt = abs(ytilt);
 80027e6:	17c2      	asrs	r2, r0, #31
 80027e8:	1883      	adds	r3, r0, r2
 80027ea:	4053      	eors	r3, r2
 80027ec:	b21b      	sxth	r3, r3
    if (ytilt < 25)  return 0;
 80027ee:	2000      	movs	r0, #0
 80027f0:	2b18      	cmp	r3, #24
 80027f2:	dd0c      	ble.n	800280e <compute_fall_delay+0x28>
    if (ytilt < 40)  return 75;   // no extra gravity
 80027f4:	304b      	adds	r0, #75	@ 0x4b
 80027f6:	2b27      	cmp	r3, #39	@ 0x27
 80027f8:	dd09      	ble.n	800280e <compute_fall_delay+0x28>
    if (ytilt < 55)  return 50;   // no extra gravity
 80027fa:	3819      	subs	r0, #25
 80027fc:	2b36      	cmp	r3, #54	@ 0x36
 80027fe:	dd06      	ble.n	800280e <compute_fall_delay+0x28>
    if (ytilt < 70) return 25;    // tilt a bit → falls faster
 8002800:	3819      	subs	r0, #25
 8002802:	2b45      	cmp	r3, #69	@ 0x45
 8002804:	dd03      	ble.n	800280e <compute_fall_delay+0x28>
    if (ytilt < 100) return 8;    // tilt more → much faster
 8002806:	3811      	subs	r0, #17
 8002808:	2b63      	cmp	r3, #99	@ 0x63
 800280a:	dd00      	ble.n	800280e <compute_fall_delay+0x28>
    return 1;                   // strong tilt → "soft drop"
 800280c:	3807      	subs	r0, #7
}
 800280e:	4770      	bx	lr

08002810 <process_tilt_move>:

bool process_tilt_move(Board *board, Tetromino *t, int16_t xtilt, int16_t ytilt) {
 8002810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002812:	0006      	movs	r6, r0
 8002814:	000c      	movs	r4, r1
 8002816:	0010      	movs	r0, r2
 8002818:	001d      	movs	r5, r3
    ytilt *= -1; // because your axis is reversed
    if (!board || !t) return false;
 800281a:	2e00      	cmp	r6, #0
 800281c:	d101      	bne.n	8002822 <process_tilt_move+0x12>
 800281e:	2000      	movs	r0, #0
		}
    }


    return false;
}
 8002820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (!board || !t) return false;
 8002822:	2900      	cmp	r1, #0
 8002824:	d0fb      	beq.n	800281e <process_tilt_move+0xe>
    int dir = (xtilt > 0) - (xtilt < 0); // +1 right, -1 left, 0 none
 8002826:	17d3      	asrs	r3, r2, #31
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	0fdb      	lsrs	r3, r3, #31
 800282c:	0fd2      	lsrs	r2, r2, #31
 800282e:	1a9f      	subs	r7, r3, r2
    if (dir != 0) {
 8002830:	4293      	cmp	r3, r2
 8002832:	d031      	beq.n	8002898 <process_tilt_move+0x88>
        uint8_t delay = compute_move_delay(xtilt);
 8002834:	f7ff ffc8 	bl	80027c8 <compute_move_delay>
        t->moveCounter++;
 8002838:	7fe3      	ldrb	r3, [r4, #31]
 800283a:	3301      	adds	r3, #1
 800283c:	b2db      	uxtb	r3, r3
        if (t->moveCounter >= delay) {
 800283e:	4283      	cmp	r3, r0
 8002840:	d21d      	bcs.n	800287e <process_tilt_move+0x6e>
        t->moveCounter++;
 8002842:	77e3      	strb	r3, [r4, #31]
    ytilt *= -1; // because your axis is reversed
 8002844:	4268      	negs	r0, r5
    uint8_t fallDelay = compute_fall_delay(ytilt);
 8002846:	b200      	sxth	r0, r0
 8002848:	f7ff ffcd 	bl	80027e6 <compute_fall_delay>
    if(fallDelay != 0)
 800284c:	2800      	cmp	r0, #0
 800284e:	d0e6      	beq.n	800281e <process_tilt_move+0xe>
    	t->tickCounter = 0;
 8002850:	2200      	movs	r2, #0
    	t->fallCounter++;
 8002852:	1c61      	adds	r1, r4, #1
 8002854:	7fcb      	ldrb	r3, [r1, #31]
    	t->tickCounter = 0;
 8002856:	1ca5      	adds	r5, r4, #2
    	t->fallCounter++;
 8002858:	3301      	adds	r3, #1
 800285a:	b2db      	uxtb	r3, r3
 800285c:	77cb      	strb	r3, [r1, #31]
    	t->tickCounter = 0;
 800285e:	77ea      	strb	r2, [r5, #31]
		if (t->fallCounter >= fallDelay) {
 8002860:	4283      	cmp	r3, r0
 8002862:	d3dc      	bcc.n	800281e <process_tilt_move+0xe>
			if (!collision_on_move(board, t, 0, -1)) {   // -1 = fall down in your coord system
 8002864:	2301      	movs	r3, #1
			t->fallCounter = 0;
 8002866:	77ca      	strb	r2, [r1, #31]
			if (!collision_on_move(board, t, 0, -1)) {   // -1 = fall down in your coord system
 8002868:	0030      	movs	r0, r6
 800286a:	0021      	movs	r1, r4
 800286c:	425b      	negs	r3, r3
 800286e:	f7ff fe87 	bl	8002580 <collision_on_move>
 8002872:	2800      	cmp	r0, #0
 8002874:	d1d4      	bne.n	8002820 <process_tilt_move+0x10>
				t->y--; // move down
 8002876:	69a3      	ldr	r3, [r4, #24]
 8002878:	3b01      	subs	r3, #1
 800287a:	61a3      	str	r3, [r4, #24]
 800287c:	e7cf      	b.n	800281e <process_tilt_move+0xe>
            t->moveCounter = 0;
 800287e:	2300      	movs	r3, #0
            if (!collision_on_move(board, t, dir, 0)) {
 8002880:	003a      	movs	r2, r7
 8002882:	0021      	movs	r1, r4
 8002884:	0030      	movs	r0, r6
            t->moveCounter = 0;
 8002886:	77e3      	strb	r3, [r4, #31]
            if (!collision_on_move(board, t, dir, 0)) {
 8002888:	f7ff fe7a 	bl	8002580 <collision_on_move>
 800288c:	2800      	cmp	r0, #0
 800288e:	d1d9      	bne.n	8002844 <process_tilt_move+0x34>
                t->x += dir;
 8002890:	6963      	ldr	r3, [r4, #20]
 8002892:	19db      	adds	r3, r3, r7
 8002894:	6163      	str	r3, [r4, #20]
 8002896:	e7d5      	b.n	8002844 <process_tilt_move+0x34>
        t->moveCounter = 0;
 8002898:	77cf      	strb	r7, [r1, #31]
 800289a:	e7d3      	b.n	8002844 <process_tilt_move+0x34>

0800289c <Tetromino_ctor>:
#include "tetris_board.h"
#include "app_config.h"
void Tetromino_ctor(Tetromino *me, TetrominoType type)
{
	me->type = type;
    memcpy(me->grid4x4, shapes[type], sizeof(me->grid4x4));
 800289c:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <Tetromino_ctor+0x24>)
{
 800289e:	b510      	push	{r4, lr}
	me->type = type;
 80028a0:	7001      	strb	r1, [r0, #0]
    memcpy(me->grid4x4, shapes[type], sizeof(me->grid4x4));
 80028a2:	0109      	lsls	r1, r1, #4
{
 80028a4:	0004      	movs	r4, r0
    memcpy(me->grid4x4, shapes[type], sizeof(me->grid4x4));
 80028a6:	18c9      	adds	r1, r1, r3
 80028a8:	2210      	movs	r2, #16
 80028aa:	3001      	adds	r0, #1
 80028ac:	f002 fee8 	bl	8005680 <memcpy>
    me->x = 0;
 80028b0:	2300      	movs	r3, #0
    me->y = 0;
    me->current_rotation = 0;
    me->speed = FPS;
 80028b2:	2214      	movs	r2, #20
    me->x = 0;
 80028b4:	6163      	str	r3, [r4, #20]
    me->speed = FPS;
 80028b6:	61e2      	str	r2, [r4, #28]
    me->y = 0;
 80028b8:	61a3      	str	r3, [r4, #24]
    me->moveCounter = 0;
    me->tickCounter = 0;
 80028ba:	3402      	adds	r4, #2
 80028bc:	77e3      	strb	r3, [r4, #31]

}
 80028be:	bd10      	pop	{r4, pc}
 80028c0:	080060a0 	.word	0x080060a0

080028c4 <Tetromino_rotate>:



void Tetromino_rotate(Tetromino *me)
{
 80028c4:	b530      	push	{r4, r5, lr}
 80028c6:	b085      	sub	sp, #20
 80028c8:	4669      	mov	r1, sp
 80028ca:	0004      	movs	r4, r0
 80028cc:	000a      	movs	r2, r1
 80028ce:	1c43      	adds	r3, r0, #1
 80028d0:	3411      	adds	r4, #17
    uint8_t tmp[4][4];

    // Copy original shape
    for(int r = 0; r < 4; r++){
        for(int c = 0; c < 4; c++){
            tmp[r][c] = me->grid4x4[r][c];
 80028d2:	781d      	ldrb	r5, [r3, #0]
 80028d4:	7015      	strb	r5, [r2, #0]
 80028d6:	785d      	ldrb	r5, [r3, #1]
 80028d8:	7055      	strb	r5, [r2, #1]
 80028da:	789d      	ldrb	r5, [r3, #2]
 80028dc:	7095      	strb	r5, [r2, #2]
 80028de:	78dd      	ldrb	r5, [r3, #3]
    for(int r = 0; r < 4; r++){
 80028e0:	3304      	adds	r3, #4
            tmp[r][c] = me->grid4x4[r][c];
 80028e2:	70d5      	strb	r5, [r2, #3]
    for(int r = 0; r < 4; r++){
 80028e4:	3204      	adds	r2, #4
 80028e6:	42a3      	cmp	r3, r4
 80028e8:	d1f3      	bne.n	80028d2 <Tetromino_rotate+0xe>
 80028ea:	1d02      	adds	r2, r0, #4
        }
    }

    // Rotate into t->grid4x4
    for(int r = 0; r < 4; r++){
        for(int c = 0; c < 4; c++){
 80028ec:	2300      	movs	r3, #0
        	me->grid4x4[c][3 - r] = tmp[r][c];
 80028ee:	5ccd      	ldrb	r5, [r1, r3]
 80028f0:	009c      	lsls	r4, r3, #2
        for(int c = 0; c < 4; c++){
 80028f2:	3301      	adds	r3, #1
        	me->grid4x4[c][3 - r] = tmp[r][c];
 80028f4:	5515      	strb	r5, [r2, r4]
        for(int c = 0; c < 4; c++){
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d1f9      	bne.n	80028ee <Tetromino_rotate+0x2a>
    for(int r = 0; r < 4; r++){
 80028fa:	3a01      	subs	r2, #1
 80028fc:	3104      	adds	r1, #4
 80028fe:	4290      	cmp	r0, r2
 8002900:	d1f4      	bne.n	80028ec <Tetromino_rotate+0x28>
        }
    }

    me->current_rotation = (me->current_rotation +1) %4;
 8002902:	2203      	movs	r2, #3
 8002904:	7f83      	ldrb	r3, [r0, #30]
 8002906:	3301      	adds	r3, #1
 8002908:	4013      	ands	r3, r2
 800290a:	7783      	strb	r3, [r0, #30]
}
 800290c:	b005      	add	sp, #20
 800290e:	bd30      	pop	{r4, r5, pc}

08002910 <tetro_top>:

int tetro_top(Tetromino *t) {
 8002910:	0001      	movs	r1, r0
    for(int r = 3; r >= 0; r--) {
 8002912:	2003      	movs	r0, #3
int tetro_top(Tetromino *t) {
 8002914:	b510      	push	{r4, lr}
 8002916:	2301      	movs	r3, #1
 8002918:	0082      	lsls	r2, r0, #2
 800291a:	188a      	adds	r2, r1, r2
        for(int c = 0; c < 4; c++) {
            if (t->grid4x4[r][c]) {
 800291c:	5cd4      	ldrb	r4, [r2, r3]
 800291e:	2c00      	cmp	r4, #0
 8002920:	d105      	bne.n	800292e <tetro_top+0x1e>
        for(int c = 0; c < 4; c++) {
 8002922:	3301      	adds	r3, #1
 8002924:	2b05      	cmp	r3, #5
 8002926:	d1f9      	bne.n	800291c <tetro_top+0xc>
    for(int r = 3; r >= 0; r--) {
 8002928:	3801      	subs	r0, #1
 800292a:	d2f4      	bcs.n	8002916 <tetro_top+0x6>
                return r;
            }
        }
    }
    return 0;
 800292c:	0020      	movs	r0, r4
}
 800292e:	bd10      	pop	{r4, pc}

08002930 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002930:	480d      	ldr	r0, [pc, #52]	@ (8002968 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002932:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002934:	f7ff fd6c 	bl	8002410 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002938:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800293a:	e003      	b.n	8002944 <LoopCopyDataInit>

0800293c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800293c:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800293e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002940:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002942:	3104      	adds	r1, #4

08002944 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002944:	480a      	ldr	r0, [pc, #40]	@ (8002970 <LoopForever+0xa>)
  ldr r3, =_edata
 8002946:	4b0b      	ldr	r3, [pc, #44]	@ (8002974 <LoopForever+0xe>)
  adds r2, r0, r1
 8002948:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800294a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800294c:	d3f6      	bcc.n	800293c <CopyDataInit>
  ldr r2, =_sbss
 800294e:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <LoopForever+0x12>)
  b LoopFillZerobss
 8002950:	e002      	b.n	8002958 <LoopFillZerobss>

08002952 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002952:	2300      	movs	r3, #0
  str  r3, [r2]
 8002954:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002956:	3204      	adds	r2, #4

08002958 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002958:	4b08      	ldr	r3, [pc, #32]	@ (800297c <LoopForever+0x16>)
  cmp r2, r3
 800295a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800295c:	d3f9      	bcc.n	8002952 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800295e:	f002 fe69 	bl	8005634 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002962:	f7fe fbb1 	bl	80010c8 <main>

08002966 <LoopForever>:

LoopForever:
    b LoopForever
 8002966:	e7fe      	b.n	8002966 <LoopForever>
  ldr   r0, =_estack
 8002968:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 800296c:	080074fc 	.word	0x080074fc
  ldr r0, =_sdata
 8002970:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002974:	20000264 	.word	0x20000264
  ldr r2, =_sbss
 8002978:	20000264 	.word	0x20000264
  ldr r3, = _ebss
 800297c:	20000bac 	.word	0x20000bac

08002980 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002980:	e7fe      	b.n	8002980 <ADC1_IRQHandler>
	...

08002984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002984:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8002986:	4b10      	ldr	r3, [pc, #64]	@ (80029c8 <HAL_InitTick+0x44>)
{
 8002988:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 800298a:	7819      	ldrb	r1, [r3, #0]
 800298c:	2900      	cmp	r1, #0
 800298e:	d101      	bne.n	8002994 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002990:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002992:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002994:	20fa      	movs	r0, #250	@ 0xfa
 8002996:	0080      	lsls	r0, r0, #2
 8002998:	f7fd fbca 	bl	8000130 <__udivsi3>
 800299c:	4c0b      	ldr	r4, [pc, #44]	@ (80029cc <HAL_InitTick+0x48>)
 800299e:	0001      	movs	r1, r0
 80029a0:	6820      	ldr	r0, [r4, #0]
 80029a2:	f7fd fbc5 	bl	8000130 <__udivsi3>
 80029a6:	f000 f851 	bl	8002a4c <HAL_SYSTICK_Config>
 80029aa:	1e04      	subs	r4, r0, #0
 80029ac:	d1f0      	bne.n	8002990 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ae:	2d03      	cmp	r5, #3
 80029b0:	d8ee      	bhi.n	8002990 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029b2:	0002      	movs	r2, r0
 80029b4:	2001      	movs	r0, #1
 80029b6:	0029      	movs	r1, r5
 80029b8:	4240      	negs	r0, r0
 80029ba:	f000 f81d 	bl	80029f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029be:	4b04      	ldr	r3, [pc, #16]	@ (80029d0 <HAL_InitTick+0x4c>)
 80029c0:	0020      	movs	r0, r4
 80029c2:	601d      	str	r5, [r3, #0]
  return status;
 80029c4:	e7e5      	b.n	8002992 <HAL_InitTick+0xe>
 80029c6:	46c0      	nop			@ (mov r8, r8)
 80029c8:	2000020c 	.word	0x2000020c
 80029cc:	20000208 	.word	0x20000208
 80029d0:	20000210 	.word	0x20000210

080029d4 <HAL_Init>:
{
 80029d4:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029d6:	2003      	movs	r0, #3
 80029d8:	f7ff ffd4 	bl	8002984 <HAL_InitTick>
 80029dc:	1e04      	subs	r4, r0, #0
 80029de:	d103      	bne.n	80029e8 <HAL_Init+0x14>
    HAL_MspInit();
 80029e0:	f7ff fc90 	bl	8002304 <HAL_MspInit>
}
 80029e4:	0020      	movs	r0, r4
 80029e6:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80029e8:	2401      	movs	r4, #1
 80029ea:	e7fb      	b.n	80029e4 <HAL_Init+0x10>

080029ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80029ec:	4b01      	ldr	r3, [pc, #4]	@ (80029f4 <HAL_GetTick+0x8>)
 80029ee:	6818      	ldr	r0, [r3, #0]
}
 80029f0:	4770      	bx	lr
 80029f2:	46c0      	nop			@ (mov r8, r8)
 80029f4:	2000076c 	.word	0x2000076c

080029f8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f8:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029fa:	24ff      	movs	r4, #255	@ 0xff
 80029fc:	2203      	movs	r2, #3
 80029fe:	000b      	movs	r3, r1
 8002a00:	0021      	movs	r1, r4
 8002a02:	4002      	ands	r2, r0
 8002a04:	00d2      	lsls	r2, r2, #3
 8002a06:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a08:	019b      	lsls	r3, r3, #6
 8002a0a:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a0c:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a0e:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8002a10:	2800      	cmp	r0, #0
 8002a12:	db0a      	blt.n	8002a2a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a14:	24c0      	movs	r4, #192	@ 0xc0
 8002a16:	4a0b      	ldr	r2, [pc, #44]	@ (8002a44 <HAL_NVIC_SetPriority+0x4c>)
 8002a18:	0880      	lsrs	r0, r0, #2
 8002a1a:	0080      	lsls	r0, r0, #2
 8002a1c:	1880      	adds	r0, r0, r2
 8002a1e:	00a4      	lsls	r4, r4, #2
 8002a20:	5902      	ldr	r2, [r0, r4]
 8002a22:	400a      	ands	r2, r1
 8002a24:	4313      	orrs	r3, r2
 8002a26:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8002a28:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a2a:	220f      	movs	r2, #15
 8002a2c:	4010      	ands	r0, r2
 8002a2e:	3808      	subs	r0, #8
 8002a30:	4a05      	ldr	r2, [pc, #20]	@ (8002a48 <HAL_NVIC_SetPriority+0x50>)
 8002a32:	0880      	lsrs	r0, r0, #2
 8002a34:	0080      	lsls	r0, r0, #2
 8002a36:	1880      	adds	r0, r0, r2
 8002a38:	69c2      	ldr	r2, [r0, #28]
 8002a3a:	4011      	ands	r1, r2
 8002a3c:	4319      	orrs	r1, r3
 8002a3e:	61c1      	str	r1, [r0, #28]
 8002a40:	e7f2      	b.n	8002a28 <HAL_NVIC_SetPriority+0x30>
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	e000e100 	.word	0xe000e100
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a4c:	2280      	movs	r2, #128	@ 0x80
 8002a4e:	1e43      	subs	r3, r0, #1
 8002a50:	0452      	lsls	r2, r2, #17
    return (1UL);                                                   /* Reload value impossible */
 8002a52:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d20d      	bcs.n	8002a74 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a58:	21c0      	movs	r1, #192	@ 0xc0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5a:	4a07      	ldr	r2, [pc, #28]	@ (8002a78 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a5c:	4807      	ldr	r0, [pc, #28]	@ (8002a7c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a60:	6a03      	ldr	r3, [r0, #32]
 8002a62:	0609      	lsls	r1, r1, #24
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	0a1b      	lsrs	r3, r3, #8
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a6c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a6e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a70:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a72:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8002a74:	4770      	bx	lr
 8002a76:	46c0      	nop			@ (mov r8, r8)
 8002a78:	e000e010 	.word	0xe000e010
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	469c      	mov	ip, r3
{
 8002a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a86:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002a88:	680b      	ldr	r3, [r1, #0]
 8002a8a:	4664      	mov	r4, ip
 8002a8c:	001a      	movs	r2, r3
 8002a8e:	40e2      	lsrs	r2, r4
 8002a90:	d101      	bne.n	8002a96 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8002a92:	b005      	add	sp, #20
 8002a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002a96:	4662      	mov	r2, ip
 8002a98:	2601      	movs	r6, #1
 8002a9a:	4096      	lsls	r6, r2
 8002a9c:	001a      	movs	r2, r3
 8002a9e:	4032      	ands	r2, r6
 8002aa0:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8002aa2:	4233      	tst	r3, r6
 8002aa4:	d100      	bne.n	8002aa8 <HAL_GPIO_Init+0x28>
 8002aa6:	e084      	b.n	8002bb2 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa8:	684f      	ldr	r7, [r1, #4]
 8002aaa:	2310      	movs	r3, #16
 8002aac:	003d      	movs	r5, r7
 8002aae:	439d      	bics	r5, r3
 8002ab0:	9503      	str	r5, [sp, #12]
 8002ab2:	2d02      	cmp	r5, #2
 8002ab4:	d114      	bne.n	8002ae0 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8002ab6:	4663      	mov	r3, ip
 8002ab8:	08da      	lsrs	r2, r3, #3
 8002aba:	0092      	lsls	r2, r2, #2
 8002abc:	1882      	adds	r2, r0, r2
 8002abe:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002ac0:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8002ac2:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002ac4:	4663      	mov	r3, ip
 8002ac6:	401c      	ands	r4, r3
 8002ac8:	230f      	movs	r3, #15
 8002aca:	00a4      	lsls	r4, r4, #2
 8002acc:	40a3      	lsls	r3, r4
 8002ace:	439d      	bics	r5, r3
 8002ad0:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002ad2:	250f      	movs	r5, #15
 8002ad4:	690b      	ldr	r3, [r1, #16]
 8002ad6:	402b      	ands	r3, r5
 8002ad8:	40a3      	lsls	r3, r4
 8002ada:	9c02      	ldr	r4, [sp, #8]
 8002adc:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8002ade:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8002ae0:	4663      	mov	r3, ip
 8002ae2:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 8002ae8:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002aea:	43dd      	mvns	r5, r3
 8002aec:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002aee:	2303      	movs	r3, #3
 8002af0:	403b      	ands	r3, r7
 8002af2:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002af4:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002af6:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002af8:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002afa:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 8002afc:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002afe:	2d01      	cmp	r5, #1
 8002b00:	d95a      	bls.n	8002bb8 <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002b02:	2f03      	cmp	r7, #3
 8002b04:	d055      	beq.n	8002bb2 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 8002b06:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002b08:	9b02      	ldr	r3, [sp, #8]
 8002b0a:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002b0c:	688b      	ldr	r3, [r1, #8]
 8002b0e:	4093      	lsls	r3, r2
 8002b10:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8002b12:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b14:	2380      	movs	r3, #128	@ 0x80
 8002b16:	055b      	lsls	r3, r3, #21
 8002b18:	421f      	tst	r7, r3
 8002b1a:	d04a      	beq.n	8002bb2 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 8002b1c:	4663      	mov	r3, ip
 8002b1e:	089a      	lsrs	r2, r3, #2
 8002b20:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd8 <HAL_GPIO_Init+0x158>)
 8002b22:	0092      	lsls	r2, r2, #2
 8002b24:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b26:	2403      	movs	r4, #3
 8002b28:	4663      	mov	r3, ip
 8002b2a:	401c      	ands	r4, r3
 8002b2c:	230f      	movs	r3, #15
 8002b2e:	00e4      	lsls	r4, r4, #3
 8002b30:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b32:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8002b34:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b36:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b38:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	42b0      	cmp	r0, r6
 8002b3e:	d010      	beq.n	8002b62 <HAL_GPIO_Init+0xe2>
 8002b40:	4e26      	ldr	r6, [pc, #152]	@ (8002bdc <HAL_GPIO_Init+0x15c>)
 8002b42:	3301      	adds	r3, #1
 8002b44:	42b0      	cmp	r0, r6
 8002b46:	d00c      	beq.n	8002b62 <HAL_GPIO_Init+0xe2>
 8002b48:	4e25      	ldr	r6, [pc, #148]	@ (8002be0 <HAL_GPIO_Init+0x160>)
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	42b0      	cmp	r0, r6
 8002b4e:	d008      	beq.n	8002b62 <HAL_GPIO_Init+0xe2>
 8002b50:	4e24      	ldr	r6, [pc, #144]	@ (8002be4 <HAL_GPIO_Init+0x164>)
 8002b52:	3301      	adds	r3, #1
 8002b54:	42b0      	cmp	r0, r6
 8002b56:	d004      	beq.n	8002b62 <HAL_GPIO_Init+0xe2>
 8002b58:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <HAL_GPIO_Init+0x168>)
 8002b5a:	18c3      	adds	r3, r0, r3
 8002b5c:	1e5e      	subs	r6, r3, #1
 8002b5e:	41b3      	sbcs	r3, r6
 8002b60:	3305      	adds	r3, #5
 8002b62:	40a3      	lsls	r3, r4
 8002b64:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8002b66:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8002b68:	4b20      	ldr	r3, [pc, #128]	@ (8002bec <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 8002b6a:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8002b6c:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 8002b6e:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8002b70:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8002b72:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b74:	03fe      	lsls	r6, r7, #15
 8002b76:	d401      	bmi.n	8002b7c <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8002b78:	002c      	movs	r4, r5
 8002b7a:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 8002b7c:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 8002b7e:	4c1c      	ldr	r4, [pc, #112]	@ (8002bf0 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8002b80:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8002b82:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8002b84:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b86:	03be      	lsls	r6, r7, #14
 8002b88:	d401      	bmi.n	8002b8e <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 8002b8e:	4b12      	ldr	r3, [pc, #72]	@ (8002bd8 <HAL_GPIO_Init+0x158>)
 8002b90:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8002b92:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8002b94:	9c01      	ldr	r4, [sp, #4]
 8002b96:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b98:	02fe      	lsls	r6, r7, #11
 8002b9a:	d401      	bmi.n	8002ba0 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 8002b9c:	002c      	movs	r4, r5
 8002b9e:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8002ba0:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8002ba2:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8002ba4:	9d01      	ldr	r5, [sp, #4]
 8002ba6:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ba8:	02bf      	lsls	r7, r7, #10
 8002baa:	d401      	bmi.n	8002bb0 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 8002bac:	4014      	ands	r4, r2
 8002bae:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8002bb0:	605d      	str	r5, [r3, #4]
    position++;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	449c      	add	ip, r3
 8002bb6:	e767      	b.n	8002a88 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8002bb8:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002bba:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bbc:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002bbe:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002bc0:	68cb      	ldr	r3, [r1, #12]
 8002bc2:	4093      	lsls	r3, r2
 8002bc4:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8002bc6:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bc8:	093b      	lsrs	r3, r7, #4
 8002bca:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8002bcc:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bce:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bd0:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8002bd2:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002bd4:	e797      	b.n	8002b06 <HAL_GPIO_Init+0x86>
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	40021800 	.word	0x40021800
 8002bdc:	50000400 	.word	0x50000400
 8002be0:	50000800 	.word	0x50000800
 8002be4:	50000c00 	.word	0x50000c00
 8002be8:	afffec00 	.word	0xafffec00
 8002bec:	40021804 	.word	0x40021804
 8002bf0:	40021808 	.word	0x40021808

08002bf4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bf4:	2a00      	cmp	r2, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bf8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bfa:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bfc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002bfe:	e7fc      	b.n	8002bfa <HAL_GPIO_WritePin+0x6>

08002c00 <HAL_GPIO_EXTI_Falling_Callback>:
/**
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002c04:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002c06:	4d08      	ldr	r5, [pc, #32]	@ (8002c28 <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 8002c08:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002c0a:	68eb      	ldr	r3, [r5, #12]
 8002c0c:	4218      	tst	r0, r3
 8002c0e:	d002      	beq.n	8002c16 <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002c10:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002c12:	f7fd fe61 	bl	80008d8 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002c16:	692b      	ldr	r3, [r5, #16]
 8002c18:	4223      	tst	r3, r4
 8002c1a:	d003      	beq.n	8002c24 <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002c1c:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002c1e:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002c20:	f7ff ffee 	bl	8002c00 <HAL_GPIO_EXTI_Falling_Callback>
}
 8002c24:	bd70      	pop	{r4, r5, r6, pc}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	40021800 	.word	0x40021800

08002c2c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c2c:	6803      	ldr	r3, [r0, #0]
 8002c2e:	699a      	ldr	r2, [r3, #24]
 8002c30:	0792      	lsls	r2, r2, #30
 8002c32:	d501      	bpl.n	8002c38 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c34:	2200      	movs	r2, #0
 8002c36:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	6999      	ldr	r1, [r3, #24]
 8002c3c:	4211      	tst	r1, r2
 8002c3e:	d102      	bne.n	8002c46 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c40:	6999      	ldr	r1, [r3, #24]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	619a      	str	r2, [r3, #24]
  }
}
 8002c46:	4770      	bx	lr

08002c48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c48:	b530      	push	{r4, r5, lr}
 8002c4a:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c4c:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c4e:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c50:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c52:	0589      	lsls	r1, r1, #22
 8002c54:	431a      	orrs	r2, r3
 8002c56:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c58:	4b05      	ldr	r3, [pc, #20]	@ (8002c70 <I2C_TransferConfig+0x28>)
 8002c5a:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c5c:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c5e:	0d64      	lsrs	r4, r4, #21
 8002c60:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c62:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c64:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c66:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c68:	432a      	orrs	r2, r5
 8002c6a:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c6c:	bd30      	pop	{r4, r5, pc}
 8002c6e:	46c0      	nop			@ (mov r8, r8)
 8002c70:	03ff63ff 	.word	0x03ff63ff

08002c74 <I2C_IsErrorOccurred>:
{
 8002c74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c76:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c78:	6802      	ldr	r2, [r0, #0]
{
 8002c7a:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c7c:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c7e:	2310      	movs	r3, #16
 8002c80:	000f      	movs	r7, r1
{
 8002c82:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c84:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8002c86:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c88:	4219      	tst	r1, r3
 8002c8a:	d00d      	beq.n	8002ca8 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8002c8c:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c8e:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8002c90:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	2120      	movs	r1, #32
 8002c96:	699a      	ldr	r2, [r3, #24]
 8002c98:	420a      	tst	r2, r1
 8002c9a:	d15f      	bne.n	8002d5c <I2C_IsErrorOccurred+0xe8>
 8002c9c:	2f00      	cmp	r7, #0
 8002c9e:	d031      	beq.n	8002d04 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8002ca0:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8002ca2:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8002ca4:	9b01      	ldr	r3, [sp, #4]
 8002ca6:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ca8:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8002caa:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cac:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8002cae:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cb0:	4213      	tst	r3, r2
 8002cb2:	d002      	beq.n	8002cba <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8002cb4:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cb6:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8002cb8:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002cba:	2280      	movs	r2, #128	@ 0x80
 8002cbc:	00d2      	lsls	r2, r2, #3
 8002cbe:	4213      	tst	r3, r2
 8002cc0:	d003      	beq.n	8002cca <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8002cc2:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8002cc4:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8002cc6:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cc8:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002cca:	2280      	movs	r2, #128	@ 0x80
 8002ccc:	0092      	lsls	r2, r2, #2
 8002cce:	4213      	tst	r3, r2
 8002cd0:	d049      	beq.n	8002d66 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8002cd2:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002cd4:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8002cd6:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8002cd8:	0020      	movs	r0, r4
 8002cda:	f7ff ffa7 	bl	8002c2c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002cde:	686b      	ldr	r3, [r5, #4]
 8002ce0:	4a22      	ldr	r2, [pc, #136]	@ (8002d6c <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8002ce2:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8002ce8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002cea:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8002cec:	433b      	orrs	r3, r7
 8002cee:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002cf0:	0023      	movs	r3, r4
 8002cf2:	3341      	adds	r3, #65	@ 0x41
 8002cf4:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf6:	0022      	movs	r2, r4
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8002cfc:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cfe:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002d00:	7023      	strb	r3, [r4, #0]
 8002d02:	e032      	b.n	8002d6a <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8002d04:	1c72      	adds	r2, r6, #1
 8002d06:	d0c5      	beq.n	8002c94 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d08:	f7ff fe70 	bl	80029ec <HAL_GetTick>
 8002d0c:	1b40      	subs	r0, r0, r5
 8002d0e:	42b0      	cmp	r0, r6
 8002d10:	d801      	bhi.n	8002d16 <I2C_IsErrorOccurred+0xa2>
 8002d12:	2e00      	cmp	r6, #0
 8002d14:	d1bd      	bne.n	8002c92 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8002d16:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d18:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8002d1a:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d1c:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8002d1e:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d20:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8002d22:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d24:	0412      	lsls	r2, r2, #16
 8002d26:	d50b      	bpl.n	8002d40 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d28:	2280      	movs	r2, #128	@ 0x80
 8002d2a:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d2c:	4210      	tst	r0, r2
 8002d2e:	d107      	bne.n	8002d40 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d30:	2920      	cmp	r1, #32
 8002d32:	d005      	beq.n	8002d40 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d34:	6859      	ldr	r1, [r3, #4]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8002d3a:	f7ff fe57 	bl	80029ec <HAL_GetTick>
 8002d3e:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d40:	2220      	movs	r2, #32
 8002d42:	6823      	ldr	r3, [r4, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	4213      	tst	r3, r2
 8002d48:	d1a3      	bne.n	8002c92 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d4a:	f7ff fe4f 	bl	80029ec <HAL_GetTick>
 8002d4e:	1b40      	subs	r0, r0, r5
 8002d50:	2819      	cmp	r0, #25
 8002d52:	d9f5      	bls.n	8002d40 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d54:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8002d56:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d58:	9301      	str	r3, [sp, #4]
 8002d5a:	e79a      	b.n	8002c92 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8002d5c:	2f00      	cmp	r7, #0
 8002d5e:	d19f      	bne.n	8002ca0 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d60:	2220      	movs	r2, #32
 8002d62:	61da      	str	r2, [r3, #28]
 8002d64:	e79c      	b.n	8002ca0 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8002d66:	2800      	cmp	r0, #0
 8002d68:	d1b6      	bne.n	8002cd8 <I2C_IsErrorOccurred+0x64>
}
 8002d6a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002d6c:	fe00e800 	.word	0xfe00e800

08002d70 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d72:	0004      	movs	r4, r0
 8002d74:	000d      	movs	r5, r1
 8002d76:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d78:	2702      	movs	r7, #2
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	423b      	tst	r3, r7
 8002d80:	d001      	beq.n	8002d86 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8002d82:	2000      	movs	r0, #0
 8002d84:	e021      	b.n	8002dca <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d86:	0032      	movs	r2, r6
 8002d88:	0029      	movs	r1, r5
 8002d8a:	0020      	movs	r0, r4
 8002d8c:	f7ff ff72 	bl	8002c74 <I2C_IsErrorOccurred>
 8002d90:	2800      	cmp	r0, #0
 8002d92:	d119      	bne.n	8002dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8002d94:	1c6b      	adds	r3, r5, #1
 8002d96:	d0f0      	beq.n	8002d7a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d98:	f7ff fe28 	bl	80029ec <HAL_GetTick>
 8002d9c:	1b80      	subs	r0, r0, r6
 8002d9e:	42a8      	cmp	r0, r5
 8002da0:	d801      	bhi.n	8002da6 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8002da2:	2d00      	cmp	r5, #0
 8002da4:	d1e9      	bne.n	8002d7a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002da6:	6823      	ldr	r3, [r4, #0]
 8002da8:	6999      	ldr	r1, [r3, #24]
 8002daa:	2302      	movs	r3, #2
 8002dac:	000a      	movs	r2, r1
 8002dae:	401a      	ands	r2, r3
 8002db0:	4219      	tst	r1, r3
 8002db2:	d1e2      	bne.n	8002d7a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002db4:	2120      	movs	r1, #32
 8002db6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002db8:	430b      	orrs	r3, r1
 8002dba:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dbc:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8002dbe:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	3341      	adds	r3, #65	@ 0x41
 8002dc2:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc4:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8002dc6:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8002dc8:	2001      	movs	r0, #1
}
 8002dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002dcc <I2C_WaitOnFlagUntilTimeout>:
{
 8002dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dce:	0004      	movs	r4, r0
 8002dd0:	000d      	movs	r5, r1
 8002dd2:	0017      	movs	r7, r2
 8002dd4:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd6:	6823      	ldr	r3, [r4, #0]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	402b      	ands	r3, r5
 8002ddc:	1b5b      	subs	r3, r3, r5
 8002dde:	425a      	negs	r2, r3
 8002de0:	4153      	adcs	r3, r2
 8002de2:	42bb      	cmp	r3, r7
 8002de4:	d001      	beq.n	8002dea <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8002de6:	2000      	movs	r0, #0
 8002de8:	e026      	b.n	8002e38 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dea:	0031      	movs	r1, r6
 8002dec:	0020      	movs	r0, r4
 8002dee:	9a06      	ldr	r2, [sp, #24]
 8002df0:	f7ff ff40 	bl	8002c74 <I2C_IsErrorOccurred>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	d11e      	bne.n	8002e36 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8002df8:	1c73      	adds	r3, r6, #1
 8002dfa:	d0ec      	beq.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dfc:	f7ff fdf6 	bl	80029ec <HAL_GetTick>
 8002e00:	9b06      	ldr	r3, [sp, #24]
 8002e02:	1ac0      	subs	r0, r0, r3
 8002e04:	42b0      	cmp	r0, r6
 8002e06:	d801      	bhi.n	8002e0c <I2C_WaitOnFlagUntilTimeout+0x40>
 8002e08:	2e00      	cmp	r6, #0
 8002e0a:	d1e4      	bne.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	402b      	ands	r3, r5
 8002e12:	1b5b      	subs	r3, r3, r5
 8002e14:	425a      	negs	r2, r3
 8002e16:	4153      	adcs	r3, r2
 8002e18:	42bb      	cmp	r3, r7
 8002e1a:	d1dc      	bne.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e20:	4313      	orrs	r3, r2
 8002e22:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e24:	0023      	movs	r3, r4
 8002e26:	3341      	adds	r3, #65	@ 0x41
 8002e28:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2a:	0022      	movs	r2, r4
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8002e30:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e32:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8002e34:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002e36:	2001      	movs	r0, #1
}
 8002e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e3a <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002e3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e3c:	0004      	movs	r4, r0
 8002e3e:	000e      	movs	r6, r1
 8002e40:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e42:	2520      	movs	r5, #32
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	422b      	tst	r3, r5
 8002e4a:	d001      	beq.n	8002e50 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8002e4c:	2000      	movs	r0, #0
 8002e4e:	e01d      	b.n	8002e8c <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e50:	003a      	movs	r2, r7
 8002e52:	0031      	movs	r1, r6
 8002e54:	0020      	movs	r0, r4
 8002e56:	f7ff ff0d 	bl	8002c74 <I2C_IsErrorOccurred>
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d115      	bne.n	8002e8a <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e5e:	f7ff fdc5 	bl	80029ec <HAL_GetTick>
 8002e62:	1bc0      	subs	r0, r0, r7
 8002e64:	42b0      	cmp	r0, r6
 8002e66:	d801      	bhi.n	8002e6c <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8002e68:	2e00      	cmp	r6, #0
 8002e6a:	d1eb      	bne.n	8002e44 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e6c:	6823      	ldr	r3, [r4, #0]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	001a      	movs	r2, r3
 8002e72:	402a      	ands	r2, r5
 8002e74:	422b      	tst	r3, r5
 8002e76:	d1e5      	bne.n	8002e44 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e78:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e7a:	432b      	orrs	r3, r5
 8002e7c:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e7e:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8002e80:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8002e82:	3341      	adds	r3, #65	@ 0x41
 8002e84:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e86:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8002e88:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8002e8a:	2001      	movs	r0, #1
}
 8002e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e90 <HAL_I2C_Init>:
{
 8002e90:	b570      	push	{r4, r5, r6, lr}
 8002e92:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002e94:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8002e96:	2c00      	cmp	r4, #0
 8002e98:	d04e      	beq.n	8002f38 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e9a:	0025      	movs	r5, r4
 8002e9c:	3541      	adds	r5, #65	@ 0x41
 8002e9e:	782b      	ldrb	r3, [r5, #0]
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d105      	bne.n	8002eb2 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8002ea6:	0023      	movs	r3, r4
 8002ea8:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8002eaa:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8002eac:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8002eae:	f7ff fa41 	bl	8002334 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eb2:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002eb4:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eb6:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8002eb8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002eba:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8002ebc:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ebe:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8002ec0:	438a      	bics	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ec4:	491d      	ldr	r1, [pc, #116]	@ (8002f3c <HAL_I2C_Init+0xac>)
 8002ec6:	6862      	ldr	r2, [r4, #4]
 8002ec8:	400a      	ands	r2, r1
 8002eca:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	491c      	ldr	r1, [pc, #112]	@ (8002f40 <HAL_I2C_Init+0xb0>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ed4:	2801      	cmp	r0, #1
 8002ed6:	d107      	bne.n	8002ee8 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ed8:	2280      	movs	r2, #128	@ 0x80
 8002eda:	0212      	lsls	r2, r2, #8
 8002edc:	4332      	orrs	r2, r6
 8002ede:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	4818      	ldr	r0, [pc, #96]	@ (8002f44 <HAL_I2C_Init+0xb4>)
 8002ee4:	4002      	ands	r2, r0
 8002ee6:	e009      	b.n	8002efc <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ee8:	2284      	movs	r2, #132	@ 0x84
 8002eea:	0212      	lsls	r2, r2, #8
 8002eec:	4332      	orrs	r2, r6
 8002eee:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ef0:	2802      	cmp	r0, #2
 8002ef2:	d1f5      	bne.n	8002ee0 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ef4:	2280      	movs	r2, #128	@ 0x80
 8002ef6:	6858      	ldr	r0, [r3, #4]
 8002ef8:	0112      	lsls	r2, r2, #4
 8002efa:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002efc:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002efe:	6858      	ldr	r0, [r3, #4]
 8002f00:	4a11      	ldr	r2, [pc, #68]	@ (8002f48 <HAL_I2C_Init+0xb8>)
 8002f02:	4302      	orrs	r2, r0
 8002f04:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f06:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f08:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f0a:	400a      	ands	r2, r1
 8002f0c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f0e:	6961      	ldr	r1, [r4, #20]
 8002f10:	6922      	ldr	r2, [r4, #16]
 8002f12:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f14:	69a1      	ldr	r1, [r4, #24]
 8002f16:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f1c:	6a21      	ldr	r1, [r4, #32]
 8002f1e:	69e2      	ldr	r2, [r4, #28]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002f24:	2201      	movs	r2, #1
 8002f26:	6819      	ldr	r1, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002f2c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f2e:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f30:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f32:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f34:	3442      	adds	r4, #66	@ 0x42
 8002f36:	7020      	strb	r0, [r4, #0]
}
 8002f38:	bd70      	pop	{r4, r5, r6, pc}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
 8002f3c:	f0ffffff 	.word	0xf0ffffff
 8002f40:	ffff7fff 	.word	0xffff7fff
 8002f44:	fffff7ff 	.word	0xfffff7ff
 8002f48:	02008000 	.word	0x02008000

08002f4c <HAL_I2C_Mem_Write>:
{
 8002f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f4e:	0007      	movs	r7, r0
{
 8002f50:	b087      	sub	sp, #28
 8002f52:	9303      	str	r3, [sp, #12]
 8002f54:	ab0c      	add	r3, sp, #48	@ 0x30
 8002f56:	9202      	str	r2, [sp, #8]
 8002f58:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f5a:	3741      	adds	r7, #65	@ 0x41
{
 8002f5c:	881b      	ldrh	r3, [r3, #0]
 8002f5e:	9204      	str	r2, [sp, #16]
 8002f60:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f62:	783b      	ldrb	r3, [r7, #0]
{
 8002f64:	0004      	movs	r4, r0
 8002f66:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8002f68:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f6a:	2b20      	cmp	r3, #32
 8002f6c:	d108      	bne.n	8002f80 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8002f6e:	2a00      	cmp	r2, #0
 8002f70:	d002      	beq.n	8002f78 <HAL_I2C_Mem_Write+0x2c>
 8002f72:	9b05      	ldr	r3, [sp, #20]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d105      	bne.n	8002f84 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f78:	2380      	movs	r3, #128	@ 0x80
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8002f7e:	2001      	movs	r0, #1
}
 8002f80:	b007      	add	sp, #28
 8002f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002f84:	0023      	movs	r3, r4
 8002f86:	3340      	adds	r3, #64	@ 0x40
 8002f88:	781a      	ldrb	r2, [r3, #0]
 8002f8a:	2002      	movs	r0, #2
 8002f8c:	2a01      	cmp	r2, #1
 8002f8e:	d0f7      	beq.n	8002f80 <HAL_I2C_Mem_Write+0x34>
 8002f90:	2201      	movs	r2, #1
 8002f92:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002f94:	f7ff fd2a 	bl	80029ec <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f98:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8002f9a:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f9c:	9000      	str	r0, [sp, #0]
 8002f9e:	2319      	movs	r3, #25
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	0020      	movs	r0, r4
 8002fa4:	0209      	lsls	r1, r1, #8
 8002fa6:	f7ff ff11 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 8002faa:	2800      	cmp	r0, #0
 8002fac:	d1e7      	bne.n	8002f7e <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fae:	2321      	movs	r3, #33	@ 0x21
 8002fb0:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fb2:	0027      	movs	r7, r4
 8002fb4:	331f      	adds	r3, #31
 8002fb6:	3742      	adds	r7, #66	@ 0x42
 8002fb8:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8002fba:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fbc:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8002fbe:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002fc0:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8002fc2:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8002fc4:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002fc6:	466b      	mov	r3, sp
 8002fc8:	7b1a      	ldrb	r2, [r3, #12]
 8002fca:	4b4b      	ldr	r3, [pc, #300]	@ (80030f8 <HAL_I2C_Mem_Write+0x1ac>)
 8002fcc:	0031      	movs	r1, r6
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	2380      	movs	r3, #128	@ 0x80
 8002fd2:	0020      	movs	r0, r4
 8002fd4:	045b      	lsls	r3, r3, #17
 8002fd6:	f7ff fe37 	bl	8002c48 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fda:	002a      	movs	r2, r5
 8002fdc:	0020      	movs	r0, r4
 8002fde:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002fe0:	f7ff fec6 	bl	8002d70 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe4:	2800      	cmp	r0, #0
 8002fe6:	d129      	bne.n	800303c <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fe8:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fea:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fec:	2a01      	cmp	r2, #1
 8002fee:	d116      	bne.n	800301e <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ff0:	466a      	mov	r2, sp
 8002ff2:	7a12      	ldrb	r2, [r2, #8]
 8002ff4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2180      	movs	r1, #128	@ 0x80
 8002ffa:	0020      	movs	r0, r4
 8002ffc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002ffe:	9500      	str	r5, [sp, #0]
 8003000:	f7ff fee4 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 8003004:	2800      	cmp	r0, #0
 8003006:	d119      	bne.n	800303c <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003008:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800300a:	2bff      	cmp	r3, #255	@ 0xff
 800300c:	d81a      	bhi.n	8003044 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800300e:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8003010:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003012:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8003014:	b292      	uxth	r2, r2
 8003016:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003018:	b2d2      	uxtb	r2, r2
 800301a:	9000      	str	r0, [sp, #0]
 800301c:	e017      	b.n	800304e <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800301e:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003020:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003022:	0a12      	lsrs	r2, r2, #8
 8003024:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003026:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003028:	002a      	movs	r2, r5
 800302a:	f7ff fea1 	bl	8002d70 <I2C_WaitOnTXISFlagUntilTimeout>
 800302e:	2800      	cmp	r0, #0
 8003030:	d104      	bne.n	800303c <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003032:	466b      	mov	r3, sp
 8003034:	6822      	ldr	r2, [r4, #0]
 8003036:	7a1b      	ldrb	r3, [r3, #8]
 8003038:	6293      	str	r3, [r2, #40]	@ 0x28
 800303a:	e7dc      	b.n	8002ff6 <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 800303c:	2300      	movs	r3, #0
 800303e:	3440      	adds	r4, #64	@ 0x40
 8003040:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003042:	e79c      	b.n	8002f7e <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003044:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003046:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003048:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800304a:	045b      	lsls	r3, r3, #17
 800304c:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800304e:	0031      	movs	r1, r6
 8003050:	0020      	movs	r0, r4
 8003052:	f7ff fdf9 	bl	8002c48 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003056:	002a      	movs	r2, r5
 8003058:	0020      	movs	r0, r4
 800305a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800305c:	f7ff fe88 	bl	8002d70 <I2C_WaitOnTXISFlagUntilTimeout>
 8003060:	2800      	cmp	r0, #0
 8003062:	d000      	beq.n	8003066 <HAL_I2C_Mem_Write+0x11a>
 8003064:	e78b      	b.n	8002f7e <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003066:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003068:	6822      	ldr	r2, [r4, #0]
 800306a:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800306c:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800306e:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003070:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003072:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003074:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003076:	3b01      	subs	r3, #1
 8003078:	b29b      	uxth	r3, r3
 800307a:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800307c:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800307e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003080:	b292      	uxth	r2, r2
 8003082:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003084:	2b00      	cmp	r3, #0
 8003086:	d016      	beq.n	80030b6 <HAL_I2C_Mem_Write+0x16a>
 8003088:	2a00      	cmp	r2, #0
 800308a:	d114      	bne.n	80030b6 <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800308c:	2180      	movs	r1, #128	@ 0x80
 800308e:	0020      	movs	r0, r4
 8003090:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003092:	9500      	str	r5, [sp, #0]
 8003094:	f7ff fe9a 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 8003098:	2800      	cmp	r0, #0
 800309a:	d000      	beq.n	800309e <HAL_I2C_Mem_Write+0x152>
 800309c:	e76f      	b.n	8002f7e <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800309e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80030a0:	2bff      	cmp	r3, #255	@ 0xff
 80030a2:	d921      	bls.n	80030e8 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030a4:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030a6:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030a8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030aa:	045b      	lsls	r3, r3, #17
 80030ac:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030ae:	0031      	movs	r1, r6
 80030b0:	0020      	movs	r0, r4
 80030b2:	f7ff fdc9 	bl	8002c48 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80030b6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1cc      	bne.n	8003056 <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030bc:	002a      	movs	r2, r5
 80030be:	0020      	movs	r0, r4
 80030c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80030c2:	f7ff feba 	bl	8002e3a <I2C_WaitOnSTOPFlagUntilTimeout>
 80030c6:	2800      	cmp	r0, #0
 80030c8:	d000      	beq.n	80030cc <HAL_I2C_Mem_Write+0x180>
 80030ca:	e758      	b.n	8002f7e <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030cc:	2120      	movs	r1, #32
 80030ce:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80030d0:	4d0a      	ldr	r5, [pc, #40]	@ (80030fc <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030d2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	402a      	ands	r2, r5
 80030d8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80030da:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80030dc:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80030de:	3341      	adds	r3, #65	@ 0x41
 80030e0:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030e2:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 80030e4:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80030e6:	e74b      	b.n	8002f80 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030e8:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 80030ea:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030ec:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 80030ee:	b292      	uxth	r2, r2
 80030f0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	9000      	str	r0, [sp, #0]
 80030f6:	e7da      	b.n	80030ae <HAL_I2C_Mem_Write+0x162>
 80030f8:	80002000 	.word	0x80002000
 80030fc:	fe00e800 	.word	0xfe00e800

08003100 <HAL_I2C_Mem_Read>:
{
 8003100:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003102:	0006      	movs	r6, r0
{
 8003104:	b087      	sub	sp, #28
 8003106:	9303      	str	r3, [sp, #12]
 8003108:	ab0c      	add	r3, sp, #48	@ 0x30
 800310a:	9202      	str	r2, [sp, #8]
 800310c:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800310e:	3641      	adds	r6, #65	@ 0x41
{
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	9204      	str	r2, [sp, #16]
 8003114:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003116:	7833      	ldrb	r3, [r6, #0]
{
 8003118:	0004      	movs	r4, r0
 800311a:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 800311c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800311e:	2b20      	cmp	r3, #32
 8003120:	d108      	bne.n	8003134 <HAL_I2C_Mem_Read+0x34>
    if ((pData == NULL) || (Size == 0U))
 8003122:	2a00      	cmp	r2, #0
 8003124:	d002      	beq.n	800312c <HAL_I2C_Mem_Read+0x2c>
 8003126:	9b05      	ldr	r3, [sp, #20]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d105      	bne.n	8003138 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800312c:	2380      	movs	r3, #128	@ 0x80
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8003132:	2001      	movs	r0, #1
}
 8003134:	b007      	add	sp, #28
 8003136:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003138:	0023      	movs	r3, r4
 800313a:	3340      	adds	r3, #64	@ 0x40
 800313c:	781a      	ldrb	r2, [r3, #0]
 800313e:	2002      	movs	r0, #2
 8003140:	2a01      	cmp	r2, #1
 8003142:	d0f7      	beq.n	8003134 <HAL_I2C_Mem_Read+0x34>
 8003144:	2201      	movs	r2, #1
 8003146:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003148:	f7ff fc50 	bl	80029ec <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800314c:	2180      	movs	r1, #128	@ 0x80
 800314e:	2319      	movs	r3, #25
 8003150:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8003152:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003154:	2201      	movs	r2, #1
 8003156:	0020      	movs	r0, r4
 8003158:	0209      	lsls	r1, r1, #8
 800315a:	f7ff fe37 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 800315e:	1e03      	subs	r3, r0, #0
 8003160:	d1e7      	bne.n	8003132 <HAL_I2C_Mem_Read+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003162:	2222      	movs	r2, #34	@ 0x22
 8003164:	7032      	strb	r2, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003166:	0026      	movs	r6, r4
 8003168:	321e      	adds	r2, #30
 800316a:	3642      	adds	r6, #66	@ 0x42
 800316c:	7032      	strb	r2, [r6, #0]
    hi2c->pBuffPtr  = pData;
 800316e:	9a04      	ldr	r2, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003170:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003172:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003174:	9a05      	ldr	r2, [sp, #20]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003176:	494e      	ldr	r1, [pc, #312]	@ (80032b0 <HAL_I2C_Mem_Read+0x1b0>)
    hi2c->XferCount = Size;
 8003178:	8562      	strh	r2, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800317a:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 800317c:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800317e:	7b12      	ldrb	r2, [r2, #12]
 8003180:	0020      	movs	r0, r4
 8003182:	9100      	str	r1, [sp, #0]
 8003184:	0039      	movs	r1, r7
 8003186:	f7ff fd5f 	bl	8002c48 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800318a:	002a      	movs	r2, r5
 800318c:	0020      	movs	r0, r4
 800318e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003190:	f7ff fdee 	bl	8002d70 <I2C_WaitOnTXISFlagUntilTimeout>
 8003194:	2800      	cmp	r0, #0
 8003196:	d12a      	bne.n	80031ee <HAL_I2C_Mem_Read+0xee>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003198:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800319a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800319c:	2a01      	cmp	r2, #1
 800319e:	d117      	bne.n	80031d0 <HAL_I2C_Mem_Read+0xd0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031a0:	466a      	mov	r2, sp
 80031a2:	7a12      	ldrb	r2, [r2, #8]
 80031a4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80031a6:	2200      	movs	r2, #0
 80031a8:	2140      	movs	r1, #64	@ 0x40
 80031aa:	0020      	movs	r0, r4
 80031ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80031ae:	9500      	str	r5, [sp, #0]
 80031b0:	f7ff fe0c 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 80031b4:	2800      	cmp	r0, #0
 80031b6:	d11a      	bne.n	80031ee <HAL_I2C_Mem_Read+0xee>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031b8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80031ba:	4b3e      	ldr	r3, [pc, #248]	@ (80032b4 <HAL_I2C_Mem_Read+0x1b4>)
 80031bc:	2aff      	cmp	r2, #255	@ 0xff
 80031be:	d81a      	bhi.n	80031f6 <HAL_I2C_Mem_Read+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 80031c0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80031c2:	b292      	uxth	r2, r2
 80031c4:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	2380      	movs	r3, #128	@ 0x80
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	049b      	lsls	r3, r3, #18
 80031ce:	e017      	b.n	8003200 <HAL_I2C_Mem_Read+0x100>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031d0:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d2:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031d4:	0a12      	lsrs	r2, r2, #8
 80031d6:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80031da:	002a      	movs	r2, r5
 80031dc:	f7ff fdc8 	bl	8002d70 <I2C_WaitOnTXISFlagUntilTimeout>
 80031e0:	2800      	cmp	r0, #0
 80031e2:	d104      	bne.n	80031ee <HAL_I2C_Mem_Read+0xee>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031e4:	466b      	mov	r3, sp
 80031e6:	6822      	ldr	r2, [r4, #0]
 80031e8:	7a1b      	ldrb	r3, [r3, #8]
 80031ea:	6293      	str	r3, [r2, #40]	@ 0x28
 80031ec:	e7db      	b.n	80031a6 <HAL_I2C_Mem_Read+0xa6>
      __HAL_UNLOCK(hi2c);
 80031ee:	2300      	movs	r3, #0
 80031f0:	3440      	adds	r4, #64	@ 0x40
 80031f2:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80031f4:	e79d      	b.n	8003132 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031f6:	22ff      	movs	r2, #255	@ 0xff
 80031f8:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	2380      	movs	r3, #128	@ 0x80
 80031fe:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003200:	0039      	movs	r1, r7
 8003202:	0020      	movs	r0, r4
 8003204:	f7ff fd20 	bl	8002c48 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003208:	2200      	movs	r2, #0
 800320a:	2104      	movs	r1, #4
 800320c:	0020      	movs	r0, r4
 800320e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003210:	9500      	str	r5, [sp, #0]
 8003212:	f7ff fddb 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 8003216:	2800      	cmp	r0, #0
 8003218:	d000      	beq.n	800321c <HAL_I2C_Mem_Read+0x11c>
 800321a:	e78a      	b.n	8003132 <HAL_I2C_Mem_Read+0x32>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800321c:	6823      	ldr	r3, [r4, #0]
 800321e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003220:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003222:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003224:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8003226:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003228:	3301      	adds	r3, #1
 800322a:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800322c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800322e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003230:	3b01      	subs	r3, #1
 8003232:	b29b      	uxth	r3, r3
 8003234:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003236:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003238:	b292      	uxth	r2, r2
 800323a:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800323c:	2b00      	cmp	r3, #0
 800323e:	d016      	beq.n	800326e <HAL_I2C_Mem_Read+0x16e>
 8003240:	2a00      	cmp	r2, #0
 8003242:	d114      	bne.n	800326e <HAL_I2C_Mem_Read+0x16e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003244:	2180      	movs	r1, #128	@ 0x80
 8003246:	0020      	movs	r0, r4
 8003248:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800324a:	9500      	str	r5, [sp, #0]
 800324c:	f7ff fdbe 	bl	8002dcc <I2C_WaitOnFlagUntilTimeout>
 8003250:	2800      	cmp	r0, #0
 8003252:	d000      	beq.n	8003256 <HAL_I2C_Mem_Read+0x156>
 8003254:	e76d      	b.n	8003132 <HAL_I2C_Mem_Read+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003256:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003258:	2bff      	cmp	r3, #255	@ 0xff
 800325a:	d921      	bls.n	80032a0 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800325c:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800325e:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003260:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003262:	045b      	lsls	r3, r3, #17
 8003264:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003266:	0039      	movs	r1, r7
 8003268:	0020      	movs	r0, r4
 800326a:	f7ff fced 	bl	8002c48 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800326e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1c9      	bne.n	8003208 <HAL_I2C_Mem_Read+0x108>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003274:	002a      	movs	r2, r5
 8003276:	0020      	movs	r0, r4
 8003278:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800327a:	f7ff fdde 	bl	8002e3a <I2C_WaitOnSTOPFlagUntilTimeout>
 800327e:	2800      	cmp	r0, #0
 8003280:	d000      	beq.n	8003284 <HAL_I2C_Mem_Read+0x184>
 8003282:	e756      	b.n	8003132 <HAL_I2C_Mem_Read+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003284:	2120      	movs	r1, #32
 8003286:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003288:	4d0b      	ldr	r5, [pc, #44]	@ (80032b8 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800328a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	402a      	ands	r2, r5
 8003290:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003292:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003294:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003296:	3341      	adds	r3, #65	@ 0x41
 8003298:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800329a:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 800329c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800329e:	e749      	b.n	8003134 <HAL_I2C_Mem_Read+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032a0:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 80032a2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032a4:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 80032a6:	b292      	uxth	r2, r2
 80032a8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	9000      	str	r0, [sp, #0]
 80032ae:	e7da      	b.n	8003266 <HAL_I2C_Mem_Read+0x166>
 80032b0:	80002000 	.word	0x80002000
 80032b4:	80002400 	.word	0x80002400
 80032b8:	fe00e800 	.word	0xfe00e800

080032bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032be:	0004      	movs	r4, r0
 80032c0:	3441      	adds	r4, #65	@ 0x41
 80032c2:	7822      	ldrb	r2, [r4, #0]
{
 80032c4:	0003      	movs	r3, r0
 80032c6:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032c8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ca:	b2d6      	uxtb	r6, r2
 80032cc:	2a20      	cmp	r2, #32
 80032ce:	d118      	bne.n	8003302 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80032d0:	001d      	movs	r5, r3
 80032d2:	3540      	adds	r5, #64	@ 0x40
 80032d4:	782a      	ldrb	r2, [r5, #0]
 80032d6:	2a01      	cmp	r2, #1
 80032d8:	d013      	beq.n	8003302 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032da:	2224      	movs	r2, #36	@ 0x24
 80032dc:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	3a23      	subs	r2, #35	@ 0x23
 80032e2:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032e4:	4807      	ldr	r0, [pc, #28]	@ (8003304 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80032e6:	4391      	bics	r1, r2
 80032e8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032ea:	6819      	ldr	r1, [r3, #0]
 80032ec:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ee:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032f0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80032f2:	6819      	ldr	r1, [r3, #0]
 80032f4:	4339      	orrs	r1, r7
 80032f6:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80032f8:	6819      	ldr	r1, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003300:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003304:	ffffefff 	.word	0xffffefff

08003308 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003308:	0002      	movs	r2, r0
{
 800330a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800330c:	3241      	adds	r2, #65	@ 0x41
 800330e:	7814      	ldrb	r4, [r2, #0]
{
 8003310:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003312:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003314:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003316:	2c20      	cmp	r4, #32
 8003318:	d117      	bne.n	800334a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800331a:	001c      	movs	r4, r3
 800331c:	3440      	adds	r4, #64	@ 0x40
 800331e:	7826      	ldrb	r6, [r4, #0]
 8003320:	2e01      	cmp	r6, #1
 8003322:	d012      	beq.n	800334a <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003324:	3022      	adds	r0, #34	@ 0x22
 8003326:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	3823      	subs	r0, #35	@ 0x23
 800332c:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800332e:	4f07      	ldr	r7, [pc, #28]	@ (800334c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003330:	4386      	bics	r6, r0
 8003332:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003334:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003336:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003338:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800333a:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800333c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800333e:	6819      	ldr	r1, [r3, #0]
 8003340:	4308      	orrs	r0, r1
 8003342:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003344:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003346:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003348:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800334a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800334c:	fffff0ff 	.word	0xfffff0ff

08003350 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003352:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003354:	d101      	bne.n	800335a <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8003356:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8003358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800335a:	6803      	ldr	r3, [r0, #0]
 800335c:	07db      	lsls	r3, r3, #31
 800335e:	d40d      	bmi.n	800337c <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003360:	682b      	ldr	r3, [r5, #0]
 8003362:	079b      	lsls	r3, r3, #30
 8003364:	d44f      	bmi.n	8003406 <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003366:	682b      	ldr	r3, [r5, #0]
 8003368:	071b      	lsls	r3, r3, #28
 800336a:	d500      	bpl.n	800336e <HAL_RCC_OscConfig+0x1e>
 800336c:	e0a4      	b.n	80034b8 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800336e:	2204      	movs	r2, #4
 8003370:	682b      	ldr	r3, [r5, #0]
 8003372:	4213      	tst	r3, r2
 8003374:	d000      	beq.n	8003378 <HAL_RCC_OscConfig+0x28>
 8003376:	e0cf      	b.n	8003518 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8003378:	2000      	movs	r0, #0
 800337a:	e7ed      	b.n	8003358 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800337c:	2138      	movs	r1, #56	@ 0x38
 800337e:	4c85      	ldr	r4, [pc, #532]	@ (8003594 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003380:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003382:	68a2      	ldr	r2, [r4, #8]
 8003384:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003386:	2a08      	cmp	r2, #8
 8003388:	d102      	bne.n	8003390 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1e8      	bne.n	8003360 <HAL_RCC_OscConfig+0x10>
 800338e:	e7e2      	b.n	8003356 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003390:	2280      	movs	r2, #128	@ 0x80
 8003392:	0252      	lsls	r2, r2, #9
 8003394:	4293      	cmp	r3, r2
 8003396:	d111      	bne.n	80033bc <HAL_RCC_OscConfig+0x6c>
 8003398:	6822      	ldr	r2, [r4, #0]
 800339a:	4313      	orrs	r3, r2
 800339c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800339e:	f7ff fb25 	bl	80029ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033a2:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80033a4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033a6:	02bf      	lsls	r7, r7, #10
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	423b      	tst	r3, r7
 80033ac:	d1d8      	bne.n	8003360 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80033ae:	f7ff fb1d 	bl	80029ec <HAL_GetTick>
 80033b2:	1b80      	subs	r0, r0, r6
 80033b4:	2864      	cmp	r0, #100	@ 0x64
 80033b6:	d9f7      	bls.n	80033a8 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 80033b8:	2003      	movs	r0, #3
 80033ba:	e7cd      	b.n	8003358 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033bc:	21a0      	movs	r1, #160	@ 0xa0
 80033be:	02c9      	lsls	r1, r1, #11
 80033c0:	428b      	cmp	r3, r1
 80033c2:	d108      	bne.n	80033d6 <HAL_RCC_OscConfig+0x86>
 80033c4:	2380      	movs	r3, #128	@ 0x80
 80033c6:	6821      	ldr	r1, [r4, #0]
 80033c8:	02db      	lsls	r3, r3, #11
 80033ca:	430b      	orrs	r3, r1
 80033cc:	6023      	str	r3, [r4, #0]
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	431a      	orrs	r2, r3
 80033d2:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033d4:	e7e3      	b.n	800339e <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d6:	6822      	ldr	r2, [r4, #0]
 80033d8:	496f      	ldr	r1, [pc, #444]	@ (8003598 <HAL_RCC_OscConfig+0x248>)
 80033da:	400a      	ands	r2, r1
 80033dc:	6022      	str	r2, [r4, #0]
 80033de:	6822      	ldr	r2, [r4, #0]
 80033e0:	496e      	ldr	r1, [pc, #440]	@ (800359c <HAL_RCC_OscConfig+0x24c>)
 80033e2:	400a      	ands	r2, r1
 80033e4:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1d9      	bne.n	800339e <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 80033ea:	f7ff faff 	bl	80029ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ee:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80033f0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033f2:	02bf      	lsls	r7, r7, #10
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	423b      	tst	r3, r7
 80033f8:	d0b2      	beq.n	8003360 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80033fa:	f7ff faf7 	bl	80029ec <HAL_GetTick>
 80033fe:	1b80      	subs	r0, r0, r6
 8003400:	2864      	cmp	r0, #100	@ 0x64
 8003402:	d9f7      	bls.n	80033f4 <HAL_RCC_OscConfig+0xa4>
 8003404:	e7d8      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003406:	2238      	movs	r2, #56	@ 0x38
 8003408:	4c62      	ldr	r4, [pc, #392]	@ (8003594 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800340a:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800340c:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800340e:	4211      	tst	r1, r2
 8003410:	d11c      	bne.n	800344c <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003412:	2b00      	cmp	r3, #0
 8003414:	d09f      	beq.n	8003356 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003416:	6862      	ldr	r2, [r4, #4]
 8003418:	696b      	ldr	r3, [r5, #20]
 800341a:	4961      	ldr	r1, [pc, #388]	@ (80035a0 <HAL_RCC_OscConfig+0x250>)
 800341c:	021b      	lsls	r3, r3, #8
 800341e:	400a      	ands	r2, r1
 8003420:	4313      	orrs	r3, r2
 8003422:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003424:	6823      	ldr	r3, [r4, #0]
 8003426:	4a5f      	ldr	r2, [pc, #380]	@ (80035a4 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003428:	495f      	ldr	r1, [pc, #380]	@ (80035a8 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800342a:	4013      	ands	r3, r2
 800342c:	692a      	ldr	r2, [r5, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	4a5d      	ldr	r2, [pc, #372]	@ (80035ac <HAL_RCC_OscConfig+0x25c>)
 8003436:	049b      	lsls	r3, r3, #18
 8003438:	0f5b      	lsrs	r3, r3, #29
 800343a:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800343c:	4b5c      	ldr	r3, [pc, #368]	@ (80035b0 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800343e:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003440:	6818      	ldr	r0, [r3, #0]
 8003442:	f7ff fa9f 	bl	8002984 <HAL_InitTick>
 8003446:	2800      	cmp	r0, #0
 8003448:	d08d      	beq.n	8003366 <HAL_RCC_OscConfig+0x16>
 800344a:	e784      	b.n	8003356 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800344c:	2b00      	cmp	r3, #0
 800344e:	d020      	beq.n	8003492 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003450:	6823      	ldr	r3, [r4, #0]
 8003452:	4a54      	ldr	r2, [pc, #336]	@ (80035a4 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003454:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003456:	4013      	ands	r3, r2
 8003458:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800345a:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800345c:	4313      	orrs	r3, r2
 800345e:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8003460:	2380      	movs	r3, #128	@ 0x80
 8003462:	6822      	ldr	r2, [r4, #0]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	4313      	orrs	r3, r2
 8003468:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800346a:	f7ff fabf 	bl	80029ec <HAL_GetTick>
 800346e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	423b      	tst	r3, r7
 8003474:	d007      	beq.n	8003486 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003476:	6862      	ldr	r2, [r4, #4]
 8003478:	696b      	ldr	r3, [r5, #20]
 800347a:	4949      	ldr	r1, [pc, #292]	@ (80035a0 <HAL_RCC_OscConfig+0x250>)
 800347c:	021b      	lsls	r3, r3, #8
 800347e:	400a      	ands	r2, r1
 8003480:	4313      	orrs	r3, r2
 8003482:	6063      	str	r3, [r4, #4]
 8003484:	e76f      	b.n	8003366 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003486:	f7ff fab1 	bl	80029ec <HAL_GetTick>
 800348a:	1b80      	subs	r0, r0, r6
 800348c:	2802      	cmp	r0, #2
 800348e:	d9ef      	bls.n	8003470 <HAL_RCC_OscConfig+0x120>
 8003490:	e792      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	4a47      	ldr	r2, [pc, #284]	@ (80035b4 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003496:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8003498:	4013      	ands	r3, r2
 800349a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800349c:	f7ff faa6 	bl	80029ec <HAL_GetTick>
 80034a0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034a2:	00ff      	lsls	r7, r7, #3
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	423b      	tst	r3, r7
 80034a8:	d100      	bne.n	80034ac <HAL_RCC_OscConfig+0x15c>
 80034aa:	e75c      	b.n	8003366 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80034ac:	f7ff fa9e 	bl	80029ec <HAL_GetTick>
 80034b0:	1b80      	subs	r0, r0, r6
 80034b2:	2802      	cmp	r0, #2
 80034b4:	d9f6      	bls.n	80034a4 <HAL_RCC_OscConfig+0x154>
 80034b6:	e77f      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80034b8:	2138      	movs	r1, #56	@ 0x38
 80034ba:	4c36      	ldr	r4, [pc, #216]	@ (8003594 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80034bc:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80034be:	68a3      	ldr	r3, [r4, #8]
 80034c0:	400b      	ands	r3, r1
 80034c2:	2b18      	cmp	r3, #24
 80034c4:	d103      	bne.n	80034ce <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80034c6:	2a00      	cmp	r2, #0
 80034c8:	d000      	beq.n	80034cc <HAL_RCC_OscConfig+0x17c>
 80034ca:	e750      	b.n	800336e <HAL_RCC_OscConfig+0x1e>
 80034cc:	e743      	b.n	8003356 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034ce:	2301      	movs	r3, #1
 80034d0:	2a00      	cmp	r2, #0
 80034d2:	d010      	beq.n	80034f6 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 80034d4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80034d6:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80034d8:	4313      	orrs	r3, r2
 80034da:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80034dc:	f7ff fa86 	bl	80029ec <HAL_GetTick>
 80034e0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80034e2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80034e4:	423b      	tst	r3, r7
 80034e6:	d000      	beq.n	80034ea <HAL_RCC_OscConfig+0x19a>
 80034e8:	e741      	b.n	800336e <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80034ea:	f7ff fa7f 	bl	80029ec <HAL_GetTick>
 80034ee:	1b80      	subs	r0, r0, r6
 80034f0:	2802      	cmp	r0, #2
 80034f2:	d9f6      	bls.n	80034e2 <HAL_RCC_OscConfig+0x192>
 80034f4:	e760      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 80034f6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80034f8:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 80034fa:	439a      	bics	r2, r3
 80034fc:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80034fe:	f7ff fa75 	bl	80029ec <HAL_GetTick>
 8003502:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003504:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003506:	423b      	tst	r3, r7
 8003508:	d100      	bne.n	800350c <HAL_RCC_OscConfig+0x1bc>
 800350a:	e730      	b.n	800336e <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800350c:	f7ff fa6e 	bl	80029ec <HAL_GetTick>
 8003510:	1b80      	subs	r0, r0, r6
 8003512:	2802      	cmp	r0, #2
 8003514:	d9f6      	bls.n	8003504 <HAL_RCC_OscConfig+0x1b4>
 8003516:	e74f      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003518:	2138      	movs	r1, #56	@ 0x38
 800351a:	4c1e      	ldr	r4, [pc, #120]	@ (8003594 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800351c:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800351e:	68a3      	ldr	r3, [r4, #8]
 8003520:	400b      	ands	r3, r1
 8003522:	2b20      	cmp	r3, #32
 8003524:	d103      	bne.n	800352e <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003526:	4243      	negs	r3, r0
 8003528:	4158      	adcs	r0, r3
 800352a:	b2c0      	uxtb	r0, r0
 800352c:	e714      	b.n	8003358 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003530:	2801      	cmp	r0, #1
 8003532:	d110      	bne.n	8003556 <HAL_RCC_OscConfig+0x206>
 8003534:	4303      	orrs	r3, r0
 8003536:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8003538:	f7ff fa58 	bl	80029ec <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800353c:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 800353e:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003540:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003542:	4233      	tst	r3, r6
 8003544:	d000      	beq.n	8003548 <HAL_RCC_OscConfig+0x1f8>
 8003546:	e717      	b.n	8003378 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003548:	f7ff fa50 	bl	80029ec <HAL_GetTick>
 800354c:	4b1a      	ldr	r3, [pc, #104]	@ (80035b8 <HAL_RCC_OscConfig+0x268>)
 800354e:	1b40      	subs	r0, r0, r5
 8003550:	4298      	cmp	r0, r3
 8003552:	d9f5      	bls.n	8003540 <HAL_RCC_OscConfig+0x1f0>
 8003554:	e730      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003556:	2805      	cmp	r0, #5
 8003558:	d105      	bne.n	8003566 <HAL_RCC_OscConfig+0x216>
 800355a:	4313      	orrs	r3, r2
 800355c:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800355e:	2301      	movs	r3, #1
 8003560:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8003562:	4313      	orrs	r3, r2
 8003564:	e7e7      	b.n	8003536 <HAL_RCC_OscConfig+0x1e6>
 8003566:	2101      	movs	r1, #1
 8003568:	438b      	bics	r3, r1
 800356a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800356c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800356e:	4393      	bics	r3, r2
 8003570:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003572:	2800      	cmp	r0, #0
 8003574:	d1e0      	bne.n	8003538 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 8003576:	f7ff fa39 	bl	80029ec <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800357a:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 800357c:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800357e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003580:	4233      	tst	r3, r6
 8003582:	d100      	bne.n	8003586 <HAL_RCC_OscConfig+0x236>
 8003584:	e6f8      	b.n	8003378 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003586:	f7ff fa31 	bl	80029ec <HAL_GetTick>
 800358a:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <HAL_RCC_OscConfig+0x268>)
 800358c:	1b40      	subs	r0, r0, r5
 800358e:	4298      	cmp	r0, r3
 8003590:	d9f5      	bls.n	800357e <HAL_RCC_OscConfig+0x22e>
 8003592:	e711      	b.n	80033b8 <HAL_RCC_OscConfig+0x68>
 8003594:	40021000 	.word	0x40021000
 8003598:	fffeffff 	.word	0xfffeffff
 800359c:	fffbffff 	.word	0xfffbffff
 80035a0:	ffff80ff 	.word	0xffff80ff
 80035a4:	ffffc7ff 	.word	0xffffc7ff
 80035a8:	20000208 	.word	0x20000208
 80035ac:	02dc6c00 	.word	0x02dc6c00
 80035b0:	20000210 	.word	0x20000210
 80035b4:	fffffeff 	.word	0xfffffeff
 80035b8:	00001388 	.word	0x00001388

080035bc <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80035bc:	2238      	movs	r2, #56	@ 0x38
 80035be:	4b0f      	ldr	r3, [pc, #60]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x40>)
 80035c0:	6899      	ldr	r1, [r3, #8]
 80035c2:	4211      	tst	r1, r2
 80035c4:	d105      	bne.n	80035d2 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80035c6:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80035c8:	480d      	ldr	r0, [pc, #52]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80035ca:	049b      	lsls	r3, r3, #18
 80035cc:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80035ce:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 80035d0:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80035d2:	6899      	ldr	r1, [r3, #8]
 80035d4:	4011      	ands	r1, r2
 80035d6:	2908      	cmp	r1, #8
 80035d8:	d00b      	beq.n	80035f2 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80035da:	6899      	ldr	r1, [r3, #8]
 80035dc:	4011      	ands	r1, r2
 80035de:	2920      	cmp	r1, #32
 80035e0:	d009      	beq.n	80035f6 <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80035e2:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 80035e4:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b18      	cmp	r3, #24
 80035ea:	d1f1      	bne.n	80035d0 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 80035ec:	20fa      	movs	r0, #250	@ 0xfa
 80035ee:	01c0      	lsls	r0, r0, #7
 80035f0:	e7ee      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 80035f2:	4803      	ldr	r0, [pc, #12]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x44>)
 80035f4:	e7ec      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 80035f6:	2080      	movs	r0, #128	@ 0x80
 80035f8:	0200      	lsls	r0, r0, #8
 80035fa:	e7e9      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x14>
 80035fc:	40021000 	.word	0x40021000
 8003600:	02dc6c00 	.word	0x02dc6c00

08003604 <HAL_RCC_ClockConfig>:
{
 8003604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003606:	0004      	movs	r4, r0
 8003608:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800360a:	2800      	cmp	r0, #0
 800360c:	d101      	bne.n	8003612 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800360e:	2001      	movs	r0, #1
}
 8003610:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003612:	2707      	movs	r7, #7
 8003614:	4e48      	ldr	r6, [pc, #288]	@ (8003738 <HAL_RCC_ClockConfig+0x134>)
 8003616:	6833      	ldr	r3, [r6, #0]
 8003618:	403b      	ands	r3, r7
 800361a:	428b      	cmp	r3, r1
 800361c:	d32a      	bcc.n	8003674 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800361e:	6822      	ldr	r2, [r4, #0]
 8003620:	0793      	lsls	r3, r2, #30
 8003622:	d43b      	bmi.n	800369c <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003624:	07d2      	lsls	r2, r2, #31
 8003626:	d44a      	bmi.n	80036be <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003628:	2707      	movs	r7, #7
 800362a:	6833      	ldr	r3, [r6, #0]
 800362c:	403b      	ands	r3, r7
 800362e:	42ab      	cmp	r3, r5
 8003630:	d90a      	bls.n	8003648 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003632:	6833      	ldr	r3, [r6, #0]
 8003634:	43bb      	bics	r3, r7
 8003636:	432b      	orrs	r3, r5
 8003638:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800363a:	f7ff f9d7 	bl	80029ec <HAL_GetTick>
 800363e:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003640:	6833      	ldr	r3, [r6, #0]
 8003642:	403b      	ands	r3, r7
 8003644:	42ab      	cmp	r3, r5
 8003646:	d167      	bne.n	8003718 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	4d3c      	ldr	r5, [pc, #240]	@ (800373c <HAL_RCC_ClockConfig+0x138>)
 800364c:	075b      	lsls	r3, r3, #29
 800364e:	d46b      	bmi.n	8003728 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003650:	f7ff ffb4 	bl	80035bc <HAL_RCC_GetSysClockFreq>
 8003654:	68ab      	ldr	r3, [r5, #8]
 8003656:	493a      	ldr	r1, [pc, #232]	@ (8003740 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003658:	051b      	lsls	r3, r3, #20
 800365a:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800365c:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800365e:	585b      	ldr	r3, [r3, r1]
 8003660:	211f      	movs	r1, #31
 8003662:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003664:	40d8      	lsrs	r0, r3
 8003666:	4a37      	ldr	r2, [pc, #220]	@ (8003744 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 8003668:	4b37      	ldr	r3, [pc, #220]	@ (8003748 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800366a:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 800366c:	6818      	ldr	r0, [r3, #0]
 800366e:	f7ff f989 	bl	8002984 <HAL_InitTick>
 8003672:	e7cd      	b.n	8003610 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003674:	6833      	ldr	r3, [r6, #0]
 8003676:	43bb      	bics	r3, r7
 8003678:	430b      	orrs	r3, r1
 800367a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800367c:	f7ff f9b6 	bl	80029ec <HAL_GetTick>
 8003680:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003682:	6833      	ldr	r3, [r6, #0]
 8003684:	403b      	ands	r3, r7
 8003686:	42ab      	cmp	r3, r5
 8003688:	d0c9      	beq.n	800361e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800368a:	f7ff f9af 	bl	80029ec <HAL_GetTick>
 800368e:	9b01      	ldr	r3, [sp, #4]
 8003690:	1ac0      	subs	r0, r0, r3
 8003692:	4b2e      	ldr	r3, [pc, #184]	@ (800374c <HAL_RCC_ClockConfig+0x148>)
 8003694:	4298      	cmp	r0, r3
 8003696:	d9f4      	bls.n	8003682 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8003698:	2003      	movs	r0, #3
 800369a:	e7b9      	b.n	8003610 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369c:	4927      	ldr	r1, [pc, #156]	@ (800373c <HAL_RCC_ClockConfig+0x138>)
 800369e:	0753      	lsls	r3, r2, #29
 80036a0:	d506      	bpl.n	80036b0 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80036a2:	6888      	ldr	r0, [r1, #8]
 80036a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003750 <HAL_RCC_ClockConfig+0x14c>)
 80036a6:	4018      	ands	r0, r3
 80036a8:	23b0      	movs	r3, #176	@ 0xb0
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	4303      	orrs	r3, r0
 80036ae:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036b0:	688b      	ldr	r3, [r1, #8]
 80036b2:	4828      	ldr	r0, [pc, #160]	@ (8003754 <HAL_RCC_ClockConfig+0x150>)
 80036b4:	4003      	ands	r3, r0
 80036b6:	68e0      	ldr	r0, [r4, #12]
 80036b8:	4303      	orrs	r3, r0
 80036ba:	608b      	str	r3, [r1, #8]
 80036bc:	e7b2      	b.n	8003624 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036be:	6862      	ldr	r2, [r4, #4]
 80036c0:	4f1e      	ldr	r7, [pc, #120]	@ (800373c <HAL_RCC_ClockConfig+0x138>)
 80036c2:	2a01      	cmp	r2, #1
 80036c4:	d119      	bne.n	80036fa <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	039b      	lsls	r3, r3, #14
 80036ca:	d5a0      	bpl.n	800360e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036cc:	2107      	movs	r1, #7
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	438b      	bics	r3, r1
 80036d2:	4313      	orrs	r3, r2
 80036d4:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80036d6:	f7ff f989 	bl	80029ec <HAL_GetTick>
 80036da:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036dc:	2338      	movs	r3, #56	@ 0x38
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	401a      	ands	r2, r3
 80036e2:	6863      	ldr	r3, [r4, #4]
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d09e      	beq.n	8003628 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036ea:	f7ff f97f 	bl	80029ec <HAL_GetTick>
 80036ee:	9b01      	ldr	r3, [sp, #4]
 80036f0:	1ac0      	subs	r0, r0, r3
 80036f2:	4b16      	ldr	r3, [pc, #88]	@ (800374c <HAL_RCC_ClockConfig+0x148>)
 80036f4:	4298      	cmp	r0, r3
 80036f6:	d9f1      	bls.n	80036dc <HAL_RCC_ClockConfig+0xd8>
 80036f8:	e7ce      	b.n	8003698 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80036fa:	2a00      	cmp	r2, #0
 80036fc:	d103      	bne.n	8003706 <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	055b      	lsls	r3, r3, #21
 8003702:	d4e3      	bmi.n	80036cc <HAL_RCC_ClockConfig+0xc8>
 8003704:	e783      	b.n	800360e <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003706:	2302      	movs	r3, #2
 8003708:	2a03      	cmp	r2, #3
 800370a:	d103      	bne.n	8003714 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800370c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800370e:	4219      	tst	r1, r3
 8003710:	d1dc      	bne.n	80036cc <HAL_RCC_ClockConfig+0xc8>
 8003712:	e77c      	b.n	800360e <HAL_RCC_ClockConfig+0xa>
 8003714:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8003716:	e7fa      	b.n	800370e <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003718:	f7ff f968 	bl	80029ec <HAL_GetTick>
 800371c:	9b01      	ldr	r3, [sp, #4]
 800371e:	1ac0      	subs	r0, r0, r3
 8003720:	4b0a      	ldr	r3, [pc, #40]	@ (800374c <HAL_RCC_ClockConfig+0x148>)
 8003722:	4298      	cmp	r0, r3
 8003724:	d98c      	bls.n	8003640 <HAL_RCC_ClockConfig+0x3c>
 8003726:	e7b7      	b.n	8003698 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003728:	68ab      	ldr	r3, [r5, #8]
 800372a:	4a0b      	ldr	r2, [pc, #44]	@ (8003758 <HAL_RCC_ClockConfig+0x154>)
 800372c:	4013      	ands	r3, r2
 800372e:	6922      	ldr	r2, [r4, #16]
 8003730:	4313      	orrs	r3, r2
 8003732:	60ab      	str	r3, [r5, #8]
 8003734:	e78c      	b.n	8003650 <HAL_RCC_ClockConfig+0x4c>
 8003736:	46c0      	nop			@ (mov r8, r8)
 8003738:	40022000 	.word	0x40022000
 800373c:	40021000 	.word	0x40021000
 8003740:	08006060 	.word	0x08006060
 8003744:	20000208 	.word	0x20000208
 8003748:	20000210 	.word	0x20000210
 800374c:	00001388 	.word	0x00001388
 8003750:	ffff84ff 	.word	0xffff84ff
 8003754:	fffff0ff 	.word	0xfffff0ff
 8003758:	ffff8fff 	.word	0xffff8fff

0800375c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800375c:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800375e:	f7ff ff2d 	bl	80035bc <HAL_RCC_GetSysClockFreq>
 8003762:	4b06      	ldr	r3, [pc, #24]	@ (800377c <HAL_RCC_GetHCLKFreq+0x20>)
 8003764:	4a06      	ldr	r2, [pc, #24]	@ (8003780 <HAL_RCC_GetHCLKFreq+0x24>)
 8003766:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003768:	051b      	lsls	r3, r3, #20
 800376a:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800376c:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800376e:	589b      	ldr	r3, [r3, r2]
 8003770:	221f      	movs	r2, #31
 8003772:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003774:	40d8      	lsrs	r0, r3
 8003776:	4b03      	ldr	r3, [pc, #12]	@ (8003784 <HAL_RCC_GetHCLKFreq+0x28>)
 8003778:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 800377a:	bd10      	pop	{r4, pc}
 800377c:	40021000 	.word	0x40021000
 8003780:	08006060 	.word	0x08006060
 8003784:	20000208 	.word	0x20000208

08003788 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003788:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800378a:	6803      	ldr	r3, [r0, #0]
{
 800378c:	0005      	movs	r5, r0
 800378e:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003790:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003792:	065b      	lsls	r3, r3, #25
 8003794:	d523      	bpl.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003796:	2280      	movs	r2, #128	@ 0x80
 8003798:	4c39      	ldr	r4, [pc, #228]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800379a:	0552      	lsls	r2, r2, #21
 800379c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 800379e:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037a0:	4213      	tst	r3, r2
 80037a2:	d107      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 80037a6:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a8:	4313      	orrs	r3, r2
 80037aa:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80037ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80037ae:	4013      	ands	r3, r2
 80037b0:	9303      	str	r3, [sp, #12]
 80037b2:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80037b4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80037b6:	23c0      	movs	r3, #192	@ 0xc0
 80037b8:	0011      	movs	r1, r2
 80037ba:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037bc:	69a8      	ldr	r0, [r5, #24]
 80037be:	4f31      	ldr	r7, [pc, #196]	@ (8003884 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80037c0:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037c2:	421a      	tst	r2, r3
 80037c4:	d13b      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037c6:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80037ca:	69aa      	ldr	r2, [r5, #24]
 80037cc:	403b      	ands	r3, r7
 80037ce:	4313      	orrs	r3, r2
 80037d0:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037d2:	2e01      	cmp	r6, #1
 80037d4:	d103      	bne.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80037d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003888 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80037da:	4013      	ands	r3, r2
 80037dc:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037de:	682a      	ldr	r2, [r5, #0]
 80037e0:	07d3      	lsls	r3, r2, #31
 80037e2:	d506      	bpl.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037e4:	2403      	movs	r4, #3
 80037e6:	4926      	ldr	r1, [pc, #152]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80037e8:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80037ea:	43a3      	bics	r3, r4
 80037ec:	68ac      	ldr	r4, [r5, #8]
 80037ee:	4323      	orrs	r3, r4
 80037f0:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037f2:	0793      	lsls	r3, r2, #30
 80037f4:	d506      	bpl.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037f6:	4922      	ldr	r1, [pc, #136]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80037f8:	4c24      	ldr	r4, [pc, #144]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80037fa:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80037fc:	4023      	ands	r3, r4
 80037fe:	68ec      	ldr	r4, [r5, #12]
 8003800:	4323      	orrs	r3, r4
 8003802:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003804:	0693      	lsls	r3, r2, #26
 8003806:	d506      	bpl.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003808:	491d      	ldr	r1, [pc, #116]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800380a:	696c      	ldr	r4, [r5, #20]
 800380c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	089b      	lsrs	r3, r3, #2
 8003812:	4323      	orrs	r3, r4
 8003814:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003816:	0753      	lsls	r3, r2, #29
 8003818:	d506      	bpl.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800381a:	4919      	ldr	r1, [pc, #100]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800381c:	4c1c      	ldr	r4, [pc, #112]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800381e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8003820:	4023      	ands	r3, r4
 8003822:	692c      	ldr	r4, [r5, #16]
 8003824:	4323      	orrs	r3, r4
 8003826:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8003828:	0612      	lsls	r2, r2, #24
 800382a:	d506      	bpl.n	800383a <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800382c:	21e0      	movs	r1, #224	@ 0xe0
 800382e:	4a14      	ldr	r2, [pc, #80]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8003830:	6813      	ldr	r3, [r2, #0]
 8003832:	438b      	bics	r3, r1
 8003834:	6869      	ldr	r1, [r5, #4]
 8003836:	430b      	orrs	r3, r1
 8003838:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 800383a:	b005      	add	sp, #20
 800383c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800383e:	4288      	cmp	r0, r1
 8003840:	d0c1      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003842:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003844:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 8003846:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003848:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800384a:	0252      	lsls	r2, r2, #9
 800384c:	4302      	orrs	r2, r0
 800384e:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003850:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8003852:	4810      	ldr	r0, [pc, #64]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003854:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003856:	4002      	ands	r2, r0
 8003858:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 800385a:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800385c:	07db      	lsls	r3, r3, #31
 800385e:	d5b2      	bpl.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 8003860:	f7ff f8c4 	bl	80029ec <HAL_GetTick>
 8003864:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003866:	2202      	movs	r2, #2
 8003868:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800386a:	4213      	tst	r3, r2
 800386c:	d1ab      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386e:	f7ff f8bd 	bl	80029ec <HAL_GetTick>
 8003872:	9b01      	ldr	r3, [sp, #4]
 8003874:	1ac0      	subs	r0, r0, r3
 8003876:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003878:	4298      	cmp	r0, r3
 800387a:	d9f4      	bls.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 800387c:	2003      	movs	r0, #3
 800387e:	e7a8      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003880:	40021000 	.word	0x40021000
 8003884:	fffffcff 	.word	0xfffffcff
 8003888:	efffffff 	.word	0xefffffff
 800388c:	ffffcfff 	.word	0xffffcfff
 8003890:	ffff3fff 	.word	0xffff3fff
 8003894:	fffeffff 	.word	0xfffeffff
 8003898:	00001388 	.word	0x00001388

0800389c <LL_ADC_Init>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800389c:	6882      	ldr	r2, [r0, #8]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, const LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800389e:	0003      	movs	r3, r0
 80038a0:	b530      	push	{r4, r5, lr}
 80038a2:	2001      	movs	r0, #1
 80038a4:	0014      	movs	r4, r2
 80038a6:	4004      	ands	r4, r0
 80038a8:	4202      	tst	r2, r0
 80038aa:	d110      	bne.n	80038ce <LL_ADC_Init+0x32>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 80038ac:	688d      	ldr	r5, [r1, #8]
 80038ae:	684a      	ldr	r2, [r1, #4]
 80038b0:	68d8      	ldr	r0, [r3, #12]
 80038b2:	432a      	orrs	r2, r5
 80038b4:	68cd      	ldr	r5, [r1, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );

    MODIFY_REG(ADCx->CFGR2,
 80038b6:	6809      	ldr	r1, [r1, #0]
    MODIFY_REG(ADCx->CFGR1,
 80038b8:	432a      	orrs	r2, r5
 80038ba:	4d05      	ldr	r5, [pc, #20]	@ (80038d0 <LL_ADC_Init+0x34>)
 80038bc:	4028      	ands	r0, r5
 80038be:	4302      	orrs	r2, r0
  ErrorStatus status = SUCCESS;
 80038c0:	0020      	movs	r0, r4
    MODIFY_REG(ADCx->CFGR1,
 80038c2:	60da      	str	r2, [r3, #12]
    MODIFY_REG(ADCx->CFGR2,
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	0092      	lsls	r2, r2, #2
 80038c8:	0892      	lsrs	r2, r2, #2
 80038ca:	430a      	orrs	r2, r1
 80038cc:	611a      	str	r2, [r3, #16]
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }

  return status;
}
 80038ce:	bd30      	pop	{r4, r5, pc}
 80038d0:	ffff3fc7 	.word	0xffff3fc7

080038d4 <LL_ADC_REG_Init>:
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD));
 80038d4:	68c3      	ldr	r3, [r0, #12]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, const LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80038d6:	0002      	movs	r2, r0
 80038d8:	68c3      	ldr	r3, [r0, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038da:	6883      	ldr	r3, [r0, #8]
    }
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80038dc:	2001      	movs	r0, #1
{
 80038de:	b570      	push	{r4, r5, r6, lr}
 80038e0:	4203      	tst	r3, r0
 80038e2:	d117      	bne.n	8003914 <LL_ADC_REG_Init+0x40>
      MODIFY_REG(ADCx->CFGR1,
 80038e4:	68cc      	ldr	r4, [r1, #12]
 80038e6:	680b      	ldr	r3, [r1, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD));
 80038e8:	68d0      	ldr	r0, [r2, #12]
 80038ea:	4323      	orrs	r3, r4
 80038ec:	690e      	ldr	r6, [r1, #16]
 80038ee:	694d      	ldr	r5, [r1, #20]
 80038f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003928 <LL_ADC_REG_Init+0x54>)
    if ((LL_ADC_REG_GetSequencerConfigurable(ADCx) == LL_ADC_REG_SEQ_FIXED)
 80038f2:	0280      	lsls	r0, r0, #10
 80038f4:	d502      	bpl.n	80038fc <LL_ADC_REG_Init+0x28>
        || (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80038f6:	6848      	ldr	r0, [r1, #4]
 80038f8:	28f0      	cmp	r0, #240	@ 0xf0
 80038fa:	d00c      	beq.n	8003916 <LL_ADC_REG_Init+0x42>
      MODIFY_REG(ADCx->CFGR1,
 80038fc:	4333      	orrs	r3, r6
 80038fe:	432b      	orrs	r3, r5
 8003900:	68d0      	ldr	r0, [r2, #12]
 8003902:	688d      	ldr	r5, [r1, #8]
      MODIFY_REG(ADCx->CFGR1,
 8003904:	432b      	orrs	r3, r5
 8003906:	4020      	ands	r0, r4
 8003908:	4303      	orrs	r3, r0
 800390a:	60d3      	str	r3, [r2, #12]
 800390c:	68d3      	ldr	r3, [r2, #12]
    if (LL_ADC_REG_GetSequencerConfigurable(ADCx) != LL_ADC_REG_SEQ_FIXED)
 800390e:	029b      	lsls	r3, r3, #10
 8003910:	d404      	bmi.n	800391c <LL_ADC_REG_Init+0x48>
  ErrorStatus status = SUCCESS;
 8003912:	2000      	movs	r0, #0
  }
  return status;
}
 8003914:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(ADCx->CFGR1,
 8003916:	68d0      	ldr	r0, [r2, #12]
 8003918:	4333      	orrs	r3, r6
 800391a:	e7f3      	b.n	8003904 <LL_ADC_REG_Init+0x30>
  SET_BIT(ADCx->CHSELR, SequencerNbRanks);
 800391c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800391e:	6849      	ldr	r1, [r1, #4]
 8003920:	430b      	orrs	r3, r1
 8003922:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003924:	e7f5      	b.n	8003912 <LL_ADC_REG_Init+0x3e>
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	fffec23c 	.word	0xfffec23c

0800392c <LL_EXTI_Init>:
#endif /* EXTI_IMR2_IM36 */
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800392c:	7901      	ldrb	r1, [r0, #4]
{
 800392e:	0002      	movs	r2, r0
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003930:	6803      	ldr	r3, [r0, #0]
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003932:	2900      	cmp	r1, #0
 8003934:	d03b      	beq.n	80039ae <LL_EXTI_Init+0x82>
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <LL_EXTI_Init+0x12>
  ErrorStatus status = SUCCESS;
 800393a:	2000      	movs	r0, #0
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
#endif /* EXTI_IMR2_IM36 */
  }
  return status;
}
 800393c:	4770      	bx	lr
      switch (EXTI_InitStruct->Mode)
 800393e:	7941      	ldrb	r1, [r0, #5]
 8003940:	2901      	cmp	r1, #1
 8003942:	d01e      	beq.n	8003982 <LL_EXTI_Init+0x56>
 8003944:	2902      	cmp	r1, #2
 8003946:	d022      	beq.n	800398e <LL_EXTI_Init+0x62>
 8003948:	2001      	movs	r0, #1
 800394a:	2900      	cmp	r1, #0
 800394c:	d108      	bne.n	8003960 <LL_EXTI_Init+0x34>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800394e:	481d      	ldr	r0, [pc, #116]	@ (80039c4 <LL_EXTI_Init+0x98>)
 8003950:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 8003952:	4399      	bics	r1, r3
 8003954:	67c1      	str	r1, [r0, #124]	@ 0x7c
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003956:	481c      	ldr	r0, [pc, #112]	@ (80039c8 <LL_EXTI_Init+0x9c>)
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003958:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 800395a:	4319      	orrs	r1, r3
 800395c:	67c1      	str	r1, [r0, #124]	@ 0x7c
  ErrorStatus status = SUCCESS;
 800395e:	2000      	movs	r0, #0
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003960:	7992      	ldrb	r2, [r2, #6]
 8003962:	2a00      	cmp	r2, #0
 8003964:	d0ea      	beq.n	800393c <LL_EXTI_Init+0x10>
        switch (EXTI_InitStruct->Trigger)
 8003966:	2a02      	cmp	r2, #2
 8003968:	d015      	beq.n	8003996 <LL_EXTI_Init+0x6a>
 800396a:	2a03      	cmp	r2, #3
 800396c:	d01b      	beq.n	80039a6 <LL_EXTI_Init+0x7a>
 800396e:	2a01      	cmp	r2, #1
 8003970:	d126      	bne.n	80039c0 <LL_EXTI_Init+0x94>
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003972:	4a16      	ldr	r2, [pc, #88]	@ (80039cc <LL_EXTI_Init+0xa0>)
 8003974:	6851      	ldr	r1, [r2, #4]
 8003976:	4399      	bics	r1, r3
 8003978:	6051      	str	r1, [r2, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800397a:	6811      	ldr	r1, [r2, #0]
 800397c:	430b      	orrs	r3, r1
 800397e:	6013      	str	r3, [r2, #0]
}
 8003980:	e7dc      	b.n	800393c <LL_EXTI_Init+0x10>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003982:	4811      	ldr	r0, [pc, #68]	@ (80039c8 <LL_EXTI_Init+0x9c>)
 8003984:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 8003986:	4399      	bics	r1, r3
 8003988:	67c1      	str	r1, [r0, #124]	@ 0x7c
  SET_BIT(EXTI->EMR1, ExtiLine);
 800398a:	480e      	ldr	r0, [pc, #56]	@ (80039c4 <LL_EXTI_Init+0x98>)
 800398c:	e7e4      	b.n	8003958 <LL_EXTI_Init+0x2c>
  SET_BIT(EXTI->IMR1, ExtiLine);
 800398e:	480e      	ldr	r0, [pc, #56]	@ (80039c8 <LL_EXTI_Init+0x9c>)
 8003990:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 8003992:	4319      	orrs	r1, r3
 8003994:	e7f8      	b.n	8003988 <LL_EXTI_Init+0x5c>
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003996:	4a0d      	ldr	r2, [pc, #52]	@ (80039cc <LL_EXTI_Init+0xa0>)
 8003998:	6811      	ldr	r1, [r2, #0]
 800399a:	4399      	bics	r1, r3
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800399c:	6011      	str	r1, [r2, #0]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800399e:	6851      	ldr	r1, [r2, #4]
 80039a0:	430b      	orrs	r3, r1
 80039a2:	6053      	str	r3, [r2, #4]
}
 80039a4:	e7ca      	b.n	800393c <LL_EXTI_Init+0x10>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80039a6:	4a09      	ldr	r2, [pc, #36]	@ (80039cc <LL_EXTI_Init+0xa0>)
 80039a8:	6811      	ldr	r1, [r2, #0]
 80039aa:	4319      	orrs	r1, r3
 80039ac:	e7f6      	b.n	800399c <LL_EXTI_Init+0x70>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80039ae:	4906      	ldr	r1, [pc, #24]	@ (80039c8 <LL_EXTI_Init+0x9c>)
 80039b0:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 80039b2:	439a      	bics	r2, r3
 80039b4:	67ca      	str	r2, [r1, #124]	@ 0x7c
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80039b6:	4903      	ldr	r1, [pc, #12]	@ (80039c4 <LL_EXTI_Init+0x98>)
 80039b8:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 80039ba:	439a      	bics	r2, r3
 80039bc:	67ca      	str	r2, [r1, #124]	@ 0x7c
}
 80039be:	e7bc      	b.n	800393a <LL_EXTI_Init+0xe>
 80039c0:	2001      	movs	r0, #1
 80039c2:	e7bb      	b.n	800393c <LL_EXTI_Init+0x10>
 80039c4:	40021808 	.word	0x40021808
 80039c8:	40021804 	.word	0x40021804
 80039cc:	40021800 	.word	0x40021800

080039d0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80039d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039d2:	0002      	movs	r2, r0
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80039d4:	2600      	movs	r6, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80039d6:	680c      	ldr	r4, [r1, #0]
 80039d8:	0020      	movs	r0, r4
 80039da:	40f0      	lsrs	r0, r6
 80039dc:	d100      	bne.n	80039e0 <LL_GPIO_Init+0x10>
    }
    pinpos++;
  }

  return (SUCCESS);
}
 80039de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80039e0:	2001      	movs	r0, #1
 80039e2:	0023      	movs	r3, r4
 80039e4:	40b0      	lsls	r0, r6
 80039e6:	4003      	ands	r3, r0
    if (currentpin != 0x00u)
 80039e8:	4204      	tst	r4, r0
 80039ea:	d033      	beq.n	8003a54 <LL_GPIO_Init+0x84>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80039ec:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80039ee:	2403      	movs	r4, #3
 80039f0:	9000      	str	r0, [sp, #0]
 80039f2:	0018      	movs	r0, r3
 80039f4:	4358      	muls	r0, r3
 80039f6:	4344      	muls	r4, r0
 80039f8:	9d00      	ldr	r5, [sp, #0]
 80039fa:	43e4      	mvns	r4, r4
 80039fc:	3d01      	subs	r5, #1
 80039fe:	2d01      	cmp	r5, #1
 8003a00:	d80b      	bhi.n	8003a1a <LL_GPIO_Init+0x4a>
 8003a02:	688d      	ldr	r5, [r1, #8]
 8003a04:	6897      	ldr	r7, [r2, #8]
 8003a06:	4345      	muls	r5, r0
 8003a08:	4027      	ands	r7, r4
 8003a0a:	433d      	orrs	r5, r7
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003a0c:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003a0e:	6095      	str	r5, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003a10:	435f      	muls	r7, r3
 8003a12:	6855      	ldr	r5, [r2, #4]
 8003a14:	439d      	bics	r5, r3
 8003a16:	433d      	orrs	r5, r7
 8003a18:	6055      	str	r5, [r2, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003a1a:	690d      	ldr	r5, [r1, #16]
 8003a1c:	68d7      	ldr	r7, [r2, #12]
 8003a1e:	4345      	muls	r5, r0
 8003a20:	4027      	ands	r7, r4
 8003a22:	433d      	orrs	r5, r7
 8003a24:	60d5      	str	r5, [r2, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003a26:	9d00      	ldr	r5, [sp, #0]
 8003a28:	2d02      	cmp	r5, #2
 8003a2a:	d10d      	bne.n	8003a48 <LL_GPIO_Init+0x78>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003a2c:	694d      	ldr	r5, [r1, #20]
 8003a2e:	9501      	str	r5, [sp, #4]
        if (currentpin < LL_GPIO_PIN_8)
 8003a30:	2bff      	cmp	r3, #255	@ 0xff
 8003a32:	d811      	bhi.n	8003a58 <LL_GPIO_Init+0x88>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003a34:	0005      	movs	r5, r0
 8003a36:	270f      	movs	r7, #15
 8003a38:	4345      	muls	r5, r0
 8003a3a:	436f      	muls	r7, r5
 8003a3c:	6a13      	ldr	r3, [r2, #32]
 8003a3e:	43bb      	bics	r3, r7
 8003a40:	9f01      	ldr	r7, [sp, #4]
 8003a42:	436f      	muls	r7, r5
 8003a44:	433b      	orrs	r3, r7
 8003a46:	6213      	str	r3, [r2, #32]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003a48:	6813      	ldr	r3, [r2, #0]
 8003a4a:	4023      	ands	r3, r4
 8003a4c:	9c00      	ldr	r4, [sp, #0]
 8003a4e:	4360      	muls	r0, r4
 8003a50:	4303      	orrs	r3, r0
 8003a52:	6013      	str	r3, [r2, #0]
    pinpos++;
 8003a54:	3601      	adds	r6, #1
 8003a56:	e7be      	b.n	80039d6 <LL_GPIO_Init+0x6>
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003a58:	270f      	movs	r7, #15
 8003a5a:	0a1b      	lsrs	r3, r3, #8
 8003a5c:	435b      	muls	r3, r3
 8003a5e:	435b      	muls	r3, r3
 8003a60:	435f      	muls	r7, r3
 8003a62:	6a55      	ldr	r5, [r2, #36]	@ 0x24
 8003a64:	43bd      	bics	r5, r7
 8003a66:	9f01      	ldr	r7, [sp, #4]
 8003a68:	435f      	muls	r7, r3
 8003a6a:	433d      	orrs	r5, r7
 8003a6c:	6255      	str	r5, [r2, #36]	@ 0x24
}
 8003a6e:	e7eb      	b.n	8003a48 <LL_GPIO_Init+0x78>

08003a70 <LL_RTC_ALMA_Init>:
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));
  assert_param(IS_LL_RTC_ALMA_MASK(RTC_AlarmStruct->AlarmMask));
  assert_param(IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(RTC_AlarmStruct->AlarmDateWeekDaySel));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8003a70:	2340      	movs	r3, #64	@ 0x40
{
 8003a72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a74:	0015      	movs	r5, r2
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8003a76:	6982      	ldr	r2, [r0, #24]
 8003a78:	0004      	movs	r4, r0
 8003a7a:	b085      	sub	sp, #20
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003a7c:	421a      	tst	r2, r3
 8003a7e:	d101      	bne.n	8003a84 <LL_RTC_ALMA_Init+0x14>
      assert_param(IS_LL_RTC_HOUR12(RTC_AlarmStruct->AlarmTime.Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat));
    }
    else
    {
      RTC_AlarmStruct->AlarmTime.TimeFormat = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	602b      	str	r3, [r5, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003a84:	23ca      	movs	r3, #202	@ 0xca
 8003a86:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003a88:	3b77      	subs	r3, #119	@ 0x77
 8003a8a:	6263      	str	r3, [r4, #36]	@ 0x24

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);

  /* Select weekday selection */
  if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
 8003a8c:	682a      	ldr	r2, [r5, #0]
 8003a8e:	68eb      	ldr	r3, [r5, #12]
  {
    /* Set the date for ALARM */
    LL_RTC_ALMA_DisableWeekday(RTCx);
    if (RTC_Format != LL_RTC_FORMAT_BIN)
    {
      LL_RTC_ALMA_SetDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay);
 8003a90:	7c2e      	ldrb	r6, [r5, #16]
 8003a92:	9202      	str	r2, [sp, #8]
  if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d16a      	bne.n	8003b6e <LL_RTC_ALMA_Init+0xfe>
  CLEAR_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
 8003a98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003a9a:	4a3c      	ldr	r2, [pc, #240]	@ (8003b8c <LL_RTC_ALMA_Init+0x11c>)
 8003a9c:	4f3c      	ldr	r7, [pc, #240]	@ (8003b90 <LL_RTC_ALMA_Init+0x120>)
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	6423      	str	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU),
 8003aa2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003aa4:	2900      	cmp	r1, #0
 8003aa6:	d01c      	beq.n	8003ae2 <LL_RTC_ALMA_Init+0x72>
 8003aa8:	403b      	ands	r3, r7
 8003aaa:	0636      	lsls	r6, r6, #24
 8003aac:	431e      	orrs	r6, r3
 8003aae:	6426      	str	r6, [r4, #64]	@ 0x40
  }

  /* Configure the Alarm register */
  if (RTC_Format != LL_RTC_FORMAT_BIN)
  {
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, RTC_AlarmStruct->AlarmTime.Hours,
 8003ab0:	79ab      	ldrb	r3, [r5, #6]
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003ab2:	9902      	ldr	r1, [sp, #8]
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003ab4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003ab6:	430b      	orrs	r3, r1
 8003ab8:	7929      	ldrb	r1, [r5, #4]
 8003aba:	0409      	lsls	r1, r1, #16
 8003abc:	430b      	orrs	r3, r1
 8003abe:	7969      	ldrb	r1, [r5, #5]
         (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \
 8003ac0:	0209      	lsls	r1, r1, #8
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003ac2:	430b      	orrs	r3, r1
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003ac4:	4933      	ldr	r1, [pc, #204]	@ (8003b94 <LL_RTC_ALMA_Init+0x124>)
 8003ac6:	400a      	ands	r2, r1
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	6423      	str	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, Mask);
 8003acc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003ace:	4a32      	ldr	r2, [pc, #200]	@ (8003b98 <LL_RTC_ALMA_Init+0x128>)

  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);

  return SUCCESS;
}
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	68aa      	ldr	r2, [r5, #8]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	6423      	str	r3, [r4, #64]	@ 0x40
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003ada:	23ff      	movs	r3, #255	@ 0xff
 8003adc:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ade:	b005      	add	sp, #20
 8003ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_RTC_ALMA_SetDay(RTCx, __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmDateWeekDay));
 8003ae2:	210a      	movs	r1, #10
 8003ae4:	0030      	movs	r0, r6
  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU),
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	f7fc fb22 	bl	8000130 <__udivsi3>
 8003aec:	210a      	movs	r1, #10
 8003aee:	0103      	lsls	r3, r0, #4
 8003af0:	0030      	movs	r0, r6
 8003af2:	9301      	str	r3, [sp, #4]
 8003af4:	f7fc fba2 	bl	800023c <__aeabi_uidivmod>
 8003af8:	9b01      	ldr	r3, [sp, #4]
 8003afa:	4319      	orrs	r1, r3
 8003afc:	9b00      	ldr	r3, [sp, #0]
 8003afe:	0609      	lsls	r1, r1, #24
 8003b00:	401f      	ands	r7, r3
 8003b02:	4339      	orrs	r1, r7
 8003b04:	6421      	str	r1, [r4, #64]	@ 0x40
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003b06:	792b      	ldrb	r3, [r5, #4]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds));
 8003b08:	210a      	movs	r1, #10
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003b0a:	9300      	str	r3, [sp, #0]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003b0c:	796b      	ldrb	r3, [r5, #5]
 8003b0e:	9301      	str	r3, [sp, #4]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds));
 8003b10:	79ae      	ldrb	r6, [r5, #6]
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003b12:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b14:	0030      	movs	r0, r6
 8003b16:	9303      	str	r3, [sp, #12]
 8003b18:	f7fc fb0a 	bl	8000130 <__udivsi3>
 8003b1c:	210a      	movs	r1, #10
 8003b1e:	0107      	lsls	r7, r0, #4
 8003b20:	0030      	movs	r0, r6
 8003b22:	f7fc fb8b 	bl	800023c <__aeabi_uidivmod>
 8003b26:	4a1b      	ldr	r2, [pc, #108]	@ (8003b94 <LL_RTC_ALMA_Init+0x124>)
 8003b28:	9b03      	ldr	r3, [sp, #12]
 8003b2a:	430f      	orrs	r7, r1
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	9a02      	ldr	r2, [sp, #8]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003b30:	210a      	movs	r1, #10
 8003b32:	4313      	orrs	r3, r2
 8003b34:	9800      	ldr	r0, [sp, #0]
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
 8003b36:	b2ff      	uxtb	r7, r7
 8003b38:	431f      	orrs	r7, r3
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003b3a:	f7fc faf9 	bl	8000130 <__udivsi3>
 8003b3e:	210a      	movs	r1, #10
 8003b40:	0106      	lsls	r6, r0, #4
 8003b42:	9800      	ldr	r0, [sp, #0]
 8003b44:	f7fc fb7a 	bl	800023c <__aeabi_uidivmod>
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003b48:	9801      	ldr	r0, [sp, #4]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003b4a:	430e      	orrs	r6, r1
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003b4c:	210a      	movs	r1, #10
 8003b4e:	f7fc faef 	bl	8000130 <__udivsi3>
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
 8003b52:	b2f6      	uxtb	r6, r6
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003b54:	0436      	lsls	r6, r6, #16
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003b56:	433e      	orrs	r6, r7
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003b58:	210a      	movs	r1, #10
 8003b5a:	0107      	lsls	r7, r0, #4
 8003b5c:	9801      	ldr	r0, [sp, #4]
 8003b5e:	f7fc fb6d 	bl	800023c <__aeabi_uidivmod>
 8003b62:	4339      	orrs	r1, r7
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
 8003b64:	b2c9      	uxtb	r1, r1
         (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \
 8003b66:	0209      	lsls	r1, r1, #8
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003b68:	430e      	orrs	r6, r1
 8003b6a:	6426      	str	r6, [r4, #64]	@ 0x40
}
 8003b6c:	e7ae      	b.n	8003acc <LL_RTC_ALMA_Init+0x5c>
  SET_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
 8003b6e:	2380      	movs	r3, #128	@ 0x80
 8003b70:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003b72:	05db      	lsls	r3, r3, #23
 8003b74:	4313      	orrs	r3, r2
 8003b76:	6423      	str	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_DU, WeekDay << RTC_ALRMAR_DU_Pos);
 8003b78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b7a:	4a08      	ldr	r2, [pc, #32]	@ (8003b9c <LL_RTC_ALMA_Init+0x12c>)
 8003b7c:	0636      	lsls	r6, r6, #24
 8003b7e:	4013      	ands	r3, r2
 8003b80:	4333      	orrs	r3, r6
 8003b82:	6423      	str	r3, [r4, #64]	@ 0x40
  if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003b84:	2900      	cmp	r1, #0
 8003b86:	d0be      	beq.n	8003b06 <LL_RTC_ALMA_Init+0x96>
 8003b88:	e792      	b.n	8003ab0 <LL_RTC_ALMA_Init+0x40>
 8003b8a:	46c0      	nop			@ (mov r8, r8)
 8003b8c:	bfffffff 	.word	0xbfffffff
 8003b90:	c0ffffff 	.word	0xc0ffffff
 8003b94:	ff808080 	.word	0xff808080
 8003b98:	7f7f7f7f 	.word	0x7f7f7f7f
 8003b9c:	f0ffffff 	.word	0xf0ffffff

08003ba0 <LL_RTC_EnterInitMode>:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003ba0:	23fa      	movs	r3, #250	@ 0xfa
{
 8003ba2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
 8003ba8:	68c3      	ldr	r3, [r0, #12]
{
 8003baa:	0002      	movs	r2, r0
  ErrorStatus status = SUCCESS;
 8003bac:	2000      	movs	r0, #0
 8003bae:	065b      	lsls	r3, r3, #25
 8003bb0:	d40e      	bmi.n	8003bd0 <LL_RTC_EnterInitMode+0x30>
  WRITE_REG(RTCx->ICSR, RTC_LL_INIT_MASK);
 8003bb2:	2301      	movs	r3, #1
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
 8003bb4:	2101      	movs	r1, #1
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
  return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL);
 8003bb6:	2580      	movs	r5, #128	@ 0x80
  WRITE_REG(RTCx->ICSR, RTC_LL_INIT_MASK);
 8003bb8:	425b      	negs	r3, r3
 8003bba:	60d3      	str	r3, [r2, #12]
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
 8003bbc:	68d3      	ldr	r3, [r2, #12]
 8003bbe:	4c0c      	ldr	r4, [pc, #48]	@ (8003bf0 <LL_RTC_EnterInitMode+0x50>)
 8003bc0:	099b      	lsrs	r3, r3, #6
 8003bc2:	400b      	ands	r3, r1
 8003bc4:	026d      	lsls	r5, r5, #9
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
    while ((timeout != 0U) && (tmp != 1U))
 8003bc6:	9e01      	ldr	r6, [sp, #4]
 8003bc8:	2e00      	cmp	r6, #0
 8003bca:	d001      	beq.n	8003bd0 <LL_RTC_EnterInitMode+0x30>
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d100      	bne.n	8003bd2 <LL_RTC_EnterInitMode+0x32>
        status = ERROR;
      }
    }
  }
  return status;
}
 8003bd0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	422b      	tst	r3, r5
 8003bd6:	d002      	beq.n	8003bde <LL_RTC_EnterInitMode+0x3e>
        timeout --;
 8003bd8:	9b01      	ldr	r3, [sp, #4]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	9301      	str	r3, [sp, #4]
 8003bde:	68d3      	ldr	r3, [r2, #12]
      if (timeout == 0U)
 8003be0:	9e01      	ldr	r6, [sp, #4]
 8003be2:	099b      	lsrs	r3, r3, #6
 8003be4:	400b      	ands	r3, r1
 8003be6:	2e00      	cmp	r6, #0
 8003be8:	d1ed      	bne.n	8003bc6 <LL_RTC_EnterInitMode+0x26>
        status = ERROR;
 8003bea:	0008      	movs	r0, r1
 8003bec:	e7eb      	b.n	8003bc6 <LL_RTC_EnterInitMode+0x26>
 8003bee:	46c0      	nop			@ (mov r8, r8)
 8003bf0:	e000e010 	.word	0xe000e010

08003bf4 <LL_RTC_Init>:
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003bf4:	23ca      	movs	r3, #202	@ 0xca
{
 8003bf6:	b570      	push	{r4, r5, r6, lr}
 8003bf8:	6243      	str	r3, [r0, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003bfa:	3b77      	subs	r3, #119	@ 0x77
 8003bfc:	6243      	str	r3, [r0, #36]	@ 0x24
 8003bfe:	0004      	movs	r4, r0
 8003c00:	000d      	movs	r5, r1
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003c02:	f7ff ffcd 	bl	8003ba0 <LL_RTC_EnterInitMode>
 8003c06:	2801      	cmp	r0, #1
 8003c08:	d016      	beq.n	8003c38 <LL_RTC_Init+0x44>
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8003c0a:	2240      	movs	r2, #64	@ 0x40
 8003c0c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8003c0e:	490c      	ldr	r1, [pc, #48]	@ (8003c40 <LL_RTC_Init+0x4c>)
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8003c10:	4393      	bics	r3, r2
 8003c12:	682a      	ldr	r2, [r5, #0]
    status = SUCCESS;
 8003c14:	2000      	movs	r0, #0
 8003c16:	4313      	orrs	r3, r2
 8003c18:	61a3      	str	r3, [r4, #24]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8003c1a:	6923      	ldr	r3, [r4, #16]
 8003c1c:	68aa      	ldr	r2, [r5, #8]
 8003c1e:	0bdb      	lsrs	r3, r3, #15
 8003c20:	03db      	lsls	r3, r3, #15
 8003c22:	4313      	orrs	r3, r2
 8003c24:	6123      	str	r3, [r4, #16]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8003c26:	6922      	ldr	r2, [r4, #16]
 8003c28:	686b      	ldr	r3, [r5, #4]
 8003c2a:	400a      	ands	r2, r1
 8003c2c:	041b      	lsls	r3, r3, #16
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	6123      	str	r3, [r4, #16]
  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
 8003c32:	2381      	movs	r3, #129	@ 0x81
 8003c34:	425b      	negs	r3, r3
 8003c36:	60e3      	str	r3, [r4, #12]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003c38:	23ff      	movs	r3, #255	@ 0xff
 8003c3a:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8003c3c:	bd70      	pop	{r4, r5, r6, pc}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	ff80ffff 	.word	0xff80ffff

08003c44 <LL_RTC_WaitForSynchro>:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8003c44:	23fa      	movs	r3, #250	@ 0xfa
{
 8003c46:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	9301      	str	r3, [sp, #4]
  WRITE_REG(RTCx->ICSR, (~((RTC_ICSR_RSF | RTC_ICSR_INIT) & 0x000000FFU) | (RTCx->ICSR & RTC_ICSR_INIT)));
 8003c4c:	2380      	movs	r3, #128	@ 0x80
 8003c4e:	68c1      	ldr	r1, [r0, #12]
 8003c50:	2580      	movs	r5, #128	@ 0x80
 8003c52:	4019      	ands	r1, r3
 8003c54:	3b22      	subs	r3, #34	@ 0x22
 8003c56:	3bff      	subs	r3, #255	@ 0xff
 8003c58:	430b      	orrs	r3, r1
 8003c5a:	60c3      	str	r3, [r0, #12]
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RSF) == (RTC_ICSR_RSF)) ? 1UL : 0UL);
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	68c3      	ldr	r3, [r0, #12]
{
 8003c60:	0002      	movs	r2, r0
 8003c62:	2000      	movs	r0, #0
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	4c1b      	ldr	r4, [pc, #108]	@ (8003cd4 <LL_RTC_WaitForSynchro+0x90>)
 8003c68:	400b      	ands	r3, r1
 8003c6a:	026d      	lsls	r5, r5, #9
  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
  while ((timeout != 0U) && (tmp != 0U))
 8003c6c:	9e01      	ldr	r6, [sp, #4]
 8003c6e:	2e00      	cmp	r6, #0
 8003c70:	d111      	bne.n	8003c96 <LL_RTC_WaitForSynchro+0x52>
    {
      status = ERROR;
    }
  }

  if (status != ERROR)
 8003c72:	2801      	cmp	r0, #1
 8003c74:	d00e      	beq.n	8003c94 <LL_RTC_WaitForSynchro+0x50>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 8003c76:	23fa      	movs	r3, #250	@ 0xfa
 8003c78:	2101      	movs	r1, #1
 8003c7a:	2580      	movs	r5, #128	@ 0x80
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	68d3      	ldr	r3, [r2, #12]
 8003c82:	4c14      	ldr	r4, [pc, #80]	@ (8003cd4 <LL_RTC_WaitForSynchro+0x90>)
 8003c84:	095b      	lsrs	r3, r3, #5
 8003c86:	400b      	ands	r3, r1
 8003c88:	026d      	lsls	r5, r5, #9
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
    while ((timeout != 0U) && (tmp != 1U))
 8003c8a:	9e01      	ldr	r6, [sp, #4]
 8003c8c:	2e00      	cmp	r6, #0
 8003c8e:	d001      	beq.n	8003c94 <LL_RTC_WaitForSynchro+0x50>
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d110      	bne.n	8003cb6 <LL_RTC_WaitForSynchro+0x72>
      }
    }
  }

  return (status);
}
 8003c94:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  while ((timeout != 0U) && (tmp != 0U))
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0eb      	beq.n	8003c72 <LL_RTC_WaitForSynchro+0x2e>
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	422b      	tst	r3, r5
 8003c9e:	d002      	beq.n	8003ca6 <LL_RTC_WaitForSynchro+0x62>
      timeout--;
 8003ca0:	9b01      	ldr	r3, [sp, #4]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	9301      	str	r3, [sp, #4]
 8003ca6:	68d3      	ldr	r3, [r2, #12]
    if (timeout == 0U)
 8003ca8:	9e01      	ldr	r6, [sp, #4]
 8003caa:	095b      	lsrs	r3, r3, #5
 8003cac:	400b      	ands	r3, r1
 8003cae:	2e00      	cmp	r6, #0
 8003cb0:	d1dc      	bne.n	8003c6c <LL_RTC_WaitForSynchro+0x28>
      status = ERROR;
 8003cb2:	0008      	movs	r0, r1
 8003cb4:	e7da      	b.n	8003c6c <LL_RTC_WaitForSynchro+0x28>
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	422b      	tst	r3, r5
 8003cba:	d002      	beq.n	8003cc2 <LL_RTC_WaitForSynchro+0x7e>
        timeout--;
 8003cbc:	9b01      	ldr	r3, [sp, #4]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	9301      	str	r3, [sp, #4]
 8003cc2:	68d3      	ldr	r3, [r2, #12]
      if (timeout == 0U)
 8003cc4:	9e01      	ldr	r6, [sp, #4]
 8003cc6:	095b      	lsrs	r3, r3, #5
 8003cc8:	400b      	ands	r3, r1
 8003cca:	2e00      	cmp	r6, #0
 8003ccc:	d1dd      	bne.n	8003c8a <LL_RTC_WaitForSynchro+0x46>
        status = ERROR;
 8003cce:	0008      	movs	r0, r1
 8003cd0:	e7db      	b.n	8003c8a <LL_RTC_WaitForSynchro+0x46>
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	e000e010 	.word	0xe000e010

08003cd8 <LL_RTC_TIME_Init>:
{
 8003cd8:	2340      	movs	r3, #64	@ 0x40
 8003cda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cdc:	0015      	movs	r5, r2
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8003cde:	6982      	ldr	r2, [r0, #24]
 8003ce0:	0004      	movs	r4, r0
 8003ce2:	000f      	movs	r7, r1
 8003ce4:	b085      	sub	sp, #20
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003ce6:	421a      	tst	r2, r3
 8003ce8:	d101      	bne.n	8003cee <LL_RTC_TIME_Init+0x16>
      RTC_TimeStruct->TimeFormat = 0U;
 8003cea:	2300      	movs	r3, #0
 8003cec:	602b      	str	r3, [r5, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003cee:	23ca      	movs	r3, #202	@ 0xca
 8003cf0:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003cf2:	3b77      	subs	r3, #119	@ 0x77
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003cf4:	0020      	movs	r0, r4
 8003cf6:	6263      	str	r3, [r4, #36]	@ 0x24
 8003cf8:	f7ff ff52 	bl	8003ba0 <LL_RTC_EnterInitMode>
 8003cfc:	2801      	cmp	r0, #1
 8003cfe:	d01e      	beq.n	8003d3e <LL_RTC_TIME_Init+0x66>
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003d00:	682b      	ldr	r3, [r5, #0]
 8003d02:	9302      	str	r3, [sp, #8]
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003d04:	796b      	ldrb	r3, [r5, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003d06:	792e      	ldrb	r6, [r5, #4]
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003d08:	9301      	str	r3, [sp, #4]
 8003d0a:	79ad      	ldrb	r5, [r5, #6]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d0c:	6823      	ldr	r3, [r4, #0]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003d0e:	2f00      	cmp	r7, #0
 8003d10:	d019      	beq.n	8003d46 <LL_RTC_TIME_Init+0x6e>
  temp = Format12_24                                                                            | \
 8003d12:	9a02      	ldr	r2, [sp, #8]
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))       | \
 8003d14:	0436      	lsls	r6, r6, #16
  temp = Format12_24                                                                            | \
 8003d16:	4315      	orrs	r5, r2
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003d18:	9a01      	ldr	r2, [sp, #4]
  temp = Format12_24                                                                            | \
 8003d1a:	432e      	orrs	r6, r5
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003d1c:	0212      	lsls	r2, r2, #8
  temp = Format12_24                                                                            | \
 8003d1e:	4316      	orrs	r6, r2
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d20:	4a20      	ldr	r2, [pc, #128]	@ (8003da4 <LL_RTC_TIME_Init+0xcc>)
 8003d22:	4013      	ands	r3, r2
 8003d24:	431e      	orrs	r6, r3
 8003d26:	6026      	str	r6, [r4, #0]
  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
 8003d28:	2281      	movs	r2, #129	@ 0x81
 8003d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8003da8 <LL_RTC_TIME_Init+0xd0>)
 8003d2c:	4252      	negs	r2, r2
 8003d2e:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL);
 8003d30:	69a3      	ldr	r3, [r4, #24]
      status = SUCCESS;
 8003d32:	2000      	movs	r0, #0
 8003d34:	069b      	lsls	r3, r3, #26
 8003d36:	d402      	bmi.n	8003d3e <LL_RTC_TIME_Init+0x66>
      status = LL_RTC_WaitForSynchro(RTCx);
 8003d38:	0020      	movs	r0, r4
 8003d3a:	f7ff ff83 	bl	8003c44 <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003d3e:	23ff      	movs	r3, #255	@ 0xff
 8003d40:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8003d42:	b005      	add	sp, #20
 8003d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 8003d46:	210a      	movs	r1, #10
 8003d48:	0028      	movs	r0, r5
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d4a:	9303      	str	r3, [sp, #12]
 8003d4c:	f7fc f9f0 	bl	8000130 <__udivsi3>
 8003d50:	210a      	movs	r1, #10
 8003d52:	0107      	lsls	r7, r0, #4
 8003d54:	0028      	movs	r0, r5
 8003d56:	f7fc fa71 	bl	800023c <__aeabi_uidivmod>
 8003d5a:	4a12      	ldr	r2, [pc, #72]	@ (8003da4 <LL_RTC_TIME_Init+0xcc>)
 8003d5c:	9b03      	ldr	r3, [sp, #12]
 8003d5e:	430f      	orrs	r7, r1
 8003d60:	4013      	ands	r3, r2
 8003d62:	9a02      	ldr	r2, [sp, #8]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d64:	210a      	movs	r1, #10
 8003d66:	4313      	orrs	r3, r2
 8003d68:	0030      	movs	r0, r6
 8003d6a:	b2ff      	uxtb	r7, r7
 8003d6c:	431f      	orrs	r7, r3
 8003d6e:	f7fc f9df 	bl	8000130 <__udivsi3>
 8003d72:	210a      	movs	r1, #10
 8003d74:	0105      	lsls	r5, r0, #4
 8003d76:	0030      	movs	r0, r6
 8003d78:	f7fc fa60 	bl	800023c <__aeabi_uidivmod>
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003d7c:	9801      	ldr	r0, [sp, #4]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d7e:	430d      	orrs	r5, r1
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003d80:	210a      	movs	r1, #10
 8003d82:	f7fc f9d5 	bl	8000130 <__udivsi3>
 8003d86:	210a      	movs	r1, #10
 8003d88:	0106      	lsls	r6, r0, #4
 8003d8a:	9801      	ldr	r0, [sp, #4]
 8003d8c:	f7fc fa56 	bl	800023c <__aeabi_uidivmod>
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d90:	b2ed      	uxtb	r5, r5
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003d92:	4331      	orrs	r1, r6
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))       | \
 8003d94:	042d      	lsls	r5, r5, #16
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d96:	b2c9      	uxtb	r1, r1
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d98:	433d      	orrs	r5, r7
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003d9a:	0209      	lsls	r1, r1, #8
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d9c:	430d      	orrs	r5, r1
 8003d9e:	6025      	str	r5, [r4, #0]
}
 8003da0:	e7c2      	b.n	8003d28 <LL_RTC_TIME_Init+0x50>
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	ff808080 	.word	0xff808080
 8003da8:	40002800 	.word	0x40002800

08003dac <LL_RTC_DATE_Init>:
{
 8003dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dae:	0004      	movs	r4, r0
 8003db0:	000e      	movs	r6, r1
 8003db2:	0015      	movs	r5, r2
 8003db4:	b085      	sub	sp, #20
  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8003db6:	2900      	cmp	r1, #0
 8003db8:	d106      	bne.n	8003dc8 <LL_RTC_DATE_Init+0x1c>
 8003dba:	7853      	ldrb	r3, [r2, #1]
 8003dbc:	2210      	movs	r2, #16
 8003dbe:	4213      	tst	r3, r2
 8003dc0:	d002      	beq.n	8003dc8 <LL_RTC_DATE_Init+0x1c>
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint8_t)~(0x10U)) + 0x0AU;
 8003dc2:	4393      	bics	r3, r2
 8003dc4:	330a      	adds	r3, #10
 8003dc6:	706b      	strb	r3, [r5, #1]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003dc8:	23ca      	movs	r3, #202	@ 0xca
 8003dca:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003dcc:	3b77      	subs	r3, #119	@ 0x77
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003dce:	0020      	movs	r0, r4
 8003dd0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003dd2:	f7ff fee5 	bl	8003ba0 <LL_RTC_EnterInitMode>
 8003dd6:	2801      	cmp	r0, #1
 8003dd8:	d021      	beq.n	8003e1e <LL_RTC_DATE_Init+0x72>
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month,
 8003dda:	786b      	ldrb	r3, [r5, #1]
 8003ddc:	78af      	ldrb	r7, [r5, #2]
 8003dde:	9300      	str	r3, [sp, #0]
                         RTC_DateStruct->Year);
 8003de0:	78eb      	ldrb	r3, [r5, #3]
 8003de2:	9301      	str	r3, [sp, #4]
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month,
 8003de4:	782b      	ldrb	r3, [r5, #0]
 8003de6:	4d26      	ldr	r5, [pc, #152]	@ (8003e80 <LL_RTC_DATE_Init+0xd4>)
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8003de8:	035b      	lsls	r3, r3, #13
 8003dea:	9302      	str	r3, [sp, #8]
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003dec:	6863      	ldr	r3, [r4, #4]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003dee:	2e00      	cmp	r6, #0
 8003df0:	d019      	beq.n	8003e26 <LL_RTC_DATE_Init+0x7a>
 8003df2:	9a02      	ldr	r2, [sp, #8]
 8003df4:	402b      	ands	r3, r5
 8003df6:	433b      	orrs	r3, r7
 8003df8:	4313      	orrs	r3, r2
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8003dfa:	9a01      	ldr	r2, [sp, #4]
 8003dfc:	0412      	lsls	r2, r2, #16
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003dfe:	4313      	orrs	r3, r2
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8003e00:	9a00      	ldr	r2, [sp, #0]
 8003e02:	0212      	lsls	r2, r2, #8
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003e04:	4313      	orrs	r3, r2
 8003e06:	6063      	str	r3, [r4, #4]
  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
 8003e08:	2281      	movs	r2, #129	@ 0x81
 8003e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003e84 <LL_RTC_DATE_Init+0xd8>)
 8003e0c:	4252      	negs	r2, r2
 8003e0e:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL);
 8003e10:	69a3      	ldr	r3, [r4, #24]
      status = SUCCESS;
 8003e12:	2000      	movs	r0, #0
 8003e14:	069b      	lsls	r3, r3, #26
 8003e16:	d402      	bmi.n	8003e1e <LL_RTC_DATE_Init+0x72>
      status = LL_RTC_WaitForSynchro(RTCx);
 8003e18:	0020      	movs	r0, r4
 8003e1a:	f7ff ff13 	bl	8003c44 <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003e1e:	23ff      	movs	r3, #255	@ 0xff
 8003e20:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8003e22:	b005      	add	sp, #20
 8003e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003e26:	210a      	movs	r1, #10
 8003e28:	0038      	movs	r0, r7
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003e2a:	9303      	str	r3, [sp, #12]
 8003e2c:	f7fc f980 	bl	8000130 <__udivsi3>
 8003e30:	210a      	movs	r1, #10
 8003e32:	0106      	lsls	r6, r0, #4
 8003e34:	0038      	movs	r0, r7
 8003e36:	f7fc fa01 	bl	800023c <__aeabi_uidivmod>
 8003e3a:	9b03      	ldr	r3, [sp, #12]
 8003e3c:	9a02      	ldr	r2, [sp, #8]
 8003e3e:	430e      	orrs	r6, r1
 8003e40:	402b      	ands	r3, r5
 8003e42:	4313      	orrs	r3, r2
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003e44:	210a      	movs	r1, #10
 8003e46:	9801      	ldr	r0, [sp, #4]
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003e48:	b2f6      	uxtb	r6, r6
 8003e4a:	431e      	orrs	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003e4c:	f7fc f970 	bl	8000130 <__udivsi3>
 8003e50:	210a      	movs	r1, #10
 8003e52:	0105      	lsls	r5, r0, #4
 8003e54:	9801      	ldr	r0, [sp, #4]
 8003e56:	f7fc f9f1 	bl	800023c <__aeabi_uidivmod>
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month),
 8003e5a:	9800      	ldr	r0, [sp, #0]
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003e5c:	430d      	orrs	r5, r1
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month),
 8003e5e:	210a      	movs	r1, #10
 8003e60:	f7fc f966 	bl	8000130 <__udivsi3>
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003e64:	b2ed      	uxtb	r5, r5
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8003e66:	042d      	lsls	r5, r5, #16
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003e68:	4335      	orrs	r5, r6
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month),
 8003e6a:	210a      	movs	r1, #10
 8003e6c:	0106      	lsls	r6, r0, #4
 8003e6e:	9800      	ldr	r0, [sp, #0]
 8003e70:	f7fc f9e4 	bl	800023c <__aeabi_uidivmod>
 8003e74:	4331      	orrs	r1, r6
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003e76:	b2c9      	uxtb	r1, r1
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8003e78:	0209      	lsls	r1, r1, #8
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003e7a:	430d      	orrs	r5, r1
 8003e7c:	6065      	str	r5, [r4, #4]
}
 8003e7e:	e7c3      	b.n	8003e08 <LL_RTC_DATE_Init+0x5c>
 8003e80:	ff0000c0 	.word	0xff0000c0
 8003e84:	40002800 	.word	0x40002800

08003e88 <LL_SPI_Init>:
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003e88:	6803      	ldr	r3, [r0, #0]
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003e8a:	0002      	movs	r2, r0
 8003e8c:	b570      	push	{r4, r5, r6, lr}
  ErrorStatus status = ERROR;
 8003e8e:	2001      	movs	r0, #1
 8003e90:	065b      	lsls	r3, r3, #25
 8003e92:	d429      	bmi.n	8003ee8 <LL_SPI_Init+0x60>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003e94:	684e      	ldr	r6, [r1, #4]
 8003e96:	680b      	ldr	r3, [r1, #0]
 8003e98:	6948      	ldr	r0, [r1, #20]
 8003e9a:	4333      	orrs	r3, r6
 8003e9c:	68ce      	ldr	r6, [r1, #12]
 8003e9e:	6815      	ldr	r5, [r2, #0]
 8003ea0:	4333      	orrs	r3, r6
 8003ea2:	690e      	ldr	r6, [r1, #16]
 8003ea4:	6a0c      	ldr	r4, [r1, #32]
 8003ea6:	4333      	orrs	r3, r6
 8003ea8:	698e      	ldr	r6, [r1, #24]
 8003eaa:	4303      	orrs	r3, r0
 8003eac:	4333      	orrs	r3, r6
 8003eae:	69ce      	ldr	r6, [r1, #28]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8003eb0:	0c00      	lsrs	r0, r0, #16
    MODIFY_REG(SPIx->CR1,
 8003eb2:	4333      	orrs	r3, r6
 8003eb4:	4e11      	ldr	r6, [pc, #68]	@ (8003efc <LL_SPI_Init+0x74>)
 8003eb6:	4323      	orrs	r3, r4
 8003eb8:	4035      	ands	r5, r6
 8003eba:	432b      	orrs	r3, r5
 8003ebc:	6013      	str	r3, [r2, #0]
    MODIFY_REG(SPIx->CR2,
 8003ebe:	6853      	ldr	r3, [r2, #4]
 8003ec0:	688d      	ldr	r5, [r1, #8]
 8003ec2:	4e0f      	ldr	r6, [pc, #60]	@ (8003f00 <LL_SPI_Init+0x78>)
 8003ec4:	4328      	orrs	r0, r5
 8003ec6:	4033      	ands	r3, r6
 8003ec8:	4318      	orrs	r0, r3
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8003eca:	2380      	movs	r3, #128	@ 0x80
    MODIFY_REG(SPIx->CR2,
 8003ecc:	6050      	str	r0, [r2, #4]
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	429d      	cmp	r5, r3
 8003ed2:	d204      	bcs.n	8003ede <LL_SPI_Init+0x56>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003ed4:	2080      	movs	r0, #128	@ 0x80
 8003ed6:	6853      	ldr	r3, [r2, #4]
 8003ed8:	0140      	lsls	r0, r0, #5
 8003eda:	4303      	orrs	r3, r0
 8003edc:	6053      	str	r3, [r2, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003ede:	2380      	movs	r3, #128	@ 0x80
 8003ee0:	019b      	lsls	r3, r3, #6
 8003ee2:	429c      	cmp	r4, r3
 8003ee4:	d005      	beq.n	8003ef2 <LL_SPI_Init+0x6a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 8003ee6:	2000      	movs	r0, #0
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ee8:	69d3      	ldr	r3, [r2, #28]
 8003eea:	4906      	ldr	r1, [pc, #24]	@ (8003f04 <LL_SPI_Init+0x7c>)
 8003eec:	400b      	ands	r3, r1
 8003eee:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
}
 8003ef0:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003ef2:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	6113      	str	r3, [r2, #16]
}
 8003ef8:	e7f5      	b.n	8003ee6 <LL_SPI_Init+0x5e>
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	ffff0040 	.word	0xffff0040
 8003f00:	fffff0fb 	.word	0xfffff0fb
 8003f04:	fffff7ff 	.word	0xfffff7ff

08003f08 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003f08:	b510      	push	{r4, lr}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f0a:	4c17      	ldr	r4, [pc, #92]	@ (8003f68 <LL_TIM_Init+0x60>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003f0c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f0e:	42a0      	cmp	r0, r4
 8003f10:	d00a      	beq.n	8003f28 <LL_TIM_Init+0x20>
 8003f12:	4a16      	ldr	r2, [pc, #88]	@ (8003f6c <LL_TIM_Init+0x64>)
 8003f14:	4290      	cmp	r0, r2
 8003f16:	d007      	beq.n	8003f28 <LL_TIM_Init+0x20>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f18:	4a15      	ldr	r2, [pc, #84]	@ (8003f70 <LL_TIM_Init+0x68>)
 8003f1a:	4290      	cmp	r0, r2
 8003f1c:	d109      	bne.n	8003f32 <LL_TIM_Init+0x2a>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003f1e:	4a15      	ldr	r2, [pc, #84]	@ (8003f74 <LL_TIM_Init+0x6c>)
 8003f20:	401a      	ands	r2, r3
 8003f22:	68cb      	ldr	r3, [r1, #12]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	e00a      	b.n	8003f3e <LL_TIM_Init+0x36>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003f28:	2270      	movs	r2, #112	@ 0x70
 8003f2a:	4393      	bics	r3, r2
 8003f2c:	684a      	ldr	r2, [r1, #4]
 8003f2e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f30:	e7f5      	b.n	8003f1e <LL_TIM_Init+0x16>
 8003f32:	4a11      	ldr	r2, [pc, #68]	@ (8003f78 <LL_TIM_Init+0x70>)
 8003f34:	4290      	cmp	r0, r2
 8003f36:	d0f2      	beq.n	8003f1e <LL_TIM_Init+0x16>
 8003f38:	4a10      	ldr	r2, [pc, #64]	@ (8003f7c <LL_TIM_Init+0x74>)
 8003f3a:	4290      	cmp	r0, r2
 8003f3c:	d0ef      	beq.n	8003f1e <LL_TIM_Init+0x16>
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003f3e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003f40:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003f42:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003f44:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003f46:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f48:	42a0      	cmp	r0, r4
 8003f4a:	d005      	beq.n	8003f58 <LL_TIM_Init+0x50>
 8003f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f78 <LL_TIM_Init+0x70>)
 8003f4e:	4298      	cmp	r0, r3
 8003f50:	d002      	beq.n	8003f58 <LL_TIM_Init+0x50>
 8003f52:	4b0a      	ldr	r3, [pc, #40]	@ (8003f7c <LL_TIM_Init+0x74>)
 8003f54:	4298      	cmp	r0, r3
 8003f56:	d101      	bne.n	8003f5c <LL_TIM_Init+0x54>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003f58:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003f5a:	6303      	str	r3, [r0, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	6942      	ldr	r2, [r0, #20]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8003f64:	2000      	movs	r0, #0
 8003f66:	bd10      	pop	{r4, pc}
 8003f68:	40012c00 	.word	0x40012c00
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	40002000 	.word	0x40002000
 8003f74:	fffffcff 	.word	0xfffffcff
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800

08003f80 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8003f80:	f3ef 8010 	mrs	r0, PRIMASK
 8003f84:	b672      	cpsid	i
 8003f86:	2800      	cmp	r0, #0
 8003f88:	d100      	bne.n	8003f8c <QF_int_disable_error>
 8003f8a:	4770      	bx	lr

08003f8c <QF_int_disable_error>:
 8003f8c:	4801      	ldr	r0, [pc, #4]	@ (8003f94 <QF_int_disable_error+0x8>)
 8003f8e:	2164      	movs	r1, #100	@ 0x64
 8003f90:	4a01      	ldr	r2, [pc, #4]	@ (8003f98 <QF_int_disable_error+0xc>)
 8003f92:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003f94:	08006110 	.word	0x08006110
 8003f98:	0800076d 	.word	0x0800076d

08003f9c <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003f9c:	f3ef 8010 	mrs	r0, PRIMASK
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	d001      	beq.n	8003fa8 <QF_int_enable_error>
 8003fa4:	b662      	cpsie	i
 8003fa6:	4770      	bx	lr

08003fa8 <QF_int_enable_error>:
 8003fa8:	4801      	ldr	r0, [pc, #4]	@ (8003fb0 <QF_int_enable_error+0x8>)
 8003faa:	2165      	movs	r1, #101	@ 0x65
 8003fac:	4a01      	ldr	r2, [pc, #4]	@ (8003fb4 <QF_int_enable_error+0xc>)
 8003fae:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003fb0:	08006110 	.word	0x08006110
 8003fb4:	0800076d 	.word	0x0800076d

08003fb8 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8003fb8:	f3ef 8010 	mrs	r0, PRIMASK
 8003fbc:	b672      	cpsid	i
 8003fbe:	2800      	cmp	r0, #0
 8003fc0:	d100      	bne.n	8003fc4 <QF_crit_entry_error>
 8003fc2:	4770      	bx	lr

08003fc4 <QF_crit_entry_error>:
 8003fc4:	4801      	ldr	r0, [pc, #4]	@ (8003fcc <QF_crit_entry_error+0x8>)
 8003fc6:	216e      	movs	r1, #110	@ 0x6e
 8003fc8:	4a01      	ldr	r2, [pc, #4]	@ (8003fd0 <QF_crit_entry_error+0xc>)
 8003fca:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003fcc:	08006110 	.word	0x08006110
 8003fd0:	0800076d 	.word	0x0800076d

08003fd4 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8003fd4:	f3ef 8010 	mrs	r0, PRIMASK
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d001      	beq.n	8003fe0 <QF_crit_exit_error>
 8003fdc:	b662      	cpsie	i
 8003fde:	4770      	bx	lr

08003fe0 <QF_crit_exit_error>:
 8003fe0:	4801      	ldr	r0, [pc, #4]	@ (8003fe8 <QF_crit_exit_error+0x8>)
 8003fe2:	216f      	movs	r1, #111	@ 0x6f
 8003fe4:	4a01      	ldr	r2, [pc, #4]	@ (8003fec <QF_crit_exit_error+0xc>)
 8003fe6:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003fe8:	08006110 	.word	0x08006110
 8003fec:	0800076d 	.word	0x0800076d

08003ff0 <QK_init>:
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8003ff0:	23ff      	movs	r3, #255	@ 0xff
 8003ff2:	4a03      	ldr	r2, [pc, #12]	@ (8004000 <QK_init+0x10>)
 8003ff4:	041b      	lsls	r3, r3, #16
 8003ff6:	6811      	ldr	r1, [r2, #0]
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6013      	str	r3, [r2, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003ffc:	4770      	bx	lr
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	e000ed20 	.word	0xe000ed20

08004004 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8004004:	b501      	push	{r0, lr}
 8004006:	4808      	ldr	r0, [pc, #32]	@ (8004028 <PendSV_Handler+0x24>)
 8004008:	4780      	blx	r0
 800400a:	4a08      	ldr	r2, [pc, #32]	@ (800402c <PendSV_Handler+0x28>)
 800400c:	2101      	movs	r1, #1
 800400e:	06c9      	lsls	r1, r1, #27
 8004010:	6011      	str	r1, [r2, #0]
 8004012:	08cb      	lsrs	r3, r1, #3
 8004014:	4a06      	ldr	r2, [pc, #24]	@ (8004030 <PendSV_Handler+0x2c>)
 8004016:	3a01      	subs	r2, #1
 8004018:	4906      	ldr	r1, [pc, #24]	@ (8004034 <PendSV_Handler+0x30>)
 800401a:	b088      	sub	sp, #32
 800401c:	a805      	add	r0, sp, #20
 800401e:	c00e      	stmia	r0!, {r1, r2, r3}
 8004020:	2006      	movs	r0, #6
 8004022:	43c0      	mvns	r0, r0
 8004024:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8004026:	0000      	.short	0x0000
 8004028:	08003f81 	.word	0x08003f81
 800402c:	e000ed04 	.word	0xe000ed04
 8004030:	08004b25 	.word	0x08004b25
 8004034:	08004039 	.word	0x08004039

08004038 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8004038:	4804      	ldr	r0, [pc, #16]	@ (800404c <QK_thread_ret+0x14>)
 800403a:	2101      	movs	r1, #1
 800403c:	07c9      	lsls	r1, r1, #31
 800403e:	6001      	str	r1, [r0, #0]
 8004040:	4803      	ldr	r0, [pc, #12]	@ (8004050 <QK_thread_ret+0x18>)
 8004042:	4780      	blx	r0
 8004044:	4803      	ldr	r0, [pc, #12]	@ (8004054 <QK_thread_ret+0x1c>)
 8004046:	2179      	movs	r1, #121	@ 0x79
 8004048:	4a03      	ldr	r2, [pc, #12]	@ (8004058 <QK_thread_ret+0x20>)
 800404a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 800404c:	e000ed04 	.word	0xe000ed04
 8004050:	08003f81 	.word	0x08003f81
 8004054:	08006110 	.word	0x08006110
 8004058:	0800076d 	.word	0x0800076d

0800405c <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 800405c:	b008      	add	sp, #32
 800405e:	4801      	ldr	r0, [pc, #4]	@ (8004064 <NMI_Handler+0x8>)
 8004060:	4780      	blx	r0
 8004062:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8004064:	08003f9d 	.word	0x08003f9d

08004068 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8004068:	2100      	movs	r1, #0
 800406a:	0c02      	lsrs	r2, r0, #16
 800406c:	d001      	beq.n	8004072 <QF_qlog2_1>
 800406e:	2110      	movs	r1, #16
 8004070:	1c10      	adds	r0, r2, #0

08004072 <QF_qlog2_1>:
 8004072:	0a02      	lsrs	r2, r0, #8
 8004074:	d001      	beq.n	800407a <QF_qlog2_2>
 8004076:	3108      	adds	r1, #8
 8004078:	1c10      	adds	r0, r2, #0

0800407a <QF_qlog2_2>:
 800407a:	0902      	lsrs	r2, r0, #4
 800407c:	d001      	beq.n	8004082 <QF_qlog2_3>
 800407e:	3104      	adds	r1, #4
 8004080:	1c10      	adds	r0, r2, #0

08004082 <QF_qlog2_3>:
 8004082:	4a06      	ldr	r2, [pc, #24]	@ (800409c <QF_qlog2_LUT+0x10>)
 8004084:	5c10      	ldrb	r0, [r2, r0]
 8004086:	1808      	adds	r0, r1, r0
 8004088:	4770      	bx	lr
 800408a:	46c0      	nop			@ (mov r8, r8)

0800408c <QF_qlog2_LUT>:
 800408c:	02020100 	.word	0x02020100
 8004090:	03030303 	.word	0x03030303
 8004094:	04040404 	.word	0x04040404
 8004098:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 800409c:	0800408c 	.word	0x0800408c

080040a0 <QHsm_top>:
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
}
 80040a0:	2005      	movs	r0, #5
 80040a2:	4770      	bx	lr

080040a4 <QHsm_getStateHandler_>:
//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 80040a4:	6840      	ldr	r0, [r0, #4]
}
 80040a6:	4770      	bx	lr

080040a8 <QHsm_isIn_>:
    Q_INVARIANT_LOCAL(700,
 80040a8:	6882      	ldr	r2, [r0, #8]
 80040aa:	6843      	ldr	r3, [r0, #4]
 80040ac:	43d2      	mvns	r2, r2
{
 80040ae:	b570      	push	{r4, r5, r6, lr}
 80040b0:	0004      	movs	r4, r0
 80040b2:	000d      	movs	r5, r1
    Q_INVARIANT_LOCAL(700,
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d006      	beq.n	80040c6 <QHsm_isIn_+0x1e>
 80040b8:	f7ff ff7e 	bl	8003fb8 <QF_crit_entry_>
 80040bc:	21af      	movs	r1, #175	@ 0xaf
 80040be:	4809      	ldr	r0, [pc, #36]	@ (80040e4 <QHsm_isIn_+0x3c>)
 80040c0:	0089      	lsls	r1, r1, #2
 80040c2:	f7fc fb53 	bl	800076c <Q_onError>
        if (s == stateHndl) { // do the states match?
 80040c6:	42ab      	cmp	r3, r5
 80040c8:	d00a      	beq.n	80040e0 <QHsm_isIn_+0x38>
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80040ca:	0020      	movs	r0, r4
 80040cc:	4906      	ldr	r1, [pc, #24]	@ (80040e8 <QHsm_isIn_+0x40>)
 80040ce:	4798      	blx	r3
        s = me->temp.fun;
 80040d0:	68a3      	ldr	r3, [r4, #8]
    } while (r == Q_RET_SUPER);
 80040d2:	2800      	cmp	r0, #0
 80040d4:	d0f7      	beq.n	80040c6 <QHsm_isIn_+0x1e>
    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 80040d6:	2000      	movs	r0, #0
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 80040d8:	6863      	ldr	r3, [r4, #4]
 80040da:	43db      	mvns	r3, r3
 80040dc:	60a3      	str	r3, [r4, #8]
}
 80040de:	bd70      	pop	{r4, r5, r6, pc}
            inState = true;  // 'true' means that match found
 80040e0:	2001      	movs	r0, #1
 80040e2:	e7f9      	b.n	80040d8 <QHsm_isIn_+0x30>
 80040e4:	08006148 	.word	0x08006148
 80040e8:	08006128 	.word	0x08006128

080040ec <QHsm_enter_target_.isra.0>:
static void QHsm_enter_target_(QAsm * const me,
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	0004      	movs	r4, r0
 80040f0:	000e      	movs	r6, r1
 80040f2:	0015      	movs	r5, r2
    for (; ip >= 0; --ip) {
 80040f4:	2d00      	cmp	r5, #0
 80040f6:	da06      	bge.n	8004106 <QHsm_enter_target_.isra.0+0x1a>
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 80040f8:	0020      	movs	r0, r4
        t = path[0]; // tran. target becomes the new source
 80040fa:	6837      	ldr	r7, [r6, #0]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 80040fc:	491b      	ldr	r1, [pc, #108]	@ (800416c <QHsm_enter_target_.isra.0+0x80>)
 80040fe:	47b8      	blx	r7
 8004100:	2803      	cmp	r0, #3
 8004102:	d007      	beq.n	8004114 <QHsm_enter_target_.isra.0+0x28>
}
 8004104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8004106:	00ab      	lsls	r3, r5, #2
 8004108:	0020      	movs	r0, r4
 800410a:	4919      	ldr	r1, [pc, #100]	@ (8004170 <QHsm_enter_target_.isra.0+0x84>)
 800410c:	58f3      	ldr	r3, [r6, r3]
 800410e:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 8004110:	3d01      	subs	r5, #1
 8004112:	e7ef      	b.n	80040f4 <QHsm_enter_target_.isra.0+0x8>
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8004114:	68a3      	ldr	r3, [r4, #8]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d105      	bne.n	8004126 <QHsm_enter_target_.isra.0+0x3a>
 800411a:	f7ff ff4d 	bl	8003fb8 <QF_crit_entry_>
 800411e:	4815      	ldr	r0, [pc, #84]	@ (8004174 <QHsm_enter_target_.isra.0+0x88>)
 8004120:	4915      	ldr	r1, [pc, #84]	@ (8004178 <QHsm_enter_target_.isra.0+0x8c>)
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8004122:	f7fc fb23 	bl	800076c <Q_onError>
        ip = -1; // entry path index and fixed loop bound (one below [0])
 8004126:	2501      	movs	r5, #1
 8004128:	426d      	negs	r5, r5
            ++ip;
 800412a:	3501      	adds	r5, #1
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 800412c:	2d06      	cmp	r5, #6
 800412e:	d105      	bne.n	800413c <QHsm_enter_target_.isra.0+0x50>
 8004130:	f7ff ff42 	bl	8003fb8 <QF_crit_entry_>
 8004134:	21a5      	movs	r1, #165	@ 0xa5
 8004136:	480f      	ldr	r0, [pc, #60]	@ (8004174 <QHsm_enter_target_.isra.0+0x88>)
 8004138:	0089      	lsls	r1, r1, #2
 800413a:	e7f2      	b.n	8004122 <QHsm_enter_target_.isra.0+0x36>
            path[ip] = me->temp.fun; // store the entry path
 800413c:	68a3      	ldr	r3, [r4, #8]
 800413e:	00aa      	lsls	r2, r5, #2
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004140:	0020      	movs	r0, r4
 8004142:	490e      	ldr	r1, [pc, #56]	@ (800417c <QHsm_enter_target_.isra.0+0x90>)
            path[ip] = me->temp.fun; // store the entry path
 8004144:	50b3      	str	r3, [r6, r2]
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004146:	4798      	blx	r3
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 8004148:	2800      	cmp	r0, #0
 800414a:	d004      	beq.n	8004156 <QHsm_enter_target_.isra.0+0x6a>
 800414c:	f7ff ff34 	bl	8003fb8 <QF_crit_entry_>
 8004150:	21aa      	movs	r1, #170	@ 0xaa
 8004152:	4808      	ldr	r0, [pc, #32]	@ (8004174 <QHsm_enter_target_.isra.0+0x88>)
 8004154:	e7f0      	b.n	8004138 <QHsm_enter_target_.isra.0+0x4c>
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 8004156:	68a3      	ldr	r3, [r4, #8]
 8004158:	42bb      	cmp	r3, r7
 800415a:	d1e6      	bne.n	800412a <QHsm_enter_target_.isra.0+0x3e>
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 800415c:	00ab      	lsls	r3, r5, #2
 800415e:	0020      	movs	r0, r4
 8004160:	4903      	ldr	r1, [pc, #12]	@ (8004170 <QHsm_enter_target_.isra.0+0x84>)
 8004162:	58f3      	ldr	r3, [r6, r3]
 8004164:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 8004166:	3d01      	subs	r5, #1
 8004168:	d2f8      	bcs.n	800415c <QHsm_enter_target_.isra.0+0x70>
 800416a:	e7c5      	b.n	80040f8 <QHsm_enter_target_.isra.0+0xc>
 800416c:	08006140 	.word	0x08006140
 8004170:	08006130 	.word	0x08006130
 8004174:	08006148 	.word	0x08006148
 8004178:	0000028a 	.word	0x0000028a
 800417c:	08006128 	.word	0x08006128

08004180 <QHsm_init_>:
{
 8004180:	b570      	push	{r4, r5, r6, lr}
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8004182:	6843      	ldr	r3, [r0, #4]
 8004184:	4e24      	ldr	r6, [pc, #144]	@ (8004218 <QHsm_init_+0x98>)
{
 8004186:	0004      	movs	r4, r0
 8004188:	b086      	sub	sp, #24
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 800418a:	42b3      	cmp	r3, r6
 800418c:	d005      	beq.n	800419a <QHsm_init_+0x1a>
 800418e:	f7ff ff13 	bl	8003fb8 <QF_crit_entry_>
 8004192:	21c8      	movs	r1, #200	@ 0xc8
 8004194:	4821      	ldr	r0, [pc, #132]	@ (800421c <QHsm_init_+0x9c>)
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8004196:	f7fc fae9 	bl	800076c <Q_onError>
 800419a:	6883      	ldr	r3, [r0, #8]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d104      	bne.n	80041aa <QHsm_init_+0x2a>
 80041a0:	f7ff ff0a 	bl	8003fb8 <QF_crit_entry_>
 80041a4:	21d2      	movs	r1, #210	@ 0xd2
 80041a6:	481d      	ldr	r0, [pc, #116]	@ (800421c <QHsm_init_+0x9c>)
 80041a8:	e7f5      	b.n	8004196 <QHsm_init_+0x16>
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 80041aa:	4798      	blx	r3
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 80041ac:	2803      	cmp	r0, #3
 80041ae:	d004      	beq.n	80041ba <QHsm_init_+0x3a>
 80041b0:	f7ff ff02 	bl	8003fb8 <QF_crit_entry_>
 80041b4:	21f0      	movs	r1, #240	@ 0xf0
 80041b6:	4819      	ldr	r0, [pc, #100]	@ (800421c <QHsm_init_+0x9c>)
 80041b8:	e7ed      	b.n	8004196 <QHsm_init_+0x16>
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 80041ba:	2501      	movs	r5, #1
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 80041bc:	68a3      	ldr	r3, [r4, #8]
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 80041be:	426d      	negs	r5, r5
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d104      	bne.n	80041ce <QHsm_init_+0x4e>
 80041c4:	f7ff fef8 	bl	8003fb8 <QF_crit_entry_>
 80041c8:	21fa      	movs	r1, #250	@ 0xfa
 80041ca:	4814      	ldr	r0, [pc, #80]	@ (800421c <QHsm_init_+0x9c>)
 80041cc:	e7e3      	b.n	8004196 <QHsm_init_+0x16>
        ++ip;
 80041ce:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 80041d0:	2d06      	cmp	r5, #6
 80041d2:	d105      	bne.n	80041e0 <QHsm_init_+0x60>
 80041d4:	f7ff fef0 	bl	8003fb8 <QF_crit_entry_>
 80041d8:	2182      	movs	r1, #130	@ 0x82
 80041da:	4810      	ldr	r0, [pc, #64]	@ (800421c <QHsm_init_+0x9c>)
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 80041dc:	0049      	lsls	r1, r1, #1
 80041de:	e7da      	b.n	8004196 <QHsm_init_+0x16>
 80041e0:	68a3      	ldr	r3, [r4, #8]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d104      	bne.n	80041f0 <QHsm_init_+0x70>
 80041e6:	f7ff fee7 	bl	8003fb8 <QF_crit_entry_>
 80041ea:	2187      	movs	r1, #135	@ 0x87
 80041ec:	480b      	ldr	r0, [pc, #44]	@ (800421c <QHsm_init_+0x9c>)
 80041ee:	e7f5      	b.n	80041dc <QHsm_init_+0x5c>
        path[ip] = me->temp.fun; // store the entry path
 80041f0:	4669      	mov	r1, sp
 80041f2:	00aa      	lsls	r2, r5, #2
 80041f4:	5053      	str	r3, [r2, r1]
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80041f6:	0020      	movs	r0, r4
 80041f8:	4909      	ldr	r1, [pc, #36]	@ (8004220 <QHsm_init_+0xa0>)
 80041fa:	4798      	blx	r3
    } while (me->temp.fun != s);
 80041fc:	68a3      	ldr	r3, [r4, #8]
 80041fe:	42b3      	cmp	r3, r6
 8004200:	d1e5      	bne.n	80041ce <QHsm_init_+0x4e>
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8004202:	002a      	movs	r2, r5
 8004204:	4669      	mov	r1, sp
 8004206:	0020      	movs	r0, r4
 8004208:	f7ff ff70 	bl	80040ec <QHsm_enter_target_.isra.0>
    me->state.fun = path[0]; // change the current active state
 800420c:	9b00      	ldr	r3, [sp, #0]
 800420e:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8004210:	43db      	mvns	r3, r3
 8004212:	60a3      	str	r3, [r4, #8]
}
 8004214:	b006      	add	sp, #24
 8004216:	bd70      	pop	{r4, r5, r6, pc}
 8004218:	080040a1 	.word	0x080040a1
 800421c:	08006148 	.word	0x08006148
 8004220:	08006128 	.word	0x08006128

08004224 <QHsm_dispatch_>:
    Q_INVARIANT_LOCAL(300,
 8004224:	6883      	ldr	r3, [r0, #8]
{
 8004226:	b5f0      	push	{r4, r5, r6, r7, lr}
    Q_INVARIANT_LOCAL(300,
 8004228:	43db      	mvns	r3, r3
 800422a:	6842      	ldr	r2, [r0, #4]
{
 800422c:	0004      	movs	r4, r0
 800422e:	000f      	movs	r7, r1
 8004230:	b08b      	sub	sp, #44	@ 0x2c
    Q_INVARIANT_LOCAL(300,
 8004232:	429a      	cmp	r2, r3
 8004234:	d006      	beq.n	8004244 <QHsm_dispatch_+0x20>
 8004236:	f7ff febf 	bl	8003fb8 <QF_crit_entry_>
 800423a:	2196      	movs	r1, #150	@ 0x96
 800423c:	485f      	ldr	r0, [pc, #380]	@ (80043bc <QHsm_dispatch_+0x198>)
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 800423e:	0049      	lsls	r1, r1, #1
 8004240:	f7fc fa94 	bl	800076c <Q_onError>
 8004244:	2900      	cmp	r1, #0
 8004246:	d104      	bne.n	8004252 <QHsm_dispatch_+0x2e>
 8004248:	f7ff feb6 	bl	8003fb8 <QF_crit_entry_>
 800424c:	219b      	movs	r1, #155	@ 0x9b
 800424e:	485b      	ldr	r0, [pc, #364]	@ (80043bc <QHsm_dispatch_+0x198>)
 8004250:	e7f5      	b.n	800423e <QHsm_dispatch_+0x1a>
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8004252:	2506      	movs	r5, #6
    me->temp.fun = s;
 8004254:	6082      	str	r2, [r0, #8]
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8004256:	3d01      	subs	r5, #1
 8004258:	d204      	bcs.n	8004264 <QHsm_dispatch_+0x40>
 800425a:	f7ff fead 	bl	8003fb8 <QF_crit_entry_>
 800425e:	21aa      	movs	r1, #170	@ 0xaa
 8004260:	4856      	ldr	r0, [pc, #344]	@ (80043bc <QHsm_dispatch_+0x198>)
 8004262:	e7ec      	b.n	800423e <QHsm_dispatch_+0x1a>
        s = me->temp.fun; // set s to the superstate set previously
 8004264:	68a6      	ldr	r6, [r4, #8]
        path[ip] = s; // store the path to potential tran. source
 8004266:	00ab      	lsls	r3, r5, #2
 8004268:	aa04      	add	r2, sp, #16
        r = (*s)(me, e); // try to handle event e in state s
 800426a:	0039      	movs	r1, r7
 800426c:	0020      	movs	r0, r4
        path[ip] = s; // store the path to potential tran. source
 800426e:	509e      	str	r6, [r3, r2]
        r = (*s)(me, e); // try to handle event e in state s
 8004270:	47b0      	blx	r6
        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8004272:	2801      	cmp	r0, #1
 8004274:	d102      	bne.n	800427c <QHsm_dispatch_+0x58>
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004276:	0020      	movs	r0, r4
 8004278:	4951      	ldr	r1, [pc, #324]	@ (80043c0 <QHsm_dispatch_+0x19c>)
 800427a:	47b0      	blx	r6
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 800427c:	2800      	cmp	r0, #0
 800427e:	d0ea      	beq.n	8004256 <QHsm_dispatch_+0x32>
    if (r == Q_RET_IGNORED) { // was event e ignored?
 8004280:	2805      	cmp	r0, #5
 8004282:	d021      	beq.n	80042c8 <QHsm_dispatch_+0xa4>
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8004284:	2802      	cmp	r0, #2
 8004286:	d01f      	beq.n	80042c8 <QHsm_dispatch_+0xa4>
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8004288:	3803      	subs	r0, #3
 800428a:	2801      	cmp	r0, #1
 800428c:	d900      	bls.n	8004290 <QHsm_dispatch_+0x6c>
 800428e:	e08f      	b.n	80043b0 <QHsm_dispatch_+0x18c>
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8004290:	68a3      	ldr	r3, [r4, #8]
 8004292:	9302      	str	r3, [sp, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d104      	bne.n	80042a2 <QHsm_dispatch_+0x7e>
 8004298:	f7ff fe8e 	bl	8003fb8 <QF_crit_entry_>
 800429c:	21af      	movs	r1, #175	@ 0xaf
 800429e:	4847      	ldr	r0, [pc, #284]	@ (80043bc <QHsm_dispatch_+0x198>)
 80042a0:	e7cd      	b.n	800423e <QHsm_dispatch_+0x1a>
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 80042a2:	2705      	movs	r7, #5
        path[0] = me->temp.fun; // save tran. target in path[0]
 80042a4:	9b02      	ldr	r3, [sp, #8]
 80042a6:	9304      	str	r3, [sp, #16]
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 80042a8:	42bd      	cmp	r5, r7
 80042aa:	d112      	bne.n	80042d2 <QHsm_dispatch_+0xae>
    if (s == t) {
 80042ac:	9b02      	ldr	r3, [sp, #8]
        path[2] = s; // save tran. source
 80042ae:	9606      	str	r6, [sp, #24]
    if (s == t) {
 80042b0:	429e      	cmp	r6, r3
 80042b2:	d116      	bne.n	80042e2 <QHsm_dispatch_+0xbe>
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 80042b4:	0020      	movs	r0, r4
 80042b6:	4943      	ldr	r1, [pc, #268]	@ (80043c4 <QHsm_dispatch_+0x1a0>)
 80042b8:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 80042ba:	2200      	movs	r2, #0
        QHsm_enter_target_(me, &path[0], ip, qsId);
 80042bc:	0020      	movs	r0, r4
 80042be:	a904      	add	r1, sp, #16
 80042c0:	f7ff ff14 	bl	80040ec <QHsm_enter_target_.isra.0>
        me->state.fun = path[0]; // change the current active state
 80042c4:	9b04      	ldr	r3, [sp, #16]
 80042c6:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 80042c8:	6863      	ldr	r3, [r4, #4]
 80042ca:	43db      	mvns	r3, r3
 80042cc:	60a3      	str	r3, [r4, #8]
}
 80042ce:	b00b      	add	sp, #44	@ 0x2c
 80042d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 80042d2:	00bb      	lsls	r3, r7, #2
 80042d4:	aa04      	add	r2, sp, #16
 80042d6:	0020      	movs	r0, r4
 80042d8:	493a      	ldr	r1, [pc, #232]	@ (80043c4 <QHsm_dispatch_+0x1a0>)
 80042da:	58d3      	ldr	r3, [r2, r3]
 80042dc:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 80042de:	3f01      	subs	r7, #1
 80042e0:	e7e2      	b.n	80042a8 <QHsm_dispatch_+0x84>
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80042e2:	4b37      	ldr	r3, [pc, #220]	@ (80043c0 <QHsm_dispatch_+0x19c>)
 80042e4:	0020      	movs	r0, r4
 80042e6:	0019      	movs	r1, r3
 80042e8:	9303      	str	r3, [sp, #12]
 80042ea:	9b02      	ldr	r3, [sp, #8]
 80042ec:	4798      	blx	r3
 80042ee:	1e05      	subs	r5, r0, #0
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 80042f0:	d004      	beq.n	80042fc <QHsm_dispatch_+0xd8>
 80042f2:	f7ff fe61 	bl	8003fb8 <QF_crit_entry_>
 80042f6:	21dc      	movs	r1, #220	@ 0xdc
 80042f8:	4830      	ldr	r0, [pc, #192]	@ (80043bc <QHsm_dispatch_+0x198>)
 80042fa:	e7a0      	b.n	800423e <QHsm_dispatch_+0x1a>
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 80042fc:	68a7      	ldr	r7, [r4, #8]
 80042fe:	2f00      	cmp	r7, #0
 8004300:	d104      	bne.n	800430c <QHsm_dispatch_+0xe8>
 8004302:	f7ff fe59 	bl	8003fb8 <QF_crit_entry_>
 8004306:	21e1      	movs	r1, #225	@ 0xe1
 8004308:	482c      	ldr	r0, [pc, #176]	@ (80043bc <QHsm_dispatch_+0x198>)
 800430a:	e798      	b.n	800423e <QHsm_dispatch_+0x1a>
        if (s != t) {
 800430c:	42be      	cmp	r6, r7
 800430e:	d0d4      	beq.n	80042ba <QHsm_dispatch_+0x96>
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004310:	0020      	movs	r0, r4
 8004312:	9903      	ldr	r1, [sp, #12]
 8004314:	47b0      	blx	r6
            if (me->temp.fun == t) {
 8004316:	68a3      	ldr	r3, [r4, #8]
 8004318:	9301      	str	r3, [sp, #4]
 800431a:	429f      	cmp	r7, r3
 800431c:	d0ca      	beq.n	80042b4 <QHsm_dispatch_+0x90>
            else if (me->temp.fun == path[0]) {
 800431e:	9b02      	ldr	r3, [sp, #8]
 8004320:	9a01      	ldr	r2, [sp, #4]
 8004322:	4293      	cmp	r3, r2
 8004324:	d105      	bne.n	8004332 <QHsm_dispatch_+0x10e>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8004326:	0020      	movs	r0, r4
 8004328:	4926      	ldr	r1, [pc, #152]	@ (80043c4 <QHsm_dispatch_+0x1a0>)
 800432a:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 800432c:	2201      	movs	r2, #1
 800432e:	4252      	negs	r2, r2
 8004330:	e7c4      	b.n	80042bc <QHsm_dispatch_+0x98>
                path[1] = t; // save the superstate of target
 8004332:	9705      	str	r7, [sp, #20]
    me->temp.fun = path[1];                // target->super
 8004334:	60a7      	str	r7, [r4, #8]
        ++ip;
 8004336:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8004338:	2d06      	cmp	r5, #6
 800433a:	d105      	bne.n	8004348 <QHsm_dispatch_+0x124>
 800433c:	f7ff fe3c 	bl	8003fb8 <QF_crit_entry_>
 8004340:	2187      	movs	r1, #135	@ 0x87
 8004342:	481e      	ldr	r0, [pc, #120]	@ (80043bc <QHsm_dispatch_+0x198>)
 8004344:	0089      	lsls	r1, r1, #2
 8004346:	e77b      	b.n	8004240 <QHsm_dispatch_+0x1c>
        path[ip] = me->temp.fun; // store temp in the entry path array
 8004348:	68a3      	ldr	r3, [r4, #8]
 800434a:	00aa      	lsls	r2, r5, #2
 800434c:	a904      	add	r1, sp, #16
 800434e:	508b      	str	r3, [r1, r2]
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004350:	0020      	movs	r0, r4
 8004352:	9903      	ldr	r1, [sp, #12]
 8004354:	4798      	blx	r3
        if (me->temp.fun == s) { // is temp the LCA?
 8004356:	68a3      	ldr	r3, [r4, #8]
 8004358:	429e      	cmp	r6, r3
 800435a:	d027      	beq.n	80043ac <QHsm_dispatch_+0x188>
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 800435c:	2800      	cmp	r0, #0
 800435e:	d0ea      	beq.n	8004336 <QHsm_dispatch_+0x112>
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8004360:	4f18      	ldr	r7, [pc, #96]	@ (80043c4 <QHsm_dispatch_+0x1a0>)
 8004362:	0020      	movs	r0, r4
 8004364:	0039      	movs	r1, r7
 8004366:	47b0      	blx	r6
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8004368:	002a      	movs	r2, r5
            if (s == path[iq]) { // is this the LCA?
 800436a:	0093      	lsls	r3, r2, #2
 800436c:	a904      	add	r1, sp, #16
 800436e:	58cb      	ldr	r3, [r1, r3]
 8004370:	9901      	ldr	r1, [sp, #4]
                ip = iq - 1; // do not enter the LCA
 8004372:	3a01      	subs	r2, #1
            if (s == path[iq]) { // is this the LCA?
 8004374:	4299      	cmp	r1, r3
 8004376:	d0a1      	beq.n	80042bc <QHsm_dispatch_+0x98>
        for (; iq >= 0; --iq) {
 8004378:	1c53      	adds	r3, r2, #1
 800437a:	d1f6      	bne.n	800436a <QHsm_dispatch_+0x146>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 800437c:	0039      	movs	r1, r7
 800437e:	0020      	movs	r0, r4
 8004380:	9b01      	ldr	r3, [sp, #4]
 8004382:	4798      	blx	r3
 8004384:	2802      	cmp	r0, #2
 8004386:	d103      	bne.n	8004390 <QHsm_dispatch_+0x16c>
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004388:	0020      	movs	r0, r4
 800438a:	9903      	ldr	r1, [sp, #12]
 800438c:	9b01      	ldr	r3, [sp, #4]
 800438e:	4798      	blx	r3
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8004390:	002a      	movs	r2, r5
                s = me->temp.fun; // set to super of s
 8004392:	68a3      	ldr	r3, [r4, #8]
 8004394:	9301      	str	r3, [sp, #4]
                    if (s == path[iq]) { // is this the LCA?
 8004396:	0093      	lsls	r3, r2, #2
 8004398:	a904      	add	r1, sp, #16
 800439a:	58cb      	ldr	r3, [r1, r3]
 800439c:	9901      	ldr	r1, [sp, #4]
                        ip = iq - 1; // indicate not to enter the LCA
 800439e:	3a01      	subs	r2, #1
                    if (s == path[iq]) { // is this the LCA?
 80043a0:	4299      	cmp	r1, r3
 80043a2:	d100      	bne.n	80043a6 <QHsm_dispatch_+0x182>
 80043a4:	e78a      	b.n	80042bc <QHsm_dispatch_+0x98>
                for (; iq >= 0; --iq) {
 80043a6:	1c53      	adds	r3, r2, #1
 80043a8:	d1f5      	bne.n	8004396 <QHsm_dispatch_+0x172>
 80043aa:	e7e7      	b.n	800437c <QHsm_dispatch_+0x158>
        ++ip;
 80043ac:	002a      	movs	r2, r5
 80043ae:	e785      	b.n	80042bc <QHsm_dispatch_+0x98>
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 80043b0:	f7ff fe02 	bl	8003fb8 <QF_crit_entry_>
 80043b4:	21b4      	movs	r1, #180	@ 0xb4
 80043b6:	4801      	ldr	r0, [pc, #4]	@ (80043bc <QHsm_dispatch_+0x198>)
 80043b8:	e741      	b.n	800423e <QHsm_dispatch_+0x1a>
 80043ba:	46c0      	nop			@ (mov r8, r8)
 80043bc:	08006148 	.word	0x08006148
 80043c0:	08006128 	.word	0x08006128
 80043c4:	08006138 	.word	0x08006138

080043c8 <QHsm_ctor>:
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 80043c8:	4b02      	ldr	r3, [pc, #8]	@ (80043d4 <QHsm_ctor+0xc>)
    me->super.temp.fun  = initial; // the initial tran. handler
 80043ca:	6081      	str	r1, [r0, #8]
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 80043cc:	6003      	str	r3, [r0, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 80043ce:	4b02      	ldr	r3, [pc, #8]	@ (80043d8 <QHsm_ctor+0x10>)
 80043d0:	6043      	str	r3, [r0, #4]
}
 80043d2:	4770      	bx	lr
 80043d4:	08006118 	.word	0x08006118
 80043d8:	080040a1 	.word	0x080040a1

080043dc <QEvt_ctor>:

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
    me->sig      = (QSignal)sig;
    me->poolNum_ = 0x00U; // not a pool event
 80043dc:	4b01      	ldr	r3, [pc, #4]	@ (80043e4 <QEvt_ctor+0x8>)
    me->sig      = (QSignal)sig;
 80043de:	8001      	strh	r1, [r0, #0]
    me->poolNum_ = 0x00U; // not a pool event
 80043e0:	8043      	strh	r3, [r0, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
}
 80043e2:	4770      	bx	lr
 80043e4:	ffffe000 	.word	0xffffe000

080043e8 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 80043e8:	b510      	push	{r4, lr}
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 80043ea:	78c3      	ldrb	r3, [r0, #3]
 80043ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80043ee:	d903      	bls.n	80043f8 <QEvt_refCtr_inc_+0x10>
 80043f0:	21c8      	movs	r1, #200	@ 0xc8
 80043f2:	4803      	ldr	r0, [pc, #12]	@ (8004400 <QEvt_refCtr_inc_+0x18>)
 80043f4:	f7fc f9ba 	bl	800076c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    ++mut_me->refCtr_;
 80043f8:	3301      	adds	r3, #1
 80043fa:	70c3      	strb	r3, [r0, #3]
}
 80043fc:	bd10      	pop	{r4, pc}
 80043fe:	46c0      	nop			@ (mov r8, r8)
 8004400:	08006150 	.word	0x08006150

08004404 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    --mut_me->refCtr_;
 8004404:	78c3      	ldrb	r3, [r0, #3]
 8004406:	3b01      	subs	r3, #1
 8004408:	70c3      	strb	r3, [r0, #3]
}
 800440a:	4770      	bx	lr

0800440c <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 800440c:	b570      	push	{r4, r5, r6, lr}
 800440e:	000e      	movs	r6, r1
 8004410:	0004      	movs	r4, r0
 8004412:	0015      	movs	r5, r2
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004414:	f7ff fdd0 	bl	8003fb8 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 8004418:	2e00      	cmp	r6, #0
 800441a:	d103      	bne.n	8004424 <QActive_post_+0x18>
 800441c:	2164      	movs	r1, #100	@ 0x64
 800441e:	4824      	ldr	r0, [pc, #144]	@ (80044b0 <QActive_post_+0xa4>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary

    bool status = (nFree > 0U);
    if (margin == QF_NO_MARGIN) { // no margin requested?
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 8004420:	f7fc f9a4 	bl	800076c <Q_onError>
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8004424:	4a23      	ldr	r2, [pc, #140]	@ (80044b4 <QActive_post_+0xa8>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 8004426:	7fe3      	ldrb	r3, [r4, #31]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8004428:	4295      	cmp	r5, r2
 800442a:	d105      	bne.n	8004438 <QActive_post_+0x2c>
    bool status = (nFree > 0U);
 800442c:	2501      	movs	r5, #1
        Q_ASSERT_INCRIT(130, status);
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <QActive_post_+0x34>
 8004432:	2182      	movs	r1, #130	@ 0x82
 8004434:	481e      	ldr	r0, [pc, #120]	@ (80044b0 <QActive_post_+0xa4>)
 8004436:	e7f3      	b.n	8004420 <QActive_post_+0x14>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 8004438:	b2ed      	uxtb	r5, r5
 800443a:	429d      	cmp	r5, r3
 800443c:	41ad      	sbcs	r5, r5
 800443e:	426d      	negs	r5, r5
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 8004440:	78b3      	ldrb	r3, [r6, #2]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <QActive_post_+0x40>
        QEvt_refCtr_inc_(e); // increment the reference counter
 8004446:	0030      	movs	r0, r6
 8004448:	f7ff ffce 	bl	80043e8 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 800444c:	2d00      	cmp	r5, #0
 800444e:	d028      	beq.n	80044a2 <QActive_post_+0x96>
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8004450:	7fe3      	ldrb	r3, [r4, #31]

    --nFree; // one free entry just used up
    me->eQueue.nFree = nFree; // update the original
    if (me->eQueue.nMin > nFree) {
 8004452:	1c62      	adds	r2, r4, #1
    --nFree; // one free entry just used up
 8004454:	3b01      	subs	r3, #1
 8004456:	b2db      	uxtb	r3, r3
    me->eQueue.nFree = nFree; // update the original
 8004458:	77e3      	strb	r3, [r4, #31]
    if (me->eQueue.nMin > nFree) {
 800445a:	7fd1      	ldrb	r1, [r2, #31]
 800445c:	4299      	cmp	r1, r3
 800445e:	d900      	bls.n	8004462 <QActive_post_+0x56>
        me->eQueue.nMin = nFree; // update minimum so far
 8004460:	77d3      	strb	r3, [r2, #31]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 8004462:	6963      	ldr	r3, [r4, #20]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d112      	bne.n	800448e <QActive_post_+0x82>
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8004468:	7b21      	ldrb	r1, [r4, #12]
 800446a:	4813      	ldr	r0, [pc, #76]	@ (80044b8 <QActive_post_+0xac>)
        me->eQueue.frontEvt = e; // deliver event directly
 800446c:	6166      	str	r6, [r4, #20]
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 800446e:	f000 fa21 	bl	80048b4 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8004472:	f3ef 8305 	mrs	r3, IPSR
 8004476:	2b00      	cmp	r3, #0
 8004478:	d105      	bne.n	8004486 <QActive_post_+0x7a>
 800447a:	f000 fb1d 	bl	8004ab8 <QK_sched_>
 800447e:	2800      	cmp	r0, #0
 8004480:	d001      	beq.n	8004486 <QActive_post_+0x7a>
 8004482:	f000 fb4f 	bl	8004b24 <QK_activate_>
        QF_CRIT_EXIT();
 8004486:	f7ff fda5 	bl	8003fd4 <QF_crit_exit_>
}
 800448a:	0028      	movs	r0, r5
 800448c:	bd70      	pop	{r4, r5, r6, pc}
#endif // def QXK_H_
    }
    else { // queue was not empty, insert event into the ring-buffer
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 800448e:	7f63      	ldrb	r3, [r4, #29]
        me->eQueue.ring[head] = e; // insert e into buffer
 8004490:	69a2      	ldr	r2, [r4, #24]
 8004492:	0099      	lsls	r1, r3, #2
 8004494:	508e      	str	r6, [r1, r2]

        if (head == 0U) { // need to wrap the head?
 8004496:	2b00      	cmp	r3, #0
 8004498:	d100      	bne.n	800449c <QActive_post_+0x90>
            head = me->eQueue.end;
 800449a:	7f23      	ldrb	r3, [r4, #28]
        }
        --head; // advance the head (counter-clockwise)
 800449c:	3b01      	subs	r3, #1

        me->eQueue.head = head; // update the original
 800449e:	7763      	strb	r3, [r4, #29]
 80044a0:	e7f1      	b.n	8004486 <QActive_post_+0x7a>
        QF_CRIT_EXIT();
 80044a2:	f7ff fd97 	bl	8003fd4 <QF_crit_exit_>
        QF_gc(e); // recycle the event to avoid a leak
 80044a6:	0030      	movs	r0, r6
 80044a8:	f000 f8bc 	bl	8004624 <QF_gc>
 80044ac:	e7ed      	b.n	800448a <QActive_post_+0x7e>
 80044ae:	46c0      	nop			@ (mov r8, r8)
 80044b0:	08006157 	.word	0x08006157
 80044b4:	0000ffff 	.word	0x0000ffff
 80044b8:	20000850 	.word	0x20000850

080044bc <QActive_get_>:
QEvt const * QActive_get_(QActive * const me) {
 80044bc:	b570      	push	{r4, r5, r6, lr}
 80044be:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 80044c0:	f7ff fd7a 	bl	8003fb8 <QF_crit_entry_>
    QEvt const * const e = me->eQueue.frontEvt;
 80044c4:	6965      	ldr	r5, [r4, #20]
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 80044c6:	2d00      	cmp	r5, #0
 80044c8:	d104      	bne.n	80044d4 <QActive_get_+0x18>
 80044ca:	219b      	movs	r1, #155	@ 0x9b
 80044cc:	4813      	ldr	r0, [pc, #76]	@ (800451c <QActive_get_+0x60>)
 80044ce:	0049      	lsls	r1, r1, #1
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 80044d0:	f7fc f94c 	bl	800076c <Q_onError>
    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 80044d4:	7fe2      	ldrb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 80044d6:	7f23      	ldrb	r3, [r4, #28]
    ++nFree; // one more free event in the queue
 80044d8:	3201      	adds	r2, #1
 80044da:	b2d2      	uxtb	r2, r2
    me->eQueue.nFree = nFree; // update the # free
 80044dc:	77e2      	strb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 80044de:	4293      	cmp	r3, r2
 80044e0:	d313      	bcc.n	800450a <QActive_get_+0x4e>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80044e2:	7fa2      	ldrb	r2, [r4, #30]
        QEvt const * const frontEvt = me->eQueue.ring[tail];
 80044e4:	69a1      	ldr	r1, [r4, #24]
 80044e6:	0090      	lsls	r0, r2, #2
 80044e8:	5841      	ldr	r1, [r0, r1]
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 80044ea:	2900      	cmp	r1, #0
 80044ec:	d103      	bne.n	80044f6 <QActive_get_+0x3a>
 80044ee:	480b      	ldr	r0, [pc, #44]	@ (800451c <QActive_get_+0x60>)
 80044f0:	315f      	adds	r1, #95	@ 0x5f
 80044f2:	31ff      	adds	r1, #255	@ 0xff
 80044f4:	e7ec      	b.n	80044d0 <QActive_get_+0x14>
        me->eQueue.frontEvt = frontEvt; // update the original
 80044f6:	6161      	str	r1, [r4, #20]
        if (tail == 0U) { // need to wrap the tail?
 80044f8:	2a00      	cmp	r2, #0
 80044fa:	d000      	beq.n	80044fe <QActive_get_+0x42>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80044fc:	0013      	movs	r3, r2
        --tail; // advance the tail (counter-clockwise)
 80044fe:	3b01      	subs	r3, #1
        me->eQueue.tail = tail; // update the original
 8004500:	77a3      	strb	r3, [r4, #30]
    QF_CRIT_EXIT();
 8004502:	f7ff fd67 	bl	8003fd4 <QF_crit_exit_>
}
 8004506:	0028      	movs	r0, r5
 8004508:	bd70      	pop	{r4, r5, r6, pc}
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 800450a:	2100      	movs	r1, #0
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 800450c:	3301      	adds	r3, #1
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 800450e:	6161      	str	r1, [r4, #20]
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 8004510:	429a      	cmp	r2, r3
 8004512:	d0f6      	beq.n	8004502 <QActive_get_+0x46>
 8004514:	4801      	ldr	r0, [pc, #4]	@ (800451c <QActive_get_+0x60>)
 8004516:	3169      	adds	r1, #105	@ 0x69
 8004518:	e7eb      	b.n	80044f2 <QActive_get_+0x36>
 800451a:	46c0      	nop			@ (mov r8, r8)
 800451c:	08006157 	.word	0x08006157

08004520 <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 8004520:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint8_t const poolNum = QF_priv_.maxPool_;
 8004522:	4b14      	ldr	r3, [pc, #80]	@ (8004574 <QF_poolInit+0x54>)
{
 8004524:	9001      	str	r0, [sp, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 8004526:	781d      	ldrb	r5, [r3, #0]
{
 8004528:	000f      	movs	r7, r1
 800452a:	0016      	movs	r6, r2
    uint8_t const poolNum = QF_priv_.maxPool_;
 800452c:	4c12      	ldr	r4, [pc, #72]	@ (8004578 <QF_poolInit+0x58>)

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800452e:	f7ff fd43 	bl	8003fb8 <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 8004532:	2d02      	cmp	r5, #2
 8004534:	d903      	bls.n	800453e <QF_poolInit+0x1e>
 8004536:	2164      	movs	r1, #100	@ 0x64
 8004538:	4810      	ldr	r0, [pc, #64]	@ (800457c <QF_poolInit+0x5c>)
    if (poolNum > 0U) { // any event pools already initialized?
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 800453a:	f7fc f917 	bl	800076c <Q_onError>
    if (poolNum > 0U) { // any event pools already initialized?
 800453e:	2d00      	cmp	r5, #0
 8004540:	d009      	beq.n	8004556 <QF_poolInit+0x36>
        Q_REQUIRE_INCRIT(110,
 8004542:	2314      	movs	r3, #20
 8004544:	1e6a      	subs	r2, r5, #1
 8004546:	4353      	muls	r3, r2
 8004548:	18e3      	adds	r3, r4, r3
 800454a:	899b      	ldrh	r3, [r3, #12]
 800454c:	42b3      	cmp	r3, r6
 800454e:	d302      	bcc.n	8004556 <QF_poolInit+0x36>
 8004550:	216e      	movs	r1, #110	@ 0x6e
 8004552:	480a      	ldr	r0, [pc, #40]	@ (800457c <QF_poolInit+0x5c>)
 8004554:	e7f1      	b.n	800453a <QF_poolInit+0x1a>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 8004556:	0023      	movs	r3, r4
 8004558:	1c6a      	adds	r2, r5, #1
 800455a:	333c      	adds	r3, #60	@ 0x3c
 800455c:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 800455e:	f7ff fd39 	bl	8003fd4 <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 8004562:	2314      	movs	r3, #20
 8004564:	436b      	muls	r3, r5
 8004566:	003a      	movs	r2, r7
 8004568:	18e0      	adds	r0, r4, r3
 800456a:	9901      	ldr	r1, [sp, #4]
 800456c:	0033      	movs	r3, r6
 800456e:	f000 f891 	bl	8004694 <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 8004572:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004574:	200007ac 	.word	0x200007ac
 8004578:	20000770 	.word	0x20000770
 800457c:	0800615f 	.word	0x0800615f

08004580 <QF_newX_>:
//! @static @private @memberof QF
QEvt * QF_newX_(
    uint_fast16_t const evtSize,
    uint_fast16_t const margin,
    enum_t const sig)
{
 8004580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004582:	0017      	movs	r7, r2
 8004584:	0006      	movs	r6, r0
 8004586:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004588:	f7ff fd16 	bl	8003fb8 <QF_crit_entry_>

    uint8_t const maxPool = QF_priv_.maxPool_;
 800458c:	4b1e      	ldr	r3, [pc, #120]	@ (8004608 <QF_newX_+0x88>)
 800458e:	4c1f      	ldr	r4, [pc, #124]	@ (800460c <QF_newX_+0x8c>)
 8004590:	781a      	ldrb	r2, [r3, #0]

    // the maximum count of initialized pools must be in configured range
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 8004592:	2a03      	cmp	r2, #3
 8004594:	d80f      	bhi.n	80045b6 <QF_newX_+0x36>
 8004596:	0021      	movs	r1, r4

    // find the pool that fits the requested event size...
    uint8_t poolNum = 0U; // zero-based poolNum initially
 8004598:	2300      	movs	r3, #0
    for (; poolNum < maxPool; ++poolNum) {
 800459a:	4293      	cmp	r3, r2
 800459c:	d007      	beq.n	80045ae <QF_newX_+0x2e>
        // call port-specific operation for the event-size in a given pool
        if (evtSize <= QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum])) {
 800459e:	8988      	ldrh	r0, [r1, #12]
 80045a0:	3114      	adds	r1, #20
 80045a2:	4684      	mov	ip, r0
 80045a4:	1c58      	adds	r0, r3, #1
 80045a6:	45b4      	cmp	ip, r6
 80045a8:	d309      	bcc.n	80045be <QF_newX_+0x3e>
        }
    }

    // event pool must be found, which means that the reqeusted event size
    // fits in one of the initialized pools
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d309      	bcc.n	80045c2 <QF_newX_+0x42>
 80045ae:	219b      	movs	r1, #155	@ 0x9b
 80045b0:	4817      	ldr	r0, [pc, #92]	@ (8004610 <QF_newX_+0x90>)
 80045b2:	0089      	lsls	r1, r1, #2
 80045b4:	e001      	b.n	80045ba <QF_newX_+0x3a>
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 80045b6:	4816      	ldr	r0, [pc, #88]	@ (8004610 <QF_newX_+0x90>)
 80045b8:	4916      	ldr	r1, [pc, #88]	@ (8004614 <QF_newX_+0x94>)
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 80045ba:	f7fc f8d7 	bl	800076c <Q_onError>
    for (; poolNum < maxPool; ++poolNum) {
 80045be:	b2c3      	uxtb	r3, r0
 80045c0:	e7eb      	b.n	800459a <QF_newX_+0x1a>

    ++poolNum; // convert to 1-based poolNum
 80045c2:	b2c6      	uxtb	r6, r0

    QF_CRIT_EXIT();
 80045c4:	f7ff fd06 	bl	8003fd4 <QF_crit_exit_>
#ifdef Q_SPY
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
                  ((margin != QF_NO_MARGIN) ? margin : 0U),
                  QS_ID_EP + poolNum);
#else
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
 80045c8:	2314      	movs	r3, #20
 80045ca:	1e72      	subs	r2, r6, #1
 80045cc:	4353      	muls	r3, r2
 80045ce:	18e0      	adds	r0, r4, r3
 80045d0:	4b11      	ldr	r3, [pc, #68]	@ (8004618 <QF_newX_+0x98>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	18e9      	adds	r1, r5, r3
 80045d6:	1e4b      	subs	r3, r1, #1
 80045d8:	4199      	sbcs	r1, r3
 80045da:	4249      	negs	r1, r1
 80045dc:	4029      	ands	r1, r5
 80045de:	f000 f899 	bl	8004714 <QMPool_get>
 80045e2:	1e04      	subs	r4, r0, #0
                  ((margin != QF_NO_MARGIN) ? margin : 0U), 0U);
#endif

    if (e != (QEvt *)0) { // was e allocated correctly?
 80045e4:	d005      	beq.n	80045f2 <QF_newX_+0x72>
        e->sig      = (QSignal)sig; // set the signal
        e->poolNum_ = poolNum;
        e->refCtr_  = 0U; // reference count starts at 0
 80045e6:	2300      	movs	r3, #0
        e->sig      = (QSignal)sig; // set the signal
 80045e8:	8007      	strh	r7, [r0, #0]
        e->poolNum_ = poolNum;
 80045ea:	7086      	strb	r6, [r0, #2]
        e->refCtr_  = 0U; // reference count starts at 0
 80045ec:	70c3      	strb	r3, [r0, #3]
    }

    // if we can't tolerate failed allocation (margin != QF_NO_MARGIN),
    // the returned event e is guaranteed to be valid (not NULL).
    return e;
}
 80045ee:	0020      	movs	r0, r4
 80045f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        QF_CRIT_ENTRY();
 80045f2:	f7ff fce1 	bl	8003fb8 <QF_crit_entry_>
        Q_ASSERT_INCRIT(630, margin != QF_NO_MARGIN);
 80045f6:	4b09      	ldr	r3, [pc, #36]	@ (800461c <QF_newX_+0x9c>)
 80045f8:	429d      	cmp	r5, r3
 80045fa:	d102      	bne.n	8004602 <QF_newX_+0x82>
 80045fc:	4804      	ldr	r0, [pc, #16]	@ (8004610 <QF_newX_+0x90>)
 80045fe:	4908      	ldr	r1, [pc, #32]	@ (8004620 <QF_newX_+0xa0>)
 8004600:	e7db      	b.n	80045ba <QF_newX_+0x3a>
        QF_CRIT_EXIT();
 8004602:	f7ff fce7 	bl	8003fd4 <QF_crit_exit_>
    return e;
 8004606:	e7f2      	b.n	80045ee <QF_newX_+0x6e>
 8004608:	200007ac 	.word	0x200007ac
 800460c:	20000770 	.word	0x20000770
 8004610:	0800615f 	.word	0x0800615f
 8004614:	00000262 	.word	0x00000262
 8004618:	ffff0001 	.word	0xffff0001
 800461c:	0000ffff 	.word	0x0000ffff
 8004620:	00000276 	.word	0x00000276

08004624 <QF_gc>:

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 8004624:	b570      	push	{r4, r5, r6, lr}
 8004626:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004628:	f7ff fcc6 	bl	8003fb8 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 800462c:	2c00      	cmp	r4, #0
 800462e:	d104      	bne.n	800463a <QF_gc+0x16>
 8004630:	21af      	movs	r1, #175	@ 0xaf
 8004632:	4814      	ldr	r0, [pc, #80]	@ (8004684 <QF_gc+0x60>)
        else { // this is the last reference to this event, recycle it
#ifndef Q_UNSAFE
            uint8_t const maxPool = QF_priv_.maxPool_;

            // the maximum count of initialized pools must be in configured range
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004634:	0089      	lsls	r1, r1, #2
 8004636:	f7fc f899 	bl	800076c <Q_onError>
    uint8_t const poolNum = (uint8_t)e->poolNum_;
 800463a:	78a6      	ldrb	r6, [r4, #2]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 800463c:	2e00      	cmp	r6, #0
 800463e:	d005      	beq.n	800464c <QF_gc+0x28>
        if (e->refCtr_ > 1U) { // isn't this the last reference?
 8004640:	78e3      	ldrb	r3, [r4, #3]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d905      	bls.n	8004652 <QF_gc+0x2e>
            QEvt_refCtr_dec_(e); // decrement the ref counter
 8004646:	0020      	movs	r0, r4
 8004648:	f7ff fedc 	bl	8004404 <QEvt_refCtr_dec_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
#endif
        }
    }
    else {
        QF_CRIT_EXIT();
 800464c:	f7ff fcc2 	bl	8003fd4 <QF_crit_exit_>
    }
}
 8004650:	e016      	b.n	8004680 <QF_gc+0x5c>
            uint8_t const maxPool = QF_priv_.maxPool_;
 8004652:	4b0d      	ldr	r3, [pc, #52]	@ (8004688 <QF_gc+0x64>)
 8004654:	4d0d      	ldr	r5, [pc, #52]	@ (800468c <QF_gc+0x68>)
 8004656:	781b      	ldrb	r3, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004658:	2b03      	cmp	r3, #3
 800465a:	d902      	bls.n	8004662 <QF_gc+0x3e>
 800465c:	21b9      	movs	r1, #185	@ 0xb9
 800465e:	4809      	ldr	r0, [pc, #36]	@ (8004684 <QF_gc+0x60>)
 8004660:	e7e8      	b.n	8004634 <QF_gc+0x10>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 8004662:	429e      	cmp	r6, r3
 8004664:	d902      	bls.n	800466c <QF_gc+0x48>
 8004666:	4807      	ldr	r0, [pc, #28]	@ (8004684 <QF_gc+0x60>)
 8004668:	4909      	ldr	r1, [pc, #36]	@ (8004690 <QF_gc+0x6c>)
 800466a:	e7e4      	b.n	8004636 <QF_gc+0x12>
            QF_CRIT_EXIT();
 800466c:	f7ff fcb2 	bl	8003fd4 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8004670:	2014      	movs	r0, #20
 8004672:	3e01      	subs	r6, #1
 8004674:	4370      	muls	r0, r6
 8004676:	2200      	movs	r2, #0
 8004678:	0021      	movs	r1, r4
 800467a:	1940      	adds	r0, r0, r5
 800467c:	f000 f88a 	bl	8004794 <QMPool_put>
}
 8004680:	bd70      	pop	{r4, r5, r6, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	0800615f 	.word	0x0800615f
 8004688:	200007ac 	.word	0x200007ac
 800468c:	20000770 	.word	0x20000770
 8004690:	000002ee 	.word	0x000002ee

08004694 <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 8004694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004696:	000c      	movs	r4, r1
 8004698:	0005      	movs	r5, r0
 800469a:	0016      	movs	r6, r2
 800469c:	001f      	movs	r7, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800469e:	f7ff fc8b 	bl	8003fb8 <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 80046a2:	2c00      	cmp	r4, #0
 80046a4:	d103      	bne.n	80046ae <QMPool_init+0x1a>
 80046a6:	2164      	movs	r1, #100	@ 0x64
 80046a8:	4818      	ldr	r0, [pc, #96]	@ (800470c <QMPool_init+0x78>)
        me->blockSize += (QMPoolSize)sizeof(void *);
        ++index;
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 80046aa:	f7fc f85f 	bl	800076c <Q_onError>
    while (me->blockSize < (QMPoolSize)blockSize) {
 80046ae:	2308      	movs	r3, #8
    uint_fast16_t index = 2U; // index of the next block
 80046b0:	2102      	movs	r1, #2
    me->start    = (void * *)poolSto;
 80046b2:	602c      	str	r4, [r5, #0]
    me->freeHead = me->start;
 80046b4:	60ac      	str	r4, [r5, #8]
    while (me->blockSize < (QMPoolSize)blockSize) {
 80046b6:	b2bf      	uxth	r7, r7
 80046b8:	429f      	cmp	r7, r3
 80046ba:	d805      	bhi.n	80046c8 <QMPool_init+0x34>
 80046bc:	81ab      	strh	r3, [r5, #12]
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 80046be:	42b3      	cmp	r3, r6
 80046c0:	d906      	bls.n	80046d0 <QMPool_init+0x3c>
 80046c2:	216e      	movs	r1, #110	@ 0x6e
 80046c4:	4811      	ldr	r0, [pc, #68]	@ (800470c <QMPool_init+0x78>)
 80046c6:	e7f0      	b.n	80046aa <QMPool_init+0x16>
        me->blockSize += (QMPoolSize)sizeof(void *);
 80046c8:	3304      	adds	r3, #4
 80046ca:	b29b      	uxth	r3, r3
        ++index;
 80046cc:	3101      	adds	r1, #1
 80046ce:	e7f3      	b.n	80046b8 <QMPool_init+0x24>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
    uint32_t nTot = 1U; // the last block already in the list
 80046d0:	2201      	movs	r2, #1

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 80046d2:	1af6      	subs	r6, r6, r3
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 80046d4:	0089      	lsls	r1, r1, #2
         size >= (uint_fast32_t)me->blockSize;
 80046d6:	42b3      	cmp	r3, r6
 80046d8:	d907      	bls.n	80046ea <QMPool_init+0x56>
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
        ++nTot; // one more free block in the pool
    }
    pfb[0] = (void *)0; // the last link points to NULL
 80046da:	2300      	movs	r3, #0
 80046dc:	6023      	str	r3, [r4, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 80046de:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <QMPool_init+0x7c>)
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d909      	bls.n	80046f8 <QMPool_init+0x64>
 80046e4:	21a0      	movs	r1, #160	@ 0xa0
 80046e6:	4809      	ldr	r0, [pc, #36]	@ (800470c <QMPool_init+0x78>)
 80046e8:	e7df      	b.n	80046aa <QMPool_init+0x16>
        pfb[0] = &pfb[index]; // set the next link to next free block
 80046ea:	1860      	adds	r0, r4, r1
 80046ec:	6020      	str	r0, [r4, #0]
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80046ee:	6060      	str	r0, [r4, #4]
        ++nTot; // one more free block in the pool
 80046f0:	3201      	adds	r2, #1
        pfb = (void * *)pfb[0]; // advance to the next block
 80046f2:	0004      	movs	r4, r0
         size -= (uint_fast32_t)me->blockSize)
 80046f4:	1af6      	subs	r6, r6, r3
 80046f6:	e7ee      	b.n	80046d6 <QMPool_init+0x42>
#endif

    me->nTot  = (QMPoolCtr)nTot;
    me->nFree = me->nTot; // all blocks are free
    me->end   = pfb;      // the last block in this pool
 80046f8:	606c      	str	r4, [r5, #4]
    me->nMin  = me->nTot; // the minimum # free blocks

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 80046fa:	6823      	ldr	r3, [r4, #0]
    me->nTot  = (QMPoolCtr)nTot;
 80046fc:	b292      	uxth	r2, r2
 80046fe:	81ea      	strh	r2, [r5, #14]
    me->nFree = me->nTot; // all blocks are free
 8004700:	822a      	strh	r2, [r5, #16]
    me->nMin  = me->nTot; // the minimum # free blocks
 8004702:	826a      	strh	r2, [r5, #18]
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8004704:	6063      	str	r3, [r4, #4]
#endif

    QF_CRIT_EXIT();
 8004706:	f7ff fc65 	bl	8003fd4 <QF_crit_exit_>
}
 800470a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800470c:	08006166 	.word	0x08006166
 8004710:	0000fffe 	.word	0x0000fffe

08004714 <QMPool_get>:
//............................................................................
//! @public @memberof QMPool
void * QMPool_get(QMPool * const me,
    uint_fast16_t const margin,
    uint_fast8_t const qsId)
{
 8004714:	b570      	push	{r4, r5, r6, lr}
 8004716:	0004      	movs	r4, r0
 8004718:	000e      	movs	r6, r1
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800471a:	f7ff fc4d 	bl	8003fb8 <QF_crit_entry_>

    // get members into temporaries
    void * *pfb     = me->freeHead; // pointer to free block
    QMPoolCtr nFree = me->nFree;    // get member into temporary
 800471e:	8a23      	ldrh	r3, [r4, #16]

    // have more free blocks than the requested margin?
    if (nFree > (QMPoolCtr)margin) {
 8004720:	b2b6      	uxth	r6, r6
    void * *pfb     = me->freeHead; // pointer to free block
 8004722:	68a5      	ldr	r5, [r4, #8]
    if (nFree > (QMPoolCtr)margin) {
 8004724:	429e      	cmp	r6, r3
 8004726:	d230      	bcs.n	800478a <QMPool_get+0x76>
        // the free block pointer must be valid
        Q_ASSERT_INCRIT(330, pfb != (void * *)0);
 8004728:	2d00      	cmp	r5, #0
 800472a:	d104      	bne.n	8004736 <QMPool_get+0x22>
 800472c:	21a5      	movs	r1, #165	@ 0xa5
 800472e:	4818      	ldr	r0, [pc, #96]	@ (8004790 <QMPool_get+0x7c>)

        // fast temporary
        void * * const pfb_next = (void * *)pfb[0];

        // the free block must have integrity (Duplicate Storage, NOT inverted)
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 8004730:	0049      	lsls	r1, r1, #1
 8004732:	f7fc f81b 	bl	800076c <Q_onError>
        void * * const pfb_next = (void * *)pfb[0];
 8004736:	682a      	ldr	r2, [r5, #0]
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 8004738:	6869      	ldr	r1, [r5, #4]
 800473a:	4291      	cmp	r1, r2
 800473c:	d002      	beq.n	8004744 <QMPool_get+0x30>
 800473e:	21ab      	movs	r1, #171	@ 0xab
 8004740:	4813      	ldr	r0, [pc, #76]	@ (8004790 <QMPool_get+0x7c>)
 8004742:	e7f5      	b.n	8004730 <QMPool_get+0x1c>

        --nFree; // one less free block
 8004744:	3b01      	subs	r3, #1
 8004746:	b29b      	uxth	r3, r3
        if (nFree == 0U) { // is the pool becoming empty?
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10f      	bne.n	800476c <QMPool_get+0x58>
            // pool is becoming empty, so the next free block must be NULL
            Q_ASSERT_INCRIT(350, pfb_next == (void * *)0);
 800474c:	2900      	cmp	r1, #0
 800474e:	d002      	beq.n	8004756 <QMPool_get+0x42>
 8004750:	21af      	movs	r1, #175	@ 0xaf
 8004752:	480f      	ldr	r0, [pc, #60]	@ (8004790 <QMPool_get+0x7c>)
 8004754:	e7ec      	b.n	8004730 <QMPool_get+0x1c>

            me->nFree = 0U; // no more free blocks
 8004756:	6122      	str	r2, [r4, #16]

        me->freeHead = pfb_next; // set the head to the next free block

        // change the allocated block contents so that it is different
        // than a free block inside the pool.
        pfb[0] = &me->end[1]; // invalid location beyond the end
 8004758:	6863      	ldr	r3, [r4, #4]
        me->freeHead = pfb_next; // set the head to the next free block
 800475a:	60a2      	str	r2, [r4, #8]
        pfb[0] = &me->end[1]; // invalid location beyond the end
 800475c:	3304      	adds	r3, #4
 800475e:	602b      	str	r3, [r5, #0]
#ifndef Q_UNSAFE
        pfb[1] = (void *)0; // invalidate the Duplicate Storage
 8004760:	2300      	movs	r3, #0
 8004762:	606b      	str	r3, [r5, #4]
            QS_MPC_PRE(nFree);     // # free blocks in the pool
            QS_MPC_PRE(margin);    // the requested margin
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 8004764:	f7ff fc36 	bl	8003fd4 <QF_crit_exit_>

    return (void *)pfb; // return the block or NULL
}
 8004768:	0028      	movs	r0, r5
 800476a:	bd70      	pop	{r4, r5, r6, pc}
            Q_ASSERT_INCRIT(360,
 800476c:	6821      	ldr	r1, [r4, #0]
 800476e:	4291      	cmp	r1, r2
 8004770:	d802      	bhi.n	8004778 <QMPool_get+0x64>
 8004772:	6861      	ldr	r1, [r4, #4]
 8004774:	4291      	cmp	r1, r2
 8004776:	d202      	bcs.n	800477e <QMPool_get+0x6a>
 8004778:	21b4      	movs	r1, #180	@ 0xb4
 800477a:	4805      	ldr	r0, [pc, #20]	@ (8004790 <QMPool_get+0x7c>)
 800477c:	e7d8      	b.n	8004730 <QMPool_get+0x1c>
            if (me->nMin > nFree) { // is this the new minimum?
 800477e:	8a61      	ldrh	r1, [r4, #18]
            me->nFree = nFree; // update the original
 8004780:	8223      	strh	r3, [r4, #16]
            if (me->nMin > nFree) { // is this the new minimum?
 8004782:	4299      	cmp	r1, r3
 8004784:	d9e8      	bls.n	8004758 <QMPool_get+0x44>
                me->nMin = nFree; // remember the minimum so far
 8004786:	8263      	strh	r3, [r4, #18]
 8004788:	e7e6      	b.n	8004758 <QMPool_get+0x44>
        pfb = (void * *)0;
 800478a:	2500      	movs	r5, #0
 800478c:	e7ea      	b.n	8004764 <QMPool_get+0x50>
 800478e:	46c0      	nop			@ (mov r8, r8)
 8004790:	08006166 	.word	0x08006166

08004794 <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	000c      	movs	r4, r1
 8004798:	0005      	movs	r5, r0
#endif

    void * * const pfb = (void * *)block; // ptr to free block

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800479a:	f7ff fc0d 	bl	8003fb8 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 800479e:	2c00      	cmp	r4, #0
 80047a0:	d104      	bne.n	80047ac <QMPool_put+0x18>
 80047a2:	21c8      	movs	r1, #200	@ 0xc8
 80047a4:	4811      	ldr	r0, [pc, #68]	@ (80047ec <QMPool_put+0x58>)

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 80047a6:	0049      	lsls	r1, r1, #1
 80047a8:	f7fb ffe0 	bl	800076c <Q_onError>
 80047ac:	682b      	ldr	r3, [r5, #0]
 80047ae:	42a3      	cmp	r3, r4
 80047b0:	d802      	bhi.n	80047b8 <QMPool_put+0x24>
 80047b2:	686b      	ldr	r3, [r5, #4]
 80047b4:	42a3      	cmp	r3, r4
 80047b6:	d202      	bcs.n	80047be <QMPool_put+0x2a>
 80047b8:	21cd      	movs	r1, #205	@ 0xcd
 80047ba:	480c      	ldr	r0, [pc, #48]	@ (80047ec <QMPool_put+0x58>)
 80047bc:	e7f3      	b.n	80047a6 <QMPool_put+0x12>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 80047be:	6822      	ldr	r2, [r4, #0]
 80047c0:	6863      	ldr	r3, [r4, #4]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d102      	bne.n	80047cc <QMPool_put+0x38>
 80047c6:	21d3      	movs	r1, #211	@ 0xd3
 80047c8:	4808      	ldr	r0, [pc, #32]	@ (80047ec <QMPool_put+0x58>)
 80047ca:	e7ec      	b.n	80047a6 <QMPool_put+0x12>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
    QMPoolCtr nFree = me->nFree;
 80047cc:	8a2b      	ldrh	r3, [r5, #16]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 80047ce:	89e9      	ldrh	r1, [r5, #14]
    void * * const freeHead = me->freeHead;
 80047d0:	68aa      	ldr	r2, [r5, #8]
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 80047d2:	4299      	cmp	r1, r3
 80047d4:	d802      	bhi.n	80047dc <QMPool_put+0x48>
 80047d6:	21e1      	movs	r1, #225	@ 0xe1
 80047d8:	4804      	ldr	r0, [pc, #16]	@ (80047ec <QMPool_put+0x58>)
 80047da:	e7e4      	b.n	80047a6 <QMPool_put+0x12>

    ++nFree; // one more free block in this pool
 80047dc:	3301      	adds	r3, #1

    me->freeHead = pfb; // set as new head of the free list
 80047de:	60ac      	str	r4, [r5, #8]
    me->nFree    = nFree;
 80047e0:	822b      	strh	r3, [r5, #16]
    pfb[0]       = freeHead; // link into the list
 80047e2:	6022      	str	r2, [r4, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 80047e4:	6062      	str	r2, [r4, #4]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 80047e6:	f7ff fbf5 	bl	8003fd4 <QF_crit_exit_>
}
 80047ea:	bd70      	pop	{r4, r5, r6, pc}
 80047ec:	08006166 	.word	0x08006166

080047f0 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 80047f0:	b510      	push	{r4, lr}
 80047f2:	0004      	movs	r4, r0
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 80047f4:	f7ff fde8 	bl	80043c8 <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 80047f8:	4b01      	ldr	r3, [pc, #4]	@ (8004800 <QActive_ctor+0x10>)
 80047fa:	6023      	str	r3, [r4, #0]
}
 80047fc:	bd10      	pop	{r4, pc}
 80047fe:	46c0      	nop			@ (mov r8, r8)
 8004800:	08006170 	.word	0x08006170

08004804 <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 8004804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004806:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004808:	f7ff fbd6 	bl	8003fb8 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 800480c:	7b62      	ldrb	r2, [r4, #13]
 800480e:	7b23      	ldrb	r3, [r4, #12]
 8004810:	2a00      	cmp	r2, #0
 8004812:	d100      	bne.n	8004816 <QActive_register_+0x12>
        me->pthre = me->prio; // apply the default
 8004814:	7363      	strb	r3, [r4, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 8004816:	1e5a      	subs	r2, r3, #1
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	2a1f      	cmp	r2, #31
 800481c:	d903      	bls.n	8004826 <QActive_register_+0x22>
 800481e:	2164      	movs	r1, #100	@ 0x64
 8004820:	481c      	ldr	r0, [pc, #112]	@ (8004894 <QActive_register_+0x90>)

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 8004822:	f7fb ffa3 	bl	800076c <Q_onError>
 8004826:	4d1c      	ldr	r5, [pc, #112]	@ (8004898 <QActive_register_+0x94>)
 8004828:	009e      	lsls	r6, r3, #2
 800482a:	5971      	ldr	r1, [r6, r5]
 800482c:	2900      	cmp	r1, #0
 800482e:	d002      	beq.n	8004836 <QActive_register_+0x32>
 8004830:	216e      	movs	r1, #110	@ 0x6e
 8004832:	4818      	ldr	r0, [pc, #96]	@ (8004894 <QActive_register_+0x90>)
 8004834:	e7f5      	b.n	8004822 <QActive_register_+0x1e>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8004836:	7b61      	ldrb	r1, [r4, #13]
 8004838:	428b      	cmp	r3, r1
 800483a:	d805      	bhi.n	8004848 <QActive_register_+0x44>
 800483c:	0090      	lsls	r0, r2, #2
 800483e:	1940      	adds	r0, r0, r5

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
    uint8_t next_thre = me->pthre;

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8004840:	2a00      	cmp	r2, #0
 8004842:	d104      	bne.n	800484e <QActive_register_+0x4a>
    uint8_t prev_thre = me->pthre;
 8004844:	000a      	movs	r2, r1
 8004846:	e007      	b.n	8004858 <QActive_register_+0x54>
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8004848:	2182      	movs	r1, #130	@ 0x82
 800484a:	4812      	ldr	r0, [pc, #72]	@ (8004894 <QActive_register_+0x90>)
 800484c:	e7e9      	b.n	8004822 <QActive_register_+0x1e>
        if (QActive_registry_[p] != (QActive *)0) {
 800484e:	6807      	ldr	r7, [r0, #0]
 8004850:	3804      	subs	r0, #4
 8004852:	2f00      	cmp	r7, #0
 8004854:	d009      	beq.n	800486a <QActive_register_+0x66>
            prev_thre = QActive_registry_[p]->pthre;
 8004856:	7b7a      	ldrb	r2, [r7, #13]
            break;
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8004858:	3301      	adds	r3, #1
        if (QActive_registry_[p] != (QActive *)0) {
 800485a:	4f10      	ldr	r7, [pc, #64]	@ (800489c <QActive_register_+0x98>)
 800485c:	b2db      	uxtb	r3, r3
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 800485e:	b2d8      	uxtb	r0, r3
 8004860:	2821      	cmp	r0, #33	@ 0x21
 8004862:	d105      	bne.n	8004870 <QActive_register_+0x6c>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 8004864:	4291      	cmp	r1, r2
 8004866:	d210      	bcs.n	800488a <QActive_register_+0x86>
 8004868:	e00a      	b.n	8004880 <QActive_register_+0x7c>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 800486a:	3a01      	subs	r2, #1
 800486c:	b2d2      	uxtb	r2, r2
 800486e:	e7e7      	b.n	8004840 <QActive_register_+0x3c>
        if (QActive_registry_[p] != (QActive *)0) {
 8004870:	3301      	adds	r3, #1
 8004872:	0098      	lsls	r0, r3, #2
 8004874:	5838      	ldr	r0, [r7, r0]
 8004876:	2800      	cmp	r0, #0
 8004878:	d0f1      	beq.n	800485e <QActive_register_+0x5a>
            next_thre = QActive_registry_[p]->pthre;
 800487a:	7b43      	ldrb	r3, [r0, #13]
    Q_ASSERT_INCRIT(160,
 800487c:	4291      	cmp	r1, r2
 800487e:	d202      	bcs.n	8004886 <QActive_register_+0x82>
 8004880:	21a0      	movs	r1, #160	@ 0xa0
 8004882:	4804      	ldr	r0, [pc, #16]	@ (8004894 <QActive_register_+0x90>)
 8004884:	e7cd      	b.n	8004822 <QActive_register_+0x1e>
 8004886:	4299      	cmp	r1, r3
 8004888:	d8fa      	bhi.n	8004880 <QActive_register_+0x7c>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 800488a:	51ac      	str	r4, [r5, r6]

    QF_CRIT_EXIT();
 800488c:	f7ff fba2 	bl	8003fd4 <QF_crit_exit_>
}
 8004890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	08006180 	.word	0x08006180
 8004898:	200007b0 	.word	0x200007b0
 800489c:	200007ac 	.word	0x200007ac

080048a0 <QPSet_isEmpty>:
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 80048a0:	6800      	ldr	r0, [r0, #0]
 80048a2:	4243      	negs	r3, r0
 80048a4:	4158      	adcs	r0, r3
 80048a6:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 80048a8:	4770      	bx	lr

080048aa <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 80048aa:	6800      	ldr	r0, [r0, #0]
 80048ac:	1e43      	subs	r3, r0, #1
 80048ae:	4198      	sbcs	r0, r3
 80048b0:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 80048b2:	4770      	bx	lr

080048b4 <QPSet_insert>:
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 80048b4:	2201      	movs	r2, #1
 80048b6:	3901      	subs	r1, #1
 80048b8:	408a      	lsls	r2, r1
 80048ba:	6803      	ldr	r3, [r0, #0]
 80048bc:	4313      	orrs	r3, r2
 80048be:	6003      	str	r3, [r0, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 80048c0:	4770      	bx	lr

080048c2 <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 80048c2:	2201      	movs	r2, #1
 80048c4:	3901      	subs	r1, #1
 80048c6:	408a      	lsls	r2, r1
 80048c8:	6803      	ldr	r3, [r0, #0]
 80048ca:	4393      	bics	r3, r2
 80048cc:	6003      	str	r3, [r0, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 80048ce:	4770      	bx	lr

080048d0 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 80048d0:	b510      	push	{r4, lr}
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 80048d2:	6800      	ldr	r0, [r0, #0]
 80048d4:	f7ff fbc8 	bl	8004068 <QF_qlog2>
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 80048d8:	bd10      	pop	{r4, pc}
	...

080048dc <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 80048dc:	b570      	push	{r4, r5, r6, lr}
 80048de:	0015      	movs	r5, r2
 80048e0:	0004      	movs	r4, r0
 80048e2:	000e      	movs	r6, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80048e4:	f7ff fb68 	bl	8003fb8 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 80048e8:	2dfe      	cmp	r5, #254	@ 0xfe
 80048ea:	d903      	bls.n	80048f4 <QEQueue_init+0x18>
 80048ec:	210a      	movs	r1, #10
 80048ee:	4809      	ldr	r0, [pc, #36]	@ (8004914 <QEQueue_init+0x38>)
 80048f0:	f7fb ff3c 	bl	800076c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 80048f4:	2200      	movs	r2, #0
    me->ring     = qSto;      // the beginning of the ring buffer
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80048f6:	b2eb      	uxtb	r3, r5
    me->frontEvt = (QEvt *)0; // no events in the queue
 80048f8:	6022      	str	r2, [r4, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 80048fa:	6066      	str	r6, [r4, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80048fc:	7223      	strb	r3, [r4, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 80048fe:	4295      	cmp	r5, r2
 8004900:	d001      	beq.n	8004906 <QEQueue_init+0x2a>
        me->head = 0U; // head index: for removing events
 8004902:	7262      	strb	r2, [r4, #9]
        me->tail = 0U; // tail index: for inserting events
 8004904:	72a2      	strb	r2, [r4, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 8004906:	3301      	adds	r3, #1
 8004908:	b2db      	uxtb	r3, r3
 800490a:	72e3      	strb	r3, [r4, #11]
    me->nMin     = me->nFree; // minimum so far
 800490c:	7323      	strb	r3, [r4, #12]

    QF_CRIT_EXIT();
 800490e:	f7ff fb61 	bl	8003fd4 <QF_crit_exit_>
}
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	08006188 	.word	0x08006188

08004918 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 8004918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491a:	0016      	movs	r6, r2
 800491c:	0004      	movs	r4, r0
 800491e:	000f      	movs	r7, r1
 8004920:	001d      	movs	r5, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004922:	f7ff fb49 	bl	8003fb8 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 8004926:	2e00      	cmp	r6, #0
 8004928:	d104      	bne.n	8004934 <QTimeEvt_ctorX+0x1c>
 800492a:	2196      	movs	r1, #150	@ 0x96
 800492c:	480a      	ldr	r0, [pc, #40]	@ (8004958 <QTimeEvt_ctorX+0x40>)

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 800492e:	0049      	lsls	r1, r1, #1
 8004930:	f7fb ff1c 	bl	800076c <Q_onError>
 8004934:	2d00      	cmp	r5, #0
 8004936:	d002      	beq.n	800493e <QTimeEvt_ctorX+0x26>
 8004938:	219b      	movs	r1, #155	@ 0x9b
 800493a:	4807      	ldr	r0, [pc, #28]	@ (8004958 <QTimeEvt_ctorX+0x40>)
 800493c:	e7f7      	b.n	800492e <QTimeEvt_ctorX+0x16>
    QF_CRIT_EXIT();
 800493e:	f7ff fb49 	bl	8003fd4 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 8004942:	0031      	movs	r1, r6
 8004944:	0020      	movs	r0, r4
 8004946:	f7ff fd49 	bl	80043dc <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 800494a:	70e5      	strb	r5, [r4, #3]
    me->next     = (QTimeEvt *)0;
 800494c:	60a5      	str	r5, [r4, #8]
    me->act      = act; // might be NULL for a time-event head
 800494e:	60e7      	str	r7, [r4, #12]
    me->ctr      = 0U;
 8004950:	6125      	str	r5, [r4, #16]
    me->interval = 0U;
 8004952:	6165      	str	r5, [r4, #20]
    me->tickRate = (uint8_t)tickRate;
 8004954:	8325      	strh	r5, [r4, #24]
    me->flags    = 0U;
}
 8004956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004958:	0800618f 	.word	0x0800618f

0800495c <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 800495c:	b570      	push	{r4, r5, r6, lr}
 800495e:	0004      	movs	r4, r0
 8004960:	0016      	movs	r6, r2
 8004962:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004964:	f7ff fb28 	bl	8003fb8 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 8004968:	6922      	ldr	r2, [r4, #16]
#endif

    uint8_t const tickRate = me->tickRate;
 800496a:	7e23      	ldrb	r3, [r4, #24]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 800496c:	2d00      	cmp	r5, #0
 800496e:	d104      	bne.n	800497a <QTimeEvt_armX+0x1e>
 8004970:	21dc      	movs	r1, #220	@ 0xdc
 8004972:	4813      	ldr	r0, [pc, #76]	@ (80049c0 <QTimeEvt_armX+0x64>)

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 8004974:	0049      	lsls	r1, r1, #1
 8004976:	f7fb fef9 	bl	800076c <Q_onError>
 800497a:	2a00      	cmp	r2, #0
 800497c:	d002      	beq.n	8004984 <QTimeEvt_armX+0x28>
 800497e:	21e1      	movs	r1, #225	@ 0xe1
 8004980:	480f      	ldr	r0, [pc, #60]	@ (80049c0 <QTimeEvt_armX+0x64>)
 8004982:	e7f7      	b.n	8004974 <QTimeEvt_armX+0x18>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 8004984:	68e2      	ldr	r2, [r4, #12]
 8004986:	2a00      	cmp	r2, #0
 8004988:	d102      	bne.n	8004990 <QTimeEvt_armX+0x34>
 800498a:	21e6      	movs	r1, #230	@ 0xe6
 800498c:	480c      	ldr	r0, [pc, #48]	@ (80049c0 <QTimeEvt_armX+0x64>)
 800498e:	e7f1      	b.n	8004974 <QTimeEvt_armX+0x18>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <QTimeEvt_armX+0x3e>
 8004994:	21eb      	movs	r1, #235	@ 0xeb
 8004996:	480a      	ldr	r0, [pc, #40]	@ (80049c0 <QTimeEvt_armX+0x64>)
 8004998:	e7ec      	b.n	8004974 <QTimeEvt_armX+0x18>

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 800499a:	2319      	movs	r3, #25
    me->ctr = (QTimeEvtCtr)nTicks;
 800499c:	6125      	str	r5, [r4, #16]
    me->interval = (QTimeEvtCtr)interval;
 800499e:	6166      	str	r6, [r4, #20]
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 80049a0:	56e3      	ldrsb	r3, [r4, r3]
 80049a2:	7e62      	ldrb	r2, [r4, #25]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	db07      	blt.n	80049b8 <QTimeEvt_armX+0x5c>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 80049a8:	2380      	movs	r3, #128	@ 0x80
 80049aa:	425b      	negs	r3, r3
 80049ac:	4313      	orrs	r3, r2
 80049ae:	7663      	strb	r3, [r4, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 80049b0:	4b04      	ldr	r3, [pc, #16]	@ (80049c4 <QTimeEvt_armX+0x68>)
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	60a2      	str	r2, [r4, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 80049b6:	60dc      	str	r4, [r3, #12]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 80049b8:	f7ff fb0c 	bl	8003fd4 <QF_crit_exit_>
}
 80049bc:	bd70      	pop	{r4, r5, r6, pc}
 80049be:	46c0      	nop			@ (mov r8, r8)
 80049c0:	0800618f 	.word	0x0800618f
 80049c4:	20000834 	.word	0x20000834

080049c8 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 80049c8:	b510      	push	{r4, lr}
 80049ca:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80049cc:	f7ff faf4 	bl	8003fb8 <QF_crit_entry_>
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
    if (ctr != 0U) {
 80049d0:	6923      	ldr	r3, [r4, #16]
 80049d2:	2140      	movs	r1, #64	@ 0x40
 80049d4:	7e62      	ldrb	r2, [r4, #25]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d008      	beq.n	80049ec <QTimeEvt_disarm+0x24>
        wasArmed = true;
        me->flags |= QTE_FLAG_WAS_DISARMED;
        me->ctr = 0U; // schedule removal from the list
 80049da:	2300      	movs	r3, #0
        me->flags |= QTE_FLAG_WAS_DISARMED;
 80049dc:	4311      	orrs	r1, r2
 80049de:	7661      	strb	r1, [r4, #25]
        me->ctr = 0U; // schedule removal from the list
 80049e0:	6123      	str	r3, [r4, #16]
        wasArmed = true;
 80049e2:	2401      	movs	r4, #1
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80049e4:	f7ff faf6 	bl	8003fd4 <QF_crit_exit_>

    return wasArmed;
}
 80049e8:	0020      	movs	r0, r4
 80049ea:	bd10      	pop	{r4, pc}
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 80049ec:	438a      	bics	r2, r1
 80049ee:	7662      	strb	r2, [r4, #25]
    bool wasArmed = false;
 80049f0:	001c      	movs	r4, r3
 80049f2:	e7f7      	b.n	80049e4 <QTimeEvt_disarm+0x1c>

080049f4 <QTimeEvt_init>:
    for (uint_fast8_t tickRate = 0U;
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 80049f4:	2300      	movs	r3, #0
void QTimeEvt_init(void) {
 80049f6:	b510      	push	{r4, lr}
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 80049f8:	2204      	movs	r2, #4
 80049fa:	0019      	movs	r1, r3
 80049fc:	4801      	ldr	r0, [pc, #4]	@ (8004a04 <QTimeEvt_init+0x10>)
 80049fe:	f7ff ff8b 	bl	8004918 <QTimeEvt_ctorX>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 8004a02:	bd10      	pop	{r4, pc}
 8004a04:	20000834 	.word	0x20000834

08004a08 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 8004a08:	0003      	movs	r3, r0
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
    if (me->interval != 0U) { // periodic time evt?
 8004a0a:	695a      	ldr	r2, [r3, #20]
{
 8004a0c:	0008      	movs	r0, r1
        me->ctr = me->interval; // rearm the time event
 8004a0e:	611a      	str	r2, [r3, #16]
    if (me->interval != 0U) { // periodic time evt?
 8004a10:	2a00      	cmp	r2, #0
 8004a12:	d001      	beq.n	8004a18 <QTimeEvt_expire_+0x10>
        prev = me; // advance to this time event
 8004a14:	0018      	movs	r0, r3
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
}
 8004a16:	4770      	bx	lr
        prev->next = me->next;
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	608a      	str	r2, [r1, #8]
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004a1c:	217f      	movs	r1, #127	@ 0x7f
 8004a1e:	7e5a      	ldrb	r2, [r3, #25]
 8004a20:	400a      	ands	r2, r1
 8004a22:	765a      	strb	r2, [r3, #25]
    return prev;
 8004a24:	e7f7      	b.n	8004a16 <QTimeEvt_expire_+0xe>
	...

08004a28 <QTimeEvt_tick_>:
{
 8004a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2a:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8004a2c:	f7ff fac4 	bl	8003fb8 <QF_crit_entry_>
    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 8004a30:	4d1e      	ldr	r5, [pc, #120]	@ (8004aac <QTimeEvt_tick_+0x84>)
 8004a32:	002e      	movs	r6, r5
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 8004a34:	2c00      	cmp	r4, #0
 8004a36:	d004      	beq.n	8004a42 <QTimeEvt_tick_+0x1a>
 8004a38:	21c8      	movs	r1, #200	@ 0xc8
 8004a3a:	481d      	ldr	r0, [pc, #116]	@ (8004ab0 <QTimeEvt_tick_+0x88>)
 8004a3c:	0089      	lsls	r1, r1, #2
 8004a3e:	f7fb fe95 	bl	800076c <Q_onError>
        QTimeEvt *te = prev->next; // advance down the time evt. list
 8004a42:	68ac      	ldr	r4, [r5, #8]
        if (te == (QTimeEvt *)0) { // end of the list?
 8004a44:	2c00      	cmp	r4, #0
 8004a46:	d105      	bne.n	8004a54 <QTimeEvt_tick_+0x2c>
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 8004a48:	68f4      	ldr	r4, [r6, #12]
            if (te == (void *)0) { // no newly-armed time events?
 8004a4a:	2c00      	cmp	r4, #0
 8004a4c:	d02a      	beq.n	8004aa4 <QTimeEvt_tick_+0x7c>
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 8004a4e:	2300      	movs	r3, #0
            prev->next = te;
 8004a50:	60ac      	str	r4, [r5, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 8004a52:	60f3      	str	r3, [r6, #12]
        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 8004a54:	6923      	ldr	r3, [r4, #16]
        if (ctr == 0U) { // time event scheduled for removal?
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10c      	bne.n	8004a74 <QTimeEvt_tick_+0x4c>
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004a5a:	227f      	movs	r2, #127	@ 0x7f
            prev->next = te->next;
 8004a5c:	68a3      	ldr	r3, [r4, #8]
 8004a5e:	60ab      	str	r3, [r5, #8]
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004a60:	7e63      	ldrb	r3, [r4, #25]
 8004a62:	4013      	ands	r3, r2
 8004a64:	7663      	strb	r3, [r4, #25]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004a66:	f7ff fab5 	bl	8003fd4 <QF_crit_exit_>
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004a6a:	002c      	movs	r4, r5
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 8004a6c:	f7ff faa4 	bl	8003fb8 <QF_crit_entry_>
    for (;;) {
 8004a70:	0025      	movs	r5, r4
 8004a72:	e7e6      	b.n	8004a42 <QTimeEvt_tick_+0x1a>
        else if (ctr == 1U) { // is time event about to expire?
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d110      	bne.n	8004a9a <QTimeEvt_tick_+0x72>
            QActive * const act = (QActive *)te->act;
 8004a78:	68e7      	ldr	r7, [r4, #12]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004a7a:	0029      	movs	r1, r5
 8004a7c:	003a      	movs	r2, r7
 8004a7e:	2300      	movs	r3, #0
 8004a80:	0020      	movs	r0, r4
 8004a82:	f7ff ffc1 	bl	8004a08 <QTimeEvt_expire_>
 8004a86:	0005      	movs	r5, r0
            QF_CRIT_EXIT(); // exit crit. section before posting
 8004a88:	f7ff faa4 	bl	8003fd4 <QF_crit_exit_>
            QACTIVE_POST(act, &te->super, sender);
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	0021      	movs	r1, r4
 8004a90:	0038      	movs	r0, r7
 8004a92:	4a08      	ldr	r2, [pc, #32]	@ (8004ab4 <QTimeEvt_tick_+0x8c>)
 8004a94:	f7ff fcba 	bl	800440c <QActive_post_>
 8004a98:	e7e7      	b.n	8004a6a <QTimeEvt_tick_+0x42>
            --ctr; // decrement the tick counter
 8004a9a:	3b01      	subs	r3, #1
            te->ctr = ctr; // update the member original
 8004a9c:	6123      	str	r3, [r4, #16]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004a9e:	f7ff fa99 	bl	8003fd4 <QF_crit_exit_>
 8004aa2:	e7e3      	b.n	8004a6c <QTimeEvt_tick_+0x44>
    QF_CRIT_EXIT();
 8004aa4:	f7ff fa96 	bl	8003fd4 <QF_crit_exit_>
}
 8004aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aaa:	46c0      	nop			@ (mov r8, r8)
 8004aac:	20000834 	.word	0x20000834
 8004ab0:	0800618f 	.word	0x0800618f
 8004ab4:	0000ffff 	.word	0x0000ffff

08004ab8 <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004ab8:	b510      	push	{r4, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8004aba:	4c0a      	ldr	r4, [pc, #40]	@ (8004ae4 <QK_sched_+0x2c>)
 8004abc:	0020      	movs	r0, r4
 8004abe:	f7ff fef4 	bl	80048aa <QPSet_notEmpty>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d101      	bne.n	8004aca <QK_sched_+0x12>
    uint8_t p = 0U; // assume NO activation needed
 8004ac6:	2000      	movs	r0, #0
            }
        }
    }

    return p; // the next priority or 0
}
 8004ac8:	bd10      	pop	{r4, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004aca:	0020      	movs	r0, r4
 8004acc:	f7ff ff00 	bl	80048d0 <QPSet_findMax>
        if (p <= QK_priv_.actThre) {
 8004ad0:	79a3      	ldrb	r3, [r4, #6]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004ad2:	b2c0      	uxtb	r0, r0
        if (p <= QK_priv_.actThre) {
 8004ad4:	4283      	cmp	r3, r0
 8004ad6:	d2f6      	bcs.n	8004ac6 <QK_sched_+0xe>
            if (p <= QK_priv_.lockCeil) {
 8004ad8:	79e3      	ldrb	r3, [r4, #7]
 8004ada:	4283      	cmp	r3, r0
 8004adc:	d2f3      	bcs.n	8004ac6 <QK_sched_+0xe>
                QK_priv_.nextPrio = p; // next AO to run
 8004ade:	7160      	strb	r0, [r4, #5]
 8004ae0:	e7f2      	b.n	8004ac8 <QK_sched_+0x10>
 8004ae2:	46c0      	nop			@ (mov r8, r8)
 8004ae4:	20000850 	.word	0x20000850

08004ae8 <QK_sched_act_>:
    uint_fast8_t const pthre_in)
{
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004ae8:	6943      	ldr	r3, [r0, #20]
{
 8004aea:	b570      	push	{r4, r5, r6, lr}
 8004aec:	000d      	movs	r5, r1
 8004aee:	4c0c      	ldr	r4, [pc, #48]	@ (8004b20 <QK_sched_act_+0x38>)
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d103      	bne.n	8004afc <QK_sched_act_+0x14>
        QPSet_remove(&QK_priv_.readySet, p);
 8004af4:	7b01      	ldrb	r1, [r0, #12]
 8004af6:	0020      	movs	r0, r4
 8004af8:	f7ff fee3 	bl	80048c2 <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8004afc:	0020      	movs	r0, r4
 8004afe:	f7ff fecf 	bl	80048a0 <QPSet_isEmpty>
 8004b02:	2800      	cmp	r0, #0
 8004b04:	d001      	beq.n	8004b0a <QK_sched_act_+0x22>
        p = 0U; // no activation needed
 8004b06:	2000      	movs	r0, #0
            }
        }
    }

    return p;
}
 8004b08:	bd70      	pop	{r4, r5, r6, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004b0a:	0020      	movs	r0, r4
 8004b0c:	f7ff fee0 	bl	80048d0 <QPSet_findMax>
        if (p <= pthre_in) {
 8004b10:	b2c3      	uxtb	r3, r0
 8004b12:	429d      	cmp	r5, r3
 8004b14:	d2f7      	bcs.n	8004b06 <QK_sched_act_+0x1e>
            if (p <= QK_priv_.lockCeil) {
 8004b16:	79e3      	ldrb	r3, [r4, #7]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004b18:	b2c0      	uxtb	r0, r0
            if (p <= QK_priv_.lockCeil) {
 8004b1a:	4283      	cmp	r3, r0
 8004b1c:	d2f3      	bcs.n	8004b06 <QK_sched_act_+0x1e>
 8004b1e:	e7f3      	b.n	8004b08 <QK_sched_act_+0x20>
 8004b20:	20000850 	.word	0x20000850

08004b24 <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 8004b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004b26:	4b24      	ldr	r3, [pc, #144]	@ (8004bb8 <QK_activate_+0x94>)
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 8004b28:	795c      	ldrb	r4, [r3, #5]
    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004b2a:	791e      	ldrb	r6, [r3, #4]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 8004b2c:	1e62      	subs	r2, r4, #1
 8004b2e:	2a1f      	cmp	r2, #31
 8004b30:	d903      	bls.n	8004b3a <QK_activate_+0x16>
 8004b32:	2182      	movs	r1, #130	@ 0x82
 8004b34:	4821      	ldr	r0, [pc, #132]	@ (8004bbc <QK_activate_+0x98>)
    uint8_t pthre_in = 0U; // assume preempting the idle thread
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
        QActive const * const a = QActive_registry_[prio_in];

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004b36:	0089      	lsls	r1, r1, #2
 8004b38:	e003      	b.n	8004b42 <QK_activate_+0x1e>
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8004b3a:	42a6      	cmp	r6, r4
 8004b3c:	d303      	bcc.n	8004b46 <QK_activate_+0x22>
 8004b3e:	481f      	ldr	r0, [pc, #124]	@ (8004bbc <QK_activate_+0x98>)
 8004b40:	491f      	ldr	r1, [pc, #124]	@ (8004bc0 <QK_activate_+0x9c>)
 8004b42:	f7fb fe13 	bl	800076c <Q_onError>
    QK_priv_.nextPrio = 0U; // clear for the next time
 8004b46:	2200      	movs	r2, #0
 8004b48:	715a      	strb	r2, [r3, #5]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8004b4a:	4296      	cmp	r6, r2
 8004b4c:	d011      	beq.n	8004b72 <QK_activate_+0x4e>
        QActive const * const a = QActive_registry_[prio_in];
 8004b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc4 <QK_activate_+0xa0>)
 8004b50:	00b2      	lsls	r2, r6, #2
 8004b52:	58d3      	ldr	r3, [r2, r3]
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d102      	bne.n	8004b5e <QK_activate_+0x3a>
 8004b58:	2187      	movs	r1, #135	@ 0x87
 8004b5a:	4818      	ldr	r0, [pc, #96]	@ (8004bbc <QK_activate_+0x98>)
 8004b5c:	e7eb      	b.n	8004b36 <QK_activate_+0x12>

        pthre_in = a->pthre;
 8004b5e:	7b5b      	ldrb	r3, [r3, #13]
 8004b60:	9300      	str	r3, [sp, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8004b62:	4b18      	ldr	r3, [pc, #96]	@ (8004bc4 <QK_activate_+0xa0>)
 8004b64:	00a2      	lsls	r2, r4, #2
 8004b66:	58d5      	ldr	r5, [r2, r3]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8004b68:	2d00      	cmp	r5, #0
 8004b6a:	d104      	bne.n	8004b76 <QK_activate_+0x52>
 8004b6c:	4813      	ldr	r0, [pc, #76]	@ (8004bbc <QK_activate_+0x98>)
 8004b6e:	4916      	ldr	r1, [pc, #88]	@ (8004bc8 <QK_activate_+0xa4>)
 8004b70:	e7e7      	b.n	8004b42 <QK_activate_+0x1e>
    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8004b72:	9600      	str	r6, [sp, #0]
 8004b74:	e7f5      	b.n	8004b62 <QK_activate_+0x3e>
        uint8_t const pthre = a->pthre;
 8004b76:	7b6b      	ldrb	r3, [r5, #13]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8004b78:	4f0f      	ldr	r7, [pc, #60]	@ (8004bb8 <QK_activate_+0x94>)
        QK_priv_.actThre = pthre;
 8004b7a:	71bb      	strb	r3, [r7, #6]
        QK_priv_.actPrio = p;
 8004b7c:	713c      	strb	r4, [r7, #4]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8004b7e:	f7ff fa0d 	bl	8003f9c <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 8004b82:	0028      	movs	r0, r5
 8004b84:	f7ff fc9a 	bl	80044bc <QActive_get_>
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	0022      	movs	r2, r4
 8004b8c:	0001      	movs	r1, r0
 8004b8e:	685b      	ldr	r3, [r3, #4]
        QEvt const * const e = QActive_get_(a);
 8004b90:	9001      	str	r0, [sp, #4]
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004b92:	0028      	movs	r0, r5
 8004b94:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 8004b96:	9801      	ldr	r0, [sp, #4]
 8004b98:	f7ff fd44 	bl	8004624 <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8004b9c:	f7ff f9f0 	bl	8003f80 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8004ba0:	0028      	movs	r0, r5
 8004ba2:	9900      	ldr	r1, [sp, #0]
 8004ba4:	f7ff ffa0 	bl	8004ae8 <QK_sched_act_>
 8004ba8:	b2c4      	uxtb	r4, r0

    } while (p != 0U);
 8004baa:	2c00      	cmp	r4, #0
 8004bac:	d1d9      	bne.n	8004b62 <QK_activate_+0x3e>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
    QK_priv_.actThre = pthre_in;
 8004bae:	9b00      	ldr	r3, [sp, #0]
    QK_priv_.actPrio = prio_in;
 8004bb0:	713e      	strb	r6, [r7, #4]
    QK_priv_.actThre = pthre_in;
 8004bb2:	71bb      	strb	r3, [r7, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8004bb4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	20000850 	.word	0x20000850
 8004bbc:	08006197 	.word	0x08006197
 8004bc0:	00000212 	.word	0x00000212
 8004bc4:	200007b0 	.word	0x200007b0
 8004bc8:	0000023a 	.word	0x0000023a

08004bcc <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004bcc:	2221      	movs	r2, #33	@ 0x21
void QF_init(void) {
 8004bce:	b510      	push	{r4, lr}
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004bd0:	4b03      	ldr	r3, [pc, #12]	@ (8004be0 <QF_init+0x14>)
 8004bd2:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 8004bd4:	f7ff ff0e 	bl	80049f4 <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8004bd8:	f7ff fa0a 	bl	8003ff0 <QK_init>
#endif
}
 8004bdc:	bd10      	pop	{r4, pc}
 8004bde:	46c0      	nop			@ (mov r8, r8)
 8004be0:	20000850 	.word	0x20000850

08004be4 <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 8004be4:	b510      	push	{r4, lr}
    QF_INT_DISABLE();
 8004be6:	f7ff f9cb 	bl	8003f80 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8004bea:	2200      	movs	r2, #0
 8004bec:	4b07      	ldr	r3, [pc, #28]	@ (8004c0c <QF_run+0x28>)
 8004bee:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8004bf0:	f7ff ff62 	bl	8004ab8 <QK_sched_>
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	d001      	beq.n	8004bfc <QF_run+0x18>
        QK_activate_();
 8004bf8:	f7ff ff94 	bl	8004b24 <QK_activate_>
    }

    QF_INT_ENABLE();
 8004bfc:	f7ff f9ce 	bl	8003f9c <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8004c00:	f7fc f8a8 	bl	8000d54 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 8004c04:	f7fc f8ea 	bl	8000ddc <QK_onIdle>
    for (;;) { // QK idle loop...
 8004c08:	e7fc      	b.n	8004c04 <QF_run+0x20>
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	20000850 	.word	0x20000850

08004c10 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 8004c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c12:	0004      	movs	r4, r0
 8004c14:	001e      	movs	r6, r3
 8004c16:	000f      	movs	r7, r1
 8004c18:	0015      	movs	r5, r2
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004c1a:	f7ff f9cd 	bl	8003fb8 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 8004c1e:	6823      	ldr	r3, [r4, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d104      	bne.n	8004c2e <QActive_start+0x1e>
 8004c24:	21e1      	movs	r1, #225	@ 0xe1
 8004c26:	4813      	ldr	r0, [pc, #76]	@ (8004c74 <QActive_start+0x64>)
 8004c28:	0089      	lsls	r1, r1, #2

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 8004c2a:	f7fb fd9f 	bl	800076c <Q_onError>
 8004c2e:	9b06      	ldr	r3, [sp, #24]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <QActive_start+0x2a>
 8004c34:	480f      	ldr	r0, [pc, #60]	@ (8004c74 <QActive_start+0x64>)
 8004c36:	4910      	ldr	r1, [pc, #64]	@ (8004c78 <QActive_start+0x68>)
 8004c38:	e7f7      	b.n	8004c2a <QActive_start+0x1a>
    QF_CRIT_EXIT();
 8004c3a:	f7ff f9cb 	bl	8003fd4 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
    QActive_register_(me); // register this AO with the framework
 8004c3e:	0020      	movs	r0, r4
    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8004c40:	81a7      	strh	r7, [r4, #12]
    QActive_register_(me); // register this AO with the framework
 8004c42:	f7ff fddf 	bl	8004804 <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 8004c46:	0020      	movs	r0, r4
 8004c48:	0032      	movs	r2, r6
 8004c4a:	0029      	movs	r1, r5
 8004c4c:	3014      	adds	r0, #20
 8004c4e:	f7ff fe45 	bl	80048dc <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	0020      	movs	r0, r4
 8004c56:	7b22      	ldrb	r2, [r4, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	9908      	ldr	r1, [sp, #32]
 8004c5c:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 8004c5e:	f7ff f9ab 	bl	8003fb8 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 8004c62:	f7ff ff29 	bl	8004ab8 <QK_sched_>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	d001      	beq.n	8004c6e <QActive_start+0x5e>
        QK_activate_();
 8004c6a:	f7ff ff5b 	bl	8004b24 <QK_activate_>
    }
    QF_CRIT_EXIT();
 8004c6e:	f7ff f9b1 	bl	8003fd4 <QF_crit_exit_>
}
 8004c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c74:	08006197 	.word	0x08006197
 8004c78:	0000038e 	.word	0x0000038e

08004c7c <LL_SPI_Transmit>:
// ============================================================================



// Simple SPI transmit using LL
void LL_SPI_Transmit(SPI_TypeDef *SPIx, uint8_t *data, uint16_t size) {
 8004c7c:	b570      	push	{r4, r5, r6, lr}
    for (uint16_t i = 0; i < size; i++) {
 8004c7e:	2300      	movs	r3, #0
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004c80:	2502      	movs	r5, #2
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004c82:	2601      	movs	r6, #1
 8004c84:	b29c      	uxth	r4, r3
 8004c86:	4294      	cmp	r4, r2
 8004c88:	d304      	bcc.n	8004c94 <LL_SPI_Transmit+0x18>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(const SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004c8a:	2380      	movs	r3, #128	@ 0x80
 8004c8c:	6882      	ldr	r2, [r0, #8]
 8004c8e:	421a      	tst	r2, r3
 8004c90:	d1fc      	bne.n	8004c8c <LL_SPI_Transmit+0x10>
        (void)LL_SPI_ReceiveData8(SPIx);  // Dummy read
    }

    // Wait until SPI is not busy
    while (LL_SPI_IsActiveFlag_BSY(SPIx));
}
 8004c92:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004c94:	6884      	ldr	r4, [r0, #8]
 8004c96:	422c      	tst	r4, r5
 8004c98:	d0fc      	beq.n	8004c94 <LL_SPI_Transmit+0x18>
        LL_SPI_TransmitData8(SPIx, data[i]);
 8004c9a:	5ccc      	ldrb	r4, [r1, r3]
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 8004c9c:	7304      	strb	r4, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004c9e:	6884      	ldr	r4, [r0, #8]
 8004ca0:	4234      	tst	r4, r6
 8004ca2:	d0fc      	beq.n	8004c9e <LL_SPI_Transmit+0x22>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004ca4:	7b04      	ldrb	r4, [r0, #12]
    for (uint16_t i = 0; i < size; i++) {
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	e7ec      	b.n	8004c84 <LL_SPI_Transmit+0x8>
	...

08004cac <csn_high>:
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004cac:	2202      	movs	r2, #2
 8004cae:	4b01      	ldr	r3, [pc, #4]	@ (8004cb4 <csn_high+0x8>)
 8004cb0:	619a      	str	r2, [r3, #24]
// GPIO FUNCTIONS (Already LL compatible, just update if needed)
// ============================================================================

void csn_high(void) {
    LL_GPIO_SetOutputPin(csn_gpio_port, csn_gpio_pin);
}
 8004cb2:	4770      	bx	lr
 8004cb4:	50000400 	.word	0x50000400

08004cb8 <ce_high>:
 8004cb8:	2201      	movs	r2, #1
 8004cba:	4b01      	ldr	r3, [pc, #4]	@ (8004cc0 <ce_high+0x8>)
 8004cbc:	619a      	str	r2, [r3, #24]
    LL_GPIO_ResetOutputPin(csn_gpio_port, csn_gpio_pin);
}

void ce_high(void) {
    LL_GPIO_SetOutputPin(ce_gpio_port, ce_gpio_pin);
}
 8004cbe:	4770      	bx	lr
 8004cc0:	50000400 	.word	0x50000400

08004cc4 <ce_low>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	4b01      	ldr	r3, [pc, #4]	@ (8004ccc <ce_low+0x8>)
 8004cc8:	629a      	str	r2, [r3, #40]	@ 0x28

void ce_low(void) {
    LL_GPIO_ResetOutputPin(ce_gpio_port, ce_gpio_pin);
}
 8004cca:	4770      	bx	lr
 8004ccc:	50000400 	.word	0x50000400

08004cd0 <nrf24_w_reg>:

// ============================================================================
// MODIFIED NRF24 FUNCTIONS (Using LL SPI)
// ============================================================================

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size) {
 8004cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cd2:	b085      	sub	sp, #20
    uint8_t cmd = W_REGISTER | reg;
 8004cd4:	ab02      	add	r3, sp, #8
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size) {
 8004cd6:	9101      	str	r1, [sp, #4]
    uint8_t cmd = W_REGISTER | reg;
 8004cd8:	1dd9      	adds	r1, r3, #7
 8004cda:	2320      	movs	r3, #32
 8004cdc:	2702      	movs	r7, #2
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size) {
 8004cde:	0015      	movs	r5, r2
 8004ce0:	4e08      	ldr	r6, [pc, #32]	@ (8004d04 <nrf24_w_reg+0x34>)

    csn_low();
    LL_SPI_Transmit(SPIX, &cmd, 1);
 8004ce2:	4c09      	ldr	r4, [pc, #36]	@ (8004d08 <nrf24_w_reg+0x38>)
    uint8_t cmd = W_REGISTER | reg;
 8004ce4:	4303      	orrs	r3, r0
 8004ce6:	700b      	strb	r3, [r1, #0]
    LL_SPI_Transmit(SPIX, &cmd, 1);
 8004ce8:	0020      	movs	r0, r4
 8004cea:	2201      	movs	r2, #1
 8004cec:	62b7      	str	r7, [r6, #40]	@ 0x28
 8004cee:	f7ff ffc5 	bl	8004c7c <LL_SPI_Transmit>
    LL_SPI_Transmit(SPIX, data, size);
 8004cf2:	002a      	movs	r2, r5
 8004cf4:	0020      	movs	r0, r4
 8004cf6:	9901      	ldr	r1, [sp, #4]
 8004cf8:	f7ff ffc0 	bl	8004c7c <LL_SPI_Transmit>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004cfc:	61b7      	str	r7, [r6, #24]
    csn_high();
}
 8004cfe:	b005      	add	sp, #20
 8004d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	50000400 	.word	0x50000400
 8004d08:	40013000 	.word	0x40013000

08004d0c <SPI_WriteByte>:
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	6882      	ldr	r2, [r0, #8]
 8004d10:	421a      	tst	r2, r3
 8004d12:	d0fc      	beq.n	8004d0e <SPI_WriteByte+0x2>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d14:	2301      	movs	r3, #1
  *spidr = TxData;
 8004d16:	7301      	strb	r1, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d18:	6882      	ldr	r2, [r0, #8]
 8004d1a:	421a      	tst	r2, r3
 8004d1c:	d0fc      	beq.n	8004d18 <SPI_WriteByte+0xc>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004d1e:	7b03      	ldrb	r3, [r0, #12]
    LL_SPI_TransmitData8(SPIx, byte);

    // Wait until RX buffer full (dummy read)
    while(!LL_SPI_IsActiveFlag_RXNE(SPIx));
    (void)LL_SPI_ReceiveData8(SPIx); // discard received byte
}
 8004d20:	4770      	bx	lr

08004d22 <SPI_ReadByte>:
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004d22:	2302      	movs	r3, #2
 8004d24:	6882      	ldr	r2, [r0, #8]
 8004d26:	421a      	tst	r2, r3
 8004d28:	d0fc      	beq.n	8004d24 <SPI_ReadByte+0x2>
  *spidr = TxData;
 8004d2a:	23ff      	movs	r3, #255	@ 0xff
 8004d2c:	7303      	strb	r3, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d2e:	3bfe      	subs	r3, #254	@ 0xfe
 8004d30:	6882      	ldr	r2, [r0, #8]
 8004d32:	421a      	tst	r2, r3
 8004d34:	d0fc      	beq.n	8004d30 <SPI_ReadByte+0xe>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004d36:	7b00      	ldrb	r0, [r0, #12]
 8004d38:	b2c0      	uxtb	r0, r0
    LL_SPI_TransmitData8(SPIx, 0xFF);

    // Wait until RX buffer full
    while(!LL_SPI_IsActiveFlag_RXNE(SPIx));
    return LL_SPI_ReceiveData8(SPIx);
}
 8004d3a:	4770      	bx	lr

08004d3c <nrf24_r_reg>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004d3c:	2302      	movs	r3, #2



uint8_t nrf24_r_reg(uint8_t reg, uint8_t size)
{
 8004d3e:	b570      	push	{r4, r5, r6, lr}
 8004d40:	4e0b      	ldr	r6, [pc, #44]	@ (8004d70 <nrf24_r_reg+0x34>)
 8004d42:	000c      	movs	r4, r1
 8004d44:	62b3      	str	r3, [r6, #40]	@ 0x28
    uint8_t cmd = R_REGISTER | reg;
    uint8_t data = 0;

    csn_low();
    SPI_WriteByte(SPIX, cmd);  // send register address
 8004d46:	0001      	movs	r1, r0
 8004d48:	480a      	ldr	r0, [pc, #40]	@ (8004d74 <nrf24_r_reg+0x38>)
 8004d4a:	f7ff ffdf 	bl	8004d0c <SPI_WriteByte>

    if (size == 1) {
 8004d4e:	2c01      	cmp	r4, #1
 8004d50:	d008      	beq.n	8004d64 <nrf24_r_reg+0x28>
 8004d52:	2500      	movs	r5, #0
    uint8_t data = 0;
 8004d54:	0028      	movs	r0, r5
        data = SPI_ReadByte(SPIX);
    } else {
        for (uint8_t i = 0; i < size; i++) {
 8004d56:	42a5      	cmp	r5, r4
 8004d58:	d007      	beq.n	8004d6a <nrf24_r_reg+0x2e>
            data = SPI_ReadByte(SPIX); // or fill buffer
 8004d5a:	4806      	ldr	r0, [pc, #24]	@ (8004d74 <nrf24_r_reg+0x38>)
 8004d5c:	f7ff ffe1 	bl	8004d22 <SPI_ReadByte>
        for (uint8_t i = 0; i < size; i++) {
 8004d60:	3501      	adds	r5, #1
 8004d62:	e7f8      	b.n	8004d56 <nrf24_r_reg+0x1a>
        data = SPI_ReadByte(SPIX);
 8004d64:	4803      	ldr	r0, [pc, #12]	@ (8004d74 <nrf24_r_reg+0x38>)
 8004d66:	f7ff ffdc 	bl	8004d22 <SPI_ReadByte>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	61b3      	str	r3, [r6, #24]
        }
    }

    csn_high();
    return data;
}
 8004d6e:	bd70      	pop	{r4, r5, r6, pc}
 8004d70:	50000400 	.word	0x50000400
 8004d74:	40013000 	.word	0x40013000

08004d78 <nrf24_w_spec_cmd>:


void nrf24_w_spec_cmd(uint8_t cmd) {
 8004d78:	b507      	push	{r0, r1, r2, lr}
 8004d7a:	466b      	mov	r3, sp
 8004d7c:	1dd9      	adds	r1, r3, #7
 8004d7e:	7008      	strb	r0, [r1, #0]
    LL_SPI_Transmit(SPIX, &cmd, 1);
 8004d80:	2201      	movs	r2, #1
 8004d82:	4802      	ldr	r0, [pc, #8]	@ (8004d8c <nrf24_w_spec_cmd+0x14>)
 8004d84:	f7ff ff7a 	bl	8004c7c <LL_SPI_Transmit>
}
 8004d88:	bd07      	pop	{r0, r1, r2, pc}
 8004d8a:	46c0      	nop			@ (mov r8, r8)
 8004d8c:	40013000 	.word	0x40013000

08004d90 <nrf24_r_status>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004d90:	2102      	movs	r1, #2
 8004d92:	4a0b      	ldr	r2, [pc, #44]	@ (8004dc0 <nrf24_r_status+0x30>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004d94:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <nrf24_r_status+0x34>)

void nrf24_r_spec_reg(uint8_t *data, uint8_t size) {
    LL_SPI_Receive(SPIX, data, size);
}

uint8_t nrf24_r_status(void) {
 8004d96:	b510      	push	{r4, lr}
 8004d98:	6291      	str	r1, [r2, #40]	@ 0x28
 8004d9a:	6898      	ldr	r0, [r3, #8]
 8004d9c:	4208      	tst	r0, r1
 8004d9e:	d0fc      	beq.n	8004d9a <nrf24_r_status+0xa>
  *spidr = TxData;
 8004da0:	21ff      	movs	r1, #255	@ 0xff
 8004da2:	7319      	strb	r1, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004da4:	39fe      	subs	r1, #254	@ 0xfe
 8004da6:	6898      	ldr	r0, [r3, #8]
 8004da8:	4208      	tst	r0, r1
 8004daa:	d0fc      	beq.n	8004da6 <nrf24_r_status+0x16>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004dac:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004dae:	7b18      	ldrb	r0, [r3, #12]
 8004db0:	b2c0      	uxtb	r0, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004db2:	689c      	ldr	r4, [r3, #8]
 8004db4:	420c      	tst	r4, r1
 8004db6:	d1fc      	bne.n	8004db2 <nrf24_r_status+0x22>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004db8:	2302      	movs	r3, #2
 8004dba:	6193      	str	r3, [r2, #24]
    csn_low();
    LL_SPI_TransmitReceive(SPIX, &cmd, &data, 1);
    csn_high();

    return data;
}
 8004dbc:	bd10      	pop	{r4, pc}
 8004dbe:	46c0      	nop			@ (mov r8, r8)
 8004dc0:	50000400 	.word	0x50000400
 8004dc4:	40013000 	.word	0x40013000

08004dc8 <nrf24_pwr_up>:





void nrf24_pwr_up(void){
 8004dc8:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_reg(CONFIG, 1);
 8004dca:	2101      	movs	r1, #1
 8004dcc:	2000      	movs	r0, #0
 8004dce:	f7ff ffb5 	bl	8004d3c <nrf24_r_reg>

	data |= (1 << PWR_UP);
 8004dd2:	466b      	mov	r3, sp
 8004dd4:	1dd9      	adds	r1, r3, #7
 8004dd6:	2302      	movs	r3, #2

	nrf24_w_reg(CONFIG, &data, 1);
 8004dd8:	2201      	movs	r2, #1
	data |= (1 << PWR_UP);
 8004dda:	4303      	orrs	r3, r0
	nrf24_w_reg(CONFIG, &data, 1);
 8004ddc:	2000      	movs	r0, #0
	data |= (1 << PWR_UP);
 8004dde:	700b      	strb	r3, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 8004de0:	f7ff ff76 	bl	8004cd0 <nrf24_w_reg>
}
 8004de4:	bd07      	pop	{r0, r1, r2, pc}

08004de6 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8004de6:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;

	data = nrf24_r_reg(RF_SETUP, 1);
 8004de8:	2101      	movs	r1, #1
void nrf24_tx_pwr(uint8_t pwr){
 8004dea:	0004      	movs	r4, r0
	data = nrf24_r_reg(RF_SETUP, 1);
 8004dec:	2006      	movs	r0, #6
 8004dee:	f7ff ffa5 	bl	8004d3c <nrf24_r_reg>

	data &= 184;

	data |= (pwr << RF_PWR);
 8004df2:	466b      	mov	r3, sp
 8004df4:	1dd9      	adds	r1, r3, #7
	data &= 184;
 8004df6:	2347      	movs	r3, #71	@ 0x47
	data |= (pwr << RF_PWR);
 8004df8:	0064      	lsls	r4, r4, #1
	data &= 184;
 8004dfa:	4398      	bics	r0, r3
	data |= (pwr << RF_PWR);
 8004dfc:	4320      	orrs	r0, r4
 8004dfe:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004e00:	2201      	movs	r2, #1
 8004e02:	2006      	movs	r0, #6
 8004e04:	f7ff ff64 	bl	8004cd0 <nrf24_w_reg>
}
 8004e08:	bd13      	pop	{r0, r1, r4, pc}

08004e0a <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8004e0a:	b513      	push	{r0, r1, r4, lr}
 8004e0c:	0004      	movs	r4, r0
	uint8_t data = 0;

	data = nrf24_r_reg(RF_SETUP, 1);
 8004e0e:	2101      	movs	r1, #1
 8004e10:	2006      	movs	r0, #6
 8004e12:	f7ff ff93 	bl	8004d3c <nrf24_r_reg>

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8004e16:	23d7      	movs	r3, #215	@ 0xd7
 8004e18:	4018      	ands	r0, r3

	if(bps == _2mbps){
		data |= (1 << RF_DR_HIGH);
 8004e1a:	3bcf      	subs	r3, #207	@ 0xcf
	if(bps == _2mbps){
 8004e1c:	2c01      	cmp	r4, #1
 8004e1e:	d002      	beq.n	8004e26 <nrf24_data_rate+0x1c>
	}else if(bps == _250kbps){
 8004e20:	2c02      	cmp	r4, #2
 8004e22:	d101      	bne.n	8004e28 <nrf24_data_rate+0x1e>
		data |= (1 << RF_DR_LOW);
 8004e24:	2320      	movs	r3, #32
 8004e26:	4318      	orrs	r0, r3
		data |= (1 << RF_DR_HIGH);
 8004e28:	466b      	mov	r3, sp
 8004e2a:	1dd9      	adds	r1, r3, #7
 8004e2c:	7008      	strb	r0, [r1, #0]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004e2e:	2201      	movs	r2, #1
 8004e30:	2006      	movs	r0, #6
 8004e32:	f7ff ff4d 	bl	8004cd0 <nrf24_w_reg>
}
 8004e36:	bd13      	pop	{r0, r1, r4, pc}

08004e38 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8004e38:	b507      	push	{r0, r1, r2, lr}
 8004e3a:	466b      	mov	r3, sp
 8004e3c:	1dd9      	adds	r1, r3, #7
 8004e3e:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(RF_CH, &ch, 1);
 8004e40:	2201      	movs	r2, #1
 8004e42:	2005      	movs	r0, #5
 8004e44:	f7ff ff44 	bl	8004cd0 <nrf24_w_reg>
}
 8004e48:	bd07      	pop	{r0, r1, r2, pc}

08004e4a <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 8004e4a:	b510      	push	{r4, lr}
 8004e4c:	0001      	movs	r1, r0
	nrf24_w_reg(TX_ADDR, addr, 5);
 8004e4e:	2205      	movs	r2, #5
 8004e50:	2010      	movs	r0, #16
 8004e52:	f7ff ff3d 	bl	8004cd0 <nrf24_w_reg>
}
 8004e56:	bd10      	pop	{r4, pc}

08004e58 <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 8004e58:	b507      	push	{r0, r1, r2, lr}
 8004e5a:	466b      	mov	r3, sp
 8004e5c:	71d9      	strb	r1, [r3, #7]
	if(size > 32){
 8004e5e:	2920      	cmp	r1, #32
 8004e60:	d902      	bls.n	8004e68 <nrf24_pipe_pld_size+0x10>
		size = 32;
 8004e62:	2320      	movs	r3, #32
 8004e64:	466a      	mov	r2, sp
 8004e66:	71d3      	strb	r3, [r2, #7]
	}

	switch(pipe){
 8004e68:	2805      	cmp	r0, #5
 8004e6a:	d80a      	bhi.n	8004e82 <nrf24_pipe_pld_size+0x2a>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);

		break;
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004e6c:	466b      	mov	r3, sp
 8004e6e:	2201      	movs	r2, #1
 8004e70:	1dd9      	adds	r1, r3, #7
	switch(pipe){
 8004e72:	f7fb f949 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004e76:	0703      	.short	0x0703
 8004e78:	0f0d0b09 	.word	0x0f0d0b09
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8004e7c:	2011      	movs	r0, #17
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004e7e:	f7ff ff27 	bl	8004cd0 <nrf24_w_reg>

		break;
	}
}
 8004e82:	bd07      	pop	{r0, r1, r2, pc}
		nrf24_w_reg(RX_PW_P1, &size, 1);
 8004e84:	2012      	movs	r0, #18
 8004e86:	e7fa      	b.n	8004e7e <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P2, &size, 1);
 8004e88:	2013      	movs	r0, #19
 8004e8a:	e7f8      	b.n	8004e7e <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P3, &size, 1);
 8004e8c:	2014      	movs	r0, #20
 8004e8e:	e7f6      	b.n	8004e7e <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P4, &size, 1);
 8004e90:	2015      	movs	r0, #21
 8004e92:	e7f4      	b.n	8004e7e <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004e94:	2016      	movs	r0, #22
 8004e96:	e7f2      	b.n	8004e7e <nrf24_pipe_pld_size+0x26>

08004e98 <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 8004e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e9a:	0007      	movs	r7, r0
 8004e9c:	000e      	movs	r6, r1

	uint8_t data = 0;

	data = nrf24_r_reg(EN_RXADDR, 1);
 8004e9e:	2002      	movs	r0, #2
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	f7ff ff4b 	bl	8004d3c <nrf24_r_reg>
 8004ea6:	466b      	mov	r3, sp
 8004ea8:	0004      	movs	r4, r0
 8004eaa:	1ddd      	adds	r5, r3, #7
 8004eac:	7028      	strb	r0, [r5, #0]

	switch(pipe){
 8004eae:	2f05      	cmp	r7, #5
 8004eb0:	d80d      	bhi.n	8004ece <nrf24_open_rx_pipe+0x36>
 8004eb2:	0038      	movs	r0, r7
 8004eb4:	f7fb f928 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004eb8:	1f181103 	.word	0x1f181103
 8004ebc:	2d26      	.short	0x2d26
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 8004ebe:	2205      	movs	r2, #5
 8004ec0:	0031      	movs	r1, r6
 8004ec2:	200a      	movs	r0, #10
 8004ec4:	f7ff ff04 	bl	8004cd0 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 8004ec8:	2301      	movs	r3, #1
		data |= (1 << ERX_P4);
		break;
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);

		data |= (1 << ERX_P5);
 8004eca:	4323      	orrs	r3, r4
 8004ecc:	702b      	strb	r3, [r5, #0]
		break;
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 8004ece:	0029      	movs	r1, r5
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	2002      	movs	r0, #2
 8004ed4:	f7ff fefc 	bl	8004cd0 <nrf24_w_reg>
}
 8004ed8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 8004eda:	2205      	movs	r2, #5
 8004edc:	0031      	movs	r1, r6
 8004ede:	200b      	movs	r0, #11
 8004ee0:	f7ff fef6 	bl	8004cd0 <nrf24_w_reg>
		data |= (1 << ERX_P1);
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e7f0      	b.n	8004eca <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 8004ee8:	2201      	movs	r2, #1
 8004eea:	0031      	movs	r1, r6
 8004eec:	200c      	movs	r0, #12
 8004eee:	f7ff feef 	bl	8004cd0 <nrf24_w_reg>
		data |= (1 << ERX_P2);
 8004ef2:	2304      	movs	r3, #4
 8004ef4:	e7e9      	b.n	8004eca <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	0031      	movs	r1, r6
 8004efa:	200d      	movs	r0, #13
 8004efc:	f7ff fee8 	bl	8004cd0 <nrf24_w_reg>
		data |= (1 << ERX_P3);
 8004f00:	2308      	movs	r3, #8
 8004f02:	e7e2      	b.n	8004eca <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 8004f04:	2201      	movs	r2, #1
 8004f06:	0031      	movs	r1, r6
 8004f08:	200e      	movs	r0, #14
 8004f0a:	f7ff fee1 	bl	8004cd0 <nrf24_w_reg>
		data |= (1 << ERX_P4);
 8004f0e:	2310      	movs	r3, #16
 8004f10:	e7db      	b.n	8004eca <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 8004f12:	2201      	movs	r2, #1
 8004f14:	0031      	movs	r1, r6
 8004f16:	200f      	movs	r0, #15
 8004f18:	f7ff feda 	bl	8004cd0 <nrf24_w_reg>
		data |= (1 << ERX_P5);
 8004f1c:	2320      	movs	r3, #32
 8004f1e:	e7d4      	b.n	8004eca <nrf24_open_rx_pipe+0x32>

08004f20 <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 8004f20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004f22:	0004      	movs	r4, r0
 8004f24:	000d      	movs	r5, r1
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 8004f26:	2000      	movs	r0, #0
 8004f28:	2101      	movs	r1, #1
 8004f2a:	f7ff ff07 	bl	8004d3c <nrf24_r_reg>

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004f2e:	466b      	mov	r3, sp
 8004f30:	1dd9      	adds	r1, r3, #7
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8004f32:	230c      	movs	r3, #12
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004f34:	00ad      	lsls	r5, r5, #2
 8004f36:	00e4      	lsls	r4, r4, #3
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8004f38:	4398      	bics	r0, r3
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004f3a:	432c      	orrs	r4, r5
 8004f3c:	4304      	orrs	r4, r0

	nrf24_w_reg(CONFIG, &data, 1);
 8004f3e:	2201      	movs	r2, #1
 8004f40:	2000      	movs	r0, #0
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004f42:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 8004f44:	f7ff fec4 	bl	8004cd0 <nrf24_w_reg>
}
 8004f48:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08004f4a <nrf24_set_addr_width>:

void nrf24_set_addr_width(uint8_t bytes){
 8004f4a:	b507      	push	{r0, r1, r2, lr}
 8004f4c:	466b      	mov	r3, sp
 8004f4e:	1dd9      	adds	r1, r3, #7
	bytes -= 2;
 8004f50:	3802      	subs	r0, #2
 8004f52:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8004f54:	2201      	movs	r2, #1
 8004f56:	2003      	movs	r0, #3
 8004f58:	f7ff feba 	bl	8004cd0 <nrf24_w_reg>
}
 8004f5c:	bd07      	pop	{r0, r1, r2, pc}
	...

08004f60 <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 8004f60:	b570      	push	{r4, r5, r6, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 8004f62:	2502      	movs	r5, #2
 8004f64:	4c03      	ldr	r4, [pc, #12]	@ (8004f74 <nrf24_flush_tx+0x14>)
	csn_low();
	nrf24_w_spec_cmd(FLUSH_TX);
 8004f66:	20e1      	movs	r0, #225	@ 0xe1
 8004f68:	62a5      	str	r5, [r4, #40]	@ 0x28
 8004f6a:	f7ff ff05 	bl	8004d78 <nrf24_w_spec_cmd>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f6e:	61a5      	str	r5, [r4, #24]
	csn_high();
}
 8004f70:	bd70      	pop	{r4, r5, r6, pc}
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	50000400 	.word	0x50000400

08004f78 <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 8004f78:	b570      	push	{r4, r5, r6, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 8004f7a:	2502      	movs	r5, #2
 8004f7c:	4c03      	ldr	r4, [pc, #12]	@ (8004f8c <nrf24_flush_rx+0x14>)
	csn_low();
	nrf24_w_spec_cmd(FLUSH_RX);
 8004f7e:	20e2      	movs	r0, #226	@ 0xe2
 8004f80:	62a5      	str	r5, [r4, #40]	@ 0x28
 8004f82:	f7ff fef9 	bl	8004d78 <nrf24_w_spec_cmd>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f86:	61a5      	str	r5, [r4, #24]
	csn_high();
}
 8004f88:	bd70      	pop	{r4, r5, r6, pc}
 8004f8a:	46c0      	nop			@ (mov r8, r8)
 8004f8c:	50000400 	.word	0x50000400

08004f90 <nrf24_clear_rx_dr>:



void nrf24_clear_rx_dr(void){
 8004f90:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_status();
 8004f92:	f7ff fefd 	bl	8004d90 <nrf24_r_status>

	data |= (1 << RX_DR);
 8004f96:	466b      	mov	r3, sp
 8004f98:	1dd9      	adds	r1, r3, #7
 8004f9a:	2340      	movs	r3, #64	@ 0x40

	nrf24_w_reg(STATUS, &data, 1);
 8004f9c:	2201      	movs	r2, #1
	data |= (1 << RX_DR);
 8004f9e:	4303      	orrs	r3, r0
	nrf24_w_reg(STATUS, &data, 1);
 8004fa0:	2007      	movs	r0, #7
	data |= (1 << RX_DR);
 8004fa2:	700b      	strb	r3, [r1, #0]
	nrf24_w_reg(STATUS, &data, 1);
 8004fa4:	f7ff fe94 	bl	8004cd0 <nrf24_w_reg>
}
 8004fa8:	bd07      	pop	{r0, r1, r2, pc}
	...

08004fac <nrf24_receive>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004fac:	2302      	movs	r3, #2
void nrf24_receive(uint8_t *data, uint8_t size) {
 8004fae:	b570      	push	{r4, r5, r6, lr}
  *spidr = TxData;
 8004fb0:	2461      	movs	r4, #97	@ 0x61
 8004fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8004fe8 <nrf24_receive+0x3c>)
 8004fb4:	6293      	str	r3, [r2, #40]	@ 0x28
 8004fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fec <nrf24_receive+0x40>)
 8004fb8:	731c      	strb	r4, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004fba:	3c60      	subs	r4, #96	@ 0x60
 8004fbc:	689d      	ldr	r5, [r3, #8]
 8004fbe:	4225      	tst	r5, r4
 8004fc0:	d0fc      	beq.n	8004fbc <nrf24_receive+0x10>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004fc2:	7b1c      	ldrb	r4, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004fc4:	2501      	movs	r5, #1
  *spidr = TxData;
 8004fc6:	24ff      	movs	r4, #255	@ 0xff
 8004fc8:	1841      	adds	r1, r0, r1
    for (uint8_t i = 0; i < size; i++) {
 8004fca:	4281      	cmp	r1, r0
 8004fcc:	d104      	bne.n	8004fd8 <nrf24_receive+0x2c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004fce:	2302      	movs	r3, #2
 8004fd0:	6193      	str	r3, [r2, #24]
    nrf24_clear_rx_dr();
 8004fd2:	f7ff ffdd 	bl	8004f90 <nrf24_clear_rx_dr>
}
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}
 8004fd8:	731c      	strb	r4, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004fda:	689e      	ldr	r6, [r3, #8]
 8004fdc:	422e      	tst	r6, r5
 8004fde:	d0fc      	beq.n	8004fda <nrf24_receive+0x2e>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004fe0:	7b1e      	ldrb	r6, [r3, #12]
        data[i] = LL_SPI_ReceiveData8(SPIX);
 8004fe2:	7006      	strb	r6, [r0, #0]
    for (uint8_t i = 0; i < size; i++) {
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	e7f0      	b.n	8004fca <nrf24_receive+0x1e>
 8004fe8:	50000400 	.word	0x50000400
 8004fec:	40013000 	.word	0x40013000

08004ff0 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8004ff0:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_status();
 8004ff2:	f7ff fecd 	bl	8004d90 <nrf24_r_status>

	data |= (1 << TX_DS);
 8004ff6:	466b      	mov	r3, sp
 8004ff8:	1dd9      	adds	r1, r3, #7
 8004ffa:	2320      	movs	r3, #32

    nrf24_w_reg(STATUS, &data, 1);
 8004ffc:	2201      	movs	r2, #1
	data |= (1 << TX_DS);
 8004ffe:	4303      	orrs	r3, r0
    nrf24_w_reg(STATUS, &data, 1);
 8005000:	2007      	movs	r0, #7
	data |= (1 << TX_DS);
 8005002:	700b      	strb	r3, [r1, #0]
    nrf24_w_reg(STATUS, &data, 1);
 8005004:	f7ff fe64 	bl	8004cd0 <nrf24_w_reg>
}
 8005008:	bd07      	pop	{r0, r1, r2, pc}

0800500a <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 800500a:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_status();
 800500c:	f7ff fec0 	bl	8004d90 <nrf24_r_status>

	data |= (1 << MAX_RT);
 8005010:	466b      	mov	r3, sp
 8005012:	1dd9      	adds	r1, r3, #7
 8005014:	2310      	movs	r3, #16

    nrf24_w_reg(STATUS, &data, 1);
 8005016:	2201      	movs	r2, #1
	data |= (1 << MAX_RT);
 8005018:	4303      	orrs	r3, r0
    nrf24_w_reg(STATUS, &data, 1);
 800501a:	2007      	movs	r0, #7
	data |= (1 << MAX_RT);
 800501c:	700b      	strb	r3, [r1, #0]
    nrf24_w_reg(STATUS, &data, 1);
 800501e:	f7ff fe57 	bl	8004cd0 <nrf24_w_reg>
}
 8005022:	bd07      	pop	{r0, r1, r2, pc}

08005024 <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 8005024:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;

	data = nrf24_r_reg(CONFIG, 1);
 8005026:	2101      	movs	r1, #1
 8005028:	2000      	movs	r0, #0
 800502a:	f7ff fe87 	bl	8004d3c <nrf24_r_reg>

	data |= (1 << PRIM_RX);
 800502e:	2401      	movs	r4, #1
 8005030:	466b      	mov	r3, sp
 8005032:	4320      	orrs	r0, r4
 8005034:	1dd9      	adds	r1, r3, #7
 8005036:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(CONFIG, &data, 1);
 8005038:	0022      	movs	r2, r4
 800503a:	2000      	movs	r0, #0
 800503c:	f7ff fe48 	bl	8004cd0 <nrf24_w_reg>
 8005040:	4b01      	ldr	r3, [pc, #4]	@ (8005048 <nrf24_listen+0x24>)
 8005042:	619c      	str	r4, [r3, #24]

	ce_high();
}
 8005044:	bd13      	pop	{r0, r1, r4, pc}
 8005046:	46c0      	nop			@ (mov r8, r8)
 8005048:	50000400 	.word	0x50000400

0800504c <nrf24_dpl>:
	data &= ~(1 << PRIM_RX);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_dpl(uint8_t en){
 800504c:	b513      	push	{r0, r1, r4, lr}
 800504e:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8005050:	2101      	movs	r1, #1
 8005052:	201d      	movs	r0, #29
 8005054:	f7ff fe72 	bl	8004d3c <nrf24_r_reg>

	if(en == enable){
 8005058:	2204      	movs	r2, #4
		feature |= (1 << EN_DPL);
	}else{
		feature &= ~(1 << EN_DPL);
 800505a:	0003      	movs	r3, r0
 800505c:	4393      	bics	r3, r2
 800505e:	b2db      	uxtb	r3, r3
	if(en == enable){
 8005060:	2c01      	cmp	r4, #1
 8005062:	d101      	bne.n	8005068 <nrf24_dpl+0x1c>
		feature |= (1 << EN_DPL);
 8005064:	4302      	orrs	r2, r0
 8005066:	b2d3      	uxtb	r3, r2
 8005068:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 800506a:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 800506c:	201d      	movs	r0, #29
 800506e:	2201      	movs	r2, #1
 8005070:	700b      	strb	r3, [r1, #0]
 8005072:	f7ff fe2d 	bl	8004cd0 <nrf24_w_reg>
}
 8005076:	bd13      	pop	{r0, r1, r4, pc}

08005078 <nrf24_set_rx_dpl>:

void nrf24_set_rx_dpl(uint8_t pipe, uint8_t en){
 8005078:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800507a:	0005      	movs	r5, r0
 800507c:	000c      	movs	r4, r1

	uint8_t dynpd = nrf24_r_reg(DYNPD, 1);
 800507e:	201c      	movs	r0, #28
 8005080:	2101      	movs	r1, #1
 8005082:	f7ff fe5b 	bl	8004d3c <nrf24_r_reg>

	if(pipe > 5){
 8005086:	1c2b      	adds	r3, r5, #0
 8005088:	2d05      	cmp	r5, #5
 800508a:	d900      	bls.n	800508e <nrf24_set_rx_dpl+0x16>
 800508c:	2305      	movs	r3, #5
		pipe = 5;
	}

	if(en){
		dynpd |= (1 << pipe);
 800508e:	2201      	movs	r2, #1
 8005090:	b2db      	uxtb	r3, r3
 8005092:	409a      	lsls	r2, r3
	}else{
		dynpd &= ~(1 << pipe);
 8005094:	0003      	movs	r3, r0
 8005096:	4393      	bics	r3, r2
 8005098:	b2db      	uxtb	r3, r3
	if(en){
 800509a:	2c00      	cmp	r4, #0
 800509c:	d001      	beq.n	80050a2 <nrf24_set_rx_dpl+0x2a>
		dynpd |= (1 << pipe);
 800509e:	4310      	orrs	r0, r2
 80050a0:	b2c3      	uxtb	r3, r0
 80050a2:	466a      	mov	r2, sp
	}

	nrf24_w_reg(DYNPD, &dynpd, 1);
}
 80050a4:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(DYNPD, &dynpd, 1);
 80050a6:	201c      	movs	r0, #28
 80050a8:	2201      	movs	r2, #1
 80050aa:	700b      	strb	r3, [r1, #0]
 80050ac:	f7ff fe10 	bl	8004cd0 <nrf24_w_reg>
}
 80050b0:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080050b2 <nrf24_auto_ack_all>:
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}

void nrf24_auto_ack_all(uint8_t ack){
 80050b2:	b513      	push	{r0, r1, r4, lr}
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 80050b4:	2101      	movs	r1, #1
void nrf24_auto_ack_all(uint8_t ack){
 80050b6:	0004      	movs	r4, r0
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 80050b8:	0008      	movs	r0, r1
 80050ba:	f7ff fe3f 	bl	8004d3c <nrf24_r_reg>

	if(ack){
 80050be:	2c00      	cmp	r4, #0
 80050c0:	d000      	beq.n	80050c4 <nrf24_auto_ack_all+0x12>
		enaa = 63;
 80050c2:	243f      	movs	r4, #63	@ 0x3f
	}else{
		enaa = 0;
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}
 80050c4:	466b      	mov	r3, sp
	nrf24_w_reg(EN_AA, &enaa, 1);
 80050c6:	2201      	movs	r2, #1
 80050c8:	1dd9      	adds	r1, r3, #7
 80050ca:	0010      	movs	r0, r2
 80050cc:	700c      	strb	r4, [r1, #0]
 80050ce:	f7ff fdff 	bl	8004cd0 <nrf24_w_reg>
}
 80050d2:	bd13      	pop	{r0, r1, r4, pc}

080050d4 <nrf24_en_ack_pld>:

void nrf24_en_ack_pld(uint8_t en){
 80050d4:	b513      	push	{r0, r1, r4, lr}
 80050d6:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 80050d8:	2101      	movs	r1, #1
 80050da:	201d      	movs	r0, #29
 80050dc:	f7ff fe2e 	bl	8004d3c <nrf24_r_reg>

	if(en){
 80050e0:	2202      	movs	r2, #2
		feature |= (1 << EN_ACK_PAY);
	}else{
		feature &= ~(1 << EN_ACK_PAY);
 80050e2:	0003      	movs	r3, r0
 80050e4:	4393      	bics	r3, r2
 80050e6:	b2db      	uxtb	r3, r3
	if(en){
 80050e8:	2c00      	cmp	r4, #0
 80050ea:	d001      	beq.n	80050f0 <nrf24_en_ack_pld+0x1c>
		feature |= (1 << EN_ACK_PAY);
 80050ec:	4302      	orrs	r2, r0
 80050ee:	b2d3      	uxtb	r3, r2
 80050f0:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 80050f2:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 80050f4:	201d      	movs	r0, #29
 80050f6:	2201      	movs	r2, #1
 80050f8:	700b      	strb	r3, [r1, #0]
 80050fa:	f7ff fde9 	bl	8004cd0 <nrf24_w_reg>
}
 80050fe:	bd13      	pop	{r0, r1, r4, pc}

08005100 <nrf24_auto_retr_delay>:
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}

void nrf24_auto_retr_delay(uint8_t delay){
 8005100:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8005102:	2101      	movs	r1, #1
void nrf24_auto_retr_delay(uint8_t delay){
 8005104:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8005106:	2004      	movs	r0, #4
 8005108:	f7ff fe18 	bl	8004d3c <nrf24_r_reg>

	data &= 15;

	data |= (delay << ARD);
 800510c:	466b      	mov	r3, sp
 800510e:	1dd9      	adds	r1, r3, #7
	data &= 15;
 8005110:	230f      	movs	r3, #15
	data |= (delay << ARD);
 8005112:	0124      	lsls	r4, r4, #4
	data &= 15;
 8005114:	4018      	ands	r0, r3
	data |= (delay << ARD);
 8005116:	4320      	orrs	r0, r4
 8005118:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 800511a:	2201      	movs	r2, #1
 800511c:	2004      	movs	r0, #4
 800511e:	f7ff fdd7 	bl	8004cd0 <nrf24_w_reg>
}
 8005122:	bd13      	pop	{r0, r1, r4, pc}

08005124 <nrf24_auto_retr_limit>:

void nrf24_auto_retr_limit(uint8_t limit){
 8005124:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8005126:	2101      	movs	r1, #1
void nrf24_auto_retr_limit(uint8_t limit){
 8005128:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 800512a:	2004      	movs	r0, #4
 800512c:	f7ff fe06 	bl	8004d3c <nrf24_r_reg>

	data &= 240;

	data |= (limit << ARC);
 8005130:	466b      	mov	r3, sp
 8005132:	1dd9      	adds	r1, r3, #7
	data &= 240;
 8005134:	230f      	movs	r3, #15
 8005136:	4398      	bics	r0, r3
	data |= (limit << ARC);
 8005138:	4304      	orrs	r4, r0

	nrf24_w_reg(SETUP_RETR, &data, 1);
 800513a:	2201      	movs	r2, #1
 800513c:	2004      	movs	r0, #4
	data |= (limit << ARC);
 800513e:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(SETUP_RETR, &data, 1);
 8005140:	f7ff fdc6 	bl	8004cd0 <nrf24_w_reg>
}
 8005144:	bd13      	pop	{r0, r1, r4, pc}

08005146 <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 8005146:	b510      	push	{r4, lr}

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 8005148:	2101      	movs	r1, #1
 800514a:	2017      	movs	r0, #23
 800514c:	f7ff fdf6 	bl	8004d3c <nrf24_r_reg>
	if(!(reg_dt & (1 << RX_EMPTY))){
		return 1;
	}

	return 0;
}
 8005150:	2301      	movs	r3, #1
 8005152:	4383      	bics	r3, r0
 8005154:	0018      	movs	r0, r3
 8005156:	bd10      	pop	{r4, pc}

08005158 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8005158:	b510      	push	{r4, lr}

	nrf24_pwr_up();
 800515a:	f7ff fe35 	bl	8004dc8 <nrf24_pwr_up>

	nrf24_flush_tx();
 800515e:	f7ff feff 	bl	8004f60 <nrf24_flush_tx>
	nrf24_flush_rx();
 8005162:	f7ff ff09 	bl	8004f78 <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8005166:	f7ff ff13 	bl	8004f90 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 800516a:	f7ff ff41 	bl	8004ff0 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 800516e:	f7ff ff4c 	bl	800500a <nrf24_clear_max_rt>
}
 8005172:	bd10      	pop	{r4, pc}

08005174 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8005174:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005176:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005178:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 800517a:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800517c:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 800517e:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005180:	9302      	str	r3, [sp, #8]
 8005182:	3302      	adds	r3, #2
 8005184:	9200      	str	r2, [sp, #0]
 8005186:	2178      	movs	r1, #120	@ 0x78
 8005188:	2200      	movs	r2, #0
 800518a:	9301      	str	r3, [sp, #4]
 800518c:	4802      	ldr	r0, [pc, #8]	@ (8005198 <ssd1306_WriteCommand+0x24>)
 800518e:	f7fd fedd 	bl	8002f4c <HAL_I2C_Mem_Write>
}
 8005192:	b007      	add	sp, #28
 8005194:	bd00      	pop	{pc}
 8005196:	46c0      	nop			@ (mov r8, r8)
 8005198:	200004d8 	.word	0x200004d8

0800519c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800519c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800519e:	2301      	movs	r3, #1
 80051a0:	4c06      	ldr	r4, [pc, #24]	@ (80051bc <ssd1306_WriteData+0x20>)
 80051a2:	425b      	negs	r3, r3
 80051a4:	b289      	uxth	r1, r1
 80051a6:	9302      	str	r3, [sp, #8]
 80051a8:	9101      	str	r1, [sp, #4]
 80051aa:	9000      	str	r0, [sp, #0]
 80051ac:	2240      	movs	r2, #64	@ 0x40
 80051ae:	2178      	movs	r1, #120	@ 0x78
 80051b0:	0020      	movs	r0, r4
 80051b2:	3302      	adds	r3, #2
 80051b4:	f7fd feca 	bl	8002f4c <HAL_I2C_Mem_Write>
}
 80051b8:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 80051ba:	46c0      	nop			@ (mov r8, r8)
 80051bc:	200004d8 	.word	0x200004d8

080051c0 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80051c0:	1e43      	subs	r3, r0, #1
 80051c2:	4198      	sbcs	r0, r3
 80051c4:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 80051c6:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80051c8:	4241      	negs	r1, r0
 80051ca:	b2c9      	uxtb	r1, r1
 80051cc:	4802      	ldr	r0, [pc, #8]	@ (80051d8 <ssd1306_Fill+0x18>)
 80051ce:	0092      	lsls	r2, r2, #2
 80051d0:	f000 fa22 	bl	8005618 <memset>
}
 80051d4:	bd10      	pop	{r4, pc}
 80051d6:	46c0      	nop			@ (mov r8, r8)
 80051d8:	20000862 	.word	0x20000862

080051dc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80051dc:	b570      	push	{r4, r5, r6, lr}
 80051de:	24b0      	movs	r4, #176	@ 0xb0
 80051e0:	4d09      	ldr	r5, [pc, #36]	@ (8005208 <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80051e2:	0020      	movs	r0, r4
 80051e4:	f7ff ffc6 	bl	8005174 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80051e8:	2000      	movs	r0, #0
 80051ea:	f7ff ffc3 	bl	8005174 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80051ee:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80051f0:	2010      	movs	r0, #16
 80051f2:	f7ff ffbf 	bl	8005174 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80051f6:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80051f8:	0028      	movs	r0, r5
 80051fa:	2180      	movs	r1, #128	@ 0x80
 80051fc:	f7ff ffce 	bl	800519c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005200:	3580      	adds	r5, #128	@ 0x80
 8005202:	2cb4      	cmp	r4, #180	@ 0xb4
 8005204:	d1ed      	bne.n	80051e2 <ssd1306_UpdateScreen+0x6>
    }
}
 8005206:	bd70      	pop	{r4, r5, r6, pc}
 8005208:	20000862 	.word	0x20000862

0800520c <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800520c:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800520e:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005210:	2b00      	cmp	r3, #0
 8005212:	db0e      	blt.n	8005232 <ssd1306_DrawPixel+0x26>
 8005214:	291f      	cmp	r1, #31
 8005216:	d80c      	bhi.n	8005232 <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005218:	2407      	movs	r4, #7
 800521a:	08cb      	lsrs	r3, r1, #3
 800521c:	01db      	lsls	r3, r3, #7
 800521e:	4d06      	ldr	r5, [pc, #24]	@ (8005238 <ssd1306_DrawPixel+0x2c>)
 8005220:	4021      	ands	r1, r4
 8005222:	1818      	adds	r0, r3, r0
 8005224:	3c06      	subs	r4, #6
 8005226:	408c      	lsls	r4, r1
 8005228:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 800522a:	2a01      	cmp	r2, #1
 800522c:	d102      	bne.n	8005234 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800522e:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005230:	542b      	strb	r3, [r5, r0]
    }
}
 8005232:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005234:	43a3      	bics	r3, r4
 8005236:	e7fb      	b.n	8005230 <ssd1306_DrawPixel+0x24>
 8005238:	20000862 	.word	0x20000862

0800523c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800523c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800523e:	0004      	movs	r4, r0
 8005240:	b08b      	sub	sp, #44	@ 0x2c
 8005242:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005244:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005246:	9309      	str	r3, [sp, #36]	@ 0x24
 8005248:	ab10      	add	r3, sp, #64	@ 0x40
 800524a:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 800524c:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800524e:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 8005250:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005252:	a807      	add	r0, sp, #28
 8005254:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 8005256:	2b5e      	cmp	r3, #94	@ 0x5e
 8005258:	d844      	bhi.n	80052e4 <ssd1306_WriteChar+0xa8>
 800525a:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800525c:	2b00      	cmp	r3, #0
 800525e:	d01d      	beq.n	800529c <ssd1306_WriteChar+0x60>
 8005260:	191b      	adds	r3, r3, r4
 8005262:	3b20      	subs	r3, #32
 8005264:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8005266:	4b20      	ldr	r3, [pc, #128]	@ (80052e8 <ssd1306_WriteChar+0xac>)
 8005268:	8819      	ldrh	r1, [r3, #0]
 800526a:	9101      	str	r1, [sp, #4]
 800526c:	1949      	adds	r1, r1, r5
 800526e:	2980      	cmp	r1, #128	@ 0x80
 8005270:	dc38      	bgt.n	80052e4 <ssd1306_WriteChar+0xa8>
 8005272:	7841      	ldrb	r1, [r0, #1]
 8005274:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8005276:	885b      	ldrh	r3, [r3, #2]
 8005278:	9304      	str	r3, [sp, #16]
 800527a:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800527c:	2b20      	cmp	r3, #32
 800527e:	dc31      	bgt.n	80052e4 <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8005280:	2700      	movs	r7, #0
 8005282:	434a      	muls	r2, r1
 8005284:	0053      	lsls	r3, r2, #1
 8005286:	9302      	str	r3, [sp, #8]
 8005288:	9b03      	ldr	r3, [sp, #12]
 800528a:	42bb      	cmp	r3, r7
 800528c:	d808      	bhi.n	80052a0 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 800528e:	9a01      	ldr	r2, [sp, #4]
 8005290:	4b15      	ldr	r3, [pc, #84]	@ (80052e8 <ssd1306_WriteChar+0xac>)
 8005292:	18ad      	adds	r5, r5, r2
 8005294:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 8005296:	0020      	movs	r0, r4
 8005298:	b00b      	add	sp, #44	@ 0x2c
 800529a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800529c:	7805      	ldrb	r5, [r0, #0]
 800529e:	e7e2      	b.n	8005266 <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 80052a0:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 80052a2:	9b08      	ldr	r3, [sp, #32]
 80052a4:	9a02      	ldr	r2, [sp, #8]
 80052a6:	5a9b      	ldrh	r3, [r3, r2]
 80052a8:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 80052aa:	42b5      	cmp	r5, r6
 80052ac:	d804      	bhi.n	80052b8 <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 80052ae:	9b02      	ldr	r3, [sp, #8]
 80052b0:	3701      	adds	r7, #1
 80052b2:	3302      	adds	r3, #2
 80052b4:	9302      	str	r3, [sp, #8]
 80052b6:	e7e7      	b.n	8005288 <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80052b8:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 80052ba:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80052bc:	18f0      	adds	r0, r6, r3
 80052be:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 80052c0:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80052c2:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 80052c4:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80052c6:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 80052c8:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80052ca:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 80052cc:	4213      	tst	r3, r2
 80052ce:	d004      	beq.n	80052da <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80052d0:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80052d2:	f7ff ff9b 	bl	800520c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80052d6:	3601      	adds	r6, #1
 80052d8:	e7e7      	b.n	80052aa <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80052da:	9b05      	ldr	r3, [sp, #20]
 80052dc:	425a      	negs	r2, r3
 80052de:	415a      	adcs	r2, r3
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	e7f6      	b.n	80052d2 <ssd1306_WriteChar+0x96>
        return 0;
 80052e4:	2400      	movs	r4, #0
 80052e6:	e7d6      	b.n	8005296 <ssd1306_WriteChar+0x5a>
 80052e8:	2000085c 	.word	0x2000085c

080052ec <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80052ec:	b530      	push	{r4, r5, lr}
 80052ee:	0004      	movs	r4, r0
 80052f0:	b087      	sub	sp, #28
 80052f2:	9305      	str	r3, [sp, #20]
 80052f4:	ab0a      	add	r3, sp, #40	@ 0x28
 80052f6:	781d      	ldrb	r5, [r3, #0]
 80052f8:	9103      	str	r1, [sp, #12]
 80052fa:	9204      	str	r2, [sp, #16]
    while (*str) {
 80052fc:	7820      	ldrb	r0, [r4, #0]
 80052fe:	2800      	cmp	r0, #0
 8005300:	d101      	bne.n	8005306 <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8005302:	b007      	add	sp, #28
 8005304:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8005306:	9b05      	ldr	r3, [sp, #20]
 8005308:	9903      	ldr	r1, [sp, #12]
 800530a:	9a04      	ldr	r2, [sp, #16]
 800530c:	9500      	str	r5, [sp, #0]
 800530e:	f7ff ff95 	bl	800523c <ssd1306_WriteChar>
 8005312:	0003      	movs	r3, r0
 8005314:	7820      	ldrb	r0, [r4, #0]
 8005316:	4283      	cmp	r3, r0
 8005318:	d1f3      	bne.n	8005302 <ssd1306_WriteString+0x16>
        str++;
 800531a:	3401      	adds	r4, #1
 800531c:	e7ee      	b.n	80052fc <ssd1306_WriteString+0x10>
	...

08005320 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8005320:	4b01      	ldr	r3, [pc, #4]	@ (8005328 <ssd1306_SetCursor+0x8>)
 8005322:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8005324:	8059      	strh	r1, [r3, #2]
}
 8005326:	4770      	bx	lr
 8005328:	2000085c 	.word	0x2000085c

0800532c <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800532c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800532e:	b087      	sub	sp, #28
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	ab0c      	add	r3, sp, #48	@ 0x30
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	0016      	movs	r6, r2
 8005338:	9305      	str	r3, [sp, #20]
    int32_t deltaX = abs(x2 - x1);
 800533a:	1a13      	subs	r3, r2, r0
 800533c:	17da      	asrs	r2, r3, #31
 800533e:	189b      	adds	r3, r3, r2
 8005340:	4053      	eors	r3, r2
 8005342:	9301      	str	r3, [sp, #4]
    int32_t deltaY = abs(y2 - y1);
 8005344:	9b00      	ldr	r3, [sp, #0]
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005346:	0005      	movs	r5, r0
    int32_t deltaY = abs(y2 - y1);
 8005348:	1a5b      	subs	r3, r3, r1
 800534a:	17da      	asrs	r2, r3, #31
 800534c:	189b      	adds	r3, r3, r2
 800534e:	4053      	eors	r3, r2
 8005350:	9302      	str	r3, [sp, #8]
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005352:	000c      	movs	r4, r1
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8005354:	2301      	movs	r3, #1
 8005356:	4286      	cmp	r6, r0
 8005358:	d914      	bls.n	8005384 <ssd1306_Line+0x58>
 800535a:	9303      	str	r3, [sp, #12]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 800535c:	9b00      	ldr	r3, [sp, #0]
 800535e:	42a3      	cmp	r3, r4
 8005360:	d912      	bls.n	8005388 <ssd1306_Line+0x5c>
 8005362:	2301      	movs	r3, #1
    int32_t error = deltaX - deltaY;
 8005364:	9a02      	ldr	r2, [sp, #8]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8005366:	9304      	str	r3, [sp, #16]
    int32_t error = deltaX - deltaY;
 8005368:	9b01      	ldr	r3, [sp, #4]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 800536a:	0030      	movs	r0, r6
    int32_t error = deltaX - deltaY;
 800536c:	1a9f      	subs	r7, r3, r2
    ssd1306_DrawPixel(x2, y2, color);
 800536e:	9900      	ldr	r1, [sp, #0]
 8005370:	9a05      	ldr	r2, [sp, #20]
 8005372:	f7ff ff4b 	bl	800520c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8005376:	42b5      	cmp	r5, r6
 8005378:	d109      	bne.n	800538e <ssd1306_Line+0x62>
 800537a:	9b00      	ldr	r3, [sp, #0]
 800537c:	429c      	cmp	r4, r3
 800537e:	d106      	bne.n	800538e <ssd1306_Line+0x62>
            error += deltaX;
            y1 += signY;
        }
    }
    return;
}
 8005380:	b007      	add	sp, #28
 8005382:	bdf0      	pop	{r4, r5, r6, r7, pc}
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8005384:	425b      	negs	r3, r3
 8005386:	e7e8      	b.n	800535a <ssd1306_Line+0x2e>
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8005388:	2301      	movs	r3, #1
 800538a:	425b      	negs	r3, r3
 800538c:	e7ea      	b.n	8005364 <ssd1306_Line+0x38>
        ssd1306_DrawPixel(x1, y1, color);
 800538e:	9a05      	ldr	r2, [sp, #20]
 8005390:	0021      	movs	r1, r4
 8005392:	0028      	movs	r0, r5
 8005394:	f7ff ff3a 	bl	800520c <ssd1306_DrawPixel>
        if(error2 > -deltaY) {
 8005398:	9a02      	ldr	r2, [sp, #8]
        error2 = error * 2;
 800539a:	007b      	lsls	r3, r7, #1
        if(error2 > -deltaY) {
 800539c:	4252      	negs	r2, r2
 800539e:	429a      	cmp	r2, r3
 80053a0:	da04      	bge.n	80053ac <ssd1306_Line+0x80>
            error -= deltaY;
 80053a2:	9a02      	ldr	r2, [sp, #8]
 80053a4:	1abf      	subs	r7, r7, r2
            x1 += signX;
 80053a6:	9a03      	ldr	r2, [sp, #12]
 80053a8:	18ad      	adds	r5, r5, r2
 80053aa:	b2ed      	uxtb	r5, r5
        if(error2 < deltaX) {
 80053ac:	9a01      	ldr	r2, [sp, #4]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	dde1      	ble.n	8005376 <ssd1306_Line+0x4a>
            y1 += signY;
 80053b2:	9b04      	ldr	r3, [sp, #16]
            error += deltaX;
 80053b4:	18bf      	adds	r7, r7, r2
            y1 += signY;
 80053b6:	18e4      	adds	r4, r4, r3
 80053b8:	b2e4      	uxtb	r4, r4
 80053ba:	e7dc      	b.n	8005376 <ssd1306_Line+0x4a>

080053bc <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80053bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053be:	001c      	movs	r4, r3
 80053c0:	0016      	movs	r6, r2
 80053c2:	000d      	movs	r5, r1
 80053c4:	b085      	sub	sp, #20
 80053c6:	ab0a      	add	r3, sp, #40	@ 0x28
 80053c8:	781f      	ldrb	r7, [r3, #0]
    ssd1306_Line(x1,y1,x2,y1,color);
 80053ca:	000b      	movs	r3, r1
 80053cc:	9700      	str	r7, [sp, #0]
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80053ce:	9003      	str	r0, [sp, #12]
    ssd1306_Line(x1,y1,x2,y1,color);
 80053d0:	f7ff ffac 	bl	800532c <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80053d4:	0023      	movs	r3, r4
 80053d6:	0032      	movs	r2, r6
 80053d8:	0029      	movs	r1, r5
 80053da:	0030      	movs	r0, r6
 80053dc:	9700      	str	r7, [sp, #0]
 80053de:	f7ff ffa5 	bl	800532c <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80053e2:	0023      	movs	r3, r4
 80053e4:	0021      	movs	r1, r4
 80053e6:	0030      	movs	r0, r6
 80053e8:	9a03      	ldr	r2, [sp, #12]
 80053ea:	9700      	str	r7, [sp, #0]
 80053ec:	f7ff ff9e 	bl	800532c <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80053f0:	9a03      	ldr	r2, [sp, #12]
 80053f2:	002b      	movs	r3, r5
 80053f4:	0021      	movs	r1, r4
 80053f6:	0010      	movs	r0, r2
 80053f8:	9700      	str	r7, [sp, #0]
 80053fa:	f7ff ff97 	bl	800532c <ssd1306_Line>

    return;
}
 80053fe:	b005      	add	sp, #20
 8005400:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005402 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005402:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005404:	ac08      	add	r4, sp, #32
 8005406:	7824      	ldrb	r4, [r4, #0]
 8005408:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 800540a:	1c04      	adds	r4, r0, #0
 800540c:	4290      	cmp	r0, r2
 800540e:	d900      	bls.n	8005412 <ssd1306_FillRectangle+0x10>
 8005410:	1c14      	adds	r4, r2, #0
 8005412:	b2e4      	uxtb	r4, r4
 8005414:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8005416:	1c06      	adds	r6, r0, #0
 8005418:	4290      	cmp	r0, r2
 800541a:	d200      	bcs.n	800541e <ssd1306_FillRectangle+0x1c>
 800541c:	1c16      	adds	r6, r2, #0
 800541e:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8005420:	1c0c      	adds	r4, r1, #0
 8005422:	4299      	cmp	r1, r3
 8005424:	d900      	bls.n	8005428 <ssd1306_FillRectangle+0x26>
 8005426:	1c1c      	adds	r4, r3, #0
 8005428:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 800542a:	1c0f      	adds	r7, r1, #0
 800542c:	4299      	cmp	r1, r3
 800542e:	d200      	bcs.n	8005432 <ssd1306_FillRectangle+0x30>
 8005430:	1c1f      	adds	r7, r3, #0
 8005432:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8005434:	42bc      	cmp	r4, r7
 8005436:	d801      	bhi.n	800543c <ssd1306_FillRectangle+0x3a>
 8005438:	2c1f      	cmp	r4, #31
 800543a:	d900      	bls.n	800543e <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 800543c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800543e:	9d00      	ldr	r5, [sp, #0]
 8005440:	e009      	b.n	8005456 <ssd1306_FillRectangle+0x54>
 8005442:	b26b      	sxtb	r3, r5
 8005444:	2b00      	cmp	r3, #0
 8005446:	db08      	blt.n	800545a <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 8005448:	0028      	movs	r0, r5
 800544a:	0021      	movs	r1, r4
 800544c:	9a01      	ldr	r2, [sp, #4]
 800544e:	f7ff fedd 	bl	800520c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8005452:	3501      	adds	r5, #1
 8005454:	b2ed      	uxtb	r5, r5
 8005456:	42b5      	cmp	r5, r6
 8005458:	d9f3      	bls.n	8005442 <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800545a:	3401      	adds	r4, #1
 800545c:	b2e4      	uxtb	r4, r4
 800545e:	e7e9      	b.n	8005434 <ssd1306_FillRectangle+0x32>

08005460 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8005460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005462:	b087      	sub	sp, #28
 8005464:	9204      	str	r2, [sp, #16]
 8005466:	aa0d      	add	r2, sp, #52	@ 0x34
 8005468:	7812      	ldrb	r2, [r2, #0]
 800546a:	9000      	str	r0, [sp, #0]
 800546c:	9205      	str	r2, [sp, #20]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
    uint8_t byte = 0;

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800546e:	466a      	mov	r2, sp
 8005470:	7812      	ldrb	r2, [r2, #0]
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8005472:	9301      	str	r3, [sp, #4]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005474:	b252      	sxtb	r2, r2
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8005476:	ab0c      	add	r3, sp, #48	@ 0x30
 8005478:	000c      	movs	r4, r1
 800547a:	781b      	ldrb	r3, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800547c:	2a00      	cmp	r2, #0
 800547e:	db2c      	blt.n	80054da <ssd1306_DrawBitmap+0x7a>
 8005480:	291f      	cmp	r1, #31
 8005482:	d82a      	bhi.n	80054da <ssd1306_DrawBitmap+0x7a>
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8005484:	2700      	movs	r7, #0
    uint8_t byte = 0;
 8005486:	003d      	movs	r5, r7
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8005488:	9a01      	ldr	r2, [sp, #4]
 800548a:	18cb      	adds	r3, r1, r3
 800548c:	3207      	adds	r2, #7
 800548e:	10d2      	asrs	r2, r2, #3
 8005490:	b2db      	uxtb	r3, r3
 8005492:	9202      	str	r2, [sp, #8]
 8005494:	9303      	str	r3, [sp, #12]
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8005496:	9b03      	ldr	r3, [sp, #12]
 8005498:	429c      	cmp	r4, r3
 800549a:	d01e      	beq.n	80054da <ssd1306_DrawBitmap+0x7a>
 800549c:	2600      	movs	r6, #0
 800549e:	e013      	b.n	80054c8 <ssd1306_DrawBitmap+0x68>
        for (uint8_t i = 0; i < w; i++) {
            if (i & 7) {
 80054a0:	2307      	movs	r3, #7
                byte <<= 1;
 80054a2:	006d      	lsls	r5, r5, #1
 80054a4:	b2ed      	uxtb	r5, r5
            if (i & 7) {
 80054a6:	4218      	tst	r0, r3
 80054a8:	d103      	bne.n	80054b2 <ssd1306_DrawBitmap+0x52>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80054aa:	9a04      	ldr	r2, [sp, #16]
 80054ac:	08c3      	lsrs	r3, r0, #3
 80054ae:	19d2      	adds	r2, r2, r7
 80054b0:	5cd5      	ldrb	r5, [r2, r3]
            }

            if (byte & 0x80) {
 80054b2:	b26b      	sxtb	r3, r5
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	da06      	bge.n	80054c6 <ssd1306_DrawBitmap+0x66>
                ssd1306_DrawPixel(x + i, y, color);
 80054b8:	9b00      	ldr	r3, [sp, #0]
 80054ba:	0021      	movs	r1, r4
 80054bc:	1818      	adds	r0, r3, r0
 80054be:	9a05      	ldr	r2, [sp, #20]
 80054c0:	b2c0      	uxtb	r0, r0
 80054c2:	f7ff fea3 	bl	800520c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80054c6:	3601      	adds	r6, #1
 80054c8:	9b01      	ldr	r3, [sp, #4]
 80054ca:	b2f0      	uxtb	r0, r6
 80054cc:	429e      	cmp	r6, r3
 80054ce:	d1e7      	bne.n	80054a0 <ssd1306_DrawBitmap+0x40>
    for (uint8_t j = 0; j < h; j++, y++) {
 80054d0:	9b02      	ldr	r3, [sp, #8]
 80054d2:	3401      	adds	r4, #1
 80054d4:	b2e4      	uxtb	r4, r4
 80054d6:	18ff      	adds	r7, r7, r3
 80054d8:	e7dd      	b.n	8005496 <ssd1306_DrawBitmap+0x36>
            }
        }
    }
    return;
}
 80054da:	b007      	add	sp, #28
 80054dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080054de <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80054de:	b510      	push	{r4, lr}
 80054e0:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80054e2:	2081      	movs	r0, #129	@ 0x81
 80054e4:	f7ff fe46 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80054e8:	0020      	movs	r0, r4
 80054ea:	f7ff fe43 	bl	8005174 <ssd1306_WriteCommand>
}
 80054ee:	bd10      	pop	{r4, pc}

080054f0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80054f0:	0003      	movs	r3, r0
 80054f2:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 80054f4:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 80054fa:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 80054fc:	18c0      	adds	r0, r0, r3
 80054fe:	4a02      	ldr	r2, [pc, #8]	@ (8005508 <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8005500:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8005502:	f7ff fe37 	bl	8005174 <ssd1306_WriteCommand>
}
 8005506:	bd10      	pop	{r4, pc}
 8005508:	2000085c 	.word	0x2000085c

0800550c <ssd1306_Init>:
void ssd1306_Init(void) {
 800550c:	b510      	push	{r4, lr}
    BSP_delayMs(100);
 800550e:	2064      	movs	r0, #100	@ 0x64
 8005510:	f7fb f94a 	bl	80007a8 <BSP_delayMs>
    ssd1306_SetDisplayOn(0); //display off
 8005514:	2000      	movs	r0, #0
 8005516:	f7ff ffeb 	bl	80054f0 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800551a:	2020      	movs	r0, #32
 800551c:	f7ff fe2a 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005520:	2000      	movs	r0, #0
 8005522:	f7ff fe27 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005526:	20b0      	movs	r0, #176	@ 0xb0
 8005528:	f7ff fe24 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800552c:	20c8      	movs	r0, #200	@ 0xc8
 800552e:	f7ff fe21 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8005532:	2000      	movs	r0, #0
 8005534:	f7ff fe1e 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8005538:	2010      	movs	r0, #16
 800553a:	f7ff fe1b 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800553e:	2040      	movs	r0, #64	@ 0x40
 8005540:	f7ff fe18 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8005544:	20ff      	movs	r0, #255	@ 0xff
 8005546:	f7ff ffca 	bl	80054de <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800554a:	20a1      	movs	r0, #161	@ 0xa1
 800554c:	f7ff fe12 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005550:	20a6      	movs	r0, #166	@ 0xa6
 8005552:	f7ff fe0f 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005556:	20a8      	movs	r0, #168	@ 0xa8
 8005558:	f7ff fe0c 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x1F); //
 800555c:	201f      	movs	r0, #31
 800555e:	f7ff fe09 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005562:	20a4      	movs	r0, #164	@ 0xa4
 8005564:	f7ff fe06 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8005568:	20d3      	movs	r0, #211	@ 0xd3
 800556a:	f7ff fe03 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800556e:	2000      	movs	r0, #0
 8005570:	f7ff fe00 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8005574:	20d5      	movs	r0, #213	@ 0xd5
 8005576:	f7ff fdfd 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800557a:	20f0      	movs	r0, #240	@ 0xf0
 800557c:	f7ff fdfa 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005580:	20d9      	movs	r0, #217	@ 0xd9
 8005582:	f7ff fdf7 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8005586:	2022      	movs	r0, #34	@ 0x22
 8005588:	f7ff fdf4 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800558c:	20da      	movs	r0, #218	@ 0xda
 800558e:	f7ff fdf1 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02);
 8005592:	2002      	movs	r0, #2
 8005594:	f7ff fdee 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8005598:	20db      	movs	r0, #219	@ 0xdb
 800559a:	f7ff fdeb 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800559e:	2020      	movs	r0, #32
 80055a0:	f7ff fde8 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80055a4:	208d      	movs	r0, #141	@ 0x8d
 80055a6:	f7ff fde5 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80055aa:	2014      	movs	r0, #20
 80055ac:	f7ff fde2 	bl	8005174 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80055b0:	2001      	movs	r0, #1
 80055b2:	f7ff ff9d 	bl	80054f0 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 80055b6:	2000      	movs	r0, #0
 80055b8:	f7ff fe02 	bl	80051c0 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 80055bc:	f7ff fe0e 	bl	80051dc <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 80055c0:	2200      	movs	r2, #0
 80055c2:	4b03      	ldr	r3, [pc, #12]	@ (80055d0 <ssd1306_Init+0xc4>)
 80055c4:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80055c6:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 80055c8:	3201      	adds	r2, #1
 80055ca:	711a      	strb	r2, [r3, #4]
}
 80055cc:	bd10      	pop	{r4, pc}
 80055ce:	46c0      	nop			@ (mov r8, r8)
 80055d0:	2000085c 	.word	0x2000085c

080055d4 <siprintf>:
 80055d4:	b40e      	push	{r1, r2, r3}
 80055d6:	b510      	push	{r4, lr}
 80055d8:	2400      	movs	r4, #0
 80055da:	490c      	ldr	r1, [pc, #48]	@ (800560c <siprintf+0x38>)
 80055dc:	b09d      	sub	sp, #116	@ 0x74
 80055de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80055e0:	9002      	str	r0, [sp, #8]
 80055e2:	9006      	str	r0, [sp, #24]
 80055e4:	9107      	str	r1, [sp, #28]
 80055e6:	9104      	str	r1, [sp, #16]
 80055e8:	4809      	ldr	r0, [pc, #36]	@ (8005610 <siprintf+0x3c>)
 80055ea:	490a      	ldr	r1, [pc, #40]	@ (8005614 <siprintf+0x40>)
 80055ec:	cb04      	ldmia	r3!, {r2}
 80055ee:	9105      	str	r1, [sp, #20]
 80055f0:	6800      	ldr	r0, [r0, #0]
 80055f2:	a902      	add	r1, sp, #8
 80055f4:	9301      	str	r3, [sp, #4]
 80055f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80055f8:	f000 f9a8 	bl	800594c <_svfiprintf_r>
 80055fc:	9b02      	ldr	r3, [sp, #8]
 80055fe:	701c      	strb	r4, [r3, #0]
 8005600:	b01d      	add	sp, #116	@ 0x74
 8005602:	bc10      	pop	{r4}
 8005604:	bc08      	pop	{r3}
 8005606:	b003      	add	sp, #12
 8005608:	4718      	bx	r3
 800560a:	46c0      	nop			@ (mov r8, r8)
 800560c:	7fffffff 	.word	0x7fffffff
 8005610:	20000214 	.word	0x20000214
 8005614:	ffff0208 	.word	0xffff0208

08005618 <memset>:
 8005618:	0003      	movs	r3, r0
 800561a:	1882      	adds	r2, r0, r2
 800561c:	4293      	cmp	r3, r2
 800561e:	d100      	bne.n	8005622 <memset+0xa>
 8005620:	4770      	bx	lr
 8005622:	7019      	strb	r1, [r3, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	e7f9      	b.n	800561c <memset+0x4>

08005628 <__errno>:
 8005628:	4b01      	ldr	r3, [pc, #4]	@ (8005630 <__errno+0x8>)
 800562a:	6818      	ldr	r0, [r3, #0]
 800562c:	4770      	bx	lr
 800562e:	46c0      	nop			@ (mov r8, r8)
 8005630:	20000214 	.word	0x20000214

08005634 <__libc_init_array>:
 8005634:	b570      	push	{r4, r5, r6, lr}
 8005636:	2600      	movs	r6, #0
 8005638:	4c0c      	ldr	r4, [pc, #48]	@ (800566c <__libc_init_array+0x38>)
 800563a:	4d0d      	ldr	r5, [pc, #52]	@ (8005670 <__libc_init_array+0x3c>)
 800563c:	1b64      	subs	r4, r4, r5
 800563e:	10a4      	asrs	r4, r4, #2
 8005640:	42a6      	cmp	r6, r4
 8005642:	d109      	bne.n	8005658 <__libc_init_array+0x24>
 8005644:	2600      	movs	r6, #0
 8005646:	f000 fc63 	bl	8005f10 <_init>
 800564a:	4c0a      	ldr	r4, [pc, #40]	@ (8005674 <__libc_init_array+0x40>)
 800564c:	4d0a      	ldr	r5, [pc, #40]	@ (8005678 <__libc_init_array+0x44>)
 800564e:	1b64      	subs	r4, r4, r5
 8005650:	10a4      	asrs	r4, r4, #2
 8005652:	42a6      	cmp	r6, r4
 8005654:	d105      	bne.n	8005662 <__libc_init_array+0x2e>
 8005656:	bd70      	pop	{r4, r5, r6, pc}
 8005658:	00b3      	lsls	r3, r6, #2
 800565a:	58eb      	ldr	r3, [r5, r3]
 800565c:	4798      	blx	r3
 800565e:	3601      	adds	r6, #1
 8005660:	e7ee      	b.n	8005640 <__libc_init_array+0xc>
 8005662:	00b3      	lsls	r3, r6, #2
 8005664:	58eb      	ldr	r3, [r5, r3]
 8005666:	4798      	blx	r3
 8005668:	3601      	adds	r6, #1
 800566a:	e7f2      	b.n	8005652 <__libc_init_array+0x1e>
 800566c:	080074f4 	.word	0x080074f4
 8005670:	080074f4 	.word	0x080074f4
 8005674:	080074f8 	.word	0x080074f8
 8005678:	080074f4 	.word	0x080074f4

0800567c <__retarget_lock_acquire_recursive>:
 800567c:	4770      	bx	lr

0800567e <__retarget_lock_release_recursive>:
 800567e:	4770      	bx	lr

08005680 <memcpy>:
 8005680:	2300      	movs	r3, #0
 8005682:	b510      	push	{r4, lr}
 8005684:	429a      	cmp	r2, r3
 8005686:	d100      	bne.n	800568a <memcpy+0xa>
 8005688:	bd10      	pop	{r4, pc}
 800568a:	5ccc      	ldrb	r4, [r1, r3]
 800568c:	54c4      	strb	r4, [r0, r3]
 800568e:	3301      	adds	r3, #1
 8005690:	e7f8      	b.n	8005684 <memcpy+0x4>
	...

08005694 <_free_r>:
 8005694:	b570      	push	{r4, r5, r6, lr}
 8005696:	0005      	movs	r5, r0
 8005698:	1e0c      	subs	r4, r1, #0
 800569a:	d010      	beq.n	80056be <_free_r+0x2a>
 800569c:	3c04      	subs	r4, #4
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	da00      	bge.n	80056a6 <_free_r+0x12>
 80056a4:	18e4      	adds	r4, r4, r3
 80056a6:	0028      	movs	r0, r5
 80056a8:	f000 f8e0 	bl	800586c <__malloc_lock>
 80056ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005724 <_free_r+0x90>)
 80056ae:	6813      	ldr	r3, [r2, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d105      	bne.n	80056c0 <_free_r+0x2c>
 80056b4:	6063      	str	r3, [r4, #4]
 80056b6:	6014      	str	r4, [r2, #0]
 80056b8:	0028      	movs	r0, r5
 80056ba:	f000 f8df 	bl	800587c <__malloc_unlock>
 80056be:	bd70      	pop	{r4, r5, r6, pc}
 80056c0:	42a3      	cmp	r3, r4
 80056c2:	d908      	bls.n	80056d6 <_free_r+0x42>
 80056c4:	6820      	ldr	r0, [r4, #0]
 80056c6:	1821      	adds	r1, r4, r0
 80056c8:	428b      	cmp	r3, r1
 80056ca:	d1f3      	bne.n	80056b4 <_free_r+0x20>
 80056cc:	6819      	ldr	r1, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	1809      	adds	r1, r1, r0
 80056d2:	6021      	str	r1, [r4, #0]
 80056d4:	e7ee      	b.n	80056b4 <_free_r+0x20>
 80056d6:	001a      	movs	r2, r3
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <_free_r+0x4e>
 80056de:	42a3      	cmp	r3, r4
 80056e0:	d9f9      	bls.n	80056d6 <_free_r+0x42>
 80056e2:	6811      	ldr	r1, [r2, #0]
 80056e4:	1850      	adds	r0, r2, r1
 80056e6:	42a0      	cmp	r0, r4
 80056e8:	d10b      	bne.n	8005702 <_free_r+0x6e>
 80056ea:	6820      	ldr	r0, [r4, #0]
 80056ec:	1809      	adds	r1, r1, r0
 80056ee:	1850      	adds	r0, r2, r1
 80056f0:	6011      	str	r1, [r2, #0]
 80056f2:	4283      	cmp	r3, r0
 80056f4:	d1e0      	bne.n	80056b8 <_free_r+0x24>
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	1841      	adds	r1, r0, r1
 80056fc:	6011      	str	r1, [r2, #0]
 80056fe:	6053      	str	r3, [r2, #4]
 8005700:	e7da      	b.n	80056b8 <_free_r+0x24>
 8005702:	42a0      	cmp	r0, r4
 8005704:	d902      	bls.n	800570c <_free_r+0x78>
 8005706:	230c      	movs	r3, #12
 8005708:	602b      	str	r3, [r5, #0]
 800570a:	e7d5      	b.n	80056b8 <_free_r+0x24>
 800570c:	6820      	ldr	r0, [r4, #0]
 800570e:	1821      	adds	r1, r4, r0
 8005710:	428b      	cmp	r3, r1
 8005712:	d103      	bne.n	800571c <_free_r+0x88>
 8005714:	6819      	ldr	r1, [r3, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	1809      	adds	r1, r1, r0
 800571a:	6021      	str	r1, [r4, #0]
 800571c:	6063      	str	r3, [r4, #4]
 800571e:	6054      	str	r4, [r2, #4]
 8005720:	e7ca      	b.n	80056b8 <_free_r+0x24>
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	20000ba8 	.word	0x20000ba8

08005728 <sbrk_aligned>:
 8005728:	b570      	push	{r4, r5, r6, lr}
 800572a:	4e0f      	ldr	r6, [pc, #60]	@ (8005768 <sbrk_aligned+0x40>)
 800572c:	000d      	movs	r5, r1
 800572e:	6831      	ldr	r1, [r6, #0]
 8005730:	0004      	movs	r4, r0
 8005732:	2900      	cmp	r1, #0
 8005734:	d102      	bne.n	800573c <sbrk_aligned+0x14>
 8005736:	f000 fb95 	bl	8005e64 <_sbrk_r>
 800573a:	6030      	str	r0, [r6, #0]
 800573c:	0029      	movs	r1, r5
 800573e:	0020      	movs	r0, r4
 8005740:	f000 fb90 	bl	8005e64 <_sbrk_r>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	d103      	bne.n	8005750 <sbrk_aligned+0x28>
 8005748:	2501      	movs	r5, #1
 800574a:	426d      	negs	r5, r5
 800574c:	0028      	movs	r0, r5
 800574e:	bd70      	pop	{r4, r5, r6, pc}
 8005750:	2303      	movs	r3, #3
 8005752:	1cc5      	adds	r5, r0, #3
 8005754:	439d      	bics	r5, r3
 8005756:	42a8      	cmp	r0, r5
 8005758:	d0f8      	beq.n	800574c <sbrk_aligned+0x24>
 800575a:	1a29      	subs	r1, r5, r0
 800575c:	0020      	movs	r0, r4
 800575e:	f000 fb81 	bl	8005e64 <_sbrk_r>
 8005762:	3001      	adds	r0, #1
 8005764:	d1f2      	bne.n	800574c <sbrk_aligned+0x24>
 8005766:	e7ef      	b.n	8005748 <sbrk_aligned+0x20>
 8005768:	20000ba4 	.word	0x20000ba4

0800576c <_malloc_r>:
 800576c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800576e:	2203      	movs	r2, #3
 8005770:	1ccb      	adds	r3, r1, #3
 8005772:	4393      	bics	r3, r2
 8005774:	3308      	adds	r3, #8
 8005776:	0005      	movs	r5, r0
 8005778:	001f      	movs	r7, r3
 800577a:	2b0c      	cmp	r3, #12
 800577c:	d234      	bcs.n	80057e8 <_malloc_r+0x7c>
 800577e:	270c      	movs	r7, #12
 8005780:	42b9      	cmp	r1, r7
 8005782:	d833      	bhi.n	80057ec <_malloc_r+0x80>
 8005784:	0028      	movs	r0, r5
 8005786:	f000 f871 	bl	800586c <__malloc_lock>
 800578a:	4e37      	ldr	r6, [pc, #220]	@ (8005868 <_malloc_r+0xfc>)
 800578c:	6833      	ldr	r3, [r6, #0]
 800578e:	001c      	movs	r4, r3
 8005790:	2c00      	cmp	r4, #0
 8005792:	d12f      	bne.n	80057f4 <_malloc_r+0x88>
 8005794:	0039      	movs	r1, r7
 8005796:	0028      	movs	r0, r5
 8005798:	f7ff ffc6 	bl	8005728 <sbrk_aligned>
 800579c:	0004      	movs	r4, r0
 800579e:	1c43      	adds	r3, r0, #1
 80057a0:	d15f      	bne.n	8005862 <_malloc_r+0xf6>
 80057a2:	6834      	ldr	r4, [r6, #0]
 80057a4:	9400      	str	r4, [sp, #0]
 80057a6:	9b00      	ldr	r3, [sp, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d14a      	bne.n	8005842 <_malloc_r+0xd6>
 80057ac:	2c00      	cmp	r4, #0
 80057ae:	d052      	beq.n	8005856 <_malloc_r+0xea>
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	0028      	movs	r0, r5
 80057b4:	18e3      	adds	r3, r4, r3
 80057b6:	9900      	ldr	r1, [sp, #0]
 80057b8:	9301      	str	r3, [sp, #4]
 80057ba:	f000 fb53 	bl	8005e64 <_sbrk_r>
 80057be:	9b01      	ldr	r3, [sp, #4]
 80057c0:	4283      	cmp	r3, r0
 80057c2:	d148      	bne.n	8005856 <_malloc_r+0xea>
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	0028      	movs	r0, r5
 80057c8:	1aff      	subs	r7, r7, r3
 80057ca:	0039      	movs	r1, r7
 80057cc:	f7ff ffac 	bl	8005728 <sbrk_aligned>
 80057d0:	3001      	adds	r0, #1
 80057d2:	d040      	beq.n	8005856 <_malloc_r+0xea>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	19db      	adds	r3, r3, r7
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	6833      	ldr	r3, [r6, #0]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	2a00      	cmp	r2, #0
 80057e0:	d133      	bne.n	800584a <_malloc_r+0xde>
 80057e2:	9b00      	ldr	r3, [sp, #0]
 80057e4:	6033      	str	r3, [r6, #0]
 80057e6:	e019      	b.n	800581c <_malloc_r+0xb0>
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	dac9      	bge.n	8005780 <_malloc_r+0x14>
 80057ec:	230c      	movs	r3, #12
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	2000      	movs	r0, #0
 80057f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057f4:	6821      	ldr	r1, [r4, #0]
 80057f6:	1bc9      	subs	r1, r1, r7
 80057f8:	d420      	bmi.n	800583c <_malloc_r+0xd0>
 80057fa:	290b      	cmp	r1, #11
 80057fc:	d90a      	bls.n	8005814 <_malloc_r+0xa8>
 80057fe:	19e2      	adds	r2, r4, r7
 8005800:	6027      	str	r7, [r4, #0]
 8005802:	42a3      	cmp	r3, r4
 8005804:	d104      	bne.n	8005810 <_malloc_r+0xa4>
 8005806:	6032      	str	r2, [r6, #0]
 8005808:	6863      	ldr	r3, [r4, #4]
 800580a:	6011      	str	r1, [r2, #0]
 800580c:	6053      	str	r3, [r2, #4]
 800580e:	e005      	b.n	800581c <_malloc_r+0xb0>
 8005810:	605a      	str	r2, [r3, #4]
 8005812:	e7f9      	b.n	8005808 <_malloc_r+0x9c>
 8005814:	6862      	ldr	r2, [r4, #4]
 8005816:	42a3      	cmp	r3, r4
 8005818:	d10e      	bne.n	8005838 <_malloc_r+0xcc>
 800581a:	6032      	str	r2, [r6, #0]
 800581c:	0028      	movs	r0, r5
 800581e:	f000 f82d 	bl	800587c <__malloc_unlock>
 8005822:	0020      	movs	r0, r4
 8005824:	2207      	movs	r2, #7
 8005826:	300b      	adds	r0, #11
 8005828:	1d23      	adds	r3, r4, #4
 800582a:	4390      	bics	r0, r2
 800582c:	1ac2      	subs	r2, r0, r3
 800582e:	4298      	cmp	r0, r3
 8005830:	d0df      	beq.n	80057f2 <_malloc_r+0x86>
 8005832:	1a1b      	subs	r3, r3, r0
 8005834:	50a3      	str	r3, [r4, r2]
 8005836:	e7dc      	b.n	80057f2 <_malloc_r+0x86>
 8005838:	605a      	str	r2, [r3, #4]
 800583a:	e7ef      	b.n	800581c <_malloc_r+0xb0>
 800583c:	0023      	movs	r3, r4
 800583e:	6864      	ldr	r4, [r4, #4]
 8005840:	e7a6      	b.n	8005790 <_malloc_r+0x24>
 8005842:	9c00      	ldr	r4, [sp, #0]
 8005844:	6863      	ldr	r3, [r4, #4]
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	e7ad      	b.n	80057a6 <_malloc_r+0x3a>
 800584a:	001a      	movs	r2, r3
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	42a3      	cmp	r3, r4
 8005850:	d1fb      	bne.n	800584a <_malloc_r+0xde>
 8005852:	2300      	movs	r3, #0
 8005854:	e7da      	b.n	800580c <_malloc_r+0xa0>
 8005856:	230c      	movs	r3, #12
 8005858:	0028      	movs	r0, r5
 800585a:	602b      	str	r3, [r5, #0]
 800585c:	f000 f80e 	bl	800587c <__malloc_unlock>
 8005860:	e7c6      	b.n	80057f0 <_malloc_r+0x84>
 8005862:	6007      	str	r7, [r0, #0]
 8005864:	e7da      	b.n	800581c <_malloc_r+0xb0>
 8005866:	46c0      	nop			@ (mov r8, r8)
 8005868:	20000ba8 	.word	0x20000ba8

0800586c <__malloc_lock>:
 800586c:	b510      	push	{r4, lr}
 800586e:	4802      	ldr	r0, [pc, #8]	@ (8005878 <__malloc_lock+0xc>)
 8005870:	f7ff ff04 	bl	800567c <__retarget_lock_acquire_recursive>
 8005874:	bd10      	pop	{r4, pc}
 8005876:	46c0      	nop			@ (mov r8, r8)
 8005878:	20000ba0 	.word	0x20000ba0

0800587c <__malloc_unlock>:
 800587c:	b510      	push	{r4, lr}
 800587e:	4802      	ldr	r0, [pc, #8]	@ (8005888 <__malloc_unlock+0xc>)
 8005880:	f7ff fefd 	bl	800567e <__retarget_lock_release_recursive>
 8005884:	bd10      	pop	{r4, pc}
 8005886:	46c0      	nop			@ (mov r8, r8)
 8005888:	20000ba0 	.word	0x20000ba0

0800588c <__ssputs_r>:
 800588c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800588e:	688e      	ldr	r6, [r1, #8]
 8005890:	b085      	sub	sp, #20
 8005892:	001f      	movs	r7, r3
 8005894:	000c      	movs	r4, r1
 8005896:	680b      	ldr	r3, [r1, #0]
 8005898:	9002      	str	r0, [sp, #8]
 800589a:	9203      	str	r2, [sp, #12]
 800589c:	42be      	cmp	r6, r7
 800589e:	d830      	bhi.n	8005902 <__ssputs_r+0x76>
 80058a0:	210c      	movs	r1, #12
 80058a2:	5e62      	ldrsh	r2, [r4, r1]
 80058a4:	2190      	movs	r1, #144	@ 0x90
 80058a6:	00c9      	lsls	r1, r1, #3
 80058a8:	420a      	tst	r2, r1
 80058aa:	d028      	beq.n	80058fe <__ssputs_r+0x72>
 80058ac:	2003      	movs	r0, #3
 80058ae:	6921      	ldr	r1, [r4, #16]
 80058b0:	1a5b      	subs	r3, r3, r1
 80058b2:	9301      	str	r3, [sp, #4]
 80058b4:	6963      	ldr	r3, [r4, #20]
 80058b6:	4343      	muls	r3, r0
 80058b8:	9801      	ldr	r0, [sp, #4]
 80058ba:	0fdd      	lsrs	r5, r3, #31
 80058bc:	18ed      	adds	r5, r5, r3
 80058be:	1c7b      	adds	r3, r7, #1
 80058c0:	181b      	adds	r3, r3, r0
 80058c2:	106d      	asrs	r5, r5, #1
 80058c4:	42ab      	cmp	r3, r5
 80058c6:	d900      	bls.n	80058ca <__ssputs_r+0x3e>
 80058c8:	001d      	movs	r5, r3
 80058ca:	0552      	lsls	r2, r2, #21
 80058cc:	d528      	bpl.n	8005920 <__ssputs_r+0x94>
 80058ce:	0029      	movs	r1, r5
 80058d0:	9802      	ldr	r0, [sp, #8]
 80058d2:	f7ff ff4b 	bl	800576c <_malloc_r>
 80058d6:	1e06      	subs	r6, r0, #0
 80058d8:	d02c      	beq.n	8005934 <__ssputs_r+0xa8>
 80058da:	9a01      	ldr	r2, [sp, #4]
 80058dc:	6921      	ldr	r1, [r4, #16]
 80058de:	f7ff fecf 	bl	8005680 <memcpy>
 80058e2:	89a2      	ldrh	r2, [r4, #12]
 80058e4:	4b18      	ldr	r3, [pc, #96]	@ (8005948 <__ssputs_r+0xbc>)
 80058e6:	401a      	ands	r2, r3
 80058e8:	2380      	movs	r3, #128	@ 0x80
 80058ea:	4313      	orrs	r3, r2
 80058ec:	81a3      	strh	r3, [r4, #12]
 80058ee:	9b01      	ldr	r3, [sp, #4]
 80058f0:	6126      	str	r6, [r4, #16]
 80058f2:	18f6      	adds	r6, r6, r3
 80058f4:	6026      	str	r6, [r4, #0]
 80058f6:	003e      	movs	r6, r7
 80058f8:	6165      	str	r5, [r4, #20]
 80058fa:	1aed      	subs	r5, r5, r3
 80058fc:	60a5      	str	r5, [r4, #8]
 80058fe:	42be      	cmp	r6, r7
 8005900:	d900      	bls.n	8005904 <__ssputs_r+0x78>
 8005902:	003e      	movs	r6, r7
 8005904:	0032      	movs	r2, r6
 8005906:	9903      	ldr	r1, [sp, #12]
 8005908:	6820      	ldr	r0, [r4, #0]
 800590a:	f000 fa99 	bl	8005e40 <memmove>
 800590e:	2000      	movs	r0, #0
 8005910:	68a3      	ldr	r3, [r4, #8]
 8005912:	1b9b      	subs	r3, r3, r6
 8005914:	60a3      	str	r3, [r4, #8]
 8005916:	6823      	ldr	r3, [r4, #0]
 8005918:	199b      	adds	r3, r3, r6
 800591a:	6023      	str	r3, [r4, #0]
 800591c:	b005      	add	sp, #20
 800591e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005920:	002a      	movs	r2, r5
 8005922:	9802      	ldr	r0, [sp, #8]
 8005924:	f000 fabb 	bl	8005e9e <_realloc_r>
 8005928:	1e06      	subs	r6, r0, #0
 800592a:	d1e0      	bne.n	80058ee <__ssputs_r+0x62>
 800592c:	6921      	ldr	r1, [r4, #16]
 800592e:	9802      	ldr	r0, [sp, #8]
 8005930:	f7ff feb0 	bl	8005694 <_free_r>
 8005934:	230c      	movs	r3, #12
 8005936:	2001      	movs	r0, #1
 8005938:	9a02      	ldr	r2, [sp, #8]
 800593a:	4240      	negs	r0, r0
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	89a2      	ldrh	r2, [r4, #12]
 8005940:	3334      	adds	r3, #52	@ 0x34
 8005942:	4313      	orrs	r3, r2
 8005944:	81a3      	strh	r3, [r4, #12]
 8005946:	e7e9      	b.n	800591c <__ssputs_r+0x90>
 8005948:	fffffb7f 	.word	0xfffffb7f

0800594c <_svfiprintf_r>:
 800594c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594e:	b0a1      	sub	sp, #132	@ 0x84
 8005950:	9003      	str	r0, [sp, #12]
 8005952:	001d      	movs	r5, r3
 8005954:	898b      	ldrh	r3, [r1, #12]
 8005956:	000f      	movs	r7, r1
 8005958:	0016      	movs	r6, r2
 800595a:	061b      	lsls	r3, r3, #24
 800595c:	d511      	bpl.n	8005982 <_svfiprintf_r+0x36>
 800595e:	690b      	ldr	r3, [r1, #16]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10e      	bne.n	8005982 <_svfiprintf_r+0x36>
 8005964:	2140      	movs	r1, #64	@ 0x40
 8005966:	f7ff ff01 	bl	800576c <_malloc_r>
 800596a:	6038      	str	r0, [r7, #0]
 800596c:	6138      	str	r0, [r7, #16]
 800596e:	2800      	cmp	r0, #0
 8005970:	d105      	bne.n	800597e <_svfiprintf_r+0x32>
 8005972:	230c      	movs	r3, #12
 8005974:	9a03      	ldr	r2, [sp, #12]
 8005976:	6013      	str	r3, [r2, #0]
 8005978:	2001      	movs	r0, #1
 800597a:	4240      	negs	r0, r0
 800597c:	e0cf      	b.n	8005b1e <_svfiprintf_r+0x1d2>
 800597e:	2340      	movs	r3, #64	@ 0x40
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	2300      	movs	r3, #0
 8005984:	ac08      	add	r4, sp, #32
 8005986:	6163      	str	r3, [r4, #20]
 8005988:	3320      	adds	r3, #32
 800598a:	7663      	strb	r3, [r4, #25]
 800598c:	3310      	adds	r3, #16
 800598e:	76a3      	strb	r3, [r4, #26]
 8005990:	9507      	str	r5, [sp, #28]
 8005992:	0035      	movs	r5, r6
 8005994:	782b      	ldrb	r3, [r5, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <_svfiprintf_r+0x52>
 800599a:	2b25      	cmp	r3, #37	@ 0x25
 800599c:	d148      	bne.n	8005a30 <_svfiprintf_r+0xe4>
 800599e:	1bab      	subs	r3, r5, r6
 80059a0:	9305      	str	r3, [sp, #20]
 80059a2:	42b5      	cmp	r5, r6
 80059a4:	d00b      	beq.n	80059be <_svfiprintf_r+0x72>
 80059a6:	0032      	movs	r2, r6
 80059a8:	0039      	movs	r1, r7
 80059aa:	9803      	ldr	r0, [sp, #12]
 80059ac:	f7ff ff6e 	bl	800588c <__ssputs_r>
 80059b0:	3001      	adds	r0, #1
 80059b2:	d100      	bne.n	80059b6 <_svfiprintf_r+0x6a>
 80059b4:	e0ae      	b.n	8005b14 <_svfiprintf_r+0x1c8>
 80059b6:	6963      	ldr	r3, [r4, #20]
 80059b8:	9a05      	ldr	r2, [sp, #20]
 80059ba:	189b      	adds	r3, r3, r2
 80059bc:	6163      	str	r3, [r4, #20]
 80059be:	782b      	ldrb	r3, [r5, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d100      	bne.n	80059c6 <_svfiprintf_r+0x7a>
 80059c4:	e0a6      	b.n	8005b14 <_svfiprintf_r+0x1c8>
 80059c6:	2201      	movs	r2, #1
 80059c8:	2300      	movs	r3, #0
 80059ca:	4252      	negs	r2, r2
 80059cc:	6062      	str	r2, [r4, #4]
 80059ce:	a904      	add	r1, sp, #16
 80059d0:	3254      	adds	r2, #84	@ 0x54
 80059d2:	1852      	adds	r2, r2, r1
 80059d4:	1c6e      	adds	r6, r5, #1
 80059d6:	6023      	str	r3, [r4, #0]
 80059d8:	60e3      	str	r3, [r4, #12]
 80059da:	60a3      	str	r3, [r4, #8]
 80059dc:	7013      	strb	r3, [r2, #0]
 80059de:	65a3      	str	r3, [r4, #88]	@ 0x58
 80059e0:	4b54      	ldr	r3, [pc, #336]	@ (8005b34 <_svfiprintf_r+0x1e8>)
 80059e2:	2205      	movs	r2, #5
 80059e4:	0018      	movs	r0, r3
 80059e6:	7831      	ldrb	r1, [r6, #0]
 80059e8:	9305      	str	r3, [sp, #20]
 80059ea:	f000 fa4d 	bl	8005e88 <memchr>
 80059ee:	1c75      	adds	r5, r6, #1
 80059f0:	2800      	cmp	r0, #0
 80059f2:	d11f      	bne.n	8005a34 <_svfiprintf_r+0xe8>
 80059f4:	6822      	ldr	r2, [r4, #0]
 80059f6:	06d3      	lsls	r3, r2, #27
 80059f8:	d504      	bpl.n	8005a04 <_svfiprintf_r+0xb8>
 80059fa:	2353      	movs	r3, #83	@ 0x53
 80059fc:	a904      	add	r1, sp, #16
 80059fe:	185b      	adds	r3, r3, r1
 8005a00:	2120      	movs	r1, #32
 8005a02:	7019      	strb	r1, [r3, #0]
 8005a04:	0713      	lsls	r3, r2, #28
 8005a06:	d504      	bpl.n	8005a12 <_svfiprintf_r+0xc6>
 8005a08:	2353      	movs	r3, #83	@ 0x53
 8005a0a:	a904      	add	r1, sp, #16
 8005a0c:	185b      	adds	r3, r3, r1
 8005a0e:	212b      	movs	r1, #43	@ 0x2b
 8005a10:	7019      	strb	r1, [r3, #0]
 8005a12:	7833      	ldrb	r3, [r6, #0]
 8005a14:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a16:	d016      	beq.n	8005a46 <_svfiprintf_r+0xfa>
 8005a18:	0035      	movs	r5, r6
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	200a      	movs	r0, #10
 8005a1e:	68e3      	ldr	r3, [r4, #12]
 8005a20:	782a      	ldrb	r2, [r5, #0]
 8005a22:	1c6e      	adds	r6, r5, #1
 8005a24:	3a30      	subs	r2, #48	@ 0x30
 8005a26:	2a09      	cmp	r2, #9
 8005a28:	d950      	bls.n	8005acc <_svfiprintf_r+0x180>
 8005a2a:	2900      	cmp	r1, #0
 8005a2c:	d111      	bne.n	8005a52 <_svfiprintf_r+0x106>
 8005a2e:	e017      	b.n	8005a60 <_svfiprintf_r+0x114>
 8005a30:	3501      	adds	r5, #1
 8005a32:	e7af      	b.n	8005994 <_svfiprintf_r+0x48>
 8005a34:	9b05      	ldr	r3, [sp, #20]
 8005a36:	6822      	ldr	r2, [r4, #0]
 8005a38:	1ac0      	subs	r0, r0, r3
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	4083      	lsls	r3, r0
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	002e      	movs	r6, r5
 8005a42:	6023      	str	r3, [r4, #0]
 8005a44:	e7cc      	b.n	80059e0 <_svfiprintf_r+0x94>
 8005a46:	9b07      	ldr	r3, [sp, #28]
 8005a48:	1d19      	adds	r1, r3, #4
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	9107      	str	r1, [sp, #28]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	db01      	blt.n	8005a56 <_svfiprintf_r+0x10a>
 8005a52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a54:	e004      	b.n	8005a60 <_svfiprintf_r+0x114>
 8005a56:	425b      	negs	r3, r3
 8005a58:	60e3      	str	r3, [r4, #12]
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	782b      	ldrb	r3, [r5, #0]
 8005a62:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a64:	d10c      	bne.n	8005a80 <_svfiprintf_r+0x134>
 8005a66:	786b      	ldrb	r3, [r5, #1]
 8005a68:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a6a:	d134      	bne.n	8005ad6 <_svfiprintf_r+0x18a>
 8005a6c:	9b07      	ldr	r3, [sp, #28]
 8005a6e:	3502      	adds	r5, #2
 8005a70:	1d1a      	adds	r2, r3, #4
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	9207      	str	r2, [sp, #28]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	da01      	bge.n	8005a7e <_svfiprintf_r+0x132>
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	425b      	negs	r3, r3
 8005a7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a80:	4e2d      	ldr	r6, [pc, #180]	@ (8005b38 <_svfiprintf_r+0x1ec>)
 8005a82:	2203      	movs	r2, #3
 8005a84:	0030      	movs	r0, r6
 8005a86:	7829      	ldrb	r1, [r5, #0]
 8005a88:	f000 f9fe 	bl	8005e88 <memchr>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	d006      	beq.n	8005a9e <_svfiprintf_r+0x152>
 8005a90:	2340      	movs	r3, #64	@ 0x40
 8005a92:	1b80      	subs	r0, r0, r6
 8005a94:	4083      	lsls	r3, r0
 8005a96:	6822      	ldr	r2, [r4, #0]
 8005a98:	3501      	adds	r5, #1
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	7829      	ldrb	r1, [r5, #0]
 8005aa0:	2206      	movs	r2, #6
 8005aa2:	4826      	ldr	r0, [pc, #152]	@ (8005b3c <_svfiprintf_r+0x1f0>)
 8005aa4:	1c6e      	adds	r6, r5, #1
 8005aa6:	7621      	strb	r1, [r4, #24]
 8005aa8:	f000 f9ee 	bl	8005e88 <memchr>
 8005aac:	2800      	cmp	r0, #0
 8005aae:	d038      	beq.n	8005b22 <_svfiprintf_r+0x1d6>
 8005ab0:	4b23      	ldr	r3, [pc, #140]	@ (8005b40 <_svfiprintf_r+0x1f4>)
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d122      	bne.n	8005afc <_svfiprintf_r+0x1b0>
 8005ab6:	2207      	movs	r2, #7
 8005ab8:	9b07      	ldr	r3, [sp, #28]
 8005aba:	3307      	adds	r3, #7
 8005abc:	4393      	bics	r3, r2
 8005abe:	3308      	adds	r3, #8
 8005ac0:	9307      	str	r3, [sp, #28]
 8005ac2:	6963      	ldr	r3, [r4, #20]
 8005ac4:	9a04      	ldr	r2, [sp, #16]
 8005ac6:	189b      	adds	r3, r3, r2
 8005ac8:	6163      	str	r3, [r4, #20]
 8005aca:	e762      	b.n	8005992 <_svfiprintf_r+0x46>
 8005acc:	4343      	muls	r3, r0
 8005ace:	0035      	movs	r5, r6
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	189b      	adds	r3, r3, r2
 8005ad4:	e7a4      	b.n	8005a20 <_svfiprintf_r+0xd4>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	200a      	movs	r0, #10
 8005ada:	0019      	movs	r1, r3
 8005adc:	3501      	adds	r5, #1
 8005ade:	6063      	str	r3, [r4, #4]
 8005ae0:	782a      	ldrb	r2, [r5, #0]
 8005ae2:	1c6e      	adds	r6, r5, #1
 8005ae4:	3a30      	subs	r2, #48	@ 0x30
 8005ae6:	2a09      	cmp	r2, #9
 8005ae8:	d903      	bls.n	8005af2 <_svfiprintf_r+0x1a6>
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0c8      	beq.n	8005a80 <_svfiprintf_r+0x134>
 8005aee:	9109      	str	r1, [sp, #36]	@ 0x24
 8005af0:	e7c6      	b.n	8005a80 <_svfiprintf_r+0x134>
 8005af2:	4341      	muls	r1, r0
 8005af4:	0035      	movs	r5, r6
 8005af6:	2301      	movs	r3, #1
 8005af8:	1889      	adds	r1, r1, r2
 8005afa:	e7f1      	b.n	8005ae0 <_svfiprintf_r+0x194>
 8005afc:	aa07      	add	r2, sp, #28
 8005afe:	9200      	str	r2, [sp, #0]
 8005b00:	0021      	movs	r1, r4
 8005b02:	003a      	movs	r2, r7
 8005b04:	4b0f      	ldr	r3, [pc, #60]	@ (8005b44 <_svfiprintf_r+0x1f8>)
 8005b06:	9803      	ldr	r0, [sp, #12]
 8005b08:	e000      	b.n	8005b0c <_svfiprintf_r+0x1c0>
 8005b0a:	bf00      	nop
 8005b0c:	9004      	str	r0, [sp, #16]
 8005b0e:	9b04      	ldr	r3, [sp, #16]
 8005b10:	3301      	adds	r3, #1
 8005b12:	d1d6      	bne.n	8005ac2 <_svfiprintf_r+0x176>
 8005b14:	89bb      	ldrh	r3, [r7, #12]
 8005b16:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005b18:	065b      	lsls	r3, r3, #25
 8005b1a:	d500      	bpl.n	8005b1e <_svfiprintf_r+0x1d2>
 8005b1c:	e72c      	b.n	8005978 <_svfiprintf_r+0x2c>
 8005b1e:	b021      	add	sp, #132	@ 0x84
 8005b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b22:	aa07      	add	r2, sp, #28
 8005b24:	9200      	str	r2, [sp, #0]
 8005b26:	0021      	movs	r1, r4
 8005b28:	003a      	movs	r2, r7
 8005b2a:	4b06      	ldr	r3, [pc, #24]	@ (8005b44 <_svfiprintf_r+0x1f8>)
 8005b2c:	9803      	ldr	r0, [sp, #12]
 8005b2e:	f000 f87b 	bl	8005c28 <_printf_i>
 8005b32:	e7eb      	b.n	8005b0c <_svfiprintf_r+0x1c0>
 8005b34:	08005f46 	.word	0x08005f46
 8005b38:	08005f4c 	.word	0x08005f4c
 8005b3c:	08005f50 	.word	0x08005f50
 8005b40:	00000000 	.word	0x00000000
 8005b44:	0800588d 	.word	0x0800588d

08005b48 <_printf_common>:
 8005b48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b4a:	0016      	movs	r6, r2
 8005b4c:	9301      	str	r3, [sp, #4]
 8005b4e:	688a      	ldr	r2, [r1, #8]
 8005b50:	690b      	ldr	r3, [r1, #16]
 8005b52:	000c      	movs	r4, r1
 8005b54:	9000      	str	r0, [sp, #0]
 8005b56:	4293      	cmp	r3, r2
 8005b58:	da00      	bge.n	8005b5c <_printf_common+0x14>
 8005b5a:	0013      	movs	r3, r2
 8005b5c:	0022      	movs	r2, r4
 8005b5e:	6033      	str	r3, [r6, #0]
 8005b60:	3243      	adds	r2, #67	@ 0x43
 8005b62:	7812      	ldrb	r2, [r2, #0]
 8005b64:	2a00      	cmp	r2, #0
 8005b66:	d001      	beq.n	8005b6c <_printf_common+0x24>
 8005b68:	3301      	adds	r3, #1
 8005b6a:	6033      	str	r3, [r6, #0]
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	069b      	lsls	r3, r3, #26
 8005b70:	d502      	bpl.n	8005b78 <_printf_common+0x30>
 8005b72:	6833      	ldr	r3, [r6, #0]
 8005b74:	3302      	adds	r3, #2
 8005b76:	6033      	str	r3, [r6, #0]
 8005b78:	6822      	ldr	r2, [r4, #0]
 8005b7a:	2306      	movs	r3, #6
 8005b7c:	0015      	movs	r5, r2
 8005b7e:	401d      	ands	r5, r3
 8005b80:	421a      	tst	r2, r3
 8005b82:	d027      	beq.n	8005bd4 <_printf_common+0x8c>
 8005b84:	0023      	movs	r3, r4
 8005b86:	3343      	adds	r3, #67	@ 0x43
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	1e5a      	subs	r2, r3, #1
 8005b8c:	4193      	sbcs	r3, r2
 8005b8e:	6822      	ldr	r2, [r4, #0]
 8005b90:	0692      	lsls	r2, r2, #26
 8005b92:	d430      	bmi.n	8005bf6 <_printf_common+0xae>
 8005b94:	0022      	movs	r2, r4
 8005b96:	9901      	ldr	r1, [sp, #4]
 8005b98:	9800      	ldr	r0, [sp, #0]
 8005b9a:	9d08      	ldr	r5, [sp, #32]
 8005b9c:	3243      	adds	r2, #67	@ 0x43
 8005b9e:	47a8      	blx	r5
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	d025      	beq.n	8005bf0 <_printf_common+0xa8>
 8005ba4:	2206      	movs	r2, #6
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	2500      	movs	r5, #0
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b04      	cmp	r3, #4
 8005bae:	d105      	bne.n	8005bbc <_printf_common+0x74>
 8005bb0:	6833      	ldr	r3, [r6, #0]
 8005bb2:	68e5      	ldr	r5, [r4, #12]
 8005bb4:	1aed      	subs	r5, r5, r3
 8005bb6:	43eb      	mvns	r3, r5
 8005bb8:	17db      	asrs	r3, r3, #31
 8005bba:	401d      	ands	r5, r3
 8005bbc:	68a3      	ldr	r3, [r4, #8]
 8005bbe:	6922      	ldr	r2, [r4, #16]
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	dd01      	ble.n	8005bc8 <_printf_common+0x80>
 8005bc4:	1a9b      	subs	r3, r3, r2
 8005bc6:	18ed      	adds	r5, r5, r3
 8005bc8:	2600      	movs	r6, #0
 8005bca:	42b5      	cmp	r5, r6
 8005bcc:	d120      	bne.n	8005c10 <_printf_common+0xc8>
 8005bce:	2000      	movs	r0, #0
 8005bd0:	e010      	b.n	8005bf4 <_printf_common+0xac>
 8005bd2:	3501      	adds	r5, #1
 8005bd4:	68e3      	ldr	r3, [r4, #12]
 8005bd6:	6832      	ldr	r2, [r6, #0]
 8005bd8:	1a9b      	subs	r3, r3, r2
 8005bda:	42ab      	cmp	r3, r5
 8005bdc:	ddd2      	ble.n	8005b84 <_printf_common+0x3c>
 8005bde:	0022      	movs	r2, r4
 8005be0:	2301      	movs	r3, #1
 8005be2:	9901      	ldr	r1, [sp, #4]
 8005be4:	9800      	ldr	r0, [sp, #0]
 8005be6:	9f08      	ldr	r7, [sp, #32]
 8005be8:	3219      	adds	r2, #25
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	d1f0      	bne.n	8005bd2 <_printf_common+0x8a>
 8005bf0:	2001      	movs	r0, #1
 8005bf2:	4240      	negs	r0, r0
 8005bf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bf6:	2030      	movs	r0, #48	@ 0x30
 8005bf8:	18e1      	adds	r1, r4, r3
 8005bfa:	3143      	adds	r1, #67	@ 0x43
 8005bfc:	7008      	strb	r0, [r1, #0]
 8005bfe:	0021      	movs	r1, r4
 8005c00:	1c5a      	adds	r2, r3, #1
 8005c02:	3145      	adds	r1, #69	@ 0x45
 8005c04:	7809      	ldrb	r1, [r1, #0]
 8005c06:	18a2      	adds	r2, r4, r2
 8005c08:	3243      	adds	r2, #67	@ 0x43
 8005c0a:	3302      	adds	r3, #2
 8005c0c:	7011      	strb	r1, [r2, #0]
 8005c0e:	e7c1      	b.n	8005b94 <_printf_common+0x4c>
 8005c10:	0022      	movs	r2, r4
 8005c12:	2301      	movs	r3, #1
 8005c14:	9901      	ldr	r1, [sp, #4]
 8005c16:	9800      	ldr	r0, [sp, #0]
 8005c18:	9f08      	ldr	r7, [sp, #32]
 8005c1a:	321a      	adds	r2, #26
 8005c1c:	47b8      	blx	r7
 8005c1e:	3001      	adds	r0, #1
 8005c20:	d0e6      	beq.n	8005bf0 <_printf_common+0xa8>
 8005c22:	3601      	adds	r6, #1
 8005c24:	e7d1      	b.n	8005bca <_printf_common+0x82>
	...

08005c28 <_printf_i>:
 8005c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c2a:	b08b      	sub	sp, #44	@ 0x2c
 8005c2c:	9206      	str	r2, [sp, #24]
 8005c2e:	000a      	movs	r2, r1
 8005c30:	3243      	adds	r2, #67	@ 0x43
 8005c32:	9307      	str	r3, [sp, #28]
 8005c34:	9005      	str	r0, [sp, #20]
 8005c36:	9203      	str	r2, [sp, #12]
 8005c38:	7e0a      	ldrb	r2, [r1, #24]
 8005c3a:	000c      	movs	r4, r1
 8005c3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c3e:	2a78      	cmp	r2, #120	@ 0x78
 8005c40:	d809      	bhi.n	8005c56 <_printf_i+0x2e>
 8005c42:	2a62      	cmp	r2, #98	@ 0x62
 8005c44:	d80b      	bhi.n	8005c5e <_printf_i+0x36>
 8005c46:	2a00      	cmp	r2, #0
 8005c48:	d100      	bne.n	8005c4c <_printf_i+0x24>
 8005c4a:	e0ba      	b.n	8005dc2 <_printf_i+0x19a>
 8005c4c:	497a      	ldr	r1, [pc, #488]	@ (8005e38 <_printf_i+0x210>)
 8005c4e:	9104      	str	r1, [sp, #16]
 8005c50:	2a58      	cmp	r2, #88	@ 0x58
 8005c52:	d100      	bne.n	8005c56 <_printf_i+0x2e>
 8005c54:	e08e      	b.n	8005d74 <_printf_i+0x14c>
 8005c56:	0025      	movs	r5, r4
 8005c58:	3542      	adds	r5, #66	@ 0x42
 8005c5a:	702a      	strb	r2, [r5, #0]
 8005c5c:	e022      	b.n	8005ca4 <_printf_i+0x7c>
 8005c5e:	0010      	movs	r0, r2
 8005c60:	3863      	subs	r0, #99	@ 0x63
 8005c62:	2815      	cmp	r0, #21
 8005c64:	d8f7      	bhi.n	8005c56 <_printf_i+0x2e>
 8005c66:	f7fa fa59 	bl	800011c <__gnu_thumb1_case_shi>
 8005c6a:	0016      	.short	0x0016
 8005c6c:	fff6001f 	.word	0xfff6001f
 8005c70:	fff6fff6 	.word	0xfff6fff6
 8005c74:	001ffff6 	.word	0x001ffff6
 8005c78:	fff6fff6 	.word	0xfff6fff6
 8005c7c:	fff6fff6 	.word	0xfff6fff6
 8005c80:	0036009f 	.word	0x0036009f
 8005c84:	fff6007e 	.word	0xfff6007e
 8005c88:	00b0fff6 	.word	0x00b0fff6
 8005c8c:	0036fff6 	.word	0x0036fff6
 8005c90:	fff6fff6 	.word	0xfff6fff6
 8005c94:	0082      	.short	0x0082
 8005c96:	0025      	movs	r5, r4
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	3542      	adds	r5, #66	@ 0x42
 8005c9c:	1d11      	adds	r1, r2, #4
 8005c9e:	6019      	str	r1, [r3, #0]
 8005ca0:	6813      	ldr	r3, [r2, #0]
 8005ca2:	702b      	strb	r3, [r5, #0]
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e09e      	b.n	8005de6 <_printf_i+0x1be>
 8005ca8:	6818      	ldr	r0, [r3, #0]
 8005caa:	6809      	ldr	r1, [r1, #0]
 8005cac:	1d02      	adds	r2, r0, #4
 8005cae:	060d      	lsls	r5, r1, #24
 8005cb0:	d50b      	bpl.n	8005cca <_printf_i+0xa2>
 8005cb2:	6806      	ldr	r6, [r0, #0]
 8005cb4:	601a      	str	r2, [r3, #0]
 8005cb6:	2e00      	cmp	r6, #0
 8005cb8:	da03      	bge.n	8005cc2 <_printf_i+0x9a>
 8005cba:	232d      	movs	r3, #45	@ 0x2d
 8005cbc:	9a03      	ldr	r2, [sp, #12]
 8005cbe:	4276      	negs	r6, r6
 8005cc0:	7013      	strb	r3, [r2, #0]
 8005cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8005e38 <_printf_i+0x210>)
 8005cc4:	270a      	movs	r7, #10
 8005cc6:	9304      	str	r3, [sp, #16]
 8005cc8:	e018      	b.n	8005cfc <_printf_i+0xd4>
 8005cca:	6806      	ldr	r6, [r0, #0]
 8005ccc:	601a      	str	r2, [r3, #0]
 8005cce:	0649      	lsls	r1, r1, #25
 8005cd0:	d5f1      	bpl.n	8005cb6 <_printf_i+0x8e>
 8005cd2:	b236      	sxth	r6, r6
 8005cd4:	e7ef      	b.n	8005cb6 <_printf_i+0x8e>
 8005cd6:	6808      	ldr	r0, [r1, #0]
 8005cd8:	6819      	ldr	r1, [r3, #0]
 8005cda:	c940      	ldmia	r1!, {r6}
 8005cdc:	0605      	lsls	r5, r0, #24
 8005cde:	d402      	bmi.n	8005ce6 <_printf_i+0xbe>
 8005ce0:	0640      	lsls	r0, r0, #25
 8005ce2:	d500      	bpl.n	8005ce6 <_printf_i+0xbe>
 8005ce4:	b2b6      	uxth	r6, r6
 8005ce6:	6019      	str	r1, [r3, #0]
 8005ce8:	4b53      	ldr	r3, [pc, #332]	@ (8005e38 <_printf_i+0x210>)
 8005cea:	270a      	movs	r7, #10
 8005cec:	9304      	str	r3, [sp, #16]
 8005cee:	2a6f      	cmp	r2, #111	@ 0x6f
 8005cf0:	d100      	bne.n	8005cf4 <_printf_i+0xcc>
 8005cf2:	3f02      	subs	r7, #2
 8005cf4:	0023      	movs	r3, r4
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	3343      	adds	r3, #67	@ 0x43
 8005cfa:	701a      	strb	r2, [r3, #0]
 8005cfc:	6863      	ldr	r3, [r4, #4]
 8005cfe:	60a3      	str	r3, [r4, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	db06      	blt.n	8005d12 <_printf_i+0xea>
 8005d04:	2104      	movs	r1, #4
 8005d06:	6822      	ldr	r2, [r4, #0]
 8005d08:	9d03      	ldr	r5, [sp, #12]
 8005d0a:	438a      	bics	r2, r1
 8005d0c:	6022      	str	r2, [r4, #0]
 8005d0e:	4333      	orrs	r3, r6
 8005d10:	d00c      	beq.n	8005d2c <_printf_i+0x104>
 8005d12:	9d03      	ldr	r5, [sp, #12]
 8005d14:	0030      	movs	r0, r6
 8005d16:	0039      	movs	r1, r7
 8005d18:	f7fa fa90 	bl	800023c <__aeabi_uidivmod>
 8005d1c:	9b04      	ldr	r3, [sp, #16]
 8005d1e:	3d01      	subs	r5, #1
 8005d20:	5c5b      	ldrb	r3, [r3, r1]
 8005d22:	702b      	strb	r3, [r5, #0]
 8005d24:	0033      	movs	r3, r6
 8005d26:	0006      	movs	r6, r0
 8005d28:	429f      	cmp	r7, r3
 8005d2a:	d9f3      	bls.n	8005d14 <_printf_i+0xec>
 8005d2c:	2f08      	cmp	r7, #8
 8005d2e:	d109      	bne.n	8005d44 <_printf_i+0x11c>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	07db      	lsls	r3, r3, #31
 8005d34:	d506      	bpl.n	8005d44 <_printf_i+0x11c>
 8005d36:	6862      	ldr	r2, [r4, #4]
 8005d38:	6923      	ldr	r3, [r4, #16]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	dc02      	bgt.n	8005d44 <_printf_i+0x11c>
 8005d3e:	2330      	movs	r3, #48	@ 0x30
 8005d40:	3d01      	subs	r5, #1
 8005d42:	702b      	strb	r3, [r5, #0]
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	1b5b      	subs	r3, r3, r5
 8005d48:	6123      	str	r3, [r4, #16]
 8005d4a:	9b07      	ldr	r3, [sp, #28]
 8005d4c:	0021      	movs	r1, r4
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	9805      	ldr	r0, [sp, #20]
 8005d52:	9b06      	ldr	r3, [sp, #24]
 8005d54:	aa09      	add	r2, sp, #36	@ 0x24
 8005d56:	f7ff fef7 	bl	8005b48 <_printf_common>
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d148      	bne.n	8005df0 <_printf_i+0x1c8>
 8005d5e:	2001      	movs	r0, #1
 8005d60:	4240      	negs	r0, r0
 8005d62:	b00b      	add	sp, #44	@ 0x2c
 8005d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d66:	2220      	movs	r2, #32
 8005d68:	6809      	ldr	r1, [r1, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	6022      	str	r2, [r4, #0]
 8005d6e:	2278      	movs	r2, #120	@ 0x78
 8005d70:	4932      	ldr	r1, [pc, #200]	@ (8005e3c <_printf_i+0x214>)
 8005d72:	9104      	str	r1, [sp, #16]
 8005d74:	0021      	movs	r1, r4
 8005d76:	3145      	adds	r1, #69	@ 0x45
 8005d78:	700a      	strb	r2, [r1, #0]
 8005d7a:	6819      	ldr	r1, [r3, #0]
 8005d7c:	6822      	ldr	r2, [r4, #0]
 8005d7e:	c940      	ldmia	r1!, {r6}
 8005d80:	0610      	lsls	r0, r2, #24
 8005d82:	d402      	bmi.n	8005d8a <_printf_i+0x162>
 8005d84:	0650      	lsls	r0, r2, #25
 8005d86:	d500      	bpl.n	8005d8a <_printf_i+0x162>
 8005d88:	b2b6      	uxth	r6, r6
 8005d8a:	6019      	str	r1, [r3, #0]
 8005d8c:	07d3      	lsls	r3, r2, #31
 8005d8e:	d502      	bpl.n	8005d96 <_printf_i+0x16e>
 8005d90:	2320      	movs	r3, #32
 8005d92:	4313      	orrs	r3, r2
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	2e00      	cmp	r6, #0
 8005d98:	d001      	beq.n	8005d9e <_printf_i+0x176>
 8005d9a:	2710      	movs	r7, #16
 8005d9c:	e7aa      	b.n	8005cf4 <_printf_i+0xcc>
 8005d9e:	2220      	movs	r2, #32
 8005da0:	6823      	ldr	r3, [r4, #0]
 8005da2:	4393      	bics	r3, r2
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	e7f8      	b.n	8005d9a <_printf_i+0x172>
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	680d      	ldr	r5, [r1, #0]
 8005dac:	1d10      	adds	r0, r2, #4
 8005dae:	6949      	ldr	r1, [r1, #20]
 8005db0:	6018      	str	r0, [r3, #0]
 8005db2:	6813      	ldr	r3, [r2, #0]
 8005db4:	062e      	lsls	r6, r5, #24
 8005db6:	d501      	bpl.n	8005dbc <_printf_i+0x194>
 8005db8:	6019      	str	r1, [r3, #0]
 8005dba:	e002      	b.n	8005dc2 <_printf_i+0x19a>
 8005dbc:	066d      	lsls	r5, r5, #25
 8005dbe:	d5fb      	bpl.n	8005db8 <_printf_i+0x190>
 8005dc0:	8019      	strh	r1, [r3, #0]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	9d03      	ldr	r5, [sp, #12]
 8005dc6:	6123      	str	r3, [r4, #16]
 8005dc8:	e7bf      	b.n	8005d4a <_printf_i+0x122>
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	1d11      	adds	r1, r2, #4
 8005dce:	6019      	str	r1, [r3, #0]
 8005dd0:	6815      	ldr	r5, [r2, #0]
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	0028      	movs	r0, r5
 8005dd6:	6862      	ldr	r2, [r4, #4]
 8005dd8:	f000 f856 	bl	8005e88 <memchr>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d001      	beq.n	8005de4 <_printf_i+0x1bc>
 8005de0:	1b40      	subs	r0, r0, r5
 8005de2:	6060      	str	r0, [r4, #4]
 8005de4:	6863      	ldr	r3, [r4, #4]
 8005de6:	6123      	str	r3, [r4, #16]
 8005de8:	2300      	movs	r3, #0
 8005dea:	9a03      	ldr	r2, [sp, #12]
 8005dec:	7013      	strb	r3, [r2, #0]
 8005dee:	e7ac      	b.n	8005d4a <_printf_i+0x122>
 8005df0:	002a      	movs	r2, r5
 8005df2:	6923      	ldr	r3, [r4, #16]
 8005df4:	9906      	ldr	r1, [sp, #24]
 8005df6:	9805      	ldr	r0, [sp, #20]
 8005df8:	9d07      	ldr	r5, [sp, #28]
 8005dfa:	47a8      	blx	r5
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	d0ae      	beq.n	8005d5e <_printf_i+0x136>
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	079b      	lsls	r3, r3, #30
 8005e04:	d415      	bmi.n	8005e32 <_printf_i+0x20a>
 8005e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e08:	68e0      	ldr	r0, [r4, #12]
 8005e0a:	4298      	cmp	r0, r3
 8005e0c:	daa9      	bge.n	8005d62 <_printf_i+0x13a>
 8005e0e:	0018      	movs	r0, r3
 8005e10:	e7a7      	b.n	8005d62 <_printf_i+0x13a>
 8005e12:	0022      	movs	r2, r4
 8005e14:	2301      	movs	r3, #1
 8005e16:	9906      	ldr	r1, [sp, #24]
 8005e18:	9805      	ldr	r0, [sp, #20]
 8005e1a:	9e07      	ldr	r6, [sp, #28]
 8005e1c:	3219      	adds	r2, #25
 8005e1e:	47b0      	blx	r6
 8005e20:	3001      	adds	r0, #1
 8005e22:	d09c      	beq.n	8005d5e <_printf_i+0x136>
 8005e24:	3501      	adds	r5, #1
 8005e26:	68e3      	ldr	r3, [r4, #12]
 8005e28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e2a:	1a9b      	subs	r3, r3, r2
 8005e2c:	42ab      	cmp	r3, r5
 8005e2e:	dcf0      	bgt.n	8005e12 <_printf_i+0x1ea>
 8005e30:	e7e9      	b.n	8005e06 <_printf_i+0x1de>
 8005e32:	2500      	movs	r5, #0
 8005e34:	e7f7      	b.n	8005e26 <_printf_i+0x1fe>
 8005e36:	46c0      	nop			@ (mov r8, r8)
 8005e38:	08005f57 	.word	0x08005f57
 8005e3c:	08005f68 	.word	0x08005f68

08005e40 <memmove>:
 8005e40:	b510      	push	{r4, lr}
 8005e42:	4288      	cmp	r0, r1
 8005e44:	d902      	bls.n	8005e4c <memmove+0xc>
 8005e46:	188b      	adds	r3, r1, r2
 8005e48:	4298      	cmp	r0, r3
 8005e4a:	d308      	bcc.n	8005e5e <memmove+0x1e>
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d007      	beq.n	8005e62 <memmove+0x22>
 8005e52:	5ccc      	ldrb	r4, [r1, r3]
 8005e54:	54c4      	strb	r4, [r0, r3]
 8005e56:	3301      	adds	r3, #1
 8005e58:	e7f9      	b.n	8005e4e <memmove+0xe>
 8005e5a:	5c8b      	ldrb	r3, [r1, r2]
 8005e5c:	5483      	strb	r3, [r0, r2]
 8005e5e:	3a01      	subs	r2, #1
 8005e60:	d2fb      	bcs.n	8005e5a <memmove+0x1a>
 8005e62:	bd10      	pop	{r4, pc}

08005e64 <_sbrk_r>:
 8005e64:	2300      	movs	r3, #0
 8005e66:	b570      	push	{r4, r5, r6, lr}
 8005e68:	4d06      	ldr	r5, [pc, #24]	@ (8005e84 <_sbrk_r+0x20>)
 8005e6a:	0004      	movs	r4, r0
 8005e6c:	0008      	movs	r0, r1
 8005e6e:	602b      	str	r3, [r5, #0]
 8005e70:	f7fc faae 	bl	80023d0 <_sbrk>
 8005e74:	1c43      	adds	r3, r0, #1
 8005e76:	d103      	bne.n	8005e80 <_sbrk_r+0x1c>
 8005e78:	682b      	ldr	r3, [r5, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d000      	beq.n	8005e80 <_sbrk_r+0x1c>
 8005e7e:	6023      	str	r3, [r4, #0]
 8005e80:	bd70      	pop	{r4, r5, r6, pc}
 8005e82:	46c0      	nop			@ (mov r8, r8)
 8005e84:	20000b9c 	.word	0x20000b9c

08005e88 <memchr>:
 8005e88:	b2c9      	uxtb	r1, r1
 8005e8a:	1882      	adds	r2, r0, r2
 8005e8c:	4290      	cmp	r0, r2
 8005e8e:	d101      	bne.n	8005e94 <memchr+0xc>
 8005e90:	2000      	movs	r0, #0
 8005e92:	4770      	bx	lr
 8005e94:	7803      	ldrb	r3, [r0, #0]
 8005e96:	428b      	cmp	r3, r1
 8005e98:	d0fb      	beq.n	8005e92 <memchr+0xa>
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	e7f6      	b.n	8005e8c <memchr+0x4>

08005e9e <_realloc_r>:
 8005e9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ea0:	0006      	movs	r6, r0
 8005ea2:	000c      	movs	r4, r1
 8005ea4:	0015      	movs	r5, r2
 8005ea6:	2900      	cmp	r1, #0
 8005ea8:	d105      	bne.n	8005eb6 <_realloc_r+0x18>
 8005eaa:	0011      	movs	r1, r2
 8005eac:	f7ff fc5e 	bl	800576c <_malloc_r>
 8005eb0:	0004      	movs	r4, r0
 8005eb2:	0020      	movs	r0, r4
 8005eb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d103      	bne.n	8005ec2 <_realloc_r+0x24>
 8005eba:	f7ff fbeb 	bl	8005694 <_free_r>
 8005ebe:	002c      	movs	r4, r5
 8005ec0:	e7f7      	b.n	8005eb2 <_realloc_r+0x14>
 8005ec2:	f000 f81c 	bl	8005efe <_malloc_usable_size_r>
 8005ec6:	0007      	movs	r7, r0
 8005ec8:	4285      	cmp	r5, r0
 8005eca:	d802      	bhi.n	8005ed2 <_realloc_r+0x34>
 8005ecc:	0843      	lsrs	r3, r0, #1
 8005ece:	42ab      	cmp	r3, r5
 8005ed0:	d3ef      	bcc.n	8005eb2 <_realloc_r+0x14>
 8005ed2:	0029      	movs	r1, r5
 8005ed4:	0030      	movs	r0, r6
 8005ed6:	f7ff fc49 	bl	800576c <_malloc_r>
 8005eda:	9001      	str	r0, [sp, #4]
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d101      	bne.n	8005ee4 <_realloc_r+0x46>
 8005ee0:	9c01      	ldr	r4, [sp, #4]
 8005ee2:	e7e6      	b.n	8005eb2 <_realloc_r+0x14>
 8005ee4:	002a      	movs	r2, r5
 8005ee6:	42bd      	cmp	r5, r7
 8005ee8:	d900      	bls.n	8005eec <_realloc_r+0x4e>
 8005eea:	003a      	movs	r2, r7
 8005eec:	0021      	movs	r1, r4
 8005eee:	9801      	ldr	r0, [sp, #4]
 8005ef0:	f7ff fbc6 	bl	8005680 <memcpy>
 8005ef4:	0021      	movs	r1, r4
 8005ef6:	0030      	movs	r0, r6
 8005ef8:	f7ff fbcc 	bl	8005694 <_free_r>
 8005efc:	e7f0      	b.n	8005ee0 <_realloc_r+0x42>

08005efe <_malloc_usable_size_r>:
 8005efe:	1f0b      	subs	r3, r1, #4
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	1f18      	subs	r0, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	da01      	bge.n	8005f0c <_malloc_usable_size_r+0xe>
 8005f08:	580b      	ldr	r3, [r1, r0]
 8005f0a:	18c0      	adds	r0, r0, r3
 8005f0c:	4770      	bx	lr
	...

08005f10 <_init>:
 8005f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f12:	46c0      	nop			@ (mov r8, r8)
 8005f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f16:	bc08      	pop	{r3}
 8005f18:	469e      	mov	lr, r3
 8005f1a:	4770      	bx	lr

08005f1c <_fini>:
 8005f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1e:	46c0      	nop			@ (mov r8, r8)
 8005f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f22:	bc08      	pop	{r3}
 8005f24:	469e      	mov	lr, r3
 8005f26:	4770      	bx	lr
