// -------------------------------------------------------------
// 
// File Name: DUAL_port_RAM_and_GA4\hdlsrc\DUALportRAMinterface_v3\random_gene.v
// Created: 2024-05-15 10:45:59
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: random_gene
// Source Path: DUALportRAMinterface_v3/PL/integration_block1/Subsystem/random_gene
// Hierarchy Level: 3
// Model version: 1.52
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module random_gene
          (u1,
           u2,
           In3,
           In4,
           Out1);


  input   u1;
  input   u2;
  input   In3;
  input   In4;
  output  [2:0] Out1;  // ufix3


  wire [2:0] Data_Type_Conversion19_out1;  // ufix3
  wire [2:0] Data_Type_Conversion18_out1;  // ufix3
  wire [2:0] Add12_stage2_add_temp;  // ufix3
  wire [3:0] Add12_op_stage1;  // ufix4
  wire [2:0] Constant7_out1;  // ufix3
  wire [2:0] Add12_stage3_add_cast;  // ufix3
  wire [2:0] Add12_stage3_add_temp;  // ufix3
  wire [4:0] Add12_op_stage2;  // ufix5
  wire [1:0] concat3_out1;  // ufix2
  wire [2:0] Data_Type_Conversion17_out1;  // ufix3
  wire [2:0] Add12_stage4_add_cast;  // ufix3
  wire [2:0] Add12_out1;  // ufix3


  assign Data_Type_Conversion19_out1 = {2'b0, In4};



  assign Data_Type_Conversion18_out1 = {2'b0, In3};



  assign Add12_stage2_add_temp = Data_Type_Conversion19_out1 + Data_Type_Conversion18_out1;
  assign Add12_op_stage1 = {1'b0, Add12_stage2_add_temp};



  assign Constant7_out1 = 3'b001;



  assign Add12_stage3_add_cast = Add12_op_stage1[2:0];
  assign Add12_stage3_add_temp = Add12_stage3_add_cast + Constant7_out1;
  assign Add12_op_stage2 = {2'b0, Add12_stage3_add_temp};



  assign concat3_out1 = {u1, u2};



  assign Data_Type_Conversion17_out1 = {1'b0, concat3_out1};



  assign Add12_stage4_add_cast = Add12_op_stage2[2:0];
  assign Add12_out1 = Add12_stage4_add_cast + Data_Type_Conversion17_out1;



  assign Out1 = Add12_out1;

endmodule  // random_gene

