

================================================================
== Vivado HLS Report for 'mux41'
================================================================
* Date:           Mon Jul 15 16:03:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mux41
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z010clg400-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |     mux41    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     mux41    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     mux41    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     mux41    | return value |
|ap_return  | out |    1| ap_ctrl_hs |     mux41    | return value |
|sig_a      |  in |    1|   ap_none  |     sig_a    |    scalar    |
|sig_b      |  in |    1|   ap_none  |     sig_b    |    scalar    |
|sig_c      |  in |    1|   ap_none  |     sig_c    |    scalar    |
|sig_d      |  in |    1|   ap_none  |     sig_d    |    scalar    |
|select_r   |  in |    1|   ap_none  |   select_r   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

