// Seed: 1278871749
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wire id_3
);
  assign id_0 = -1;
  wire id_5, id_6;
  assign id_0 = 1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    input wor id_0,
    output tri0 _id_1,
    output tri0 id_2[-1 : 1],
    output supply0 id_3,
    input wire id_4,
    input supply1 id_5
    , id_18,
    input tri id_6,
    input wand id_7,
    input wand id_8,
    output wire id_9[id_1 : -1 'b0],
    input uwire id_10,
    input supply0 id_11,
    inout wand id_12,
    output tri0 id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri id_16
);
  logic id_19 = id_15;
  xnor primCall (
      id_9, id_19, id_4, id_18, id_20, id_12, id_16, id_6, id_7, id_11, id_0, id_8, id_10, id_15
  );
  logic id_20;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_13,
      id_9
  );
  wire id_21 = id_7;
  assign id_13 = -1;
endmodule
