  # VLSI Design Verification Engineer

Welcome to my GitHub repository!  
This repository showcases my work, practice projects, and learning in **VLSI Design Verification**, focusing on **SystemVerilog**, **UVM**, and verification methodologies used in the semiconductor industry.

---

## ğŸ‘¤ About Me

I am a VLSI Design Verification Engineer with a strong interest in building **robust, reusable, and scalable verification environments**.  
My experience includes writing **SystemVerilog testbenches**, developing **UVM-based verification components**, and verifying RTL designs at block and subsystem levels.

I am passionate about learning industry best practices and applying them through hands-on projects.

---

## ğŸ› ï¸ Technical Skills

### ğŸ”¹ Hardware Description & Verification Languages
- SystemVerilog
- Verilog HDL
- Assertions (SVA â€“ basics)

### ğŸ”¹ Verification Methodologies
- UVM (Universal Verification Methodology)
- Constrained Random Verification
- Functional Coverage
- Scoreboarding
- Transaction-Level Modeling

### ğŸ”¹ Protocol Knowledge
- AXI4 / AXI4-Lite
- APB
- AHB (basic understanding)

### ğŸ”¹ Tools & Simulators
- QuestaSim / ModelSim
- Vivado Simulator (xsim)
- Synopsys VCS (theoretical exposure)

### ğŸ”¹ Scripting & OS
- Linux (basic to intermediate)
- Shell scripting (basics)
- Git & GitHub

---

## ğŸ“‚ Repository Structure

```text
.
â”œâ”€â”€ systemverilog_basics/
â”‚   â”œâ”€â”€ data_types
â”‚   â”œâ”€â”€ arrays
â”‚   â”œâ”€â”€ tasks_functions
â”‚   â””â”€â”€ constraints
â”‚
â”œâ”€â”€ uvm_basics/
â”‚   â”œâ”€â”€ uvm_components
â”‚   â”œâ”€â”€ sequences
â”‚   â”œâ”€â”€ drivers_monitors
â”‚   â””â”€â”€ scoreboards
â”‚
â”œâ”€â”€ protocols/
â”‚   â”œâ”€â”€ axi4/
â”‚   â””â”€â”€ apb/
â”‚
â”œâ”€â”€ projects/
â”‚   â”œâ”€â”€ memory_verification/
â”‚   â”œâ”€â”€ fifo_verification/
â”‚   â””â”€â”€ axi_slave_verification/
â”‚
â””â”€â”€ README.md
