
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.03

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[4]$_DFF_P_/CK (DFF_X1)
     1    2.34    0.01    0.06    0.06 ^ u0.u3.d[4]$_DFF_P_/QN (DFF_X1)
                                         _00414_ (net)
                  0.01    0.00    0.06 ^ _15881_/A (XNOR2_X1)
     2    4.04    0.01    0.02    0.08 v _15881_/ZN (XNOR2_X1)
                                         _06729_ (net)
                  0.01    0.00    0.08 v _15989_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _15989_/ZN (AOI21_X1)
                                         _00347_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][4]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][4]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   38.21    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   54.21    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.20 ^ _15333_/A (INV_X8)
     7   22.10    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.00    0.00    0.21 v _15336_/A (BUF_X8)
    10   16.98    0.01    0.02    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    1.06    0.01    0.03    0.25 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.25 v _15456_/A (MUX2_X1)
     4   16.27    0.02    0.08    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.02    0.00    0.34 v _15457_/A1 (NOR2_X4)
     8   31.81    0.04    0.06    0.40 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.40 ^ _17170_/A (BUF_X8)
     6   27.98    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.44 ^ _17171_/A (BUF_X16)
     7   22.05    0.01    0.02    0.46 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.46 ^ _29579_/B (HA_X1)
     8   19.97    0.05    0.08    0.54 ^ _29579_/CO (HA_X1)
                                         _14730_ (net)
                  0.05    0.00    0.54 ^ _17266_/A (INV_X1)
     3    7.23    0.02    0.02    0.56 v _17266_/ZN (INV_X1)
                                         _07997_ (net)
                  0.02    0.00    0.56 v _17267_/A1 (NOR3_X2)
     4    8.22    0.04    0.06    0.62 ^ _17267_/ZN (NOR3_X2)
                                         _07998_ (net)
                  0.04    0.00    0.62 ^ _17619_/B2 (OAI21_X1)
     1    0.97    0.01    0.02    0.64 v _17619_/ZN (OAI21_X1)
                                         _08344_ (net)
                  0.01    0.00    0.64 v _17620_/A2 (AND2_X1)
     1    1.81    0.01    0.03    0.67 v _17620_/ZN (AND2_X1)
                                         _08345_ (net)
                  0.01    0.00    0.67 v _17623_/B2 (AOI221_X1)
     1    2.53    0.05    0.08    0.76 ^ _17623_/ZN (AOI221_X1)
                                         _08348_ (net)
                  0.05    0.00    0.76 ^ _17630_/A3 (OAI33_X1)
     1    1.77    0.02    0.04    0.79 v _17630_/ZN (OAI33_X1)
                                         _08355_ (net)
                  0.02    0.00    0.79 v _17661_/A (AOI221_X1)
     1    8.54    0.09    0.13    0.92 ^ _17661_/ZN (AOI221_X1)
                                         _00022_ (net)
                  0.09    0.00    0.92 ^ u0.u2.d[6]$_DFF_P_/D (DFF_X1)
                                  0.92   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   38.21    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   54.21    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.20 ^ _15333_/A (INV_X8)
     7   22.10    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.00    0.00    0.21 v _15336_/A (BUF_X8)
    10   16.98    0.01    0.02    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    1.06    0.01    0.03    0.25 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.25 v _15456_/A (MUX2_X1)
     4   16.27    0.02    0.08    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.02    0.00    0.34 v _15457_/A1 (NOR2_X4)
     8   31.81    0.04    0.06    0.40 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.40 ^ _17170_/A (BUF_X8)
     6   27.98    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.44 ^ _17171_/A (BUF_X16)
     7   22.05    0.01    0.02    0.46 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.46 ^ _29579_/B (HA_X1)
     8   19.97    0.05    0.08    0.54 ^ _29579_/CO (HA_X1)
                                         _14730_ (net)
                  0.05    0.00    0.54 ^ _17266_/A (INV_X1)
     3    7.23    0.02    0.02    0.56 v _17266_/ZN (INV_X1)
                                         _07997_ (net)
                  0.02    0.00    0.56 v _17267_/A1 (NOR3_X2)
     4    8.22    0.04    0.06    0.62 ^ _17267_/ZN (NOR3_X2)
                                         _07998_ (net)
                  0.04    0.00    0.62 ^ _17619_/B2 (OAI21_X1)
     1    0.97    0.01    0.02    0.64 v _17619_/ZN (OAI21_X1)
                                         _08344_ (net)
                  0.01    0.00    0.64 v _17620_/A2 (AND2_X1)
     1    1.81    0.01    0.03    0.67 v _17620_/ZN (AND2_X1)
                                         _08345_ (net)
                  0.01    0.00    0.67 v _17623_/B2 (AOI221_X1)
     1    2.53    0.05    0.08    0.76 ^ _17623_/ZN (AOI221_X1)
                                         _08348_ (net)
                  0.05    0.00    0.76 ^ _17630_/A3 (OAI33_X1)
     1    1.77    0.02    0.04    0.79 v _17630_/ZN (OAI33_X1)
                                         _08355_ (net)
                  0.02    0.00    0.79 v _17661_/A (AOI221_X1)
     1    8.54    0.09    0.13    0.92 ^ _17661_/ZN (AOI221_X1)
                                         _00022_ (net)
                  0.09    0.00    0.92 ^ u0.u2.d[6]$_DFF_P_/D (DFF_X1)
                                  0.92   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   16.21   -0.19 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07414065301418304

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3734

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.18602198362350464

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0116

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.05    0.16 ^ _18280_/Z (BUF_X4)
   0.04    0.21 ^ _18304_/Z (BUF_X4)
   0.03    0.24 ^ _18395_/Z (BUF_X8)
   0.06    0.30 ^ _18396_/Z (BUF_X2)
   0.06    0.37 ^ _18428_/Z (BUF_X2)
   0.03    0.40 v _25924_/ZN (NAND3_X1)
   0.03    0.43 ^ _25926_/ZN (OAI21_X1)
   0.02    0.45 v _25927_/ZN (NOR2_X2)
   0.02    0.47 ^ _25928_/ZN (INV_X1)
   0.05    0.52 ^ _25929_/Z (BUF_X2)
   0.04    0.56 ^ _25930_/Z (BUF_X8)
   0.08    0.64 ^ _29757_/CO (HA_X1)
   0.04    0.68 v _26094_/ZN (INV_X1)
   0.07    0.75 ^ _26095_/ZN (AOI21_X2)
   0.04    0.79 ^ _26097_/ZN (OR2_X1)
   0.03    0.81 v _26101_/ZN (OAI221_X1)
   0.04    0.85 v _26102_/ZN (AND3_X1)
   0.03    0.88 ^ _26121_/ZN (OAI21_X1)
   0.04    0.92 v _26175_/ZN (NAND4_X1)
   0.00    0.92 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
           0.92   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.92   data arrival time
---------------------------------------------------------
          -0.14   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[4]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[4]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15881_/ZN (XNOR2_X1)
   0.02    0.11 ^ _15989_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][4]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][4]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9208

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1463

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.888358

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.01e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.74e-01   5.07e-04   3.41e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.75e-01   5.51e-04   3.51e-01 100.0%
                          50.0%      49.8%       0.2%
