<stg><name>conv2D</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:9  %kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind

]]></Node>
<StgValue><ssdm name="kernel_size_col_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10  %kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind

]]></Node>
<StgValue><ssdm name="kernel_size_row_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:11  %col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind

]]></Node>
<StgValue><ssdm name="col_in_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:12  %row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind

]]></Node>
<StgValue><ssdm name="row_in_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
codeRepl:13  call fastcc void @Loop_Output_Row_proc(i32 %row_in_read, i32 %kernel_size_row_read, i32 %col_in_read, i32 %kernel_size_col_read, [10000 x i32]* %in_data, [1000 x i32]* %kernel, [10000 x i32]* %out_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %in_data) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_data) nounwind, !map !29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %row_in) nounwind, !map !33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %col_in) nounwind, !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %kernel) nounwind, !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_row) nounwind, !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_col) nounwind, !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
codeRepl:13  call fastcc void @Loop_Output_Row_proc(i32 %row_in_read, i32 %kernel_size_row_read, i32 %col_in_read, i32 %kernel_size_col_read, [10000 x i32]* %in_data, [1000 x i32]* %kernel, [10000 x i32]* %out_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
codeRepl:14  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="21" name="in_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="22" name="out_data" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="23" name="row_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="row_in"/></StgValue>
</port>
<port id="24" name="col_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="col_in"/></StgValue>
</port>
<port id="25" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="26" name="kernel_size_row" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_size_row"/></StgValue>
</port>
<port id="27" name="kernel_size_col" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_size_col"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="_ssdm_op_Read.ap_auto.i32" to="kernel_size_col_read" fromId="28" toId="3">
</dataflow>
<dataflow id="30" from="kernel_size_col" to="kernel_size_col_read" fromId="27" toId="3">
</dataflow>
<dataflow id="31" from="_ssdm_op_Read.ap_auto.i32" to="kernel_size_row_read" fromId="28" toId="4">
</dataflow>
<dataflow id="32" from="kernel_size_row" to="kernel_size_row_read" fromId="26" toId="4">
</dataflow>
<dataflow id="33" from="_ssdm_op_Read.ap_auto.i32" to="col_in_read" fromId="28" toId="5">
</dataflow>
<dataflow id="34" from="col_in" to="col_in_read" fromId="24" toId="5">
</dataflow>
<dataflow id="35" from="_ssdm_op_Read.ap_auto.i32" to="row_in_read" fromId="28" toId="6">
</dataflow>
<dataflow id="36" from="row_in" to="row_in_read" fromId="23" toId="6">
</dataflow>
<dataflow id="38" from="Loop_Output_Row_proc" to="StgValue_7" fromId="37" toId="7">
</dataflow>
<dataflow id="39" from="row_in_read" to="StgValue_7" fromId="6" toId="7">
</dataflow>
<dataflow id="40" from="kernel_size_row_read" to="StgValue_7" fromId="4" toId="7">
</dataflow>
<dataflow id="41" from="col_in_read" to="StgValue_7" fromId="5" toId="7">
</dataflow>
<dataflow id="42" from="kernel_size_col_read" to="StgValue_7" fromId="3" toId="7">
</dataflow>
<dataflow id="43" from="in_data" to="StgValue_7" fromId="21" toId="7">
</dataflow>
<dataflow id="44" from="kernel" to="StgValue_7" fromId="25" toId="7">
</dataflow>
<dataflow id="45" from="out_data" to="StgValue_7" fromId="22" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecDataflowPipeline" to="StgValue_8" fromId="46" toId="8">
</dataflow>
<dataflow id="49" from="StgValue_48" to="StgValue_8" fromId="48" toId="8">
</dataflow>
<dataflow id="51" from="StgValue_50" to="StgValue_8" fromId="50" toId="8">
</dataflow>
<dataflow id="53" from="p_str1" to="StgValue_8" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="in_data" to="StgValue_9" fromId="21" toId="9">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="54" toId="10">
</dataflow>
<dataflow id="58" from="out_data" to="StgValue_10" fromId="22" toId="10">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="54" toId="11">
</dataflow>
<dataflow id="60" from="row_in" to="StgValue_11" fromId="23" toId="11">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="62" from="col_in" to="StgValue_12" fromId="24" toId="12">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecBitsMap" to="StgValue_13" fromId="54" toId="13">
</dataflow>
<dataflow id="64" from="kernel" to="StgValue_13" fromId="25" toId="13">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecBitsMap" to="StgValue_14" fromId="54" toId="14">
</dataflow>
<dataflow id="66" from="kernel_size_row" to="StgValue_14" fromId="26" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecBitsMap" to="StgValue_15" fromId="54" toId="15">
</dataflow>
<dataflow id="68" from="kernel_size_col" to="StgValue_15" fromId="27" toId="15">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecTopModule" to="StgValue_16" fromId="69" toId="16">
</dataflow>
<dataflow id="72" from="conv2D_str" to="StgValue_16" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="Loop_Output_Row_proc" to="StgValue_17" fromId="37" toId="17">
</dataflow>
<dataflow id="74" from="row_in_read" to="StgValue_17" fromId="6" toId="17">
</dataflow>
<dataflow id="75" from="kernel_size_row_read" to="StgValue_17" fromId="4" toId="17">
</dataflow>
<dataflow id="76" from="col_in_read" to="StgValue_17" fromId="5" toId="17">
</dataflow>
<dataflow id="77" from="kernel_size_col_read" to="StgValue_17" fromId="3" toId="17">
</dataflow>
<dataflow id="78" from="in_data" to="StgValue_17" fromId="21" toId="17">
</dataflow>
<dataflow id="79" from="kernel" to="StgValue_17" fromId="25" toId="17">
</dataflow>
<dataflow id="80" from="out_data" to="StgValue_17" fromId="22" toId="17">
</dataflow>
</dataflows>


</stg>
