#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Nov  4 11:39:44 2019
# Process ID: 27356
# Current directory: E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27072 E:\PhD_project\vivado_prjs\davisZynq\davis7z100Zynq\davis7z100Zynq.xpr
# Log file: E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/vivado.log
# Journal file: E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.xpr
reset_run synth_1
reset_run davisZynqBasicBoard_v_tpg_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd}
reset_target all [get_files  E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd]
export_ip_user_files -of_objects  [get_files  E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells v_tpg_0]
delete_bd_objs [get_bd_nets rst_ps7_0_9M_interconnect_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_interconnect_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210251A515BC}
launch_sdk -workspace E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk -hwspec E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk/davisZynqBasicBoard_wrapper.hdf
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.runs/impl_1/davisZynqBasicBoard_wrapper.bit} [get_hw_devices xc7z045_1]
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210251A515BC}
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.runs/impl_1/davisZynqBasicBoard_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk/davisZynqBasicBoard_wrapper.hdf

open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd}
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd}
launch_sdk -workspace E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk -hwspec E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk/davisZynqBasicBoard_wrapper.hdf
launch_sdk -workspace E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk -hwspec E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk/davisZynqBasicBoard_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_usb2_device:5.0 axi_usb2_device_0
endgroup
set_property location {1.5 195 31} [get_bd_cells axi_usb2_device_0]
delete_bd_objs [get_bd_cells axi_usb2_device_0]
startgroup
connect_bd_net -net USB0_VBUS_PWRSELECT [get_bd_pins processing_system7_0/USB0_VBUS_PWRSELECT]
connect_bd_net -net USB0_PORT_INDCTL [get_bd_pins processing_system7_0/USB0_PORT_INDCTL]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {USB0_VBUS_PWRSELECT USB0_PORT_INDCTL }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets USB0_VBUS_PWRSELECT] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets USB0_PORT_INDCTL] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
delete_bd_objs [get_bd_nets USB0_PORT_INDCTL] [get_bd_cells system_ila_1]
startgroup
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {60}] [get_bd_cells processing_system7_0]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins LEDShifter_0/clk]
connect_bd_net [get_bd_pins LEDShifter_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {4} CONFIG.C_DATA_DEPTH {65536} CONFIG.C_NUM_OF_PROBES {2}] [get_bd_cells system_ila_0]
endgroup
startgroup
connect_bd_net -net USB0_PORT_INDCTL [get_bd_pins processing_system7_0/USB0_PORT_INDCTL]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {USB0_PORT_INDCTL }]
endgroup
connect_bd_net [get_bd_pins system_ila_0/probe1] [get_bd_pins processing_system7_0/USB0_PORT_INDCTL]
regenerate_bd_layout
