vendor_name = ModelSim
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/Waveform.vwf
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/processor.cbx.xml
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/processor.ram0_regfile_4c9f4da2.hdl.mif
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_5ki1.tdf
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_c0l1.tdf
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/processor.ram0_RAM_15119.hdl.mif
design_name = processor
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[9]\, operationalunit|reg|reg_rtl_0_bypass[9], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[3]\, operationalunit|reg|reg_rtl_0_bypass[3], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[10]\, operationalunit|reg|reg_rtl_0_bypass[10], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[13]\, operationalunit|reg|reg_rtl_0_bypass[13], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[15]\, operationalunit|reg|reg_rtl_0_bypass[15], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[17]\, operationalunit|reg|reg_rtl_0_bypass[17], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[19]\, operationalunit|reg|reg_rtl_0_bypass[19], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[37]\, operationalunit|reg|reg_rtl_0_bypass[37], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[39]\, operationalunit|reg|reg_rtl_0_bypass[39], processor, 1
instance = comp, \randomaccessmemory|ram~25\, randomaccessmemory|ram~25, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[3]~feeder\, operationalunit|reg|reg_rtl_0_bypass[3]~feeder, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[10]~feeder\, operationalunit|reg|reg_rtl_0_bypass[10]~feeder, processor, 1
instance = comp, \clk~I\, clk, processor, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, processor, 1
instance = comp, \controlunit|programcounter|counter[15]~16\, controlunit|programcounter|counter[15]~16, processor, 1
instance = comp, \controlunit|programcounter|counter[14]~18\, controlunit|programcounter|counter[14]~18, processor, 1
instance = comp, \controlunit|comb|PC_inc~0\, controlunit|comb|PC_inc~0, processor, 1
instance = comp, \controlunit|programcounter|counter[14]\, controlunit|programcounter|counter[14], processor, 1
instance = comp, \controlunit|programcounter|counter[13]~20\, controlunit|programcounter|counter[13]~20, processor, 1
instance = comp, \controlunit|programcounter|counter[13]\, controlunit|programcounter|counter[13], processor, 1
instance = comp, \readonlymemory|Mux2~0\, readonlymemory|Mux2~0, processor, 1
instance = comp, \readonlymemory|data_output[12]\, readonlymemory|data_output[12], processor, 1
instance = comp, \controlunit|instructionreg|ff13|q~feeder\, controlunit|instructionreg|ff13|q~feeder, processor, 1
instance = comp, \controlunit|instructionreg|ff13|q\, controlunit|instructionreg|ff13|q, processor, 1
instance = comp, \readonlymemory|Mux0~0\, readonlymemory|Mux0~0, processor, 1
instance = comp, \readonlymemory|data_output[15]\, readonlymemory|data_output[15], processor, 1
instance = comp, \controlunit|instructionreg|ff15|q\, controlunit|instructionreg|ff15|q, processor, 1
instance = comp, \controlunit|comb|n0~0\, controlunit|comb|n0~0, processor, 1
instance = comp, \controlunit|comb|n0~1\, controlunit|comb|n0~1, processor, 1
instance = comp, \controlunit|statereg|ff0|q\, controlunit|statereg|ff0|q, processor, 1
instance = comp, \controlunit|comb|n1~0\, controlunit|comb|n1~0, processor, 1
instance = comp, \controlunit|statereg|ff1|q\, controlunit|statereg|ff1|q, processor, 1
instance = comp, \controlunit|comb|n2~0\, controlunit|comb|n2~0, processor, 1
instance = comp, \readonlymemory|Mux1~0\, readonlymemory|Mux1~0, processor, 1
instance = comp, \readonlymemory|data_output[14]\, readonlymemory|data_output[14], processor, 1
instance = comp, \controlunit|instructionreg|ff14|q~feeder\, controlunit|instructionreg|ff14|q~feeder, processor, 1
instance = comp, \controlunit|instructionreg|ff14|q\, controlunit|instructionreg|ff14|q, processor, 1
instance = comp, \controlunit|comb|n2~1\, controlunit|comb|n2~1, processor, 1
instance = comp, \controlunit|statereg|ff2|q\, controlunit|statereg|ff2|q, processor, 1
instance = comp, \controlunit|comb|PC_clr\, controlunit|comb|PC_clr, processor, 1
instance = comp, \controlunit|programcounter|counter[15]\, controlunit|programcounter|counter[15], processor, 1
instance = comp, \controlunit|programcounter|counter[12]~22\, controlunit|programcounter|counter[12]~22, processor, 1
instance = comp, \controlunit|programcounter|counter[12]\, controlunit|programcounter|counter[12], processor, 1
instance = comp, \controlunit|programcounter|counter[11]~24\, controlunit|programcounter|counter[11]~24, processor, 1
instance = comp, \controlunit|programcounter|counter[11]\, controlunit|programcounter|counter[11], processor, 1
instance = comp, \controlunit|programcounter|counter[10]~26\, controlunit|programcounter|counter[10]~26, processor, 1
instance = comp, \controlunit|programcounter|counter[10]\, controlunit|programcounter|counter[10], processor, 1
instance = comp, \controlunit|programcounter|counter[9]~28\, controlunit|programcounter|counter[9]~28, processor, 1
instance = comp, \controlunit|programcounter|counter[9]\, controlunit|programcounter|counter[9], processor, 1
instance = comp, \controlunit|programcounter|counter[8]~30\, controlunit|programcounter|counter[8]~30, processor, 1
instance = comp, \controlunit|programcounter|counter[8]\, controlunit|programcounter|counter[8], processor, 1
instance = comp, \controlunit|programcounter|counter[7]~32\, controlunit|programcounter|counter[7]~32, processor, 1
instance = comp, \controlunit|programcounter|counter[7]\, controlunit|programcounter|counter[7], processor, 1
instance = comp, \controlunit|programcounter|counter[6]~34\, controlunit|programcounter|counter[6]~34, processor, 1
instance = comp, \controlunit|programcounter|counter[6]\, controlunit|programcounter|counter[6], processor, 1
instance = comp, \controlunit|programcounter|counter[5]~36\, controlunit|programcounter|counter[5]~36, processor, 1
instance = comp, \controlunit|programcounter|counter[5]\, controlunit|programcounter|counter[5], processor, 1
instance = comp, \controlunit|programcounter|counter[4]~38\, controlunit|programcounter|counter[4]~38, processor, 1
instance = comp, \controlunit|programcounter|counter[4]\, controlunit|programcounter|counter[4], processor, 1
instance = comp, \controlunit|programcounter|counter[3]~40\, controlunit|programcounter|counter[3]~40, processor, 1
instance = comp, \controlunit|programcounter|counter[3]\, controlunit|programcounter|counter[3], processor, 1
instance = comp, \controlunit|programcounter|counter[2]~42\, controlunit|programcounter|counter[2]~42, processor, 1
instance = comp, \controlunit|programcounter|counter[2]\, controlunit|programcounter|counter[2], processor, 1
instance = comp, \controlunit|programcounter|counter[1]~44\, controlunit|programcounter|counter[1]~44, processor, 1
instance = comp, \controlunit|programcounter|counter[1]\, controlunit|programcounter|counter[1], processor, 1
instance = comp, \controlunit|programcounter|counter[0]~46\, controlunit|programcounter|counter[0]~46, processor, 1
instance = comp, \controlunit|programcounter|counter[0]\, controlunit|programcounter|counter[0], processor, 1
instance = comp, \readonlymemory|Mux10~0\, readonlymemory|Mux10~0, processor, 1
instance = comp, \readonlymemory|data_output[0]\, readonlymemory|data_output[0], processor, 1
instance = comp, \readonlymemory|Mux9~0\, readonlymemory|Mux9~0, processor, 1
instance = comp, \readonlymemory|data_output[1]\, readonlymemory|data_output[1], processor, 1
instance = comp, \readonlymemory|Mux8~0\, readonlymemory|Mux8~0, processor, 1
instance = comp, \readonlymemory|data_output[2]\, readonlymemory|data_output[2], processor, 1
instance = comp, \readonlymemory|Mux7~0\, readonlymemory|Mux7~0, processor, 1
instance = comp, \readonlymemory|data_output[4]\, readonlymemory|data_output[4], processor, 1
instance = comp, \readonlymemory|Mux6~0\, readonlymemory|Mux6~0, processor, 1
instance = comp, \readonlymemory|data_output[5]\, readonlymemory|data_output[5], processor, 1
instance = comp, \readonlymemory|Mux5~0\, readonlymemory|Mux5~0, processor, 1
instance = comp, \readonlymemory|data_output[8]\, readonlymemory|data_output[8], processor, 1
instance = comp, \readonlymemory|Mux4~0\, readonlymemory|Mux4~0, processor, 1
instance = comp, \readonlymemory|data_output[9]\, readonlymemory|data_output[9], processor, 1
instance = comp, \readonlymemory|Mux3~0\, readonlymemory|Mux3~0, processor, 1
instance = comp, \readonlymemory|data_output[10]\, readonlymemory|data_output[10], processor, 1
instance = comp, \controlunit|comb|RF_Rp_rd\, controlunit|comb|RF_Rp_rd, processor, 1
instance = comp, \controlunit|comb|RF_Rp_rd~clkctrl\, controlunit|comb|RF_Rp_rd~clkctrl, processor, 1
instance = comp, \controlunit|instructionreg|ff2|q\, controlunit|instructionreg|ff2|q, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[5]~feeder\, operationalunit|reg|reg_rtl_0_bypass[5]~feeder, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[5]\, operationalunit|reg|reg_rtl_0_bypass[5], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[6]\, operationalunit|reg|reg_rtl_0_bypass[6], processor, 1
instance = comp, \controlunit|comb|RF_W_wr~0\, controlunit|comb|RF_W_wr~0, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[0]\, operationalunit|reg|reg_rtl_0_bypass[0], processor, 1
instance = comp, \operationalunit|reg|reg~22\, operationalunit|reg|reg~22, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[2]~feeder\, operationalunit|reg|reg_rtl_0_bypass[2]~feeder, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[2]\, operationalunit|reg|reg_rtl_0_bypass[2], processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[4]\, operationalunit|reg|reg_rtl_0_bypass[4], processor, 1
instance = comp, \controlunit|instructionreg|ff0|q~feeder\, controlunit|instructionreg|ff0|q~feeder, processor, 1
instance = comp, \controlunit|instructionreg|ff0|q\, controlunit|instructionreg|ff0|q, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[1]\, operationalunit|reg|reg_rtl_0_bypass[1], processor, 1
instance = comp, \operationalunit|reg|reg~21\, operationalunit|reg|reg~21, processor, 1
instance = comp, \operationalunit|reg|reg\, operationalunit|reg|reg, processor, 1
instance = comp, \operationalunit|mux|D[9]~0\, operationalunit|mux|D[9]~0, processor, 1
instance = comp, \controlunit|instructionreg|ff1|q~feeder\, controlunit|instructionreg|ff1|q~feeder, processor, 1
instance = comp, \controlunit|instructionreg|ff1|q\, controlunit|instructionreg|ff1|q, processor, 1
instance = comp, \~GND\, ~GND, processor, 1
instance = comp, \controlunit|instructionreg|ff4|q~feeder\, controlunit|instructionreg|ff4|q~feeder, processor, 1
instance = comp, \controlunit|instructionreg|ff4|q\, controlunit|instructionreg|ff4|q, processor, 1
instance = comp, \controlunit|instructionreg|ff5|q~feeder\, controlunit|instructionreg|ff5|q~feeder, processor, 1
instance = comp, \controlunit|instructionreg|ff5|q\, controlunit|instructionreg|ff5|q, processor, 1
instance = comp, \randomaccessmemory|temp_address[0]~feeder\, randomaccessmemory|temp_address[0]~feeder, processor, 1
instance = comp, \randomaccessmemory|temp_address[0]\, randomaccessmemory|temp_address[0], processor, 1
instance = comp, \randomaccessmemory|temp_address[1]\, randomaccessmemory|temp_address[1], processor, 1
instance = comp, \randomaccessmemory|temp_address[2]~feeder\, randomaccessmemory|temp_address[2]~feeder, processor, 1
instance = comp, \randomaccessmemory|temp_address[2]\, randomaccessmemory|temp_address[2], processor, 1
instance = comp, \randomaccessmemory|temp_address[4]~feeder\, randomaccessmemory|temp_address[4]~feeder, processor, 1
instance = comp, \randomaccessmemory|temp_address[4]\, randomaccessmemory|temp_address[4], processor, 1
instance = comp, \randomaccessmemory|temp_address[5]~feeder\, randomaccessmemory|temp_address[5]~feeder, processor, 1
instance = comp, \randomaccessmemory|temp_address[5]\, randomaccessmemory|temp_address[5], processor, 1
instance = comp, \operationalunit|mux|Equal2~0\, operationalunit|mux|Equal2~0, processor, 1
instance = comp, \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0\, randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \operationalunit|mux|D[15]~16\, operationalunit|mux|D[15]~16, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0\, operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \operationalunit|reg|reg~38\, operationalunit|reg|reg~38, processor, 1
instance = comp, \operationalunit|reg|Rp_data[15]\, operationalunit|reg|Rp_data[15], processor, 1
instance = comp, \operationalunit|mux|D[14]~15\, operationalunit|mux|D[14]~15, processor, 1
instance = comp, \operationalunit|reg|reg~37\, operationalunit|reg|reg~37, processor, 1
instance = comp, \operationalunit|reg|Rp_data[14]\, operationalunit|reg|Rp_data[14], processor, 1
instance = comp, \operationalunit|mux|D[13]~14\, operationalunit|mux|D[13]~14, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[35]\, operationalunit|reg|reg_rtl_0_bypass[35], processor, 1
instance = comp, \operationalunit|reg|reg~36\, operationalunit|reg|reg~36, processor, 1
instance = comp, \operationalunit|reg|Rp_data[13]\, operationalunit|reg|Rp_data[13], processor, 1
instance = comp, \operationalunit|mux|D[12]~13\, operationalunit|mux|D[12]~13, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[33]\, operationalunit|reg|reg_rtl_0_bypass[33], processor, 1
instance = comp, \operationalunit|reg|reg~35\, operationalunit|reg|reg~35, processor, 1
instance = comp, \operationalunit|reg|Rp_data[12]\, operationalunit|reg|Rp_data[12], processor, 1
instance = comp, \operationalunit|mux|D[11]~12\, operationalunit|mux|D[11]~12, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[31]\, operationalunit|reg|reg_rtl_0_bypass[31], processor, 1
instance = comp, \operationalunit|reg|reg~34\, operationalunit|reg|reg~34, processor, 1
instance = comp, \operationalunit|reg|Rp_data[11]\, operationalunit|reg|Rp_data[11], processor, 1
instance = comp, \operationalunit|mux|D[10]~11\, operationalunit|mux|D[10]~11, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[29]\, operationalunit|reg|reg_rtl_0_bypass[29], processor, 1
instance = comp, \operationalunit|reg|reg~33\, operationalunit|reg|reg~33, processor, 1
instance = comp, \operationalunit|reg|Rp_data[10]\, operationalunit|reg|Rp_data[10], processor, 1
instance = comp, \operationalunit|mux|D[9]~10\, operationalunit|mux|D[9]~10, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[27]\, operationalunit|reg|reg_rtl_0_bypass[27], processor, 1
instance = comp, \operationalunit|reg|reg~32\, operationalunit|reg|reg~32, processor, 1
instance = comp, \operationalunit|reg|Rp_data[9]\, operationalunit|reg|Rp_data[9], processor, 1
instance = comp, \operationalunit|mux|D[8]~9\, operationalunit|mux|D[8]~9, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[25]\, operationalunit|reg|reg_rtl_0_bypass[25], processor, 1
instance = comp, \operationalunit|reg|reg~31\, operationalunit|reg|reg~31, processor, 1
instance = comp, \operationalunit|reg|Rp_data[8]\, operationalunit|reg|Rp_data[8], processor, 1
instance = comp, \operationalunit|mux|D[7]~8\, operationalunit|mux|D[7]~8, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[23]\, operationalunit|reg|reg_rtl_0_bypass[23], processor, 1
instance = comp, \operationalunit|reg|reg~30\, operationalunit|reg|reg~30, processor, 1
instance = comp, \operationalunit|reg|Rp_data[7]\, operationalunit|reg|Rp_data[7], processor, 1
instance = comp, \operationalunit|mux|D[6]~7\, operationalunit|mux|D[6]~7, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[21]\, operationalunit|reg|reg_rtl_0_bypass[21], processor, 1
instance = comp, \operationalunit|reg|reg~29\, operationalunit|reg|reg~29, processor, 1
instance = comp, \operationalunit|reg|Rp_data[6]\, operationalunit|reg|Rp_data[6], processor, 1
instance = comp, \operationalunit|mux|D[5]~6\, operationalunit|mux|D[5]~6, processor, 1
instance = comp, \operationalunit|reg|reg~28\, operationalunit|reg|reg~28, processor, 1
instance = comp, \operationalunit|reg|Rp_data[5]\, operationalunit|reg|Rp_data[5], processor, 1
instance = comp, \operationalunit|mux|D[4]~5\, operationalunit|mux|D[4]~5, processor, 1
instance = comp, \operationalunit|reg|reg~27\, operationalunit|reg|reg~27, processor, 1
instance = comp, \operationalunit|reg|Rp_data[4]\, operationalunit|reg|Rp_data[4], processor, 1
instance = comp, \operationalunit|mux|D[3]~4\, operationalunit|mux|D[3]~4, processor, 1
instance = comp, \operationalunit|reg|reg~26\, operationalunit|reg|reg~26, processor, 1
instance = comp, \operationalunit|reg|Rp_data[3]\, operationalunit|reg|Rp_data[3], processor, 1
instance = comp, \operationalunit|mux|D[2]~3\, operationalunit|mux|D[2]~3, processor, 1
instance = comp, \operationalunit|reg|reg~25\, operationalunit|reg|reg~25, processor, 1
instance = comp, \operationalunit|reg|Rp_data[2]\, operationalunit|reg|Rp_data[2], processor, 1
instance = comp, \operationalunit|mux|D[1]~2\, operationalunit|mux|D[1]~2, processor, 1
instance = comp, \operationalunit|reg|reg_rtl_0_bypass[11]\, operationalunit|reg|reg_rtl_0_bypass[11], processor, 1
instance = comp, \operationalunit|reg|reg~24\, operationalunit|reg|reg~24, processor, 1
instance = comp, \operationalunit|reg|Rp_data[1]\, operationalunit|reg|Rp_data[1], processor, 1
instance = comp, \operationalunit|mux|D[0]~1\, operationalunit|mux|D[0]~1, processor, 1
instance = comp, \operationalunit|reg|reg~23\, operationalunit|reg|reg~23, processor, 1
instance = comp, \operationalunit|reg|Rp_data[0]\, operationalunit|reg|Rp_data[0], processor, 1
instance = comp, \PC_addr[0]~I\, PC_addr[0], processor, 1
instance = comp, \PC_addr[1]~I\, PC_addr[1], processor, 1
instance = comp, \PC_addr[2]~I\, PC_addr[2], processor, 1
instance = comp, \PC_addr[3]~I\, PC_addr[3], processor, 1
instance = comp, \PC_addr[4]~I\, PC_addr[4], processor, 1
instance = comp, \PC_addr[5]~I\, PC_addr[5], processor, 1
instance = comp, \PC_addr[6]~I\, PC_addr[6], processor, 1
instance = comp, \PC_addr[7]~I\, PC_addr[7], processor, 1
instance = comp, \PC_addr[8]~I\, PC_addr[8], processor, 1
instance = comp, \PC_addr[9]~I\, PC_addr[9], processor, 1
instance = comp, \PC_addr[10]~I\, PC_addr[10], processor, 1
instance = comp, \PC_addr[11]~I\, PC_addr[11], processor, 1
instance = comp, \PC_addr[12]~I\, PC_addr[12], processor, 1
instance = comp, \PC_addr[13]~I\, PC_addr[13], processor, 1
instance = comp, \PC_addr[14]~I\, PC_addr[14], processor, 1
instance = comp, \PC_addr[15]~I\, PC_addr[15], processor, 1
instance = comp, \IR_data[0]~I\, IR_data[0], processor, 1
instance = comp, \IR_data[1]~I\, IR_data[1], processor, 1
instance = comp, \IR_data[2]~I\, IR_data[2], processor, 1
instance = comp, \IR_data[3]~I\, IR_data[3], processor, 1
instance = comp, \IR_data[4]~I\, IR_data[4], processor, 1
instance = comp, \IR_data[5]~I\, IR_data[5], processor, 1
instance = comp, \IR_data[6]~I\, IR_data[6], processor, 1
instance = comp, \IR_data[7]~I\, IR_data[7], processor, 1
instance = comp, \IR_data[8]~I\, IR_data[8], processor, 1
instance = comp, \IR_data[9]~I\, IR_data[9], processor, 1
instance = comp, \IR_data[10]~I\, IR_data[10], processor, 1
instance = comp, \IR_data[11]~I\, IR_data[11], processor, 1
instance = comp, \IR_data[12]~I\, IR_data[12], processor, 1
instance = comp, \IR_data[13]~I\, IR_data[13], processor, 1
instance = comp, \IR_data[14]~I\, IR_data[14], processor, 1
instance = comp, \IR_data[15]~I\, IR_data[15], processor, 1
instance = comp, \D_W_data[0]~I\, D_W_data[0], processor, 1
instance = comp, \D_W_data[1]~I\, D_W_data[1], processor, 1
instance = comp, \D_W_data[2]~I\, D_W_data[2], processor, 1
instance = comp, \D_W_data[3]~I\, D_W_data[3], processor, 1
instance = comp, \D_W_data[4]~I\, D_W_data[4], processor, 1
instance = comp, \D_W_data[5]~I\, D_W_data[5], processor, 1
instance = comp, \D_W_data[6]~I\, D_W_data[6], processor, 1
instance = comp, \D_W_data[7]~I\, D_W_data[7], processor, 1
instance = comp, \D_W_data[8]~I\, D_W_data[8], processor, 1
instance = comp, \D_W_data[9]~I\, D_W_data[9], processor, 1
instance = comp, \D_W_data[10]~I\, D_W_data[10], processor, 1
instance = comp, \D_W_data[11]~I\, D_W_data[11], processor, 1
instance = comp, \D_W_data[12]~I\, D_W_data[12], processor, 1
instance = comp, \D_W_data[13]~I\, D_W_data[13], processor, 1
instance = comp, \D_W_data[14]~I\, D_W_data[14], processor, 1
instance = comp, \D_W_data[15]~I\, D_W_data[15], processor, 1
instance = comp, \D_R_data[0]~I\, D_R_data[0], processor, 1
instance = comp, \D_R_data[1]~I\, D_R_data[1], processor, 1
instance = comp, \D_R_data[2]~I\, D_R_data[2], processor, 1
instance = comp, \D_R_data[3]~I\, D_R_data[3], processor, 1
instance = comp, \D_R_data[4]~I\, D_R_data[4], processor, 1
instance = comp, \D_R_data[5]~I\, D_R_data[5], processor, 1
instance = comp, \D_R_data[6]~I\, D_R_data[6], processor, 1
instance = comp, \D_R_data[7]~I\, D_R_data[7], processor, 1
instance = comp, \D_R_data[8]~I\, D_R_data[8], processor, 1
instance = comp, \D_R_data[9]~I\, D_R_data[9], processor, 1
instance = comp, \D_R_data[10]~I\, D_R_data[10], processor, 1
instance = comp, \D_R_data[11]~I\, D_R_data[11], processor, 1
instance = comp, \D_R_data[12]~I\, D_R_data[12], processor, 1
instance = comp, \D_R_data[13]~I\, D_R_data[13], processor, 1
instance = comp, \D_R_data[14]~I\, D_R_data[14], processor, 1
instance = comp, \D_R_data[15]~I\, D_R_data[15], processor, 1
