module decSeq01 (
    input [3:0] address,
    output reg [3:0] output
);

    always @(*) begin
        case (address)
            4'b0000: output = 4'b0001;
            4'b0001: output = 4'b0100;
            4'b0010: output = 4'b0001;
            4'b0011: output = 4'b1000;
            4'b0100: output = 4'b0010;
            4'b0101: output = 4'b0001;
            4'b0110: output = 4'b1000;
            4'b0111: output = 4'b0100;
            4'b1000: output = 4'b0001;
            4'b1001: output = 4'b0010;
            4'b1010: output = 4'b0001;
            4'b1011: output = 4'b1000;
            4'b1100: output = 4'b0100;
            4'b1101: output = 4'b0010;
            4'b1110: output = 4'b1000;
            4'b1111: output = 4'b0001;
            default: output = 4'b0000; 
        endcase
    end

endmodule