<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>spdmemreg.h source code [netbsd/sys/dev/ic/spdmemreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/spdmemreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='spdmemreg.h.html'>spdmemreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: spdmemreg.h,v 1.4 2015/12/24 14:16:18 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2007 Paul Goyette</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="16">16</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS</i></td></tr>
<tr><th id="19">19</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="20">20</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="21">21</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="23">23</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="24">24</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="25">25</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="26">26</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="27">27</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="28">28</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* possible values for the memory type */</i></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_FPM" data-ref="_M/SPDMEM_MEMTYPE_FPM">SPDMEM_MEMTYPE_FPM</dfn>		0x01</u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_EDO" data-ref="_M/SPDMEM_MEMTYPE_EDO">SPDMEM_MEMTYPE_EDO</dfn>		0x02</u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_PIPE_NIBBLE" data-ref="_M/SPDMEM_MEMTYPE_PIPE_NIBBLE">SPDMEM_MEMTYPE_PIPE_NIBBLE</dfn>	0x03</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_SDRAM" data-ref="_M/SPDMEM_MEMTYPE_SDRAM">SPDMEM_MEMTYPE_SDRAM</dfn>		0x04</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_ROM" data-ref="_M/SPDMEM_MEMTYPE_ROM">SPDMEM_MEMTYPE_ROM</dfn>		0x05</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DDRSGRAM" data-ref="_M/SPDMEM_MEMTYPE_DDRSGRAM">SPDMEM_MEMTYPE_DDRSGRAM</dfn>		0x06</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DDRSDRAM" data-ref="_M/SPDMEM_MEMTYPE_DDRSDRAM">SPDMEM_MEMTYPE_DDRSDRAM</dfn>		0x07</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DDR2SDRAM" data-ref="_M/SPDMEM_MEMTYPE_DDR2SDRAM">SPDMEM_MEMTYPE_DDR2SDRAM</dfn>	0x08</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_FBDIMM" data-ref="_M/SPDMEM_MEMTYPE_FBDIMM">SPDMEM_MEMTYPE_FBDIMM</dfn>		0x09</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_FBDIMM_PROBE" data-ref="_M/SPDMEM_MEMTYPE_FBDIMM_PROBE">SPDMEM_MEMTYPE_FBDIMM_PROBE</dfn>	0x0A</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DDR3SDRAM" data-ref="_M/SPDMEM_MEMTYPE_DDR3SDRAM">SPDMEM_MEMTYPE_DDR3SDRAM</dfn>	0x0B</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DDR4SDRAM" data-ref="_M/SPDMEM_MEMTYPE_DDR4SDRAM">SPDMEM_MEMTYPE_DDR4SDRAM</dfn>	0x0C</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DDR4ESDRAM" data-ref="_M/SPDMEM_MEMTYPE_DDR4ESDRAM">SPDMEM_MEMTYPE_DDR4ESDRAM</dfn>	0x0E</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_LPDDR3SDRAM" data-ref="_M/SPDMEM_MEMTYPE_LPDDR3SDRAM">SPDMEM_MEMTYPE_LPDDR3SDRAM</dfn>	0x0F</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_LPDDR4SDRAM" data-ref="_M/SPDMEM_MEMTYPE_LPDDR4SDRAM">SPDMEM_MEMTYPE_LPDDR4SDRAM</dfn>	0x10</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_RAMBUS" data-ref="_M/SPDMEM_MEMTYPE_RAMBUS">SPDMEM_MEMTYPE_RAMBUS</dfn>		0x11</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MEMTYPE_DIRECTRAMBUS" data-ref="_M/SPDMEM_MEMTYPE_DIRECTRAMBUS">SPDMEM_MEMTYPE_DIRECTRAMBUS</dfn>	0x01</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* Encodings of the size used/total byte for certain memory types    */</i></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDSIZE_MASK" data-ref="_M/SPDMEM_SPDSIZE_MASK">SPDMEM_SPDSIZE_MASK</dfn>		0x0F	/* SPD EEPROM Size   */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDLEN_128" data-ref="_M/SPDMEM_SPDLEN_128">SPDMEM_SPDLEN_128</dfn>		0x00	/* SPD EEPROM Sizes  */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDLEN_176" data-ref="_M/SPDMEM_SPDLEN_176">SPDMEM_SPDLEN_176</dfn>		0x10</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDLEN_256" data-ref="_M/SPDMEM_SPDLEN_256">SPDMEM_SPDLEN_256</dfn>		0x20</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDLEN_MASK" data-ref="_M/SPDMEM_SPDLEN_MASK">SPDMEM_SPDLEN_MASK</dfn>		0x70	/* Bits 4 - 6        */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDCRC_116" data-ref="_M/SPDMEM_SPDCRC_116">SPDMEM_SPDCRC_116</dfn>		0x80	/* CRC Bytes covered */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDCRC_125" data-ref="_M/SPDMEM_SPDCRC_125">SPDMEM_SPDCRC_125</dfn>		0x00</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SPDCRC_MASK" data-ref="_M/SPDMEM_SPDCRC_MASK">SPDMEM_SPDCRC_MASK</dfn>		0x80	/* Bit 7             */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* possible values for the supply voltage */</i></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_VOLTAGE_TTL_5V" data-ref="_M/SPDMEM_VOLTAGE_TTL_5V">SPDMEM_VOLTAGE_TTL_5V</dfn>		0x00</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_VOLTAGE_TTL_LV" data-ref="_M/SPDMEM_VOLTAGE_TTL_LV">SPDMEM_VOLTAGE_TTL_LV</dfn>		0x01</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_VOLTAGE_HSTTL_1_5V" data-ref="_M/SPDMEM_VOLTAGE_HSTTL_1_5V">SPDMEM_VOLTAGE_HSTTL_1_5V</dfn>	0x02</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_VOLTAGE_SSTL_3_3V" data-ref="_M/SPDMEM_VOLTAGE_SSTL_3_3V">SPDMEM_VOLTAGE_SSTL_3_3V</dfn>	0x03</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_VOLTAGE_SSTL_2_5V" data-ref="_M/SPDMEM_VOLTAGE_SSTL_2_5V">SPDMEM_VOLTAGE_SSTL_2_5V</dfn>	0x04</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_VOLTAGE_SSTL_1_8V" data-ref="_M/SPDMEM_VOLTAGE_SSTL_1_8V">SPDMEM_VOLTAGE_SSTL_1_8V</dfn>	0x05</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* possible values for module configuration */</i></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MODCONFIG_PARITY" data-ref="_M/SPDMEM_MODCONFIG_PARITY">SPDMEM_MODCONFIG_PARITY</dfn>		0x01</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MODCONFIG_ECC" data-ref="_M/SPDMEM_MODCONFIG_ECC">SPDMEM_MODCONFIG_ECC</dfn>		0x02</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* for DDR2, module configuration is a bit-mask field */</i></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MODCONFIG_HAS_DATA_PARITY" data-ref="_M/SPDMEM_MODCONFIG_HAS_DATA_PARITY">SPDMEM_MODCONFIG_HAS_DATA_PARITY</dfn>	0x01</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MODCONFIG_HAS_DATA_ECC" data-ref="_M/SPDMEM_MODCONFIG_HAS_DATA_ECC">SPDMEM_MODCONFIG_HAS_DATA_ECC</dfn>		0x02</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_MODCONFIG_HAS_ADDR_CMD_PARITY" data-ref="_M/SPDMEM_MODCONFIG_HAS_ADDR_CMD_PARITY">SPDMEM_MODCONFIG_HAS_ADDR_CMD_PARITY</dfn>	0x04</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* possible values for the refresh field */</i></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_STD" data-ref="_M/SPDMEM_REFRESH_STD">SPDMEM_REFRESH_STD</dfn>		0x00</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_QUARTER" data-ref="_M/SPDMEM_REFRESH_QUARTER">SPDMEM_REFRESH_QUARTER</dfn>		0x01</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_HALF" data-ref="_M/SPDMEM_REFRESH_HALF">SPDMEM_REFRESH_HALF</dfn>		0x02</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_TWOX" data-ref="_M/SPDMEM_REFRESH_TWOX">SPDMEM_REFRESH_TWOX</dfn>		0x03</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_FOURX" data-ref="_M/SPDMEM_REFRESH_FOURX">SPDMEM_REFRESH_FOURX</dfn>		0x04</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_EIGHTX" data-ref="_M/SPDMEM_REFRESH_EIGHTX">SPDMEM_REFRESH_EIGHTX</dfn>		0x05</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_REFRESH_SELFREFRESH" data-ref="_M/SPDMEM_REFRESH_SELFREFRESH">SPDMEM_REFRESH_SELFREFRESH</dfn>	0x80</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* superset types */</i></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SUPERSET_ESDRAM" data-ref="_M/SPDMEM_SUPERSET_ESDRAM">SPDMEM_SUPERSET_ESDRAM</dfn>		0x01</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SUPERSET_DDR_ESDRAM" data-ref="_M/SPDMEM_SUPERSET_DDR_ESDRAM">SPDMEM_SUPERSET_DDR_ESDRAM</dfn>	0x02</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SUPERSET_EDO_PEM" data-ref="_M/SPDMEM_SUPERSET_EDO_PEM">SPDMEM_SUPERSET_EDO_PEM</dfn>		0x03</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SUPERSET_SDRAM_PEM" data-ref="_M/SPDMEM_SUPERSET_SDRAM_PEM">SPDMEM_SUPERSET_SDRAM_PEM</dfn>	0x04</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* bit masks for "registered" module attribute */</i></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_SDR_MASK_REG" data-ref="_M/SPDMEM_SDR_MASK_REG">SPDMEM_SDR_MASK_REG</dfn>		0x02</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR_MASK_REG" data-ref="_M/SPDMEM_DDR_MASK_REG">SPDMEM_DDR_MASK_REG</dfn>		0x02</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR2_MASK_REG" data-ref="_M/SPDMEM_DDR2_MASK_REG">SPDMEM_DDR2_MASK_REG</dfn>		0x05</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR3_TYPE_RDIMM" data-ref="_M/SPDMEM_DDR3_TYPE_RDIMM">SPDMEM_DDR3_TYPE_RDIMM</dfn>		0x01</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR3_TYPE_UDIMM" data-ref="_M/SPDMEM_DDR3_TYPE_UDIMM">SPDMEM_DDR3_TYPE_UDIMM</dfn>		0x02</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR3_TYPE_SODIMM" data-ref="_M/SPDMEM_DDR3_TYPE_SODIMM">SPDMEM_DDR3_TYPE_SODIMM</dfn>		0x03</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR3_TYPE_MICRODIMM" data-ref="_M/SPDMEM_DDR3_TYPE_MICRODIMM">SPDMEM_DDR3_TYPE_MICRODIMM</dfn>	0x04</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR3_TYPE_MINI_RDIMM" data-ref="_M/SPDMEM_DDR3_TYPE_MINI_RDIMM">SPDMEM_DDR3_TYPE_MINI_RDIMM</dfn>	0x05</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR3_TYPE_MINI_UDIMM" data-ref="_M/SPDMEM_DDR3_TYPE_MINI_UDIMM">SPDMEM_DDR3_TYPE_MINI_UDIMM</dfn>	0x06</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_EXTENDED" data-ref="_M/SPDMEM_DDR4_TYPE_EXTENDED">SPDMEM_DDR4_TYPE_EXTENDED</dfn>	0x00</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_RDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_RDIMM">SPDMEM_DDR4_TYPE_RDIMM</dfn>		0x01</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_UDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_UDIMM">SPDMEM_DDR4_TYPE_UDIMM</dfn>		0x02</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_SODIMM" data-ref="_M/SPDMEM_DDR4_TYPE_SODIMM">SPDMEM_DDR4_TYPE_SODIMM</dfn>		0x03</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_LRDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_LRDIMM">SPDMEM_DDR4_TYPE_LRDIMM</dfn>		0x04</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_MINI_RDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_MINI_RDIMM">SPDMEM_DDR4_TYPE_MINI_RDIMM</dfn>	0x05</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_MINI_UDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_MINI_UDIMM">SPDMEM_DDR4_TYPE_MINI_UDIMM</dfn>	0x06</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_RESERVED1" data-ref="_M/SPDMEM_DDR4_TYPE_RESERVED1">SPDMEM_DDR4_TYPE_RESERVED1</dfn>	0x07</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_72B_SO_RDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_72B_SO_RDIMM">SPDMEM_DDR4_TYPE_72B_SO_RDIMM</dfn>	0x08</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_72B_SO_UDIMM" data-ref="_M/SPDMEM_DDR4_TYPE_72B_SO_UDIMM">SPDMEM_DDR4_TYPE_72B_SO_UDIMM</dfn>	0x09</u></td></tr>
<tr><th id="117">117</th><td><i>/* not defined				0x0a */</i></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_RESERVED2" data-ref="_M/SPDMEM_DDR4_TYPE_RESERVED2">SPDMEM_DDR4_TYPE_RESERVED2</dfn>	0x0b</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_16B_SO_DIMM" data-ref="_M/SPDMEM_DDR4_TYPE_16B_SO_DIMM">SPDMEM_DDR4_TYPE_16B_SO_DIMM</dfn>	0x0c</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_32B_SO_DIMM" data-ref="_M/SPDMEM_DDR4_TYPE_32B_SO_DIMM">SPDMEM_DDR4_TYPE_32B_SO_DIMM</dfn>	0x0d</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/SPDMEM_DDR4_TYPE_RESERVED3" data-ref="_M/SPDMEM_DDR4_TYPE_RESERVED3">SPDMEM_DDR4_TYPE_RESERVED3</dfn>	0x0e</u></td></tr>
<tr><th id="122">122</th><td><i>/* not defined				0x0f */</i></td></tr>
<tr><th id="123">123</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../i2c/spdmem_i2c.c.html'>netbsd/sys/dev/i2c/spdmem_i2c.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
