INFO: [VRFC 10-163] Analyzing VHDL file "E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
