--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/home/bhood/.Xilinx/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pulse_width_modulator.twx pulse_width_modulator.ncd -o
pulse_width_modulator.twr pulse_width_modulator.pcf

Design file:              pulse_width_modulator.ncd
Physical constraint file: pulse_width_modulator.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
DUTY_CYCLE<0>|    0.891(R)|      FAST  |   -0.325(R)|      SLOW  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<1>|    1.122(R)|      SLOW  |   -0.586(R)|      SLOW  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<2>|    1.117(R)|      SLOW  |   -0.576(R)|      SLOW  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<3>|    0.720(R)|      FAST  |   -0.172(R)|      SLOW  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<4>|    1.126(R)|      SLOW  |   -0.585(R)|      SLOW  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<5>|    1.208(R)|      SLOW  |   -0.663(R)|      SLOW  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<6>|    1.904(R)|      SLOW  |   -1.139(R)|      FAST  |CLK_BUFGP         |   0.000|
DUTY_CYCLE<7>|    0.834(R)|      FAST  |   -0.221(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<0>      |    1.947(R)|      SLOW  |   -0.659(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<1>      |    1.592(R)|      SLOW  |    0.326(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<2>      |    1.883(R)|      SLOW  |   -0.804(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<3>      |    2.079(R)|      SLOW  |   -0.985(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<4>      |    2.195(R)|      SLOW  |   -1.097(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<5>      |    1.792(R)|      SLOW  |    0.136(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<6>      |    1.700(R)|      SLOW  |    0.227(R)|      SLOW  |CLK_BUFGP         |   0.000|
FREQ<7>      |    1.593(R)|      SLOW  |   -0.445(R)|      SLOW  |CLK_BUFGP         |   0.000|
RSTB         |    1.622(R)|      SLOW  |    0.592(R)|      SLOW  |CLK_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SIGNAL      |         7.250(R)|      SLOW  |         3.871(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.869|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 12 13:20:50 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 434 MB



