<stg><name>acti_proc</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="19" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln79 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln79"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %imem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %imem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %insts, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %insts, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem_offset, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem_offset, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %mem_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mem_offset

]]></Node>
<StgValue><ssdm name="mem_offset_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %insts_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %insts

]]></Node>
<StgValue><ssdm name="insts_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:13 %store_ln84 = store i10 0, i10 %pc

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln85 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body:0 %pc_1 = load i10 %pc

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:1 %icmp_ln85 = icmp_eq  i10 %pc_1, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:2 %add_ln85 = add i10 %pc_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln85 = br i1 %icmp_ln85, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.body.split:3 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %pc_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="13">
<![CDATA[
for.body.split:4 %zext_ln87 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:5 %add_ln87 = add i64 %zext_ln87, i64 %insts_read

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:6 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln87, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="61">
<![CDATA[
for.body.split:7 %sext_ln87 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:8 %imem_addr = getelementptr i64 %imem, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="imem_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.split:9 %abc_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="abc_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.split:10 %abc = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %imem_addr

]]></Node>
<StgValue><ssdm name="abc"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
for.body.split:0 %zext_ln85 = zext i10 %pc_1

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln84"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:11 %icmp_ln88 = icmp_eq  i64 %abc, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:12 %br_ln88 = br i1 %icmp_ln88, void %if.end, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:0 %tmp2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %abc, i32 61, i32 63

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:1 %N = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %abc, i32 48, i32 60

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:2 %bA = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %abc, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="bA"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:3 %bB = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %abc, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="bB"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
if.end:4 %bAB = trunc i64 %abc

]]></Node>
<StgValue><ssdm name="bAB"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
if.end:5 %switch_ln97 = switch i3 %tmp2, void %if.end18, i3 1, void %if.then15, i3 2, void %if.then17

]]></Node>
<StgValue><ssdm name="switch_ln97"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
<literal name="tmp2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="13">
<![CDATA[
if.then17:0 %call_ln100 = call void @matmul, i512 %mem, i64 %mem_offset_read, i16 %bA, i16 %bB, i16 %bAB, i13 %N

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln88" val="0"/>
<literal name="tmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="16" op_4_bw="16" op_5_bw="13">
<![CDATA[
if.then15:0 %call_ln98 = call void @activ, i512 %mem, i64 %mem_offset_read, i16 %bA, i16 %bB, i13 %N

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.end:0 %ret_ln104 = ret

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="13">
<![CDATA[
if.then17:0 %call_ln100 = call void @matmul, i512 %mem, i64 %mem_offset_read, i16 %bA, i16 %bB, i16 %bAB, i13 %N

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then17:1 %br_ln101 = br void %if.end18

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="16" op_4_bw="16" op_5_bw="13">
<![CDATA[
if.then15:0 %call_ln98 = call void @activ, i512 %mem, i64 %mem_offset_read, i16 %bA, i16 %bB, i13 %N

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.then15:1 %br_ln99 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.end18:0 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end19:0 %imem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %imem_addr, i32 1

]]></Node>
<StgValue><ssdm name="imem_addr_req"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end19:3 %store_ln84 = store i10 %add_ln85, i10 %pc

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end19:1 %write_ln102 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %imem_addr, i64 %zext_ln85, i8 255

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="76" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end19:2 %imem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %imem_addr

]]></Node>
<StgValue><ssdm name="imem_addr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="77" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end19:2 %imem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %imem_addr

]]></Node>
<StgValue><ssdm name="imem_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="78" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end19:2 %imem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %imem_addr

]]></Node>
<StgValue><ssdm name="imem_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="79" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end19:2 %imem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %imem_addr

]]></Node>
<StgValue><ssdm name="imem_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end19:2 %imem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %imem_addr

]]></Node>
<StgValue><ssdm name="imem_addr_resp"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.end19:4 %br_ln85 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
