

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32_adc.h</div>  </div>
</div>
<div class="contents">
<a href="stm32__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef STM32_ADC_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define STM32_ADC_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="types_8h.html" title="CPU-specific type definitions.">cpu/types.h</a>&gt;</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">/* ADC dual mode */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#define ADC_MODE_INDEPENDENT                       ((uint32_t)0x00000000)</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_REGINJECSIMULT                    ((uint32_t)0x00010000)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_REGSIMULT_ALTERTRIG               ((uint32_t)0x00020000)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_INJECSIMULT_FASTINTERL            ((uint32_t)0x00030000)</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_INJECSIMULT_SLOWINTERL            ((uint32_t)0x00040000)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_INJECSIMULT                       ((uint32_t)0x00050000)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_REGSIMULT                         ((uint32_t)0x00060000)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_FASTINTERL                        ((uint32_t)0x00070000)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_SLOWINTERL                        ((uint32_t)0x00080000)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MODE_ALTERTRIG                         ((uint32_t)0x00090000)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="comment">/* ADC extrenal trigger sources for regular channels conversion */</span>
<a name="l00054"></a>00054 <span class="preprocessor">#define ADC_EXTERNALTRIGCONV_T1_CC1                ((uint32_t)0x00000000)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_T1_CC2                ((uint32_t)0x00020000)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_T1_CC3                ((uint32_t)0x00040000)</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_T2_CC2                ((uint32_t)0x00060000)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_T3_TRGO               ((uint32_t)0x00080000)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_T4_CC4                ((uint32_t)0x000A0000)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_EXT_IT11              ((uint32_t)0x000C0000)</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGCONV_NONE                  ((uint32_t)0x000E0000)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/* ADC data align */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define ADC_DATAALIGN_RIGHT                        ((uint32_t)0x00000000)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DATAALIGN_LEFT                         ((uint32_t)0x00000800)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00067"></a>00067 <span class="comment">/* ADC channels */</span>
<a name="l00068"></a>00068 <span class="preprocessor">#define ADC_CHANNEL_0                               ((uint8_t)0x00)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_1                               ((uint8_t)0x01)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_2                               ((uint8_t)0x02)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_3                               ((uint8_t)0x03)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_4                               ((uint8_t)0x04)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_5                               ((uint8_t)0x05)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_6                               ((uint8_t)0x06)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_7                               ((uint8_t)0x07)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_8                               ((uint8_t)0x08)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_9                               ((uint8_t)0x09)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_10                              ((uint8_t)0x0A)</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_11                              ((uint8_t)0x0B)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_12                              ((uint8_t)0x0C)</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_13                              ((uint8_t)0x0D)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_14                              ((uint8_t)0x0E)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_15                              ((uint8_t)0x0F)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_16                              ((uint8_t)0x10)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_17                              ((uint8_t)0x11)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a>00087 <span class="comment">/* ADC sampling times */</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define ADC_SAMPLETIME_1CYCLES5                    ((uint8_t)0x00)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_7CYCLES5                    ((uint8_t)0x01)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_13CYCLES5                   ((uint8_t)0x02)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_28CYCLES5                   ((uint8_t)0x03)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_41CYCLES5                   ((uint8_t)0x04)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_55CYCLES5                   ((uint8_t)0x05)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_71CYCLES5                   ((uint8_t)0x06)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAMPLETIME_239CYCLES5                  ((uint8_t)0x07)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a>00097 <span class="comment">/* ADC extrenal trigger sources for injected channels conversion */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO          ((uint32_t)0x00000000)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_T1_CC4           ((uint32_t)0x00001000)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_T2_TRGO          ((uint32_t)0x00002000)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_T2_CC1           ((uint32_t)0x00003000)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_T3_CC4           ((uint32_t)0x00004000)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_T4_TRGO          ((uint32_t)0x00005000)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_EXT_IT15         ((uint32_t)0x00006000)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EXTERNALTRIGINJECCONV_NONE             ((uint32_t)0x00007000)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00107"></a>00107 <span class="comment">/* ADC injected channel selection */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define ADC_INJECTEDCHANNEL_1                       ((uint8_t)0x14)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define ADC_INJECTEDCHANNEL_2                       ((uint8_t)0x18)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define ADC_INJECTEDCHANNEL_3                       ((uint8_t)0x1C)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define ADC_INJECTEDCHANNEL_4                       ((uint8_t)0x20)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00113"></a>00113 <span class="comment">/* ADC analog watchdog selection */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define ADC_ANALOGWATCHDOG_SINGLEREGENABLE         ((uint32_t)0x00800200)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ANALOGWATCHDOG_SINGLEINJECENABLE       ((uint32_t)0x00400200)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ANALOGWATCHDOG_SINGLEREGORINJECENABLE  ((uint32_t)0x00C00200)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ANALOGWATCHDOG_ALLREGENABLE            ((uint32_t)0x00800000)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ANALOGWATCHDOG_ALLINJECENABLE          ((uint32_t)0x00400000)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ANALOGWATCHDOG_ALLREGALLINJECENABLE    ((uint32_t)0x00C00000)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ANALOGWATCHDOG_NONE                    ((uint32_t)0x00000000)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 <span class="comment">/* ADC interrupts definition */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define ADC_IT_EOC                                 ((uint16_t)0x0220)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define ADC_IT_AWD                                 ((uint16_t)0x0140)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define ADC_IT_JEOC                                ((uint16_t)0x0480)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="comment">/* ADC flags definition */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define ADC_FLAG_AWD                               ((uint8_t)0x01)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FLAG_EOC                               ((uint8_t)0x02)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FLAG_JEOC                              ((uint8_t)0x04)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FLAG_JSTRT                             ((uint8_t)0x08)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FLAG_STRT                              ((uint8_t)0X10)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 
<a name="l00135"></a>00135 <span class="comment">/* ADC ADON mask */</span>
<a name="l00136"></a>00136 <span class="preprocessor">#define CR2_ADON_SET               ((uint32_t)0x00000001)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define CR2_ADON_RESET             ((uint32_t)0xFFFFFFFE)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 <span class="comment">/* ADC DMA mask */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define CR2_DMA_SET                ((uint16_t)0x0100)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define CR2_DMA_RESET              ((uint16_t)0xFEFF)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="comment">/* ADC RSTCAL mask */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define CR2_RSTCAL_SET             ((uint16_t)0x0008)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="comment">/* ADC CAL mask */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define CR2_CAL_SET                ((uint16_t)0x0004)</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="comment">/* ADC SWSTRT mask */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#define CR2_SWSTRT_SET             ((uint32_t)0x00400000)</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00152"></a>00152 <span class="comment">/* ADC DISCNUM mask */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define CR1_DISCNUM_RESET          ((uint32_t)0xFFFF1FFF)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="comment">/* ADC DISCEN mask */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define CR1_DISCEN_SET             ((uint32_t)0x00000800)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define CR1_DISCEN_RESET           ((uint32_t)0xFFFFF7FF)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="comment">/* ADC EXTTRIG mask */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define CR2_EXTTRIG_SET            ((uint32_t)0x00100000)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define CR2_EXTTRIG_RESET          ((uint32_t)0xFFEFFFFF)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="comment">/* ADC Software start mask */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define CR2_EXTTRIG_SWSTRT_SET     ((uint32_t)0x00500000)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define CR2_EXTTRIG_SWSTRT_RESET   ((uint32_t)0xFFAFFFFF)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="comment">/* ADC JAUTO mask */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define CR1_JAUTO_SET              ((uint32_t)0x00000400)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define CR1_JAUTO_RESET            ((uint32_t)0xFFFFFBFF)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="comment">/* ADC JDISCEN mask */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define CR1_JDISCEN_SET            ((uint32_t)0x00001000)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define CR1_JDISCEN_RESET          ((uint32_t)0xFFFFEFFF)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 <span class="comment">/* ADC JEXTSEL mask */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define CR2_JEXTSEL_RESET          ((uint32_t)0xFFFF8FFF)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="comment">/* ADC JEXTTRIG mask */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#define CR2_JEXTTRIG_SET           ((uint32_t)0x00008000)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define CR2_JEXTTRIG_RESET         ((uint32_t)0xFFFF7FFF)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="comment">/* ADC JSWSTRT mask */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define CR2_JSWSTRT_SET            ((uint32_t)0x00200000)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="comment">/* ADC injected software start mask */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#define CR2_JEXTTRIG_JSWSTRT_SET   ((uint32_t)0x00208000)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define CR2_JEXTTRIG_JSWSTRT_RESET ((uint32_t)0xFFDF7FFF)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 <span class="comment">/* ADC AWDCH mask */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define CR1_AWDCH_RESET            ((uint32_t)0xFFFFFFE0)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a>00192 <span class="comment">/* ADC SQx mask */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define SQR3_SQ_MASK                ((uint8_t)0x1F)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define SQR2_SQ_MASK                ((uint8_t)0x1F)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define SQR1_SQ_MASK                ((uint8_t)0x1F)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define SQR1_SQ_LEN_MASK                       0xF</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define SQR1_SQ_LEN_SHIFT                       20</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a>00199 <span class="comment">/* ADC JSQx mask */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define JSQR_JSQ_SET               ((uint8_t)0x1F)</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>
<a name="l00202"></a>00202 <span class="comment">/* ADC JL mask */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define JSQR_JL_RESET              ((uint32_t)0xFFCFFFFF)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>
<a name="l00205"></a>00205 <span class="comment">/* ADC SMPx mask */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define SMPR1_SMP_SET              ((uint8_t)0x07)</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_SMP_SET              ((uint8_t)0x07)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a>00209 <span class="comment">/* ADC Analog watchdog enable mode mask */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define CR1_AWDMODE_RESET          ((uint32_t)0xFF3FFDFF)</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span>
<a name="l00212"></a>00212 <span class="comment">/* ADC TSPD mask */</span>
<a name="l00213"></a>00213 <span class="preprocessor">#define CR2_TSVREFE_SET            ((uint32_t)0x00800000)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define CR2_TSVREFE_RESET          ((uint32_t)0xFF7FFFFF)</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="comment">/* ADC JDRx registers= offset */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define JDR_OFFSET                 ((uint8_t)0x28)</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 <span class="comment">/* ADC CR1 register */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define CR1_EOCIE                                      5</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CR1_AWDIE                                      6</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define CR1_JEOCIE                                     7</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define CR1_SCAN                                       8</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define CR1_AWDSGL                                     9</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define CR1_JAUTO                                     10</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define CR1_DISCEN                                    11</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define CR1_JDISCEN                                   12</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define CR1_JAWDEN                                    22</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define CR1_AWDEN                                     23</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>
<a name="l00231"></a>00231 <span class="comment">/* ADC CR2 register */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define CR2_ADON                                       0</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define CR2_CONT                                       1</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define CR2_CAL                                        2</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define CR2_RTSCAL                                     3</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define CR2_DMA                                        8</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define CR2_ALIGN                                     11</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define CR2_JEXTTRIG                                  15</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#define CR2_EXTTRIG                                   20</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define CR2_JSWSTART                                  21</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define CR2_SWSTART                                   22</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define CR2_TSVREFE                                   23</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a>00244 <span class="comment">/* ADC status */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define SR_AWD                                         0</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define SR_EOC                                         1</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define SR_JEOC                                        2</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define SR_JSTRT                                       3</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define SR_STRT                                        4</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>
<a name="l00251"></a>00251 <span class="comment">/* ADC sample time */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define SMPR1_CH17                                    21</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH16                                    18</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH15                                    15</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH14                                    12</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH13                                     9</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH12                                     6</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH11                                     3</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define SMPR1_CH10                                     0</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span>
<a name="l00261"></a>00261 <span class="preprocessor">#define SMPR2_CH9                                     27</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH8                                     24</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH7                                     21</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH6                                     18</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH5                                     15</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH4                                     12</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH3                                      9</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH2                                      6</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH1                                      3</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define SMPR2_CH0                                      0</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 <span class="comment">/* ADC registers Masks */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define CR1_ADC_CLEAR_MASK             ((uint32_t)0xFFF0FEFF)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define CR2_ADC_CLEAR_MASK             ((uint32_t)0xFFF1F7FD)</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define SQR1_CLEAR_MASK                ((uint32_t)0xFF0FFFFF)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00277"></a>00277 
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 <span class="comment">/* ADC defines for SMT32F103Bxx */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define ADC_TEMP_V25         4300  // uV / C</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define ADC_TEMP_SLOPE       1430  // mV</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define ADC_TEMP_CONST      25000</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define ADC_TEMP_CH            16</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define ADC_VREFINT_CH         17</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a>00286 <span class="keyword">struct </span>stm32_adc
<a name="l00287"></a>00287 {
<a name="l00288"></a>00288     reg32_t SR;
<a name="l00289"></a>00289     reg32_t CR1;
<a name="l00290"></a>00290     reg32_t CR2;
<a name="l00291"></a>00291     reg32_t SMPR1;
<a name="l00292"></a>00292     reg32_t SMPR2;
<a name="l00293"></a>00293     reg32_t JOFR1;
<a name="l00294"></a>00294     reg32_t JOFR2;
<a name="l00295"></a>00295     reg32_t JOFR3;
<a name="l00296"></a>00296     reg32_t JOFR4;
<a name="l00297"></a>00297     reg32_t HTR;
<a name="l00298"></a>00298     reg32_t LTR;
<a name="l00299"></a>00299     reg32_t SQR1;
<a name="l00300"></a>00300     reg32_t SQR2;
<a name="l00301"></a>00301     reg32_t SQR3;
<a name="l00302"></a>00302     reg32_t JSQR;
<a name="l00303"></a>00303     reg32_t JDR1;
<a name="l00304"></a>00304     reg32_t JDR2;
<a name="l00305"></a>00305     reg32_t JDR3;
<a name="l00306"></a>00306     reg32_t JDR4;
<a name="l00307"></a>00307     reg32_t DR;
<a name="l00308"></a>00308 };
<a name="l00309"></a>00309 
<a name="l00310"></a>00310 <span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_H */</span>
</pre></div></div>
</div>


