

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 12:48:31 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.74|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  890|  890|  891|  891|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_2d_fu_198  |dct_dct_2d  |  757|  757|  757|  757|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      84|
|FIFO             |        -|      -|       -|       -|
|Instance         |        3|      8|     635|     395|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      55|
|Register         |        -|      -|      61|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        5|      8|     696|     534|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_2d_fu_198  |dct_dct_2d  |        3|      8|  635|  395|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        3|      8|  635|  395|
    +-----------------------+------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_407_p2                   |     +    |      0|  0|   4|           1|           4|
    |c_fu_287_p2                     |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next1_fu_324_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_226_p2   |     +    |      0|  0|   7|           7|           1|
    |p_addr1_fu_307_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_390_p2               |     +    |      0|  0|   8|           8|           8|
    |r_fu_246_p2                     |     +    |      0|  0|   4|           1|           4|
    |r_s_fu_344_p2                   |     +    |      0|  0|   4|           1|           4|
    |tmp_5_i_fu_276_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_9_i_fu_401_p2               |     +    |      0|  0|   6|           6|           6|
    |c_i6_mid2_fu_336_p3             |  Select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_238_p3              |  Select  |      0|  0|   4|           1|           1|
    |r_i2_mid2_fu_350_p3             |  Select  |      0|  0|   4|           1|           4|
    |r_i_mid2_fu_252_p3              |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten1_fu_318_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_220_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i1_fu_330_p2           |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_232_p2            |   icmp   |      0|  0|   2|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  84|          72|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          7|    1|          7|
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_in_ce0            |   1|          3|    1|          3|
    |buf_2d_in_ce1            |   1|          2|    1|          2|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |buf_2d_out_ce0           |   1|          3|    1|          3|
    |buf_2d_out_we0           |   1|          2|    1|          2|
    |c_i6_reg_187             |   4|          2|    4|          8|
    |c_i_reg_154              |   4|          2|    4|          8|
    |indvar_flatten1_reg_165  |   7|          2|    7|         14|
    |indvar_flatten_reg_132   |   7|          2|    7|         14|
    |r_i2_phi_fu_180_p4       |   4|          2|    4|          8|
    |r_i2_reg_176             |   4|          2|    4|          8|
    |r_i_phi_fu_147_p4        |   4|          2|    4|          8|
    |r_i_reg_143              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  55|         39|   55|        129|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |  1|   0|    1|          0|
    |c_i6_reg_187                                 |  4|   0|    4|          0|
    |c_i_mid2_reg_426                             |  4|   0|    4|          0|
    |c_i_reg_154                                  |  4|   0|    4|          0|
    |exitcond_flatten1_reg_447                    |  1|   0|    1|          0|
    |exitcond_flatten_reg_417                     |  1|   0|    1|          0|
    |grp_dct_dct_2d_fu_198_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten1_reg_165                      |  7|   0|    7|          0|
    |indvar_flatten_reg_132                       |  7|   0|    7|          0|
    |r_i2_mid2_reg_456                            |  4|   0|    4|          0|
    |r_i2_reg_176                                 |  4|   0|    4|          0|
    |r_i_mid2_reg_431                             |  4|   0|    4|          0|
    |r_i_reg_143                                  |  4|   0|    4|          0|
    |tmp_9_i_reg_466                              |  6|   0|    6|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 61|   0|   61|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

