{:input (genetic.crossover/dumb-crossover 469981223 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif") (genetic.representation/genetic-representation "examples/58451.D939260B.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_21, \\wire1_:missing , \\wire2_:missing , wire3_30, wire4_35, \\wire5_:missing , wire6_1, wire7_24, wire8_1, wire9_29, wire10_32, \\wire:missing_edge , wire12_39, wire44_52);\n  wire \\:missing_edge ;\n  input wire0_21;\n  wire wire0_21;\n  output wire10_32;\n  wire wire10_32;\n  output wire12_39;\n  wire wire12_39;\n  wire wire13_1;\n  wire wire13_20;\n  wire wire14_1;\n  wire wire15_1;\n  wire \\wire15_:missing ;\n  wire wire16_1;\n  wire \\wire16_:missing ;\n  wire wire17_1;\n  wire wire17_26;\n  wire wire18_33;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire \\wire20_:missing ;\n  wire wire23_24;\n  wire wire28_29;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire31_32;\n  wire wire34_19;\n  wire wire34_28;\n  wire wire34_33;\n  wire wire34_40;\n  wire wire34_43;\n  wire \\wire34_49_:missing ;\n  wire \\wire34_:missing_51 ;\n  wire wire36_37;\n  input wire3_30;\n  wire wire3_30;\n  output wire44_52;\n  wire wire44_52;\n  wire wire46;\n  wire wire47;\n  wire wire48_51;\n  wire \\wire49_:missing ;\n  wire \\wire49_:missing_51 ;\n  input wire4_35;\n  wire wire4_35;\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  output wire6_1;\n  wire wire6_1;\n  output wire7_24;\n  wire wire7_24;\n  output wire8_1;\n  wire wire8_1;\n  output wire9_29;\n  wire wire9_29;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_25_22_41_16_26 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_48_50 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire13_20 = 4'h8 >> { wire13_1, wire13_1 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire14_1, wire14_1 };\n  assign \\wire15_:missing  = 4'h8 >> { wire15_1, wire15_1 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire48_51, \\wire:missing_48_50  };\n  assign \\wire49_:missing  = 4'h6 >> { \\wire34_49_:missing , \\wire49_:missing_51  };\n  assign \\wire16_:missing  = 4'h8 >> { wire16_1, wire16_1 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire17_26, wire17_1 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire18_33 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire46 = 1'h1;\n  assign wire47 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire44_52 = \\wire:missing_edge ;\n  assign wire48_51 = \\wire34_:missing_51 ;\n  assign \\wire:missing_48_50  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire34_43;\n  assign \\wire:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_41  = \\wire:missing_25_22_41_16_26 ;\n  assign \\wire:missing_40  = wire34_40;\n  assign wire12_39 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire36_37;\n  assign wire36_37 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire4_35;\n  assign wire34_19 = \\wire:missing_edge ;\n  assign wire18_33 = wire34_33;\n  assign wire10_32 = wire31_32;\n  assign wire31_32 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire3_30;\n  assign wire9_29 = wire28_29;\n  assign wire28_29 = wire34_28;\n  assign \\wire:missing_27  = \\wire:missing_edge ;\n  assign wire17_26 = \\wire:missing_25_22_41_16_26 ;\n  assign \\wire:missing_25  = \\wire:missing_25_22_41_16_26 ;\n  assign wire7_24 = wire23_24;\n  assign wire23_24 = \\wire:missing_edge ;\n  assign \\wire:missing_22  = \\wire:missing_25_22_41_16_26 ;\n  assign \\wire:missing_21  = wire0_21;\n  assign \\wire20_:missing  = wire13_20;\n  assign \\wire:missing_edge  = wire34_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/8279032B.v:3.1-110.10\" *)\nmodule postsynth(wire0_21, \\wire1_:missing , \\wire2_:missing , wire3_30, wire4_35, \\wire5_:missing , wire6_1, wire7_24, wire8_1, wire9_29, wire10_32, \\wire:missing_edge , wire12_39, wire44_52);\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:5.9-5.17\" *)\n  input wire0_21;\n  wire wire0_21;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:7.10-7.19\" *)\n  output wire10_32;\n  wire wire10_32;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:9.10-9.19\" *)\n  output wire12_39;\n  wire wire12_39;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:21.9-21.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:24.8-24.17\" *)\n  wire wire23_24;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:25.8-25.17\" *)\n  wire wire28_29;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:26.9-26.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:28.8-28.17\" *)\n  wire wire31_32;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:29.8-29.17\" *)\n  wire wire34_19;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:30.8-30.17\" *)\n  wire wire34_28;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:36.8-36.17\" *)\n  wire wire36_37;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:37.9-37.17\" *)\n  input wire3_30;\n  wire wire3_30;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:39.10-39.19\" *)\n  output wire44_52;\n  wire wire44_52;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:41.8-41.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:42.8-42.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:46.9-46.17\" *)\n  input wire4_35;\n  wire wire4_35;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:48.9-48.24\" *)\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:50.10-50.17\" *)\n  output wire6_1;\n  wire wire6_1;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:52.10-52.18\" *)\n  output wire7_24;\n  wire wire7_24;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:54.10-54.17\" *)\n  output wire8_1;\n  wire wire8_1;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:56.10-56.18\" *)\n  output wire9_29;\n  wire wire9_29;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:58.8-58.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:62.8-62.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:65.8-65.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:67.8-67.27\" *)\n  wire \\wire:missing_48_50 ;\n  (* src = \"/tmp/fuzzmount745B5940/8279032B.v:68.10-68.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_32 = 1'h0;\n  assign wire12_39 = 1'h0;\n  assign wire23_24 = 1'h0;\n  assign wire28_29 = 1'hx;\n  assign wire31_32 = 1'h0;\n  assign wire34_19 = 1'h0;\n  assign wire34_28 = 1'hx;\n  assign wire36_37 = 1'h0;\n  assign wire3_30 = 1'h0;\n  assign wire44_52 = 1'h0;\n  assign wire46 = 1'h1;\n  assign wire47 = 1'h0;\n  assign wire4_35 = 1'h0;\n  assign wire6_1 = 1'hx;\n  assign wire7_24 = 1'h0;\n  assign wire8_1 = 1'hx;\n  assign wire9_29 = 1'hx;\n  assign \\wire:missing_21  = wire0_21;\n  assign \\wire:missing_27  = 1'h0;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_48_50  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n/src/top.v'.\nSBY 23:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] Copy '/tmp/fuzzmount745B5940/8279032B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n/src/8279032B.v'.\nSBY 23:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] Copy '/tmp/fuzzmount745B5940/8279032B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n/src/8279032B.post.v'.\nSBY 23:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: abc pdr\nSBY 23:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: /tmp/fuzzmount745B5940/top.v:26: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8279032B.v:77$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8279032B.v:77$65.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8279032B.v:76$64_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8279032B.v:76$64.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8279032B.v:73$61_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8279032B.v:73$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8279032B.v:71$59_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8279032B.v:71$59.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Wire presynth.\\wire9_29 is used but has no driver.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Wire presynth.\\wire8_1 is used but has no driver.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Wire presynth.\\wire6_1 is used but has no driver.\nSBY 23:40:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:40:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] base: finished (returncode=0)\nSBY 23:40:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] aig: Warning: Wire presynth.\\wire9_29 is used but has no driver.\nSBY 23:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] aig: Warning: Wire presynth.\\wire8_1 is used but has no driver.\nSBY 23:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] aig: Warning: Wire presynth.\\wire6_1 is used but has no driver.\nSBY 23:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] aig: finished (returncode=0)\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: Warning: The network has no constraints.\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: finished (returncode=0)\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] engine_0: Status returned by engine: FAIL\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n'.\nSBY 23:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmlr0r8n] DONE (FAIL, rc=2)\n", :err ""}}}