// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/01/2021 17:02:07"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Outs_16_Ports (
	address,
	data_in,
	clock,
	write,
	port_Out_00,
	port_Out_01,
	port_Out_02,
	port_Out_03,
	port_Out_04,
	port_Out_05,
	port_Out_06,
	port_Out_07,
	port_Out_08,
	port_Out_09,
	port_Out_10,
	port_Out_11,
	port_Out_12,
	port_Out_13,
	port_Out_14,
	port_Out_15,
	reset);
input 	[7:0] address;
input 	[7:0] data_in;
input 	clock;
input 	write;
output 	[7:0] port_Out_00;
output 	[7:0] port_Out_01;
output 	[7:0] port_Out_02;
output 	[7:0] port_Out_03;
output 	[7:0] port_Out_04;
output 	[7:0] port_Out_05;
output 	[7:0] port_Out_06;
output 	[7:0] port_Out_07;
output 	[7:0] port_Out_08;
output 	[7:0] port_Out_09;
output 	[7:0] port_Out_10;
output 	[7:0] port_Out_11;
output 	[7:0] port_Out_12;
output 	[7:0] port_Out_13;
output 	[7:0] port_Out_14;
output 	[7:0] port_Out_15;
input 	reset;

// Design Ports Information
// port_Out_00[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[1]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[5]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[6]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_00[7]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[0]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[1]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[4]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[5]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[6]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_01[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[1]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[2]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[6]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_02[7]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[0]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[1]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[3]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_03[7]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[0]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[1]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[3]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[4]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[5]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_04[7]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[0]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[3]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[4]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[5]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[6]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_05[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[0]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[2]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[4]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[5]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_06[7]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[0]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[1]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[2]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[3]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[4]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[5]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[6]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_07[7]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[0]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[2]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[3]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[5]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[6]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_08[7]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[1]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[4]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[5]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[6]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_09[7]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[0]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[3]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[5]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[6]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_10[7]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[2]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[3]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[4]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_11[7]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[1]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[2]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[4]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_12[7]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[3]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[5]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[6]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_13[7]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[2]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[3]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[4]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[6]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_14[7]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[0]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[1]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[2]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[3]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[4]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[5]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[6]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// port_Out_15[7]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_in[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[2]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[7]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[0]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[1]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[3]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U2~2_combout ;
wire \U0~3_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \port_Out_00[0]~reg0feeder_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \U0~1_combout ;
wire \write~combout ;
wire \U0~0_combout ;
wire \U1~0_combout ;
wire \U0~2_combout ;
wire \port_Out_00[0]~reg0_regout ;
wire \port_Out_00[1]~reg0_regout ;
wire \port_Out_00[2]~reg0_regout ;
wire \port_Out_00[3]~reg0feeder_combout ;
wire \port_Out_00[3]~reg0_regout ;
wire \port_Out_00[4]~reg0_regout ;
wire \port_Out_00[5]~reg0_regout ;
wire \port_Out_00[6]~reg0_regout ;
wire \port_Out_00[7]~reg0feeder_combout ;
wire \port_Out_00[7]~reg0_regout ;
wire \U1~1_combout ;
wire \port_Out_01[0]~reg0_regout ;
wire \port_Out_01[1]~reg0_regout ;
wire \port_Out_01[2]~reg0_regout ;
wire \port_Out_01[3]~reg0_regout ;
wire \port_Out_01[4]~reg0feeder_combout ;
wire \port_Out_01[4]~reg0_regout ;
wire \port_Out_01[5]~reg0feeder_combout ;
wire \port_Out_01[5]~reg0_regout ;
wire \port_Out_01[6]~reg0feeder_combout ;
wire \port_Out_01[6]~reg0_regout ;
wire \port_Out_01[7]~reg0feeder_combout ;
wire \port_Out_01[7]~reg0_regout ;
wire \U2~0_combout ;
wire \U2~1_combout ;
wire \port_Out_02[0]~reg0_regout ;
wire \port_Out_02[1]~reg0_regout ;
wire \port_Out_02[2]~reg0_regout ;
wire \port_Out_02[3]~reg0_regout ;
wire \port_Out_02[4]~reg0feeder_combout ;
wire \port_Out_02[4]~reg0_regout ;
wire \port_Out_02[5]~reg0feeder_combout ;
wire \port_Out_02[5]~reg0_regout ;
wire \port_Out_02[6]~reg0feeder_combout ;
wire \port_Out_02[6]~reg0_regout ;
wire \port_Out_02[7]~reg0feeder_combout ;
wire \port_Out_02[7]~reg0_regout ;
wire \port_Out_03[0]~reg0feeder_combout ;
wire \U3~0_combout ;
wire \port_Out_03[0]~reg0_regout ;
wire \port_Out_03[1]~reg0_regout ;
wire \port_Out_03[2]~reg0_regout ;
wire \port_Out_03[3]~reg0feeder_combout ;
wire \port_Out_03[3]~reg0_regout ;
wire \port_Out_03[4]~reg0_regout ;
wire \port_Out_03[5]~reg0_regout ;
wire \port_Out_03[6]~reg0_regout ;
wire \port_Out_03[7]~reg0feeder_combout ;
wire \port_Out_03[7]~reg0_regout ;
wire \port_Out_04[0]~reg0feeder_combout ;
wire \U4~0_combout ;
wire \port_Out_04[0]~reg0_regout ;
wire \port_Out_04[1]~reg0_regout ;
wire \port_Out_04[2]~reg0feeder_combout ;
wire \port_Out_04[2]~reg0_regout ;
wire \port_Out_04[3]~reg0feeder_combout ;
wire \port_Out_04[3]~reg0_regout ;
wire \port_Out_04[4]~reg0feeder_combout ;
wire \port_Out_04[4]~reg0_regout ;
wire \port_Out_04[5]~reg0_regout ;
wire \port_Out_04[6]~reg0_regout ;
wire \port_Out_04[7]~reg0_regout ;
wire \port_Out_05[0]~reg0feeder_combout ;
wire \U1~2_combout ;
wire \U5~0_combout ;
wire \port_Out_05[0]~reg0_regout ;
wire \port_Out_05[1]~reg0feeder_combout ;
wire \port_Out_05[1]~reg0_regout ;
wire \port_Out_05[2]~reg0feeder_combout ;
wire \port_Out_05[2]~reg0_regout ;
wire \port_Out_05[3]~reg0_regout ;
wire \port_Out_05[4]~reg0_regout ;
wire \port_Out_05[5]~reg0feeder_combout ;
wire \port_Out_05[5]~reg0_regout ;
wire \port_Out_05[6]~reg0_regout ;
wire \port_Out_05[7]~reg0feeder_combout ;
wire \port_Out_05[7]~reg0_regout ;
wire \port_Out_06[0]~reg0feeder_combout ;
wire \U2~3_combout ;
wire \U6~0_combout ;
wire \port_Out_06[0]~reg0_regout ;
wire \port_Out_06[1]~reg0_regout ;
wire \port_Out_06[2]~reg0_regout ;
wire \port_Out_06[3]~reg0feeder_combout ;
wire \port_Out_06[3]~reg0_regout ;
wire \port_Out_06[4]~reg0feeder_combout ;
wire \port_Out_06[4]~reg0_regout ;
wire \port_Out_06[5]~reg0_regout ;
wire \port_Out_06[6]~reg0feeder_combout ;
wire \port_Out_06[6]~reg0_regout ;
wire \port_Out_06[7]~reg0_regout ;
wire \port_Out_07[0]~reg0feeder_combout ;
wire \U7~0_combout ;
wire \port_Out_07[0]~reg0_regout ;
wire \port_Out_07[1]~reg0_regout ;
wire \port_Out_07[2]~reg0feeder_combout ;
wire \port_Out_07[2]~reg0_regout ;
wire \port_Out_07[3]~reg0feeder_combout ;
wire \port_Out_07[3]~reg0_regout ;
wire \port_Out_07[4]~reg0feeder_combout ;
wire \port_Out_07[4]~reg0_regout ;
wire \port_Out_07[5]~reg0_regout ;
wire \port_Out_07[6]~reg0_regout ;
wire \port_Out_07[7]~reg0_regout ;
wire \port_Out_08[0]~reg0feeder_combout ;
wire \U8~0_combout ;
wire \U8~1_combout ;
wire \port_Out_08[0]~reg0_regout ;
wire \port_Out_08[1]~reg0feeder_combout ;
wire \port_Out_08[1]~reg0_regout ;
wire \port_Out_08[2]~reg0feeder_combout ;
wire \port_Out_08[2]~reg0_regout ;
wire \port_Out_08[3]~reg0feeder_combout ;
wire \port_Out_08[3]~reg0_regout ;
wire \port_Out_08[4]~reg0feeder_combout ;
wire \port_Out_08[4]~reg0_regout ;
wire \port_Out_08[5]~reg0feeder_combout ;
wire \port_Out_08[5]~reg0_regout ;
wire \port_Out_08[6]~reg0_regout ;
wire \port_Out_08[7]~reg0feeder_combout ;
wire \port_Out_08[7]~reg0_regout ;
wire \U9~0_combout ;
wire \port_Out_09[0]~reg0_regout ;
wire \port_Out_09[1]~reg0feeder_combout ;
wire \port_Out_09[1]~reg0_regout ;
wire \port_Out_09[2]~reg0feeder_combout ;
wire \port_Out_09[2]~reg0_regout ;
wire \port_Out_09[3]~reg0feeder_combout ;
wire \port_Out_09[3]~reg0_regout ;
wire \port_Out_09[4]~reg0feeder_combout ;
wire \port_Out_09[4]~reg0_regout ;
wire \port_Out_09[5]~reg0feeder_combout ;
wire \port_Out_09[5]~reg0_regout ;
wire \port_Out_09[6]~reg0_regout ;
wire \port_Out_09[7]~reg0feeder_combout ;
wire \port_Out_09[7]~reg0_regout ;
wire \port_Out_10[0]~reg0feeder_combout ;
wire \U10~0_combout ;
wire \port_Out_10[0]~reg0_regout ;
wire \port_Out_10[1]~reg0feeder_combout ;
wire \port_Out_10[1]~reg0_regout ;
wire \port_Out_10[2]~reg0feeder_combout ;
wire \port_Out_10[2]~reg0_regout ;
wire \port_Out_10[3]~reg0feeder_combout ;
wire \port_Out_10[3]~reg0_regout ;
wire \port_Out_10[4]~reg0_regout ;
wire \port_Out_10[5]~reg0_regout ;
wire \port_Out_10[6]~reg0feeder_combout ;
wire \port_Out_10[6]~reg0_regout ;
wire \port_Out_10[7]~reg0feeder_combout ;
wire \port_Out_10[7]~reg0_regout ;
wire \port_Out_11[0]~reg0feeder_combout ;
wire \U11~0_combout ;
wire \port_Out_11[0]~reg0_regout ;
wire \port_Out_11[1]~reg0feeder_combout ;
wire \port_Out_11[1]~reg0_regout ;
wire \port_Out_11[2]~reg0feeder_combout ;
wire \port_Out_11[2]~reg0_regout ;
wire \port_Out_11[3]~reg0_regout ;
wire \port_Out_11[4]~reg0feeder_combout ;
wire \port_Out_11[4]~reg0_regout ;
wire \port_Out_11[5]~reg0feeder_combout ;
wire \port_Out_11[5]~reg0_regout ;
wire \port_Out_11[6]~reg0_regout ;
wire \port_Out_11[7]~reg0feeder_combout ;
wire \port_Out_11[7]~reg0_regout ;
wire \port_Out_12[0]~reg0feeder_combout ;
wire \U12~0_combout ;
wire \port_Out_12[0]~reg0_regout ;
wire \port_Out_12[1]~reg0feeder_combout ;
wire \port_Out_12[1]~reg0_regout ;
wire \port_Out_12[2]~reg0feeder_combout ;
wire \port_Out_12[2]~reg0_regout ;
wire \port_Out_12[3]~reg0feeder_combout ;
wire \port_Out_12[3]~reg0_regout ;
wire \port_Out_12[4]~reg0_regout ;
wire \port_Out_12[5]~reg0_regout ;
wire \port_Out_12[6]~reg0feeder_combout ;
wire \port_Out_12[6]~reg0_regout ;
wire \port_Out_12[7]~reg0feeder_combout ;
wire \port_Out_12[7]~reg0_regout ;
wire \U13~0_combout ;
wire \port_Out_13[0]~reg0_regout ;
wire \port_Out_13[1]~reg0_regout ;
wire \port_Out_13[2]~reg0feeder_combout ;
wire \port_Out_13[2]~reg0_regout ;
wire \port_Out_13[3]~reg0feeder_combout ;
wire \port_Out_13[3]~reg0_regout ;
wire \port_Out_13[4]~reg0_regout ;
wire \port_Out_13[5]~reg0_regout ;
wire \port_Out_13[6]~reg0_regout ;
wire \port_Out_13[7]~reg0_regout ;
wire \port_Out_14[0]~reg0feeder_combout ;
wire \U14~0_combout ;
wire \port_Out_14[0]~reg0_regout ;
wire \port_Out_14[1]~reg0_regout ;
wire \port_Out_14[2]~reg0_regout ;
wire \port_Out_14[3]~reg0feeder_combout ;
wire \port_Out_14[3]~reg0_regout ;
wire \port_Out_14[4]~reg0feeder_combout ;
wire \port_Out_14[4]~reg0_regout ;
wire \port_Out_14[5]~reg0_regout ;
wire \port_Out_14[6]~reg0feeder_combout ;
wire \port_Out_14[6]~reg0_regout ;
wire \port_Out_14[7]~reg0_regout ;
wire \port_Out_15[0]~reg0feeder_combout ;
wire \U15~0_combout ;
wire \port_Out_15[0]~reg0_regout ;
wire \port_Out_15[1]~reg0_regout ;
wire \port_Out_15[2]~reg0_regout ;
wire \port_Out_15[3]~reg0_regout ;
wire \port_Out_15[4]~reg0_regout ;
wire \port_Out_15[5]~reg0feeder_combout ;
wire \port_Out_15[5]~reg0_regout ;
wire \port_Out_15[6]~reg0feeder_combout ;
wire \port_Out_15[6]~reg0_regout ;
wire \port_Out_15[7]~reg0feeder_combout ;
wire \port_Out_15[7]~reg0_regout ;
wire [7:0] \data_in~combout ;
wire [7:0] \address~combout ;


// Location: LCCOMB_X15_Y3_N20
cycloneii_lcell_comb \U2~2 (
// Equation(s):
// \U2~2_combout  = (!\address~combout [3] & (\address~combout [1] & (\U0~0_combout  & !\address~combout [2])))

	.dataa(\address~combout [3]),
	.datab(\address~combout [1]),
	.datac(\U0~0_combout ),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\U2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2~2 .lut_mask = 16'h0040;
defparam \U2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
cycloneii_lcell_comb \U0~3 (
// Equation(s):
// \U0~3_combout  = (!\address~combout [3] & (!\address~combout [1] & (!\address~combout [0] & \U0~0_combout )))

	.dataa(\address~combout [3]),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\U0~0_combout ),
	.cin(gnd),
	.combout(\U0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0~3 .lut_mask = 16'h0100;
defparam \U0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "input";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "input";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[0]));
// synopsys translate_off
defparam \data_in[0]~I .input_async_reset = "none";
defparam \data_in[0]~I .input_power_up = "low";
defparam \data_in[0]~I .input_register_mode = "none";
defparam \data_in[0]~I .input_sync_reset = "none";
defparam \data_in[0]~I .oe_async_reset = "none";
defparam \data_in[0]~I .oe_power_up = "low";
defparam \data_in[0]~I .oe_register_mode = "none";
defparam \data_in[0]~I .oe_sync_reset = "none";
defparam \data_in[0]~I .operation_mode = "input";
defparam \data_in[0]~I .output_async_reset = "none";
defparam \data_in[0]~I .output_power_up = "low";
defparam \data_in[0]~I .output_register_mode = "none";
defparam \data_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N24
cycloneii_lcell_comb \port_Out_00[0]~reg0feeder (
// Equation(s):
// \port_Out_00[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_00[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_00[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_00[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "input";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
cycloneii_lcell_comb \U0~1 (
// Equation(s):
// \U0~1_combout  = (!\address~combout [3] & !\address~combout [1])

	.dataa(\address~combout [3]),
	.datab(vcc),
	.datac(\address~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0~1 .lut_mask = 16'h0505;
defparam \U0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[7]));
// synopsys translate_off
defparam \address[7]~I .input_async_reset = "none";
defparam \address[7]~I .input_power_up = "low";
defparam \address[7]~I .input_register_mode = "none";
defparam \address[7]~I .input_sync_reset = "none";
defparam \address[7]~I .oe_async_reset = "none";
defparam \address[7]~I .oe_power_up = "low";
defparam \address[7]~I .oe_register_mode = "none";
defparam \address[7]~I .oe_sync_reset = "none";
defparam \address[7]~I .operation_mode = "input";
defparam \address[7]~I .output_async_reset = "none";
defparam \address[7]~I .output_power_up = "low";
defparam \address[7]~I .output_register_mode = "none";
defparam \address[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[5]));
// synopsys translate_off
defparam \address[5]~I .input_async_reset = "none";
defparam \address[5]~I .input_power_up = "low";
defparam \address[5]~I .input_register_mode = "none";
defparam \address[5]~I .input_sync_reset = "none";
defparam \address[5]~I .oe_async_reset = "none";
defparam \address[5]~I .oe_power_up = "low";
defparam \address[5]~I .oe_register_mode = "none";
defparam \address[5]~I .oe_sync_reset = "none";
defparam \address[5]~I .operation_mode = "input";
defparam \address[5]~I .output_async_reset = "none";
defparam \address[5]~I .output_power_up = "low";
defparam \address[5]~I .output_register_mode = "none";
defparam \address[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\write~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write));
// synopsys translate_off
defparam \write~I .input_async_reset = "none";
defparam \write~I .input_power_up = "low";
defparam \write~I .input_register_mode = "none";
defparam \write~I .input_sync_reset = "none";
defparam \write~I .oe_async_reset = "none";
defparam \write~I .oe_power_up = "low";
defparam \write~I .oe_register_mode = "none";
defparam \write~I .oe_sync_reset = "none";
defparam \write~I .operation_mode = "input";
defparam \write~I .output_async_reset = "none";
defparam \write~I .output_power_up = "low";
defparam \write~I .output_register_mode = "none";
defparam \write~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N8
cycloneii_lcell_comb \U0~0 (
// Equation(s):
// \U0~0_combout  = (!\address~combout [4] & (\address~combout [7] & (\address~combout [5] & \write~combout )))

	.dataa(\address~combout [4]),
	.datab(\address~combout [7]),
	.datac(\address~combout [5]),
	.datad(\write~combout ),
	.cin(gnd),
	.combout(\U0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0~0 .lut_mask = 16'h4000;
defparam \U0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "input";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
cycloneii_lcell_comb \U1~0 (
// Equation(s):
// \U1~0_combout  = (\address~combout [6] & !\address~combout [2])

	.dataa(\address~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\U1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1~0 .lut_mask = 16'h00AA;
defparam \U1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
cycloneii_lcell_comb \U0~2 (
// Equation(s):
// \U0~2_combout  = (!\address~combout [0] & (\U0~1_combout  & (\U0~0_combout  & \U1~0_combout )))

	.dataa(\address~combout [0]),
	.datab(\U0~1_combout ),
	.datac(\U0~0_combout ),
	.datad(\U1~0_combout ),
	.cin(gnd),
	.combout(\U0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0~2 .lut_mask = 16'h4000;
defparam \U0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y3_N25
cycloneii_lcell_ff \port_Out_00[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_00[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[0]~reg0_regout ));

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[1]));
// synopsys translate_off
defparam \data_in[1]~I .input_async_reset = "none";
defparam \data_in[1]~I .input_power_up = "low";
defparam \data_in[1]~I .input_register_mode = "none";
defparam \data_in[1]~I .input_sync_reset = "none";
defparam \data_in[1]~I .oe_async_reset = "none";
defparam \data_in[1]~I .oe_power_up = "low";
defparam \data_in[1]~I .oe_register_mode = "none";
defparam \data_in[1]~I .oe_sync_reset = "none";
defparam \data_in[1]~I .operation_mode = "input";
defparam \data_in[1]~I .output_async_reset = "none";
defparam \data_in[1]~I .output_power_up = "low";
defparam \data_in[1]~I .output_register_mode = "none";
defparam \data_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y3_N27
cycloneii_lcell_ff \port_Out_00[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[1]~reg0_regout ));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[2]));
// synopsys translate_off
defparam \data_in[2]~I .input_async_reset = "none";
defparam \data_in[2]~I .input_power_up = "low";
defparam \data_in[2]~I .input_register_mode = "none";
defparam \data_in[2]~I .input_sync_reset = "none";
defparam \data_in[2]~I .oe_async_reset = "none";
defparam \data_in[2]~I .oe_power_up = "low";
defparam \data_in[2]~I .oe_register_mode = "none";
defparam \data_in[2]~I .oe_sync_reset = "none";
defparam \data_in[2]~I .operation_mode = "input";
defparam \data_in[2]~I .output_async_reset = "none";
defparam \data_in[2]~I .output_power_up = "low";
defparam \data_in[2]~I .output_register_mode = "none";
defparam \data_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y3_N21
cycloneii_lcell_ff \port_Out_00[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[2]~reg0_regout ));

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[3]));
// synopsys translate_off
defparam \data_in[3]~I .input_async_reset = "none";
defparam \data_in[3]~I .input_power_up = "low";
defparam \data_in[3]~I .input_register_mode = "none";
defparam \data_in[3]~I .input_sync_reset = "none";
defparam \data_in[3]~I .oe_async_reset = "none";
defparam \data_in[3]~I .oe_power_up = "low";
defparam \data_in[3]~I .oe_register_mode = "none";
defparam \data_in[3]~I .oe_sync_reset = "none";
defparam \data_in[3]~I .operation_mode = "input";
defparam \data_in[3]~I .output_async_reset = "none";
defparam \data_in[3]~I .output_power_up = "low";
defparam \data_in[3]~I .output_register_mode = "none";
defparam \data_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N14
cycloneii_lcell_comb \port_Out_00[3]~reg0feeder (
// Equation(s):
// \port_Out_00[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_00[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_00[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_00[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y3_N15
cycloneii_lcell_ff \port_Out_00[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_00[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[3]~reg0_regout ));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[4]));
// synopsys translate_off
defparam \data_in[4]~I .input_async_reset = "none";
defparam \data_in[4]~I .input_power_up = "low";
defparam \data_in[4]~I .input_register_mode = "none";
defparam \data_in[4]~I .input_sync_reset = "none";
defparam \data_in[4]~I .oe_async_reset = "none";
defparam \data_in[4]~I .oe_power_up = "low";
defparam \data_in[4]~I .oe_register_mode = "none";
defparam \data_in[4]~I .oe_sync_reset = "none";
defparam \data_in[4]~I .operation_mode = "input";
defparam \data_in[4]~I .output_async_reset = "none";
defparam \data_in[4]~I .output_power_up = "low";
defparam \data_in[4]~I .output_register_mode = "none";
defparam \data_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y3_N9
cycloneii_lcell_ff \port_Out_00[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[4]~reg0_regout ));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[5]));
// synopsys translate_off
defparam \data_in[5]~I .input_async_reset = "none";
defparam \data_in[5]~I .input_power_up = "low";
defparam \data_in[5]~I .input_register_mode = "none";
defparam \data_in[5]~I .input_sync_reset = "none";
defparam \data_in[5]~I .oe_async_reset = "none";
defparam \data_in[5]~I .oe_power_up = "low";
defparam \data_in[5]~I .oe_register_mode = "none";
defparam \data_in[5]~I .oe_sync_reset = "none";
defparam \data_in[5]~I .operation_mode = "input";
defparam \data_in[5]~I .output_async_reset = "none";
defparam \data_in[5]~I .output_power_up = "low";
defparam \data_in[5]~I .output_register_mode = "none";
defparam \data_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y3_N11
cycloneii_lcell_ff \port_Out_00[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[5]~reg0_regout ));

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[6]));
// synopsys translate_off
defparam \data_in[6]~I .input_async_reset = "none";
defparam \data_in[6]~I .input_power_up = "low";
defparam \data_in[6]~I .input_register_mode = "none";
defparam \data_in[6]~I .input_sync_reset = "none";
defparam \data_in[6]~I .oe_async_reset = "none";
defparam \data_in[6]~I .oe_power_up = "low";
defparam \data_in[6]~I .oe_register_mode = "none";
defparam \data_in[6]~I .oe_sync_reset = "none";
defparam \data_in[6]~I .operation_mode = "input";
defparam \data_in[6]~I .output_async_reset = "none";
defparam \data_in[6]~I .output_power_up = "low";
defparam \data_in[6]~I .output_register_mode = "none";
defparam \data_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y3_N5
cycloneii_lcell_ff \port_Out_00[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[6]~reg0_regout ));

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[7]));
// synopsys translate_off
defparam \data_in[7]~I .input_async_reset = "none";
defparam \data_in[7]~I .input_power_up = "low";
defparam \data_in[7]~I .input_register_mode = "none";
defparam \data_in[7]~I .input_sync_reset = "none";
defparam \data_in[7]~I .oe_async_reset = "none";
defparam \data_in[7]~I .oe_power_up = "low";
defparam \data_in[7]~I .oe_register_mode = "none";
defparam \data_in[7]~I .oe_sync_reset = "none";
defparam \data_in[7]~I .operation_mode = "input";
defparam \data_in[7]~I .output_async_reset = "none";
defparam \data_in[7]~I .output_power_up = "low";
defparam \data_in[7]~I .output_register_mode = "none";
defparam \data_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N22
cycloneii_lcell_comb \port_Out_00[7]~reg0feeder (
// Equation(s):
// \port_Out_00[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_00[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_00[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_00[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y3_N23
cycloneii_lcell_ff \port_Out_00[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_00[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_00[7]~reg0_regout ));

// Location: LCCOMB_X15_Y3_N22
cycloneii_lcell_comb \U1~1 (
// Equation(s):
// \U1~1_combout  = (\address~combout [0] & (\U0~1_combout  & (\U0~0_combout  & \U1~0_combout )))

	.dataa(\address~combout [0]),
	.datab(\U0~1_combout ),
	.datac(\U0~0_combout ),
	.datad(\U1~0_combout ),
	.cin(gnd),
	.combout(\U1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1~1 .lut_mask = 16'h8000;
defparam \U1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N17
cycloneii_lcell_ff \port_Out_01[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[0]~reg0_regout ));

// Location: LCFF_X8_Y13_N27
cycloneii_lcell_ff \port_Out_01[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[1]~reg0_regout ));

// Location: LCFF_X8_Y13_N5
cycloneii_lcell_ff \port_Out_01[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[2]~reg0_regout ));

// Location: LCFF_X8_Y13_N23
cycloneii_lcell_ff \port_Out_01[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[3]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N8
cycloneii_lcell_comb \port_Out_01[4]~reg0feeder (
// Equation(s):
// \port_Out_01[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_01[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_01[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_01[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N9
cycloneii_lcell_ff \port_Out_01[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_01[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[4]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N10
cycloneii_lcell_comb \port_Out_01[5]~reg0feeder (
// Equation(s):
// \port_Out_01[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_01[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_01[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_01[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N11
cycloneii_lcell_ff \port_Out_01[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_01[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[5]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N20
cycloneii_lcell_comb \port_Out_01[6]~reg0feeder (
// Equation(s):
// \port_Out_01[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_01[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_01[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_01[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N21
cycloneii_lcell_ff \port_Out_01[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_01[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[6]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N6
cycloneii_lcell_comb \port_Out_01[7]~reg0feeder (
// Equation(s):
// \port_Out_01[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_01[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_01[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_01[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N7
cycloneii_lcell_ff \port_Out_01[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_01[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_01[7]~reg0_regout ));

// Location: LCCOMB_X15_Y3_N16
cycloneii_lcell_comb \U2~0 (
// Equation(s):
// \U2~0_combout  = (!\address~combout [3] & (\address~combout [1] & !\address~combout [2]))

	.dataa(\address~combout [3]),
	.datab(vcc),
	.datac(\address~combout [1]),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\U2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2~0 .lut_mask = 16'h0050;
defparam \U2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[6]));
// synopsys translate_off
defparam \address[6]~I .input_async_reset = "none";
defparam \address[6]~I .input_power_up = "low";
defparam \address[6]~I .input_register_mode = "none";
defparam \address[6]~I .input_sync_reset = "none";
defparam \address[6]~I .oe_async_reset = "none";
defparam \address[6]~I .oe_power_up = "low";
defparam \address[6]~I .oe_register_mode = "none";
defparam \address[6]~I .oe_sync_reset = "none";
defparam \address[6]~I .operation_mode = "input";
defparam \address[6]~I .output_async_reset = "none";
defparam \address[6]~I .output_power_up = "low";
defparam \address[6]~I .output_register_mode = "none";
defparam \address[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
cycloneii_lcell_comb \U2~1 (
// Equation(s):
// \U2~1_combout  = (!\address~combout [0] & (\U0~0_combout  & (\U2~0_combout  & \address~combout [6])))

	.dataa(\address~combout [0]),
	.datab(\U0~0_combout ),
	.datac(\U2~0_combout ),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2~1 .lut_mask = 16'h4000;
defparam \U2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N1
cycloneii_lcell_ff \port_Out_02[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[0]~reg0_regout ));

// Location: LCFF_X8_Y13_N19
cycloneii_lcell_ff \port_Out_02[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[1]~reg0_regout ));

// Location: LCFF_X8_Y13_N13
cycloneii_lcell_ff \port_Out_02[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[2]~reg0_regout ));

// Location: LCFF_X8_Y13_N15
cycloneii_lcell_ff \port_Out_02[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[3]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N24
cycloneii_lcell_comb \port_Out_02[4]~reg0feeder (
// Equation(s):
// \port_Out_02[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_02[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_02[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_02[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N25
cycloneii_lcell_ff \port_Out_02[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_02[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[4]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N2
cycloneii_lcell_comb \port_Out_02[5]~reg0feeder (
// Equation(s):
// \port_Out_02[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_02[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_02[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_02[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N3
cycloneii_lcell_ff \port_Out_02[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_02[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[5]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N28
cycloneii_lcell_comb \port_Out_02[6]~reg0feeder (
// Equation(s):
// \port_Out_02[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_02[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_02[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_02[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N29
cycloneii_lcell_ff \port_Out_02[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_02[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[6]~reg0_regout ));

// Location: LCCOMB_X8_Y13_N30
cycloneii_lcell_comb \port_Out_02[7]~reg0feeder (
// Equation(s):
// \port_Out_02[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_02[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_02[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_02[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N31
cycloneii_lcell_ff \port_Out_02[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_02[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_02[7]~reg0_regout ));

// Location: LCCOMB_X7_Y3_N0
cycloneii_lcell_comb \port_Out_03[0]~reg0feeder (
// Equation(s):
// \port_Out_03[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_03[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_03[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_03[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "input";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
cycloneii_lcell_comb \U3~0 (
// Equation(s):
// \U3~0_combout  = (\U2~2_combout  & (\address~combout [0] & \address~combout [6]))

	.dataa(\U2~2_combout ),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3~0 .lut_mask = 16'hA000;
defparam \U3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y3_N1
cycloneii_lcell_ff \port_Out_03[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_03[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[0]~reg0_regout ));

// Location: LCFF_X7_Y3_N19
cycloneii_lcell_ff \port_Out_03[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[1]~reg0_regout ));

// Location: LCFF_X7_Y3_N13
cycloneii_lcell_ff \port_Out_03[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[2]~reg0_regout ));

// Location: LCCOMB_X7_Y3_N6
cycloneii_lcell_comb \port_Out_03[3]~reg0feeder (
// Equation(s):
// \port_Out_03[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_03[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_03[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_03[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y3_N7
cycloneii_lcell_ff \port_Out_03[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_03[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[3]~reg0_regout ));

// Location: LCFF_X7_Y3_N17
cycloneii_lcell_ff \port_Out_03[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[4]~reg0_regout ));

// Location: LCFF_X7_Y3_N3
cycloneii_lcell_ff \port_Out_03[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[5]~reg0_regout ));

// Location: LCFF_X7_Y3_N29
cycloneii_lcell_ff \port_Out_03[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[6]~reg0_regout ));

// Location: LCCOMB_X7_Y3_N30
cycloneii_lcell_comb \port_Out_03[7]~reg0feeder (
// Equation(s):
// \port_Out_03[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_03[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_03[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_03[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y3_N31
cycloneii_lcell_ff \port_Out_03[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_03[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_03[7]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N24
cycloneii_lcell_comb \port_Out_04[0]~reg0feeder (
// Equation(s):
// \port_Out_04[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_04[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_04[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_04[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneii_lcell_comb \U4~0 (
// Equation(s):
// \U4~0_combout  = (\U0~3_combout  & (\address~combout [2] & \address~combout [6]))

	.dataa(\U0~3_combout ),
	.datab(vcc),
	.datac(\address~combout [2]),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4~0 .lut_mask = 16'hA000;
defparam \U4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N25
cycloneii_lcell_ff \port_Out_04[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_04[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[0]~reg0_regout ));

// Location: LCFF_X27_Y3_N11
cycloneii_lcell_ff \port_Out_04[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[1]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N4
cycloneii_lcell_comb \port_Out_04[2]~reg0feeder (
// Equation(s):
// \port_Out_04[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_04[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_04[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_04[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N5
cycloneii_lcell_ff \port_Out_04[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_04[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[2]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N22
cycloneii_lcell_comb \port_Out_04[3]~reg0feeder (
// Equation(s):
// \port_Out_04[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_04[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_04[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_04[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N23
cycloneii_lcell_ff \port_Out_04[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_04[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[3]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N0
cycloneii_lcell_comb \port_Out_04[4]~reg0feeder (
// Equation(s):
// \port_Out_04[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_04[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_04[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_04[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N1
cycloneii_lcell_ff \port_Out_04[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_04[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[4]~reg0_regout ));

// Location: LCFF_X27_Y3_N3
cycloneii_lcell_ff \port_Out_04[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[5]~reg0_regout ));

// Location: LCFF_X27_Y3_N21
cycloneii_lcell_ff \port_Out_04[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[6]~reg0_regout ));

// Location: LCFF_X27_Y3_N15
cycloneii_lcell_ff \port_Out_04[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_04[7]~reg0_regout ));

// Location: LCCOMB_X26_Y3_N16
cycloneii_lcell_comb \port_Out_05[0]~reg0feeder (
// Equation(s):
// \port_Out_05[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_05[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_05[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_05[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
cycloneii_lcell_comb \U1~2 (
// Equation(s):
// \U1~2_combout  = (!\address~combout [3] & (!\address~combout [1] & (\address~combout [0] & \U0~0_combout )))

	.dataa(\address~combout [3]),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\U0~0_combout ),
	.cin(gnd),
	.combout(\U1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1~2 .lut_mask = 16'h1000;
defparam \U1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneii_lcell_comb \U5~0 (
// Equation(s):
// \U5~0_combout  = (\address~combout [2] & (\U1~2_combout  & \address~combout [6]))

	.dataa(\address~combout [2]),
	.datab(\U1~2_combout ),
	.datac(vcc),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5~0 .lut_mask = 16'h8800;
defparam \U5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y3_N17
cycloneii_lcell_ff \port_Out_05[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_05[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[0]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N16
cycloneii_lcell_comb \port_Out_05[1]~reg0feeder (
// Equation(s):
// \port_Out_05[1]~reg0feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\port_Out_05[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_05[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_05[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N17
cycloneii_lcell_ff \port_Out_05[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_05[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[1]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N26
cycloneii_lcell_comb \port_Out_05[2]~reg0feeder (
// Equation(s):
// \port_Out_05[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_05[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_05[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_05[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N27
cycloneii_lcell_ff \port_Out_05[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_05[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[2]~reg0_regout ));

// Location: LCFF_X27_Y10_N21
cycloneii_lcell_ff \port_Out_05[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[3]~reg0_regout ));

// Location: LCFF_X26_Y3_N27
cycloneii_lcell_ff \port_Out_05[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[4]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N22
cycloneii_lcell_comb \port_Out_05[5]~reg0feeder (
// Equation(s):
// \port_Out_05[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_05[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_05[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_05[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N23
cycloneii_lcell_ff \port_Out_05[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_05[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[5]~reg0_regout ));

// Location: LCFF_X27_Y10_N9
cycloneii_lcell_ff \port_Out_05[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[6]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N2
cycloneii_lcell_comb \port_Out_05[7]~reg0feeder (
// Equation(s):
// \port_Out_05[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_05[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_05[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_05[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N3
cycloneii_lcell_ff \port_Out_05[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_05[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_05[7]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N0
cycloneii_lcell_comb \port_Out_06[0]~reg0feeder (
// Equation(s):
// \port_Out_06[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_06[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_06[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_06[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
cycloneii_lcell_comb \U2~3 (
// Equation(s):
// \U2~3_combout  = (!\address~combout [3] & (\address~combout [1] & \U0~0_combout ))

	.dataa(\address~combout [3]),
	.datab(\address~combout [1]),
	.datac(\U0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2~3 .lut_mask = 16'h4040;
defparam \U2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
cycloneii_lcell_comb \U6~0 (
// Equation(s):
// \U6~0_combout  = (\address~combout [6] & (\U2~3_combout  & (!\address~combout [0] & \address~combout [2])))

	.dataa(\address~combout [6]),
	.datab(\U2~3_combout ),
	.datac(\address~combout [0]),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\U6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6~0 .lut_mask = 16'h0800;
defparam \U6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N1
cycloneii_lcell_ff \port_Out_06[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_06[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[0]~reg0_regout ));

// Location: LCFF_X7_Y13_N19
cycloneii_lcell_ff \port_Out_06[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[1]~reg0_regout ));

// Location: LCFF_X7_Y13_N21
cycloneii_lcell_ff \port_Out_06[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[2]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N22
cycloneii_lcell_comb \port_Out_06[3]~reg0feeder (
// Equation(s):
// \port_Out_06[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_06[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_06[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_06[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N23
cycloneii_lcell_ff \port_Out_06[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_06[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[3]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N16
cycloneii_lcell_comb \port_Out_06[4]~reg0feeder (
// Equation(s):
// \port_Out_06[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_06[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_06[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_06[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N17
cycloneii_lcell_ff \port_Out_06[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_06[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[4]~reg0_regout ));

// Location: LCFF_X7_Y13_N11
cycloneii_lcell_ff \port_Out_06[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[5]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N28
cycloneii_lcell_comb \port_Out_06[6]~reg0feeder (
// Equation(s):
// \port_Out_06[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_06[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_06[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_06[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N29
cycloneii_lcell_ff \port_Out_06[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_06[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[6]~reg0_regout ));

// Location: LCFF_X7_Y13_N15
cycloneii_lcell_ff \port_Out_06[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_06[7]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N8
cycloneii_lcell_comb \port_Out_07[0]~reg0feeder (
// Equation(s):
// \port_Out_07[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_07[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_07[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_07[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
cycloneii_lcell_comb \U7~0 (
// Equation(s):
// \U7~0_combout  = (\address~combout [6] & (\U2~3_combout  & (\address~combout [0] & \address~combout [2])))

	.dataa(\address~combout [6]),
	.datab(\U2~3_combout ),
	.datac(\address~combout [0]),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\U7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U7~0 .lut_mask = 16'h8000;
defparam \U7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N9
cycloneii_lcell_ff \port_Out_07[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_07[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[0]~reg0_regout ));

// Location: LCFF_X27_Y3_N19
cycloneii_lcell_ff \port_Out_07[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[1]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N12
cycloneii_lcell_comb \port_Out_07[2]~reg0feeder (
// Equation(s):
// \port_Out_07[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_07[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_07[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_07[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N13
cycloneii_lcell_ff \port_Out_07[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_07[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[2]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N30
cycloneii_lcell_comb \port_Out_07[3]~reg0feeder (
// Equation(s):
// \port_Out_07[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_07[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_07[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_07[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N31
cycloneii_lcell_ff \port_Out_07[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_07[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[3]~reg0_regout ));

// Location: LCCOMB_X27_Y3_N16
cycloneii_lcell_comb \port_Out_07[4]~reg0feeder (
// Equation(s):
// \port_Out_07[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_07[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_07[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_07[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N17
cycloneii_lcell_ff \port_Out_07[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_07[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[4]~reg0_regout ));

// Location: LCFF_X27_Y3_N27
cycloneii_lcell_ff \port_Out_07[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[5]~reg0_regout ));

// Location: LCFF_X27_Y3_N29
cycloneii_lcell_ff \port_Out_07[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[6]~reg0_regout ));

// Location: LCFF_X27_Y3_N7
cycloneii_lcell_ff \port_Out_07[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_07[7]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N16
cycloneii_lcell_comb \port_Out_08[0]~reg0feeder (
// Equation(s):
// \port_Out_08[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_08[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
cycloneii_lcell_comb \U8~0 (
// Equation(s):
// \U8~0_combout  = (\address~combout [3] & (!\address~combout [1] & (\U0~0_combout  & \U1~0_combout )))

	.dataa(\address~combout [3]),
	.datab(\address~combout [1]),
	.datac(\U0~0_combout ),
	.datad(\U1~0_combout ),
	.cin(gnd),
	.combout(\U8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U8~0 .lut_mask = 16'h2000;
defparam \U8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
cycloneii_lcell_comb \U8~1 (
// Equation(s):
// \U8~1_combout  = (!\address~combout [0] & \U8~0_combout )

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(vcc),
	.datad(\U8~0_combout ),
	.cin(gnd),
	.combout(\U8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U8~1 .lut_mask = 16'h3300;
defparam \U8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N17
cycloneii_lcell_ff \port_Out_08[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[0]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N26
cycloneii_lcell_comb \port_Out_08[1]~reg0feeder (
// Equation(s):
// \port_Out_08[1]~reg0feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\port_Out_08[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N27
cycloneii_lcell_ff \port_Out_08[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[1]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N20
cycloneii_lcell_comb \port_Out_08[2]~reg0feeder (
// Equation(s):
// \port_Out_08[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_08[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N21
cycloneii_lcell_ff \port_Out_08[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[2]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N14
cycloneii_lcell_comb \port_Out_08[3]~reg0feeder (
// Equation(s):
// \port_Out_08[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_08[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N15
cycloneii_lcell_ff \port_Out_08[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[3]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N8
cycloneii_lcell_comb \port_Out_08[4]~reg0feeder (
// Equation(s):
// \port_Out_08[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_08[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N9
cycloneii_lcell_ff \port_Out_08[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[4]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N2
cycloneii_lcell_comb \port_Out_08[5]~reg0feeder (
// Equation(s):
// \port_Out_08[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_08[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N3
cycloneii_lcell_ff \port_Out_08[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[5]~reg0_regout ));

// Location: LCFF_X17_Y3_N13
cycloneii_lcell_ff \port_Out_08[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[6]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N22
cycloneii_lcell_comb \port_Out_08[7]~reg0feeder (
// Equation(s):
// \port_Out_08[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_08[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_08[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_08[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N23
cycloneii_lcell_ff \port_Out_08[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_08[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_08[7]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N30
cycloneii_lcell_comb \U9~0 (
// Equation(s):
// \U9~0_combout  = (\address~combout [0] & \U8~0_combout )

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(vcc),
	.datad(\U8~0_combout ),
	.cin(gnd),
	.combout(\U9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U9~0 .lut_mask = 16'hCC00;
defparam \U9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \port_Out_09[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[0]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N0
cycloneii_lcell_comb \port_Out_09[1]~reg0feeder (
// Equation(s):
// \port_Out_09[1]~reg0feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\port_Out_09[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_09[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_09[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N1
cycloneii_lcell_ff \port_Out_09[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_09[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[1]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N10
cycloneii_lcell_comb \port_Out_09[2]~reg0feeder (
// Equation(s):
// \port_Out_09[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_09[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_09[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_09[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N11
cycloneii_lcell_ff \port_Out_09[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_09[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[2]~reg0_regout ));

// Location: LCCOMB_X18_Y13_N18
cycloneii_lcell_comb \port_Out_09[3]~reg0feeder (
// Equation(s):
// \port_Out_09[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_09[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_09[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_09[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N19
cycloneii_lcell_ff \port_Out_09[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_09[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[3]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N4
cycloneii_lcell_comb \port_Out_09[4]~reg0feeder (
// Equation(s):
// \port_Out_09[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_09[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_09[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_09[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N5
cycloneii_lcell_ff \port_Out_09[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_09[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[4]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N6
cycloneii_lcell_comb \port_Out_09[5]~reg0feeder (
// Equation(s):
// \port_Out_09[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_09[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_09[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_09[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N7
cycloneii_lcell_ff \port_Out_09[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_09[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[5]~reg0_regout ));

// Location: LCFF_X17_Y3_N25
cycloneii_lcell_ff \port_Out_09[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[6]~reg0_regout ));

// Location: LCCOMB_X17_Y3_N18
cycloneii_lcell_comb \port_Out_09[7]~reg0feeder (
// Equation(s):
// \port_Out_09[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_09[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_09[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_09[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y3_N19
cycloneii_lcell_ff \port_Out_09[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_09[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_09[7]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N8
cycloneii_lcell_comb \port_Out_10[0]~reg0feeder (
// Equation(s):
// \port_Out_10[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_10[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_10[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_10[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
cycloneii_lcell_comb \U10~0 (
// Equation(s):
// \U10~0_combout  = (\U0~3_combout  & (!\address~combout [2] & !\address~combout [6]))

	.dataa(\U0~3_combout ),
	.datab(vcc),
	.datac(\address~combout [2]),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U10~0 .lut_mask = 16'h000A;
defparam \U10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N9
cycloneii_lcell_ff \port_Out_10[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_10[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[0]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N10
cycloneii_lcell_comb \port_Out_10[1]~reg0feeder (
// Equation(s):
// \port_Out_10[1]~reg0feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\port_Out_10[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_10[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_10[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N11
cycloneii_lcell_ff \port_Out_10[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_10[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[1]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N12
cycloneii_lcell_comb \port_Out_10[2]~reg0feeder (
// Equation(s):
// \port_Out_10[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_10[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_10[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_10[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N13
cycloneii_lcell_ff \port_Out_10[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_10[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[2]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N14
cycloneii_lcell_comb \port_Out_10[3]~reg0feeder (
// Equation(s):
// \port_Out_10[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_10[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_10[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_10[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N15
cycloneii_lcell_ff \port_Out_10[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_10[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[3]~reg0_regout ));

// Location: LCFF_X10_Y3_N1
cycloneii_lcell_ff \port_Out_10[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[4]~reg0_regout ));

// Location: LCFF_X10_Y3_N3
cycloneii_lcell_ff \port_Out_10[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[5]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N4
cycloneii_lcell_comb \port_Out_10[6]~reg0feeder (
// Equation(s):
// \port_Out_10[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_10[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_10[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_10[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N5
cycloneii_lcell_ff \port_Out_10[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_10[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[6]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N6
cycloneii_lcell_comb \port_Out_10[7]~reg0feeder (
// Equation(s):
// \port_Out_10[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_10[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_10[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_10[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N7
cycloneii_lcell_ff \port_Out_10[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_10[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_10[7]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N4
cycloneii_lcell_comb \port_Out_11[0]~reg0feeder (
// Equation(s):
// \port_Out_11[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_11[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_11[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_11[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneii_lcell_comb \U11~0 (
// Equation(s):
// \U11~0_combout  = (!\address~combout [2] & (\U1~2_combout  & !\address~combout [6]))

	.dataa(\address~combout [2]),
	.datab(\U1~2_combout ),
	.datac(vcc),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U11~0 .lut_mask = 16'h0044;
defparam \U11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N5
cycloneii_lcell_ff \port_Out_11[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_11[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[0]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N30
cycloneii_lcell_comb \port_Out_11[1]~reg0feeder (
// Equation(s):
// \port_Out_11[1]~reg0feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\port_Out_11[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_11[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_11[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N31
cycloneii_lcell_ff \port_Out_11[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_11[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[1]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N0
cycloneii_lcell_comb \port_Out_11[2]~reg0feeder (
// Equation(s):
// \port_Out_11[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_11[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_11[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_11[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N1
cycloneii_lcell_ff \port_Out_11[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_11[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[2]~reg0_regout ));

// Location: LCFF_X27_Y10_N11
cycloneii_lcell_ff \port_Out_11[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[3]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N12
cycloneii_lcell_comb \port_Out_11[4]~reg0feeder (
// Equation(s):
// \port_Out_11[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_11[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_11[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_11[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N13
cycloneii_lcell_ff \port_Out_11[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_11[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[4]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N6
cycloneii_lcell_comb \port_Out_11[5]~reg0feeder (
// Equation(s):
// \port_Out_11[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_11[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_11[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_11[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N7
cycloneii_lcell_ff \port_Out_11[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_11[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[5]~reg0_regout ));

// Location: LCFF_X27_Y10_N25
cycloneii_lcell_ff \port_Out_11[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[6]~reg0_regout ));

// Location: LCCOMB_X27_Y10_N18
cycloneii_lcell_comb \port_Out_11[7]~reg0feeder (
// Equation(s):
// \port_Out_11[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_11[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_11[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_11[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N19
cycloneii_lcell_ff \port_Out_11[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_11[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_11[7]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N24
cycloneii_lcell_comb \port_Out_12[0]~reg0feeder (
// Equation(s):
// \port_Out_12[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_12[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_12[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_12[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
cycloneii_lcell_comb \U12~0 (
// Equation(s):
// \U12~0_combout  = (\U2~2_combout  & (!\address~combout [0] & !\address~combout [6]))

	.dataa(\U2~2_combout ),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U12~0 .lut_mask = 16'h000A;
defparam \U12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N25
cycloneii_lcell_ff \port_Out_12[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_12[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[0]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N18
cycloneii_lcell_comb \port_Out_12[1]~reg0feeder (
// Equation(s):
// \port_Out_12[1]~reg0feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\port_Out_12[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_12[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_12[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N19
cycloneii_lcell_ff \port_Out_12[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_12[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[1]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N28
cycloneii_lcell_comb \port_Out_12[2]~reg0feeder (
// Equation(s):
// \port_Out_12[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_12[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_12[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_12[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N29
cycloneii_lcell_ff \port_Out_12[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_12[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[2]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N30
cycloneii_lcell_comb \port_Out_12[3]~reg0feeder (
// Equation(s):
// \port_Out_12[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_12[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_12[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_12[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N31
cycloneii_lcell_ff \port_Out_12[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_12[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[3]~reg0_regout ));

// Location: LCFF_X10_Y3_N17
cycloneii_lcell_ff \port_Out_12[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[4]~reg0_regout ));

// Location: LCFF_X10_Y3_N27
cycloneii_lcell_ff \port_Out_12[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[5]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N20
cycloneii_lcell_comb \port_Out_12[6]~reg0feeder (
// Equation(s):
// \port_Out_12[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_12[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_12[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_12[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N21
cycloneii_lcell_ff \port_Out_12[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_12[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[6]~reg0_regout ));

// Location: LCCOMB_X10_Y3_N22
cycloneii_lcell_comb \port_Out_12[7]~reg0feeder (
// Equation(s):
// \port_Out_12[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_12[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_12[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_12[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N23
cycloneii_lcell_ff \port_Out_12[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_12[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_12[7]~reg0_regout ));

// Location: LCCOMB_X15_Y3_N30
cycloneii_lcell_comb \U13~0 (
// Equation(s):
// \U13~0_combout  = (\U2~2_combout  & (\address~combout [0] & !\address~combout [6]))

	.dataa(\U2~2_combout ),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U13~0 .lut_mask = 16'h00A0;
defparam \U13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N13
cycloneii_lcell_ff \port_Out_13[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[0]~reg0_regout ));

// Location: LCFF_X18_Y13_N23
cycloneii_lcell_ff \port_Out_13[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[1]~reg0_regout ));

// Location: LCCOMB_X18_Y13_N24
cycloneii_lcell_comb \port_Out_13[2]~reg0feeder (
// Equation(s):
// \port_Out_13[2]~reg0feeder_combout  = \data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.cin(gnd),
	.combout(\port_Out_13[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_13[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_13[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N25
cycloneii_lcell_ff \port_Out_13[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_13[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[2]~reg0_regout ));

// Location: LCCOMB_X18_Y13_N26
cycloneii_lcell_comb \port_Out_13[3]~reg0feeder (
// Equation(s):
// \port_Out_13[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_13[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_13[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_13[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N27
cycloneii_lcell_ff \port_Out_13[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_13[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[3]~reg0_regout ));

// Location: LCFF_X18_Y13_N21
cycloneii_lcell_ff \port_Out_13[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[4]~reg0_regout ));

// Location: LCFF_X18_Y13_N7
cycloneii_lcell_ff \port_Out_13[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[5]~reg0_regout ));

// Location: LCFF_X18_Y13_N9
cycloneii_lcell_ff \port_Out_13[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[6]~reg0_regout ));

// Location: LCFF_X18_Y13_N11
cycloneii_lcell_ff \port_Out_13[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_13[7]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N24
cycloneii_lcell_comb \port_Out_14[0]~reg0feeder (
// Equation(s):
// \port_Out_14[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_14[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_14[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_14[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneii_lcell_comb \U14~0 (
// Equation(s):
// \U14~0_combout  = (\U0~3_combout  & (\address~combout [2] & !\address~combout [6]))

	.dataa(\U0~3_combout ),
	.datab(vcc),
	.datac(\address~combout [2]),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U14~0 .lut_mask = 16'h00A0;
defparam \U14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N25
cycloneii_lcell_ff \port_Out_14[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_14[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[0]~reg0_regout ));

// Location: LCFF_X7_Y13_N3
cycloneii_lcell_ff \port_Out_14[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[1]~reg0_regout ));

// Location: LCFF_X7_Y13_N13
cycloneii_lcell_ff \port_Out_14[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[2]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N6
cycloneii_lcell_comb \port_Out_14[3]~reg0feeder (
// Equation(s):
// \port_Out_14[3]~reg0feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\port_Out_14[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_14[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_14[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N7
cycloneii_lcell_ff \port_Out_14[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_14[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[3]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N8
cycloneii_lcell_comb \port_Out_14[4]~reg0feeder (
// Equation(s):
// \port_Out_14[4]~reg0feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\port_Out_14[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_14[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_14[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N9
cycloneii_lcell_ff \port_Out_14[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_14[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[4]~reg0_regout ));

// Location: LCFF_X7_Y13_N27
cycloneii_lcell_ff \port_Out_14[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[5]~reg0_regout ));

// Location: LCCOMB_X7_Y13_N4
cycloneii_lcell_comb \port_Out_14[6]~reg0feeder (
// Equation(s):
// \port_Out_14[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_14[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_14[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_14[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N5
cycloneii_lcell_ff \port_Out_14[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_14[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[6]~reg0_regout ));

// Location: LCFF_X7_Y13_N31
cycloneii_lcell_ff \port_Out_14[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_14[7]~reg0_regout ));

// Location: LCCOMB_X26_Y3_N12
cycloneii_lcell_comb \port_Out_15[0]~reg0feeder (
// Equation(s):
// \port_Out_15[0]~reg0feeder_combout  = \data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [0]),
	.cin(gnd),
	.combout(\port_Out_15[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_15[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_15[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
cycloneii_lcell_comb \U15~0 (
// Equation(s):
// \U15~0_combout  = (\address~combout [2] & (\U1~2_combout  & !\address~combout [6]))

	.dataa(\address~combout [2]),
	.datab(\U1~2_combout ),
	.datac(vcc),
	.datad(\address~combout [6]),
	.cin(gnd),
	.combout(\U15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U15~0 .lut_mask = 16'h0088;
defparam \U15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y3_N13
cycloneii_lcell_ff \port_Out_15[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_15[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[0]~reg0_regout ));

// Location: LCFF_X26_Y3_N31
cycloneii_lcell_ff \port_Out_15[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[1]~reg0_regout ));

// Location: LCFF_X26_Y3_N25
cycloneii_lcell_ff \port_Out_15[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[2]~reg0_regout ));

// Location: LCFF_X26_Y3_N11
cycloneii_lcell_ff \port_Out_15[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[3]~reg0_regout ));

// Location: LCFF_X26_Y3_N5
cycloneii_lcell_ff \port_Out_15[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[4]~reg0_regout ));

// Location: LCCOMB_X26_Y3_N6
cycloneii_lcell_comb \port_Out_15[5]~reg0feeder (
// Equation(s):
// \port_Out_15[5]~reg0feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\port_Out_15[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_15[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_15[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y3_N7
cycloneii_lcell_ff \port_Out_15[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_15[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[5]~reg0_regout ));

// Location: LCCOMB_X26_Y3_N0
cycloneii_lcell_comb \port_Out_15[6]~reg0feeder (
// Equation(s):
// \port_Out_15[6]~reg0feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\port_Out_15[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_15[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_15[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y3_N1
cycloneii_lcell_ff \port_Out_15[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_15[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[6]~reg0_regout ));

// Location: LCCOMB_X26_Y3_N18
cycloneii_lcell_comb \port_Out_15[7]~reg0feeder (
// Equation(s):
// \port_Out_15[7]~reg0feeder_combout  = \data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.cin(gnd),
	.combout(\port_Out_15[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \port_Out_15[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \port_Out_15[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y3_N19
cycloneii_lcell_ff \port_Out_15[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\port_Out_15[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\port_Out_15[7]~reg0_regout ));

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[0]~I (
	.datain(\port_Out_00[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[0]));
// synopsys translate_off
defparam \port_Out_00[0]~I .input_async_reset = "none";
defparam \port_Out_00[0]~I .input_power_up = "low";
defparam \port_Out_00[0]~I .input_register_mode = "none";
defparam \port_Out_00[0]~I .input_sync_reset = "none";
defparam \port_Out_00[0]~I .oe_async_reset = "none";
defparam \port_Out_00[0]~I .oe_power_up = "low";
defparam \port_Out_00[0]~I .oe_register_mode = "none";
defparam \port_Out_00[0]~I .oe_sync_reset = "none";
defparam \port_Out_00[0]~I .operation_mode = "output";
defparam \port_Out_00[0]~I .output_async_reset = "none";
defparam \port_Out_00[0]~I .output_power_up = "low";
defparam \port_Out_00[0]~I .output_register_mode = "none";
defparam \port_Out_00[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[1]~I (
	.datain(\port_Out_00[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[1]));
// synopsys translate_off
defparam \port_Out_00[1]~I .input_async_reset = "none";
defparam \port_Out_00[1]~I .input_power_up = "low";
defparam \port_Out_00[1]~I .input_register_mode = "none";
defparam \port_Out_00[1]~I .input_sync_reset = "none";
defparam \port_Out_00[1]~I .oe_async_reset = "none";
defparam \port_Out_00[1]~I .oe_power_up = "low";
defparam \port_Out_00[1]~I .oe_register_mode = "none";
defparam \port_Out_00[1]~I .oe_sync_reset = "none";
defparam \port_Out_00[1]~I .operation_mode = "output";
defparam \port_Out_00[1]~I .output_async_reset = "none";
defparam \port_Out_00[1]~I .output_power_up = "low";
defparam \port_Out_00[1]~I .output_register_mode = "none";
defparam \port_Out_00[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[2]~I (
	.datain(\port_Out_00[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[2]));
// synopsys translate_off
defparam \port_Out_00[2]~I .input_async_reset = "none";
defparam \port_Out_00[2]~I .input_power_up = "low";
defparam \port_Out_00[2]~I .input_register_mode = "none";
defparam \port_Out_00[2]~I .input_sync_reset = "none";
defparam \port_Out_00[2]~I .oe_async_reset = "none";
defparam \port_Out_00[2]~I .oe_power_up = "low";
defparam \port_Out_00[2]~I .oe_register_mode = "none";
defparam \port_Out_00[2]~I .oe_sync_reset = "none";
defparam \port_Out_00[2]~I .operation_mode = "output";
defparam \port_Out_00[2]~I .output_async_reset = "none";
defparam \port_Out_00[2]~I .output_power_up = "low";
defparam \port_Out_00[2]~I .output_register_mode = "none";
defparam \port_Out_00[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[3]~I (
	.datain(\port_Out_00[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[3]));
// synopsys translate_off
defparam \port_Out_00[3]~I .input_async_reset = "none";
defparam \port_Out_00[3]~I .input_power_up = "low";
defparam \port_Out_00[3]~I .input_register_mode = "none";
defparam \port_Out_00[3]~I .input_sync_reset = "none";
defparam \port_Out_00[3]~I .oe_async_reset = "none";
defparam \port_Out_00[3]~I .oe_power_up = "low";
defparam \port_Out_00[3]~I .oe_register_mode = "none";
defparam \port_Out_00[3]~I .oe_sync_reset = "none";
defparam \port_Out_00[3]~I .operation_mode = "output";
defparam \port_Out_00[3]~I .output_async_reset = "none";
defparam \port_Out_00[3]~I .output_power_up = "low";
defparam \port_Out_00[3]~I .output_register_mode = "none";
defparam \port_Out_00[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[4]~I (
	.datain(\port_Out_00[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[4]));
// synopsys translate_off
defparam \port_Out_00[4]~I .input_async_reset = "none";
defparam \port_Out_00[4]~I .input_power_up = "low";
defparam \port_Out_00[4]~I .input_register_mode = "none";
defparam \port_Out_00[4]~I .input_sync_reset = "none";
defparam \port_Out_00[4]~I .oe_async_reset = "none";
defparam \port_Out_00[4]~I .oe_power_up = "low";
defparam \port_Out_00[4]~I .oe_register_mode = "none";
defparam \port_Out_00[4]~I .oe_sync_reset = "none";
defparam \port_Out_00[4]~I .operation_mode = "output";
defparam \port_Out_00[4]~I .output_async_reset = "none";
defparam \port_Out_00[4]~I .output_power_up = "low";
defparam \port_Out_00[4]~I .output_register_mode = "none";
defparam \port_Out_00[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[5]~I (
	.datain(\port_Out_00[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[5]));
// synopsys translate_off
defparam \port_Out_00[5]~I .input_async_reset = "none";
defparam \port_Out_00[5]~I .input_power_up = "low";
defparam \port_Out_00[5]~I .input_register_mode = "none";
defparam \port_Out_00[5]~I .input_sync_reset = "none";
defparam \port_Out_00[5]~I .oe_async_reset = "none";
defparam \port_Out_00[5]~I .oe_power_up = "low";
defparam \port_Out_00[5]~I .oe_register_mode = "none";
defparam \port_Out_00[5]~I .oe_sync_reset = "none";
defparam \port_Out_00[5]~I .operation_mode = "output";
defparam \port_Out_00[5]~I .output_async_reset = "none";
defparam \port_Out_00[5]~I .output_power_up = "low";
defparam \port_Out_00[5]~I .output_register_mode = "none";
defparam \port_Out_00[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[6]~I (
	.datain(\port_Out_00[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[6]));
// synopsys translate_off
defparam \port_Out_00[6]~I .input_async_reset = "none";
defparam \port_Out_00[6]~I .input_power_up = "low";
defparam \port_Out_00[6]~I .input_register_mode = "none";
defparam \port_Out_00[6]~I .input_sync_reset = "none";
defparam \port_Out_00[6]~I .oe_async_reset = "none";
defparam \port_Out_00[6]~I .oe_power_up = "low";
defparam \port_Out_00[6]~I .oe_register_mode = "none";
defparam \port_Out_00[6]~I .oe_sync_reset = "none";
defparam \port_Out_00[6]~I .operation_mode = "output";
defparam \port_Out_00[6]~I .output_async_reset = "none";
defparam \port_Out_00[6]~I .output_power_up = "low";
defparam \port_Out_00[6]~I .output_register_mode = "none";
defparam \port_Out_00[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_00[7]~I (
	.datain(\port_Out_00[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_00[7]));
// synopsys translate_off
defparam \port_Out_00[7]~I .input_async_reset = "none";
defparam \port_Out_00[7]~I .input_power_up = "low";
defparam \port_Out_00[7]~I .input_register_mode = "none";
defparam \port_Out_00[7]~I .input_sync_reset = "none";
defparam \port_Out_00[7]~I .oe_async_reset = "none";
defparam \port_Out_00[7]~I .oe_power_up = "low";
defparam \port_Out_00[7]~I .oe_register_mode = "none";
defparam \port_Out_00[7]~I .oe_sync_reset = "none";
defparam \port_Out_00[7]~I .operation_mode = "output";
defparam \port_Out_00[7]~I .output_async_reset = "none";
defparam \port_Out_00[7]~I .output_power_up = "low";
defparam \port_Out_00[7]~I .output_register_mode = "none";
defparam \port_Out_00[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[0]~I (
	.datain(\port_Out_01[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[0]));
// synopsys translate_off
defparam \port_Out_01[0]~I .input_async_reset = "none";
defparam \port_Out_01[0]~I .input_power_up = "low";
defparam \port_Out_01[0]~I .input_register_mode = "none";
defparam \port_Out_01[0]~I .input_sync_reset = "none";
defparam \port_Out_01[0]~I .oe_async_reset = "none";
defparam \port_Out_01[0]~I .oe_power_up = "low";
defparam \port_Out_01[0]~I .oe_register_mode = "none";
defparam \port_Out_01[0]~I .oe_sync_reset = "none";
defparam \port_Out_01[0]~I .operation_mode = "output";
defparam \port_Out_01[0]~I .output_async_reset = "none";
defparam \port_Out_01[0]~I .output_power_up = "low";
defparam \port_Out_01[0]~I .output_register_mode = "none";
defparam \port_Out_01[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[1]~I (
	.datain(\port_Out_01[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[1]));
// synopsys translate_off
defparam \port_Out_01[1]~I .input_async_reset = "none";
defparam \port_Out_01[1]~I .input_power_up = "low";
defparam \port_Out_01[1]~I .input_register_mode = "none";
defparam \port_Out_01[1]~I .input_sync_reset = "none";
defparam \port_Out_01[1]~I .oe_async_reset = "none";
defparam \port_Out_01[1]~I .oe_power_up = "low";
defparam \port_Out_01[1]~I .oe_register_mode = "none";
defparam \port_Out_01[1]~I .oe_sync_reset = "none";
defparam \port_Out_01[1]~I .operation_mode = "output";
defparam \port_Out_01[1]~I .output_async_reset = "none";
defparam \port_Out_01[1]~I .output_power_up = "low";
defparam \port_Out_01[1]~I .output_register_mode = "none";
defparam \port_Out_01[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[2]~I (
	.datain(\port_Out_01[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[2]));
// synopsys translate_off
defparam \port_Out_01[2]~I .input_async_reset = "none";
defparam \port_Out_01[2]~I .input_power_up = "low";
defparam \port_Out_01[2]~I .input_register_mode = "none";
defparam \port_Out_01[2]~I .input_sync_reset = "none";
defparam \port_Out_01[2]~I .oe_async_reset = "none";
defparam \port_Out_01[2]~I .oe_power_up = "low";
defparam \port_Out_01[2]~I .oe_register_mode = "none";
defparam \port_Out_01[2]~I .oe_sync_reset = "none";
defparam \port_Out_01[2]~I .operation_mode = "output";
defparam \port_Out_01[2]~I .output_async_reset = "none";
defparam \port_Out_01[2]~I .output_power_up = "low";
defparam \port_Out_01[2]~I .output_register_mode = "none";
defparam \port_Out_01[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[3]~I (
	.datain(\port_Out_01[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[3]));
// synopsys translate_off
defparam \port_Out_01[3]~I .input_async_reset = "none";
defparam \port_Out_01[3]~I .input_power_up = "low";
defparam \port_Out_01[3]~I .input_register_mode = "none";
defparam \port_Out_01[3]~I .input_sync_reset = "none";
defparam \port_Out_01[3]~I .oe_async_reset = "none";
defparam \port_Out_01[3]~I .oe_power_up = "low";
defparam \port_Out_01[3]~I .oe_register_mode = "none";
defparam \port_Out_01[3]~I .oe_sync_reset = "none";
defparam \port_Out_01[3]~I .operation_mode = "output";
defparam \port_Out_01[3]~I .output_async_reset = "none";
defparam \port_Out_01[3]~I .output_power_up = "low";
defparam \port_Out_01[3]~I .output_register_mode = "none";
defparam \port_Out_01[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[4]~I (
	.datain(\port_Out_01[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[4]));
// synopsys translate_off
defparam \port_Out_01[4]~I .input_async_reset = "none";
defparam \port_Out_01[4]~I .input_power_up = "low";
defparam \port_Out_01[4]~I .input_register_mode = "none";
defparam \port_Out_01[4]~I .input_sync_reset = "none";
defparam \port_Out_01[4]~I .oe_async_reset = "none";
defparam \port_Out_01[4]~I .oe_power_up = "low";
defparam \port_Out_01[4]~I .oe_register_mode = "none";
defparam \port_Out_01[4]~I .oe_sync_reset = "none";
defparam \port_Out_01[4]~I .operation_mode = "output";
defparam \port_Out_01[4]~I .output_async_reset = "none";
defparam \port_Out_01[4]~I .output_power_up = "low";
defparam \port_Out_01[4]~I .output_register_mode = "none";
defparam \port_Out_01[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[5]~I (
	.datain(\port_Out_01[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[5]));
// synopsys translate_off
defparam \port_Out_01[5]~I .input_async_reset = "none";
defparam \port_Out_01[5]~I .input_power_up = "low";
defparam \port_Out_01[5]~I .input_register_mode = "none";
defparam \port_Out_01[5]~I .input_sync_reset = "none";
defparam \port_Out_01[5]~I .oe_async_reset = "none";
defparam \port_Out_01[5]~I .oe_power_up = "low";
defparam \port_Out_01[5]~I .oe_register_mode = "none";
defparam \port_Out_01[5]~I .oe_sync_reset = "none";
defparam \port_Out_01[5]~I .operation_mode = "output";
defparam \port_Out_01[5]~I .output_async_reset = "none";
defparam \port_Out_01[5]~I .output_power_up = "low";
defparam \port_Out_01[5]~I .output_register_mode = "none";
defparam \port_Out_01[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[6]~I (
	.datain(\port_Out_01[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[6]));
// synopsys translate_off
defparam \port_Out_01[6]~I .input_async_reset = "none";
defparam \port_Out_01[6]~I .input_power_up = "low";
defparam \port_Out_01[6]~I .input_register_mode = "none";
defparam \port_Out_01[6]~I .input_sync_reset = "none";
defparam \port_Out_01[6]~I .oe_async_reset = "none";
defparam \port_Out_01[6]~I .oe_power_up = "low";
defparam \port_Out_01[6]~I .oe_register_mode = "none";
defparam \port_Out_01[6]~I .oe_sync_reset = "none";
defparam \port_Out_01[6]~I .operation_mode = "output";
defparam \port_Out_01[6]~I .output_async_reset = "none";
defparam \port_Out_01[6]~I .output_power_up = "low";
defparam \port_Out_01[6]~I .output_register_mode = "none";
defparam \port_Out_01[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_01[7]~I (
	.datain(\port_Out_01[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_01[7]));
// synopsys translate_off
defparam \port_Out_01[7]~I .input_async_reset = "none";
defparam \port_Out_01[7]~I .input_power_up = "low";
defparam \port_Out_01[7]~I .input_register_mode = "none";
defparam \port_Out_01[7]~I .input_sync_reset = "none";
defparam \port_Out_01[7]~I .oe_async_reset = "none";
defparam \port_Out_01[7]~I .oe_power_up = "low";
defparam \port_Out_01[7]~I .oe_register_mode = "none";
defparam \port_Out_01[7]~I .oe_sync_reset = "none";
defparam \port_Out_01[7]~I .operation_mode = "output";
defparam \port_Out_01[7]~I .output_async_reset = "none";
defparam \port_Out_01[7]~I .output_power_up = "low";
defparam \port_Out_01[7]~I .output_register_mode = "none";
defparam \port_Out_01[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[0]~I (
	.datain(\port_Out_02[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[0]));
// synopsys translate_off
defparam \port_Out_02[0]~I .input_async_reset = "none";
defparam \port_Out_02[0]~I .input_power_up = "low";
defparam \port_Out_02[0]~I .input_register_mode = "none";
defparam \port_Out_02[0]~I .input_sync_reset = "none";
defparam \port_Out_02[0]~I .oe_async_reset = "none";
defparam \port_Out_02[0]~I .oe_power_up = "low";
defparam \port_Out_02[0]~I .oe_register_mode = "none";
defparam \port_Out_02[0]~I .oe_sync_reset = "none";
defparam \port_Out_02[0]~I .operation_mode = "output";
defparam \port_Out_02[0]~I .output_async_reset = "none";
defparam \port_Out_02[0]~I .output_power_up = "low";
defparam \port_Out_02[0]~I .output_register_mode = "none";
defparam \port_Out_02[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[1]~I (
	.datain(\port_Out_02[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[1]));
// synopsys translate_off
defparam \port_Out_02[1]~I .input_async_reset = "none";
defparam \port_Out_02[1]~I .input_power_up = "low";
defparam \port_Out_02[1]~I .input_register_mode = "none";
defparam \port_Out_02[1]~I .input_sync_reset = "none";
defparam \port_Out_02[1]~I .oe_async_reset = "none";
defparam \port_Out_02[1]~I .oe_power_up = "low";
defparam \port_Out_02[1]~I .oe_register_mode = "none";
defparam \port_Out_02[1]~I .oe_sync_reset = "none";
defparam \port_Out_02[1]~I .operation_mode = "output";
defparam \port_Out_02[1]~I .output_async_reset = "none";
defparam \port_Out_02[1]~I .output_power_up = "low";
defparam \port_Out_02[1]~I .output_register_mode = "none";
defparam \port_Out_02[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[2]~I (
	.datain(\port_Out_02[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[2]));
// synopsys translate_off
defparam \port_Out_02[2]~I .input_async_reset = "none";
defparam \port_Out_02[2]~I .input_power_up = "low";
defparam \port_Out_02[2]~I .input_register_mode = "none";
defparam \port_Out_02[2]~I .input_sync_reset = "none";
defparam \port_Out_02[2]~I .oe_async_reset = "none";
defparam \port_Out_02[2]~I .oe_power_up = "low";
defparam \port_Out_02[2]~I .oe_register_mode = "none";
defparam \port_Out_02[2]~I .oe_sync_reset = "none";
defparam \port_Out_02[2]~I .operation_mode = "output";
defparam \port_Out_02[2]~I .output_async_reset = "none";
defparam \port_Out_02[2]~I .output_power_up = "low";
defparam \port_Out_02[2]~I .output_register_mode = "none";
defparam \port_Out_02[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[3]~I (
	.datain(\port_Out_02[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[3]));
// synopsys translate_off
defparam \port_Out_02[3]~I .input_async_reset = "none";
defparam \port_Out_02[3]~I .input_power_up = "low";
defparam \port_Out_02[3]~I .input_register_mode = "none";
defparam \port_Out_02[3]~I .input_sync_reset = "none";
defparam \port_Out_02[3]~I .oe_async_reset = "none";
defparam \port_Out_02[3]~I .oe_power_up = "low";
defparam \port_Out_02[3]~I .oe_register_mode = "none";
defparam \port_Out_02[3]~I .oe_sync_reset = "none";
defparam \port_Out_02[3]~I .operation_mode = "output";
defparam \port_Out_02[3]~I .output_async_reset = "none";
defparam \port_Out_02[3]~I .output_power_up = "low";
defparam \port_Out_02[3]~I .output_register_mode = "none";
defparam \port_Out_02[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[4]~I (
	.datain(\port_Out_02[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[4]));
// synopsys translate_off
defparam \port_Out_02[4]~I .input_async_reset = "none";
defparam \port_Out_02[4]~I .input_power_up = "low";
defparam \port_Out_02[4]~I .input_register_mode = "none";
defparam \port_Out_02[4]~I .input_sync_reset = "none";
defparam \port_Out_02[4]~I .oe_async_reset = "none";
defparam \port_Out_02[4]~I .oe_power_up = "low";
defparam \port_Out_02[4]~I .oe_register_mode = "none";
defparam \port_Out_02[4]~I .oe_sync_reset = "none";
defparam \port_Out_02[4]~I .operation_mode = "output";
defparam \port_Out_02[4]~I .output_async_reset = "none";
defparam \port_Out_02[4]~I .output_power_up = "low";
defparam \port_Out_02[4]~I .output_register_mode = "none";
defparam \port_Out_02[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[5]~I (
	.datain(\port_Out_02[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[5]));
// synopsys translate_off
defparam \port_Out_02[5]~I .input_async_reset = "none";
defparam \port_Out_02[5]~I .input_power_up = "low";
defparam \port_Out_02[5]~I .input_register_mode = "none";
defparam \port_Out_02[5]~I .input_sync_reset = "none";
defparam \port_Out_02[5]~I .oe_async_reset = "none";
defparam \port_Out_02[5]~I .oe_power_up = "low";
defparam \port_Out_02[5]~I .oe_register_mode = "none";
defparam \port_Out_02[5]~I .oe_sync_reset = "none";
defparam \port_Out_02[5]~I .operation_mode = "output";
defparam \port_Out_02[5]~I .output_async_reset = "none";
defparam \port_Out_02[5]~I .output_power_up = "low";
defparam \port_Out_02[5]~I .output_register_mode = "none";
defparam \port_Out_02[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[6]~I (
	.datain(\port_Out_02[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[6]));
// synopsys translate_off
defparam \port_Out_02[6]~I .input_async_reset = "none";
defparam \port_Out_02[6]~I .input_power_up = "low";
defparam \port_Out_02[6]~I .input_register_mode = "none";
defparam \port_Out_02[6]~I .input_sync_reset = "none";
defparam \port_Out_02[6]~I .oe_async_reset = "none";
defparam \port_Out_02[6]~I .oe_power_up = "low";
defparam \port_Out_02[6]~I .oe_register_mode = "none";
defparam \port_Out_02[6]~I .oe_sync_reset = "none";
defparam \port_Out_02[6]~I .operation_mode = "output";
defparam \port_Out_02[6]~I .output_async_reset = "none";
defparam \port_Out_02[6]~I .output_power_up = "low";
defparam \port_Out_02[6]~I .output_register_mode = "none";
defparam \port_Out_02[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_02[7]~I (
	.datain(\port_Out_02[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_02[7]));
// synopsys translate_off
defparam \port_Out_02[7]~I .input_async_reset = "none";
defparam \port_Out_02[7]~I .input_power_up = "low";
defparam \port_Out_02[7]~I .input_register_mode = "none";
defparam \port_Out_02[7]~I .input_sync_reset = "none";
defparam \port_Out_02[7]~I .oe_async_reset = "none";
defparam \port_Out_02[7]~I .oe_power_up = "low";
defparam \port_Out_02[7]~I .oe_register_mode = "none";
defparam \port_Out_02[7]~I .oe_sync_reset = "none";
defparam \port_Out_02[7]~I .operation_mode = "output";
defparam \port_Out_02[7]~I .output_async_reset = "none";
defparam \port_Out_02[7]~I .output_power_up = "low";
defparam \port_Out_02[7]~I .output_register_mode = "none";
defparam \port_Out_02[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[0]~I (
	.datain(\port_Out_03[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[0]));
// synopsys translate_off
defparam \port_Out_03[0]~I .input_async_reset = "none";
defparam \port_Out_03[0]~I .input_power_up = "low";
defparam \port_Out_03[0]~I .input_register_mode = "none";
defparam \port_Out_03[0]~I .input_sync_reset = "none";
defparam \port_Out_03[0]~I .oe_async_reset = "none";
defparam \port_Out_03[0]~I .oe_power_up = "low";
defparam \port_Out_03[0]~I .oe_register_mode = "none";
defparam \port_Out_03[0]~I .oe_sync_reset = "none";
defparam \port_Out_03[0]~I .operation_mode = "output";
defparam \port_Out_03[0]~I .output_async_reset = "none";
defparam \port_Out_03[0]~I .output_power_up = "low";
defparam \port_Out_03[0]~I .output_register_mode = "none";
defparam \port_Out_03[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[1]~I (
	.datain(\port_Out_03[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[1]));
// synopsys translate_off
defparam \port_Out_03[1]~I .input_async_reset = "none";
defparam \port_Out_03[1]~I .input_power_up = "low";
defparam \port_Out_03[1]~I .input_register_mode = "none";
defparam \port_Out_03[1]~I .input_sync_reset = "none";
defparam \port_Out_03[1]~I .oe_async_reset = "none";
defparam \port_Out_03[1]~I .oe_power_up = "low";
defparam \port_Out_03[1]~I .oe_register_mode = "none";
defparam \port_Out_03[1]~I .oe_sync_reset = "none";
defparam \port_Out_03[1]~I .operation_mode = "output";
defparam \port_Out_03[1]~I .output_async_reset = "none";
defparam \port_Out_03[1]~I .output_power_up = "low";
defparam \port_Out_03[1]~I .output_register_mode = "none";
defparam \port_Out_03[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[2]~I (
	.datain(\port_Out_03[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[2]));
// synopsys translate_off
defparam \port_Out_03[2]~I .input_async_reset = "none";
defparam \port_Out_03[2]~I .input_power_up = "low";
defparam \port_Out_03[2]~I .input_register_mode = "none";
defparam \port_Out_03[2]~I .input_sync_reset = "none";
defparam \port_Out_03[2]~I .oe_async_reset = "none";
defparam \port_Out_03[2]~I .oe_power_up = "low";
defparam \port_Out_03[2]~I .oe_register_mode = "none";
defparam \port_Out_03[2]~I .oe_sync_reset = "none";
defparam \port_Out_03[2]~I .operation_mode = "output";
defparam \port_Out_03[2]~I .output_async_reset = "none";
defparam \port_Out_03[2]~I .output_power_up = "low";
defparam \port_Out_03[2]~I .output_register_mode = "none";
defparam \port_Out_03[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[3]~I (
	.datain(\port_Out_03[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[3]));
// synopsys translate_off
defparam \port_Out_03[3]~I .input_async_reset = "none";
defparam \port_Out_03[3]~I .input_power_up = "low";
defparam \port_Out_03[3]~I .input_register_mode = "none";
defparam \port_Out_03[3]~I .input_sync_reset = "none";
defparam \port_Out_03[3]~I .oe_async_reset = "none";
defparam \port_Out_03[3]~I .oe_power_up = "low";
defparam \port_Out_03[3]~I .oe_register_mode = "none";
defparam \port_Out_03[3]~I .oe_sync_reset = "none";
defparam \port_Out_03[3]~I .operation_mode = "output";
defparam \port_Out_03[3]~I .output_async_reset = "none";
defparam \port_Out_03[3]~I .output_power_up = "low";
defparam \port_Out_03[3]~I .output_register_mode = "none";
defparam \port_Out_03[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[4]~I (
	.datain(\port_Out_03[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[4]));
// synopsys translate_off
defparam \port_Out_03[4]~I .input_async_reset = "none";
defparam \port_Out_03[4]~I .input_power_up = "low";
defparam \port_Out_03[4]~I .input_register_mode = "none";
defparam \port_Out_03[4]~I .input_sync_reset = "none";
defparam \port_Out_03[4]~I .oe_async_reset = "none";
defparam \port_Out_03[4]~I .oe_power_up = "low";
defparam \port_Out_03[4]~I .oe_register_mode = "none";
defparam \port_Out_03[4]~I .oe_sync_reset = "none";
defparam \port_Out_03[4]~I .operation_mode = "output";
defparam \port_Out_03[4]~I .output_async_reset = "none";
defparam \port_Out_03[4]~I .output_power_up = "low";
defparam \port_Out_03[4]~I .output_register_mode = "none";
defparam \port_Out_03[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[5]~I (
	.datain(\port_Out_03[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[5]));
// synopsys translate_off
defparam \port_Out_03[5]~I .input_async_reset = "none";
defparam \port_Out_03[5]~I .input_power_up = "low";
defparam \port_Out_03[5]~I .input_register_mode = "none";
defparam \port_Out_03[5]~I .input_sync_reset = "none";
defparam \port_Out_03[5]~I .oe_async_reset = "none";
defparam \port_Out_03[5]~I .oe_power_up = "low";
defparam \port_Out_03[5]~I .oe_register_mode = "none";
defparam \port_Out_03[5]~I .oe_sync_reset = "none";
defparam \port_Out_03[5]~I .operation_mode = "output";
defparam \port_Out_03[5]~I .output_async_reset = "none";
defparam \port_Out_03[5]~I .output_power_up = "low";
defparam \port_Out_03[5]~I .output_register_mode = "none";
defparam \port_Out_03[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[6]~I (
	.datain(\port_Out_03[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[6]));
// synopsys translate_off
defparam \port_Out_03[6]~I .input_async_reset = "none";
defparam \port_Out_03[6]~I .input_power_up = "low";
defparam \port_Out_03[6]~I .input_register_mode = "none";
defparam \port_Out_03[6]~I .input_sync_reset = "none";
defparam \port_Out_03[6]~I .oe_async_reset = "none";
defparam \port_Out_03[6]~I .oe_power_up = "low";
defparam \port_Out_03[6]~I .oe_register_mode = "none";
defparam \port_Out_03[6]~I .oe_sync_reset = "none";
defparam \port_Out_03[6]~I .operation_mode = "output";
defparam \port_Out_03[6]~I .output_async_reset = "none";
defparam \port_Out_03[6]~I .output_power_up = "low";
defparam \port_Out_03[6]~I .output_register_mode = "none";
defparam \port_Out_03[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_03[7]~I (
	.datain(\port_Out_03[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_03[7]));
// synopsys translate_off
defparam \port_Out_03[7]~I .input_async_reset = "none";
defparam \port_Out_03[7]~I .input_power_up = "low";
defparam \port_Out_03[7]~I .input_register_mode = "none";
defparam \port_Out_03[7]~I .input_sync_reset = "none";
defparam \port_Out_03[7]~I .oe_async_reset = "none";
defparam \port_Out_03[7]~I .oe_power_up = "low";
defparam \port_Out_03[7]~I .oe_register_mode = "none";
defparam \port_Out_03[7]~I .oe_sync_reset = "none";
defparam \port_Out_03[7]~I .operation_mode = "output";
defparam \port_Out_03[7]~I .output_async_reset = "none";
defparam \port_Out_03[7]~I .output_power_up = "low";
defparam \port_Out_03[7]~I .output_register_mode = "none";
defparam \port_Out_03[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[0]~I (
	.datain(\port_Out_04[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[0]));
// synopsys translate_off
defparam \port_Out_04[0]~I .input_async_reset = "none";
defparam \port_Out_04[0]~I .input_power_up = "low";
defparam \port_Out_04[0]~I .input_register_mode = "none";
defparam \port_Out_04[0]~I .input_sync_reset = "none";
defparam \port_Out_04[0]~I .oe_async_reset = "none";
defparam \port_Out_04[0]~I .oe_power_up = "low";
defparam \port_Out_04[0]~I .oe_register_mode = "none";
defparam \port_Out_04[0]~I .oe_sync_reset = "none";
defparam \port_Out_04[0]~I .operation_mode = "output";
defparam \port_Out_04[0]~I .output_async_reset = "none";
defparam \port_Out_04[0]~I .output_power_up = "low";
defparam \port_Out_04[0]~I .output_register_mode = "none";
defparam \port_Out_04[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[1]~I (
	.datain(\port_Out_04[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[1]));
// synopsys translate_off
defparam \port_Out_04[1]~I .input_async_reset = "none";
defparam \port_Out_04[1]~I .input_power_up = "low";
defparam \port_Out_04[1]~I .input_register_mode = "none";
defparam \port_Out_04[1]~I .input_sync_reset = "none";
defparam \port_Out_04[1]~I .oe_async_reset = "none";
defparam \port_Out_04[1]~I .oe_power_up = "low";
defparam \port_Out_04[1]~I .oe_register_mode = "none";
defparam \port_Out_04[1]~I .oe_sync_reset = "none";
defparam \port_Out_04[1]~I .operation_mode = "output";
defparam \port_Out_04[1]~I .output_async_reset = "none";
defparam \port_Out_04[1]~I .output_power_up = "low";
defparam \port_Out_04[1]~I .output_register_mode = "none";
defparam \port_Out_04[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[2]~I (
	.datain(\port_Out_04[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[2]));
// synopsys translate_off
defparam \port_Out_04[2]~I .input_async_reset = "none";
defparam \port_Out_04[2]~I .input_power_up = "low";
defparam \port_Out_04[2]~I .input_register_mode = "none";
defparam \port_Out_04[2]~I .input_sync_reset = "none";
defparam \port_Out_04[2]~I .oe_async_reset = "none";
defparam \port_Out_04[2]~I .oe_power_up = "low";
defparam \port_Out_04[2]~I .oe_register_mode = "none";
defparam \port_Out_04[2]~I .oe_sync_reset = "none";
defparam \port_Out_04[2]~I .operation_mode = "output";
defparam \port_Out_04[2]~I .output_async_reset = "none";
defparam \port_Out_04[2]~I .output_power_up = "low";
defparam \port_Out_04[2]~I .output_register_mode = "none";
defparam \port_Out_04[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[3]~I (
	.datain(\port_Out_04[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[3]));
// synopsys translate_off
defparam \port_Out_04[3]~I .input_async_reset = "none";
defparam \port_Out_04[3]~I .input_power_up = "low";
defparam \port_Out_04[3]~I .input_register_mode = "none";
defparam \port_Out_04[3]~I .input_sync_reset = "none";
defparam \port_Out_04[3]~I .oe_async_reset = "none";
defparam \port_Out_04[3]~I .oe_power_up = "low";
defparam \port_Out_04[3]~I .oe_register_mode = "none";
defparam \port_Out_04[3]~I .oe_sync_reset = "none";
defparam \port_Out_04[3]~I .operation_mode = "output";
defparam \port_Out_04[3]~I .output_async_reset = "none";
defparam \port_Out_04[3]~I .output_power_up = "low";
defparam \port_Out_04[3]~I .output_register_mode = "none";
defparam \port_Out_04[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[4]~I (
	.datain(\port_Out_04[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[4]));
// synopsys translate_off
defparam \port_Out_04[4]~I .input_async_reset = "none";
defparam \port_Out_04[4]~I .input_power_up = "low";
defparam \port_Out_04[4]~I .input_register_mode = "none";
defparam \port_Out_04[4]~I .input_sync_reset = "none";
defparam \port_Out_04[4]~I .oe_async_reset = "none";
defparam \port_Out_04[4]~I .oe_power_up = "low";
defparam \port_Out_04[4]~I .oe_register_mode = "none";
defparam \port_Out_04[4]~I .oe_sync_reset = "none";
defparam \port_Out_04[4]~I .operation_mode = "output";
defparam \port_Out_04[4]~I .output_async_reset = "none";
defparam \port_Out_04[4]~I .output_power_up = "low";
defparam \port_Out_04[4]~I .output_register_mode = "none";
defparam \port_Out_04[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[5]~I (
	.datain(\port_Out_04[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[5]));
// synopsys translate_off
defparam \port_Out_04[5]~I .input_async_reset = "none";
defparam \port_Out_04[5]~I .input_power_up = "low";
defparam \port_Out_04[5]~I .input_register_mode = "none";
defparam \port_Out_04[5]~I .input_sync_reset = "none";
defparam \port_Out_04[5]~I .oe_async_reset = "none";
defparam \port_Out_04[5]~I .oe_power_up = "low";
defparam \port_Out_04[5]~I .oe_register_mode = "none";
defparam \port_Out_04[5]~I .oe_sync_reset = "none";
defparam \port_Out_04[5]~I .operation_mode = "output";
defparam \port_Out_04[5]~I .output_async_reset = "none";
defparam \port_Out_04[5]~I .output_power_up = "low";
defparam \port_Out_04[5]~I .output_register_mode = "none";
defparam \port_Out_04[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[6]~I (
	.datain(\port_Out_04[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[6]));
// synopsys translate_off
defparam \port_Out_04[6]~I .input_async_reset = "none";
defparam \port_Out_04[6]~I .input_power_up = "low";
defparam \port_Out_04[6]~I .input_register_mode = "none";
defparam \port_Out_04[6]~I .input_sync_reset = "none";
defparam \port_Out_04[6]~I .oe_async_reset = "none";
defparam \port_Out_04[6]~I .oe_power_up = "low";
defparam \port_Out_04[6]~I .oe_register_mode = "none";
defparam \port_Out_04[6]~I .oe_sync_reset = "none";
defparam \port_Out_04[6]~I .operation_mode = "output";
defparam \port_Out_04[6]~I .output_async_reset = "none";
defparam \port_Out_04[6]~I .output_power_up = "low";
defparam \port_Out_04[6]~I .output_register_mode = "none";
defparam \port_Out_04[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_04[7]~I (
	.datain(\port_Out_04[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_04[7]));
// synopsys translate_off
defparam \port_Out_04[7]~I .input_async_reset = "none";
defparam \port_Out_04[7]~I .input_power_up = "low";
defparam \port_Out_04[7]~I .input_register_mode = "none";
defparam \port_Out_04[7]~I .input_sync_reset = "none";
defparam \port_Out_04[7]~I .oe_async_reset = "none";
defparam \port_Out_04[7]~I .oe_power_up = "low";
defparam \port_Out_04[7]~I .oe_register_mode = "none";
defparam \port_Out_04[7]~I .oe_sync_reset = "none";
defparam \port_Out_04[7]~I .operation_mode = "output";
defparam \port_Out_04[7]~I .output_async_reset = "none";
defparam \port_Out_04[7]~I .output_power_up = "low";
defparam \port_Out_04[7]~I .output_register_mode = "none";
defparam \port_Out_04[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[0]~I (
	.datain(\port_Out_05[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[0]));
// synopsys translate_off
defparam \port_Out_05[0]~I .input_async_reset = "none";
defparam \port_Out_05[0]~I .input_power_up = "low";
defparam \port_Out_05[0]~I .input_register_mode = "none";
defparam \port_Out_05[0]~I .input_sync_reset = "none";
defparam \port_Out_05[0]~I .oe_async_reset = "none";
defparam \port_Out_05[0]~I .oe_power_up = "low";
defparam \port_Out_05[0]~I .oe_register_mode = "none";
defparam \port_Out_05[0]~I .oe_sync_reset = "none";
defparam \port_Out_05[0]~I .operation_mode = "output";
defparam \port_Out_05[0]~I .output_async_reset = "none";
defparam \port_Out_05[0]~I .output_power_up = "low";
defparam \port_Out_05[0]~I .output_register_mode = "none";
defparam \port_Out_05[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[1]~I (
	.datain(\port_Out_05[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[1]));
// synopsys translate_off
defparam \port_Out_05[1]~I .input_async_reset = "none";
defparam \port_Out_05[1]~I .input_power_up = "low";
defparam \port_Out_05[1]~I .input_register_mode = "none";
defparam \port_Out_05[1]~I .input_sync_reset = "none";
defparam \port_Out_05[1]~I .oe_async_reset = "none";
defparam \port_Out_05[1]~I .oe_power_up = "low";
defparam \port_Out_05[1]~I .oe_register_mode = "none";
defparam \port_Out_05[1]~I .oe_sync_reset = "none";
defparam \port_Out_05[1]~I .operation_mode = "output";
defparam \port_Out_05[1]~I .output_async_reset = "none";
defparam \port_Out_05[1]~I .output_power_up = "low";
defparam \port_Out_05[1]~I .output_register_mode = "none";
defparam \port_Out_05[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[2]~I (
	.datain(\port_Out_05[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[2]));
// synopsys translate_off
defparam \port_Out_05[2]~I .input_async_reset = "none";
defparam \port_Out_05[2]~I .input_power_up = "low";
defparam \port_Out_05[2]~I .input_register_mode = "none";
defparam \port_Out_05[2]~I .input_sync_reset = "none";
defparam \port_Out_05[2]~I .oe_async_reset = "none";
defparam \port_Out_05[2]~I .oe_power_up = "low";
defparam \port_Out_05[2]~I .oe_register_mode = "none";
defparam \port_Out_05[2]~I .oe_sync_reset = "none";
defparam \port_Out_05[2]~I .operation_mode = "output";
defparam \port_Out_05[2]~I .output_async_reset = "none";
defparam \port_Out_05[2]~I .output_power_up = "low";
defparam \port_Out_05[2]~I .output_register_mode = "none";
defparam \port_Out_05[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[3]~I (
	.datain(\port_Out_05[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[3]));
// synopsys translate_off
defparam \port_Out_05[3]~I .input_async_reset = "none";
defparam \port_Out_05[3]~I .input_power_up = "low";
defparam \port_Out_05[3]~I .input_register_mode = "none";
defparam \port_Out_05[3]~I .input_sync_reset = "none";
defparam \port_Out_05[3]~I .oe_async_reset = "none";
defparam \port_Out_05[3]~I .oe_power_up = "low";
defparam \port_Out_05[3]~I .oe_register_mode = "none";
defparam \port_Out_05[3]~I .oe_sync_reset = "none";
defparam \port_Out_05[3]~I .operation_mode = "output";
defparam \port_Out_05[3]~I .output_async_reset = "none";
defparam \port_Out_05[3]~I .output_power_up = "low";
defparam \port_Out_05[3]~I .output_register_mode = "none";
defparam \port_Out_05[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[4]~I (
	.datain(\port_Out_05[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[4]));
// synopsys translate_off
defparam \port_Out_05[4]~I .input_async_reset = "none";
defparam \port_Out_05[4]~I .input_power_up = "low";
defparam \port_Out_05[4]~I .input_register_mode = "none";
defparam \port_Out_05[4]~I .input_sync_reset = "none";
defparam \port_Out_05[4]~I .oe_async_reset = "none";
defparam \port_Out_05[4]~I .oe_power_up = "low";
defparam \port_Out_05[4]~I .oe_register_mode = "none";
defparam \port_Out_05[4]~I .oe_sync_reset = "none";
defparam \port_Out_05[4]~I .operation_mode = "output";
defparam \port_Out_05[4]~I .output_async_reset = "none";
defparam \port_Out_05[4]~I .output_power_up = "low";
defparam \port_Out_05[4]~I .output_register_mode = "none";
defparam \port_Out_05[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[5]~I (
	.datain(\port_Out_05[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[5]));
// synopsys translate_off
defparam \port_Out_05[5]~I .input_async_reset = "none";
defparam \port_Out_05[5]~I .input_power_up = "low";
defparam \port_Out_05[5]~I .input_register_mode = "none";
defparam \port_Out_05[5]~I .input_sync_reset = "none";
defparam \port_Out_05[5]~I .oe_async_reset = "none";
defparam \port_Out_05[5]~I .oe_power_up = "low";
defparam \port_Out_05[5]~I .oe_register_mode = "none";
defparam \port_Out_05[5]~I .oe_sync_reset = "none";
defparam \port_Out_05[5]~I .operation_mode = "output";
defparam \port_Out_05[5]~I .output_async_reset = "none";
defparam \port_Out_05[5]~I .output_power_up = "low";
defparam \port_Out_05[5]~I .output_register_mode = "none";
defparam \port_Out_05[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[6]~I (
	.datain(\port_Out_05[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[6]));
// synopsys translate_off
defparam \port_Out_05[6]~I .input_async_reset = "none";
defparam \port_Out_05[6]~I .input_power_up = "low";
defparam \port_Out_05[6]~I .input_register_mode = "none";
defparam \port_Out_05[6]~I .input_sync_reset = "none";
defparam \port_Out_05[6]~I .oe_async_reset = "none";
defparam \port_Out_05[6]~I .oe_power_up = "low";
defparam \port_Out_05[6]~I .oe_register_mode = "none";
defparam \port_Out_05[6]~I .oe_sync_reset = "none";
defparam \port_Out_05[6]~I .operation_mode = "output";
defparam \port_Out_05[6]~I .output_async_reset = "none";
defparam \port_Out_05[6]~I .output_power_up = "low";
defparam \port_Out_05[6]~I .output_register_mode = "none";
defparam \port_Out_05[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_05[7]~I (
	.datain(\port_Out_05[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_05[7]));
// synopsys translate_off
defparam \port_Out_05[7]~I .input_async_reset = "none";
defparam \port_Out_05[7]~I .input_power_up = "low";
defparam \port_Out_05[7]~I .input_register_mode = "none";
defparam \port_Out_05[7]~I .input_sync_reset = "none";
defparam \port_Out_05[7]~I .oe_async_reset = "none";
defparam \port_Out_05[7]~I .oe_power_up = "low";
defparam \port_Out_05[7]~I .oe_register_mode = "none";
defparam \port_Out_05[7]~I .oe_sync_reset = "none";
defparam \port_Out_05[7]~I .operation_mode = "output";
defparam \port_Out_05[7]~I .output_async_reset = "none";
defparam \port_Out_05[7]~I .output_power_up = "low";
defparam \port_Out_05[7]~I .output_register_mode = "none";
defparam \port_Out_05[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[0]~I (
	.datain(\port_Out_06[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[0]));
// synopsys translate_off
defparam \port_Out_06[0]~I .input_async_reset = "none";
defparam \port_Out_06[0]~I .input_power_up = "low";
defparam \port_Out_06[0]~I .input_register_mode = "none";
defparam \port_Out_06[0]~I .input_sync_reset = "none";
defparam \port_Out_06[0]~I .oe_async_reset = "none";
defparam \port_Out_06[0]~I .oe_power_up = "low";
defparam \port_Out_06[0]~I .oe_register_mode = "none";
defparam \port_Out_06[0]~I .oe_sync_reset = "none";
defparam \port_Out_06[0]~I .operation_mode = "output";
defparam \port_Out_06[0]~I .output_async_reset = "none";
defparam \port_Out_06[0]~I .output_power_up = "low";
defparam \port_Out_06[0]~I .output_register_mode = "none";
defparam \port_Out_06[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[1]~I (
	.datain(\port_Out_06[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[1]));
// synopsys translate_off
defparam \port_Out_06[1]~I .input_async_reset = "none";
defparam \port_Out_06[1]~I .input_power_up = "low";
defparam \port_Out_06[1]~I .input_register_mode = "none";
defparam \port_Out_06[1]~I .input_sync_reset = "none";
defparam \port_Out_06[1]~I .oe_async_reset = "none";
defparam \port_Out_06[1]~I .oe_power_up = "low";
defparam \port_Out_06[1]~I .oe_register_mode = "none";
defparam \port_Out_06[1]~I .oe_sync_reset = "none";
defparam \port_Out_06[1]~I .operation_mode = "output";
defparam \port_Out_06[1]~I .output_async_reset = "none";
defparam \port_Out_06[1]~I .output_power_up = "low";
defparam \port_Out_06[1]~I .output_register_mode = "none";
defparam \port_Out_06[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[2]~I (
	.datain(\port_Out_06[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[2]));
// synopsys translate_off
defparam \port_Out_06[2]~I .input_async_reset = "none";
defparam \port_Out_06[2]~I .input_power_up = "low";
defparam \port_Out_06[2]~I .input_register_mode = "none";
defparam \port_Out_06[2]~I .input_sync_reset = "none";
defparam \port_Out_06[2]~I .oe_async_reset = "none";
defparam \port_Out_06[2]~I .oe_power_up = "low";
defparam \port_Out_06[2]~I .oe_register_mode = "none";
defparam \port_Out_06[2]~I .oe_sync_reset = "none";
defparam \port_Out_06[2]~I .operation_mode = "output";
defparam \port_Out_06[2]~I .output_async_reset = "none";
defparam \port_Out_06[2]~I .output_power_up = "low";
defparam \port_Out_06[2]~I .output_register_mode = "none";
defparam \port_Out_06[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[3]~I (
	.datain(\port_Out_06[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[3]));
// synopsys translate_off
defparam \port_Out_06[3]~I .input_async_reset = "none";
defparam \port_Out_06[3]~I .input_power_up = "low";
defparam \port_Out_06[3]~I .input_register_mode = "none";
defparam \port_Out_06[3]~I .input_sync_reset = "none";
defparam \port_Out_06[3]~I .oe_async_reset = "none";
defparam \port_Out_06[3]~I .oe_power_up = "low";
defparam \port_Out_06[3]~I .oe_register_mode = "none";
defparam \port_Out_06[3]~I .oe_sync_reset = "none";
defparam \port_Out_06[3]~I .operation_mode = "output";
defparam \port_Out_06[3]~I .output_async_reset = "none";
defparam \port_Out_06[3]~I .output_power_up = "low";
defparam \port_Out_06[3]~I .output_register_mode = "none";
defparam \port_Out_06[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[4]~I (
	.datain(\port_Out_06[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[4]));
// synopsys translate_off
defparam \port_Out_06[4]~I .input_async_reset = "none";
defparam \port_Out_06[4]~I .input_power_up = "low";
defparam \port_Out_06[4]~I .input_register_mode = "none";
defparam \port_Out_06[4]~I .input_sync_reset = "none";
defparam \port_Out_06[4]~I .oe_async_reset = "none";
defparam \port_Out_06[4]~I .oe_power_up = "low";
defparam \port_Out_06[4]~I .oe_register_mode = "none";
defparam \port_Out_06[4]~I .oe_sync_reset = "none";
defparam \port_Out_06[4]~I .operation_mode = "output";
defparam \port_Out_06[4]~I .output_async_reset = "none";
defparam \port_Out_06[4]~I .output_power_up = "low";
defparam \port_Out_06[4]~I .output_register_mode = "none";
defparam \port_Out_06[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[5]~I (
	.datain(\port_Out_06[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[5]));
// synopsys translate_off
defparam \port_Out_06[5]~I .input_async_reset = "none";
defparam \port_Out_06[5]~I .input_power_up = "low";
defparam \port_Out_06[5]~I .input_register_mode = "none";
defparam \port_Out_06[5]~I .input_sync_reset = "none";
defparam \port_Out_06[5]~I .oe_async_reset = "none";
defparam \port_Out_06[5]~I .oe_power_up = "low";
defparam \port_Out_06[5]~I .oe_register_mode = "none";
defparam \port_Out_06[5]~I .oe_sync_reset = "none";
defparam \port_Out_06[5]~I .operation_mode = "output";
defparam \port_Out_06[5]~I .output_async_reset = "none";
defparam \port_Out_06[5]~I .output_power_up = "low";
defparam \port_Out_06[5]~I .output_register_mode = "none";
defparam \port_Out_06[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[6]~I (
	.datain(\port_Out_06[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[6]));
// synopsys translate_off
defparam \port_Out_06[6]~I .input_async_reset = "none";
defparam \port_Out_06[6]~I .input_power_up = "low";
defparam \port_Out_06[6]~I .input_register_mode = "none";
defparam \port_Out_06[6]~I .input_sync_reset = "none";
defparam \port_Out_06[6]~I .oe_async_reset = "none";
defparam \port_Out_06[6]~I .oe_power_up = "low";
defparam \port_Out_06[6]~I .oe_register_mode = "none";
defparam \port_Out_06[6]~I .oe_sync_reset = "none";
defparam \port_Out_06[6]~I .operation_mode = "output";
defparam \port_Out_06[6]~I .output_async_reset = "none";
defparam \port_Out_06[6]~I .output_power_up = "low";
defparam \port_Out_06[6]~I .output_register_mode = "none";
defparam \port_Out_06[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_06[7]~I (
	.datain(\port_Out_06[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_06[7]));
// synopsys translate_off
defparam \port_Out_06[7]~I .input_async_reset = "none";
defparam \port_Out_06[7]~I .input_power_up = "low";
defparam \port_Out_06[7]~I .input_register_mode = "none";
defparam \port_Out_06[7]~I .input_sync_reset = "none";
defparam \port_Out_06[7]~I .oe_async_reset = "none";
defparam \port_Out_06[7]~I .oe_power_up = "low";
defparam \port_Out_06[7]~I .oe_register_mode = "none";
defparam \port_Out_06[7]~I .oe_sync_reset = "none";
defparam \port_Out_06[7]~I .operation_mode = "output";
defparam \port_Out_06[7]~I .output_async_reset = "none";
defparam \port_Out_06[7]~I .output_power_up = "low";
defparam \port_Out_06[7]~I .output_register_mode = "none";
defparam \port_Out_06[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[0]~I (
	.datain(\port_Out_07[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[0]));
// synopsys translate_off
defparam \port_Out_07[0]~I .input_async_reset = "none";
defparam \port_Out_07[0]~I .input_power_up = "low";
defparam \port_Out_07[0]~I .input_register_mode = "none";
defparam \port_Out_07[0]~I .input_sync_reset = "none";
defparam \port_Out_07[0]~I .oe_async_reset = "none";
defparam \port_Out_07[0]~I .oe_power_up = "low";
defparam \port_Out_07[0]~I .oe_register_mode = "none";
defparam \port_Out_07[0]~I .oe_sync_reset = "none";
defparam \port_Out_07[0]~I .operation_mode = "output";
defparam \port_Out_07[0]~I .output_async_reset = "none";
defparam \port_Out_07[0]~I .output_power_up = "low";
defparam \port_Out_07[0]~I .output_register_mode = "none";
defparam \port_Out_07[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[1]~I (
	.datain(\port_Out_07[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[1]));
// synopsys translate_off
defparam \port_Out_07[1]~I .input_async_reset = "none";
defparam \port_Out_07[1]~I .input_power_up = "low";
defparam \port_Out_07[1]~I .input_register_mode = "none";
defparam \port_Out_07[1]~I .input_sync_reset = "none";
defparam \port_Out_07[1]~I .oe_async_reset = "none";
defparam \port_Out_07[1]~I .oe_power_up = "low";
defparam \port_Out_07[1]~I .oe_register_mode = "none";
defparam \port_Out_07[1]~I .oe_sync_reset = "none";
defparam \port_Out_07[1]~I .operation_mode = "output";
defparam \port_Out_07[1]~I .output_async_reset = "none";
defparam \port_Out_07[1]~I .output_power_up = "low";
defparam \port_Out_07[1]~I .output_register_mode = "none";
defparam \port_Out_07[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[2]~I (
	.datain(\port_Out_07[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[2]));
// synopsys translate_off
defparam \port_Out_07[2]~I .input_async_reset = "none";
defparam \port_Out_07[2]~I .input_power_up = "low";
defparam \port_Out_07[2]~I .input_register_mode = "none";
defparam \port_Out_07[2]~I .input_sync_reset = "none";
defparam \port_Out_07[2]~I .oe_async_reset = "none";
defparam \port_Out_07[2]~I .oe_power_up = "low";
defparam \port_Out_07[2]~I .oe_register_mode = "none";
defparam \port_Out_07[2]~I .oe_sync_reset = "none";
defparam \port_Out_07[2]~I .operation_mode = "output";
defparam \port_Out_07[2]~I .output_async_reset = "none";
defparam \port_Out_07[2]~I .output_power_up = "low";
defparam \port_Out_07[2]~I .output_register_mode = "none";
defparam \port_Out_07[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[3]~I (
	.datain(\port_Out_07[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[3]));
// synopsys translate_off
defparam \port_Out_07[3]~I .input_async_reset = "none";
defparam \port_Out_07[3]~I .input_power_up = "low";
defparam \port_Out_07[3]~I .input_register_mode = "none";
defparam \port_Out_07[3]~I .input_sync_reset = "none";
defparam \port_Out_07[3]~I .oe_async_reset = "none";
defparam \port_Out_07[3]~I .oe_power_up = "low";
defparam \port_Out_07[3]~I .oe_register_mode = "none";
defparam \port_Out_07[3]~I .oe_sync_reset = "none";
defparam \port_Out_07[3]~I .operation_mode = "output";
defparam \port_Out_07[3]~I .output_async_reset = "none";
defparam \port_Out_07[3]~I .output_power_up = "low";
defparam \port_Out_07[3]~I .output_register_mode = "none";
defparam \port_Out_07[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[4]~I (
	.datain(\port_Out_07[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[4]));
// synopsys translate_off
defparam \port_Out_07[4]~I .input_async_reset = "none";
defparam \port_Out_07[4]~I .input_power_up = "low";
defparam \port_Out_07[4]~I .input_register_mode = "none";
defparam \port_Out_07[4]~I .input_sync_reset = "none";
defparam \port_Out_07[4]~I .oe_async_reset = "none";
defparam \port_Out_07[4]~I .oe_power_up = "low";
defparam \port_Out_07[4]~I .oe_register_mode = "none";
defparam \port_Out_07[4]~I .oe_sync_reset = "none";
defparam \port_Out_07[4]~I .operation_mode = "output";
defparam \port_Out_07[4]~I .output_async_reset = "none";
defparam \port_Out_07[4]~I .output_power_up = "low";
defparam \port_Out_07[4]~I .output_register_mode = "none";
defparam \port_Out_07[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[5]~I (
	.datain(\port_Out_07[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[5]));
// synopsys translate_off
defparam \port_Out_07[5]~I .input_async_reset = "none";
defparam \port_Out_07[5]~I .input_power_up = "low";
defparam \port_Out_07[5]~I .input_register_mode = "none";
defparam \port_Out_07[5]~I .input_sync_reset = "none";
defparam \port_Out_07[5]~I .oe_async_reset = "none";
defparam \port_Out_07[5]~I .oe_power_up = "low";
defparam \port_Out_07[5]~I .oe_register_mode = "none";
defparam \port_Out_07[5]~I .oe_sync_reset = "none";
defparam \port_Out_07[5]~I .operation_mode = "output";
defparam \port_Out_07[5]~I .output_async_reset = "none";
defparam \port_Out_07[5]~I .output_power_up = "low";
defparam \port_Out_07[5]~I .output_register_mode = "none";
defparam \port_Out_07[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[6]~I (
	.datain(\port_Out_07[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[6]));
// synopsys translate_off
defparam \port_Out_07[6]~I .input_async_reset = "none";
defparam \port_Out_07[6]~I .input_power_up = "low";
defparam \port_Out_07[6]~I .input_register_mode = "none";
defparam \port_Out_07[6]~I .input_sync_reset = "none";
defparam \port_Out_07[6]~I .oe_async_reset = "none";
defparam \port_Out_07[6]~I .oe_power_up = "low";
defparam \port_Out_07[6]~I .oe_register_mode = "none";
defparam \port_Out_07[6]~I .oe_sync_reset = "none";
defparam \port_Out_07[6]~I .operation_mode = "output";
defparam \port_Out_07[6]~I .output_async_reset = "none";
defparam \port_Out_07[6]~I .output_power_up = "low";
defparam \port_Out_07[6]~I .output_register_mode = "none";
defparam \port_Out_07[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_07[7]~I (
	.datain(\port_Out_07[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_07[7]));
// synopsys translate_off
defparam \port_Out_07[7]~I .input_async_reset = "none";
defparam \port_Out_07[7]~I .input_power_up = "low";
defparam \port_Out_07[7]~I .input_register_mode = "none";
defparam \port_Out_07[7]~I .input_sync_reset = "none";
defparam \port_Out_07[7]~I .oe_async_reset = "none";
defparam \port_Out_07[7]~I .oe_power_up = "low";
defparam \port_Out_07[7]~I .oe_register_mode = "none";
defparam \port_Out_07[7]~I .oe_sync_reset = "none";
defparam \port_Out_07[7]~I .operation_mode = "output";
defparam \port_Out_07[7]~I .output_async_reset = "none";
defparam \port_Out_07[7]~I .output_power_up = "low";
defparam \port_Out_07[7]~I .output_register_mode = "none";
defparam \port_Out_07[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[0]~I (
	.datain(\port_Out_08[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[0]));
// synopsys translate_off
defparam \port_Out_08[0]~I .input_async_reset = "none";
defparam \port_Out_08[0]~I .input_power_up = "low";
defparam \port_Out_08[0]~I .input_register_mode = "none";
defparam \port_Out_08[0]~I .input_sync_reset = "none";
defparam \port_Out_08[0]~I .oe_async_reset = "none";
defparam \port_Out_08[0]~I .oe_power_up = "low";
defparam \port_Out_08[0]~I .oe_register_mode = "none";
defparam \port_Out_08[0]~I .oe_sync_reset = "none";
defparam \port_Out_08[0]~I .operation_mode = "output";
defparam \port_Out_08[0]~I .output_async_reset = "none";
defparam \port_Out_08[0]~I .output_power_up = "low";
defparam \port_Out_08[0]~I .output_register_mode = "none";
defparam \port_Out_08[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[1]~I (
	.datain(\port_Out_08[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[1]));
// synopsys translate_off
defparam \port_Out_08[1]~I .input_async_reset = "none";
defparam \port_Out_08[1]~I .input_power_up = "low";
defparam \port_Out_08[1]~I .input_register_mode = "none";
defparam \port_Out_08[1]~I .input_sync_reset = "none";
defparam \port_Out_08[1]~I .oe_async_reset = "none";
defparam \port_Out_08[1]~I .oe_power_up = "low";
defparam \port_Out_08[1]~I .oe_register_mode = "none";
defparam \port_Out_08[1]~I .oe_sync_reset = "none";
defparam \port_Out_08[1]~I .operation_mode = "output";
defparam \port_Out_08[1]~I .output_async_reset = "none";
defparam \port_Out_08[1]~I .output_power_up = "low";
defparam \port_Out_08[1]~I .output_register_mode = "none";
defparam \port_Out_08[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[2]~I (
	.datain(\port_Out_08[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[2]));
// synopsys translate_off
defparam \port_Out_08[2]~I .input_async_reset = "none";
defparam \port_Out_08[2]~I .input_power_up = "low";
defparam \port_Out_08[2]~I .input_register_mode = "none";
defparam \port_Out_08[2]~I .input_sync_reset = "none";
defparam \port_Out_08[2]~I .oe_async_reset = "none";
defparam \port_Out_08[2]~I .oe_power_up = "low";
defparam \port_Out_08[2]~I .oe_register_mode = "none";
defparam \port_Out_08[2]~I .oe_sync_reset = "none";
defparam \port_Out_08[2]~I .operation_mode = "output";
defparam \port_Out_08[2]~I .output_async_reset = "none";
defparam \port_Out_08[2]~I .output_power_up = "low";
defparam \port_Out_08[2]~I .output_register_mode = "none";
defparam \port_Out_08[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[3]~I (
	.datain(\port_Out_08[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[3]));
// synopsys translate_off
defparam \port_Out_08[3]~I .input_async_reset = "none";
defparam \port_Out_08[3]~I .input_power_up = "low";
defparam \port_Out_08[3]~I .input_register_mode = "none";
defparam \port_Out_08[3]~I .input_sync_reset = "none";
defparam \port_Out_08[3]~I .oe_async_reset = "none";
defparam \port_Out_08[3]~I .oe_power_up = "low";
defparam \port_Out_08[3]~I .oe_register_mode = "none";
defparam \port_Out_08[3]~I .oe_sync_reset = "none";
defparam \port_Out_08[3]~I .operation_mode = "output";
defparam \port_Out_08[3]~I .output_async_reset = "none";
defparam \port_Out_08[3]~I .output_power_up = "low";
defparam \port_Out_08[3]~I .output_register_mode = "none";
defparam \port_Out_08[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[4]~I (
	.datain(\port_Out_08[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[4]));
// synopsys translate_off
defparam \port_Out_08[4]~I .input_async_reset = "none";
defparam \port_Out_08[4]~I .input_power_up = "low";
defparam \port_Out_08[4]~I .input_register_mode = "none";
defparam \port_Out_08[4]~I .input_sync_reset = "none";
defparam \port_Out_08[4]~I .oe_async_reset = "none";
defparam \port_Out_08[4]~I .oe_power_up = "low";
defparam \port_Out_08[4]~I .oe_register_mode = "none";
defparam \port_Out_08[4]~I .oe_sync_reset = "none";
defparam \port_Out_08[4]~I .operation_mode = "output";
defparam \port_Out_08[4]~I .output_async_reset = "none";
defparam \port_Out_08[4]~I .output_power_up = "low";
defparam \port_Out_08[4]~I .output_register_mode = "none";
defparam \port_Out_08[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[5]~I (
	.datain(\port_Out_08[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[5]));
// synopsys translate_off
defparam \port_Out_08[5]~I .input_async_reset = "none";
defparam \port_Out_08[5]~I .input_power_up = "low";
defparam \port_Out_08[5]~I .input_register_mode = "none";
defparam \port_Out_08[5]~I .input_sync_reset = "none";
defparam \port_Out_08[5]~I .oe_async_reset = "none";
defparam \port_Out_08[5]~I .oe_power_up = "low";
defparam \port_Out_08[5]~I .oe_register_mode = "none";
defparam \port_Out_08[5]~I .oe_sync_reset = "none";
defparam \port_Out_08[5]~I .operation_mode = "output";
defparam \port_Out_08[5]~I .output_async_reset = "none";
defparam \port_Out_08[5]~I .output_power_up = "low";
defparam \port_Out_08[5]~I .output_register_mode = "none";
defparam \port_Out_08[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[6]~I (
	.datain(\port_Out_08[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[6]));
// synopsys translate_off
defparam \port_Out_08[6]~I .input_async_reset = "none";
defparam \port_Out_08[6]~I .input_power_up = "low";
defparam \port_Out_08[6]~I .input_register_mode = "none";
defparam \port_Out_08[6]~I .input_sync_reset = "none";
defparam \port_Out_08[6]~I .oe_async_reset = "none";
defparam \port_Out_08[6]~I .oe_power_up = "low";
defparam \port_Out_08[6]~I .oe_register_mode = "none";
defparam \port_Out_08[6]~I .oe_sync_reset = "none";
defparam \port_Out_08[6]~I .operation_mode = "output";
defparam \port_Out_08[6]~I .output_async_reset = "none";
defparam \port_Out_08[6]~I .output_power_up = "low";
defparam \port_Out_08[6]~I .output_register_mode = "none";
defparam \port_Out_08[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_08[7]~I (
	.datain(\port_Out_08[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_08[7]));
// synopsys translate_off
defparam \port_Out_08[7]~I .input_async_reset = "none";
defparam \port_Out_08[7]~I .input_power_up = "low";
defparam \port_Out_08[7]~I .input_register_mode = "none";
defparam \port_Out_08[7]~I .input_sync_reset = "none";
defparam \port_Out_08[7]~I .oe_async_reset = "none";
defparam \port_Out_08[7]~I .oe_power_up = "low";
defparam \port_Out_08[7]~I .oe_register_mode = "none";
defparam \port_Out_08[7]~I .oe_sync_reset = "none";
defparam \port_Out_08[7]~I .operation_mode = "output";
defparam \port_Out_08[7]~I .output_async_reset = "none";
defparam \port_Out_08[7]~I .output_power_up = "low";
defparam \port_Out_08[7]~I .output_register_mode = "none";
defparam \port_Out_08[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[0]~I (
	.datain(\port_Out_09[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[0]));
// synopsys translate_off
defparam \port_Out_09[0]~I .input_async_reset = "none";
defparam \port_Out_09[0]~I .input_power_up = "low";
defparam \port_Out_09[0]~I .input_register_mode = "none";
defparam \port_Out_09[0]~I .input_sync_reset = "none";
defparam \port_Out_09[0]~I .oe_async_reset = "none";
defparam \port_Out_09[0]~I .oe_power_up = "low";
defparam \port_Out_09[0]~I .oe_register_mode = "none";
defparam \port_Out_09[0]~I .oe_sync_reset = "none";
defparam \port_Out_09[0]~I .operation_mode = "output";
defparam \port_Out_09[0]~I .output_async_reset = "none";
defparam \port_Out_09[0]~I .output_power_up = "low";
defparam \port_Out_09[0]~I .output_register_mode = "none";
defparam \port_Out_09[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[1]~I (
	.datain(\port_Out_09[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[1]));
// synopsys translate_off
defparam \port_Out_09[1]~I .input_async_reset = "none";
defparam \port_Out_09[1]~I .input_power_up = "low";
defparam \port_Out_09[1]~I .input_register_mode = "none";
defparam \port_Out_09[1]~I .input_sync_reset = "none";
defparam \port_Out_09[1]~I .oe_async_reset = "none";
defparam \port_Out_09[1]~I .oe_power_up = "low";
defparam \port_Out_09[1]~I .oe_register_mode = "none";
defparam \port_Out_09[1]~I .oe_sync_reset = "none";
defparam \port_Out_09[1]~I .operation_mode = "output";
defparam \port_Out_09[1]~I .output_async_reset = "none";
defparam \port_Out_09[1]~I .output_power_up = "low";
defparam \port_Out_09[1]~I .output_register_mode = "none";
defparam \port_Out_09[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[2]~I (
	.datain(\port_Out_09[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[2]));
// synopsys translate_off
defparam \port_Out_09[2]~I .input_async_reset = "none";
defparam \port_Out_09[2]~I .input_power_up = "low";
defparam \port_Out_09[2]~I .input_register_mode = "none";
defparam \port_Out_09[2]~I .input_sync_reset = "none";
defparam \port_Out_09[2]~I .oe_async_reset = "none";
defparam \port_Out_09[2]~I .oe_power_up = "low";
defparam \port_Out_09[2]~I .oe_register_mode = "none";
defparam \port_Out_09[2]~I .oe_sync_reset = "none";
defparam \port_Out_09[2]~I .operation_mode = "output";
defparam \port_Out_09[2]~I .output_async_reset = "none";
defparam \port_Out_09[2]~I .output_power_up = "low";
defparam \port_Out_09[2]~I .output_register_mode = "none";
defparam \port_Out_09[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[3]~I (
	.datain(\port_Out_09[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[3]));
// synopsys translate_off
defparam \port_Out_09[3]~I .input_async_reset = "none";
defparam \port_Out_09[3]~I .input_power_up = "low";
defparam \port_Out_09[3]~I .input_register_mode = "none";
defparam \port_Out_09[3]~I .input_sync_reset = "none";
defparam \port_Out_09[3]~I .oe_async_reset = "none";
defparam \port_Out_09[3]~I .oe_power_up = "low";
defparam \port_Out_09[3]~I .oe_register_mode = "none";
defparam \port_Out_09[3]~I .oe_sync_reset = "none";
defparam \port_Out_09[3]~I .operation_mode = "output";
defparam \port_Out_09[3]~I .output_async_reset = "none";
defparam \port_Out_09[3]~I .output_power_up = "low";
defparam \port_Out_09[3]~I .output_register_mode = "none";
defparam \port_Out_09[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[4]~I (
	.datain(\port_Out_09[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[4]));
// synopsys translate_off
defparam \port_Out_09[4]~I .input_async_reset = "none";
defparam \port_Out_09[4]~I .input_power_up = "low";
defparam \port_Out_09[4]~I .input_register_mode = "none";
defparam \port_Out_09[4]~I .input_sync_reset = "none";
defparam \port_Out_09[4]~I .oe_async_reset = "none";
defparam \port_Out_09[4]~I .oe_power_up = "low";
defparam \port_Out_09[4]~I .oe_register_mode = "none";
defparam \port_Out_09[4]~I .oe_sync_reset = "none";
defparam \port_Out_09[4]~I .operation_mode = "output";
defparam \port_Out_09[4]~I .output_async_reset = "none";
defparam \port_Out_09[4]~I .output_power_up = "low";
defparam \port_Out_09[4]~I .output_register_mode = "none";
defparam \port_Out_09[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[5]~I (
	.datain(\port_Out_09[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[5]));
// synopsys translate_off
defparam \port_Out_09[5]~I .input_async_reset = "none";
defparam \port_Out_09[5]~I .input_power_up = "low";
defparam \port_Out_09[5]~I .input_register_mode = "none";
defparam \port_Out_09[5]~I .input_sync_reset = "none";
defparam \port_Out_09[5]~I .oe_async_reset = "none";
defparam \port_Out_09[5]~I .oe_power_up = "low";
defparam \port_Out_09[5]~I .oe_register_mode = "none";
defparam \port_Out_09[5]~I .oe_sync_reset = "none";
defparam \port_Out_09[5]~I .operation_mode = "output";
defparam \port_Out_09[5]~I .output_async_reset = "none";
defparam \port_Out_09[5]~I .output_power_up = "low";
defparam \port_Out_09[5]~I .output_register_mode = "none";
defparam \port_Out_09[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[6]~I (
	.datain(\port_Out_09[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[6]));
// synopsys translate_off
defparam \port_Out_09[6]~I .input_async_reset = "none";
defparam \port_Out_09[6]~I .input_power_up = "low";
defparam \port_Out_09[6]~I .input_register_mode = "none";
defparam \port_Out_09[6]~I .input_sync_reset = "none";
defparam \port_Out_09[6]~I .oe_async_reset = "none";
defparam \port_Out_09[6]~I .oe_power_up = "low";
defparam \port_Out_09[6]~I .oe_register_mode = "none";
defparam \port_Out_09[6]~I .oe_sync_reset = "none";
defparam \port_Out_09[6]~I .operation_mode = "output";
defparam \port_Out_09[6]~I .output_async_reset = "none";
defparam \port_Out_09[6]~I .output_power_up = "low";
defparam \port_Out_09[6]~I .output_register_mode = "none";
defparam \port_Out_09[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_09[7]~I (
	.datain(\port_Out_09[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_09[7]));
// synopsys translate_off
defparam \port_Out_09[7]~I .input_async_reset = "none";
defparam \port_Out_09[7]~I .input_power_up = "low";
defparam \port_Out_09[7]~I .input_register_mode = "none";
defparam \port_Out_09[7]~I .input_sync_reset = "none";
defparam \port_Out_09[7]~I .oe_async_reset = "none";
defparam \port_Out_09[7]~I .oe_power_up = "low";
defparam \port_Out_09[7]~I .oe_register_mode = "none";
defparam \port_Out_09[7]~I .oe_sync_reset = "none";
defparam \port_Out_09[7]~I .operation_mode = "output";
defparam \port_Out_09[7]~I .output_async_reset = "none";
defparam \port_Out_09[7]~I .output_power_up = "low";
defparam \port_Out_09[7]~I .output_register_mode = "none";
defparam \port_Out_09[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[0]~I (
	.datain(\port_Out_10[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[0]));
// synopsys translate_off
defparam \port_Out_10[0]~I .input_async_reset = "none";
defparam \port_Out_10[0]~I .input_power_up = "low";
defparam \port_Out_10[0]~I .input_register_mode = "none";
defparam \port_Out_10[0]~I .input_sync_reset = "none";
defparam \port_Out_10[0]~I .oe_async_reset = "none";
defparam \port_Out_10[0]~I .oe_power_up = "low";
defparam \port_Out_10[0]~I .oe_register_mode = "none";
defparam \port_Out_10[0]~I .oe_sync_reset = "none";
defparam \port_Out_10[0]~I .operation_mode = "output";
defparam \port_Out_10[0]~I .output_async_reset = "none";
defparam \port_Out_10[0]~I .output_power_up = "low";
defparam \port_Out_10[0]~I .output_register_mode = "none";
defparam \port_Out_10[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[1]~I (
	.datain(\port_Out_10[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[1]));
// synopsys translate_off
defparam \port_Out_10[1]~I .input_async_reset = "none";
defparam \port_Out_10[1]~I .input_power_up = "low";
defparam \port_Out_10[1]~I .input_register_mode = "none";
defparam \port_Out_10[1]~I .input_sync_reset = "none";
defparam \port_Out_10[1]~I .oe_async_reset = "none";
defparam \port_Out_10[1]~I .oe_power_up = "low";
defparam \port_Out_10[1]~I .oe_register_mode = "none";
defparam \port_Out_10[1]~I .oe_sync_reset = "none";
defparam \port_Out_10[1]~I .operation_mode = "output";
defparam \port_Out_10[1]~I .output_async_reset = "none";
defparam \port_Out_10[1]~I .output_power_up = "low";
defparam \port_Out_10[1]~I .output_register_mode = "none";
defparam \port_Out_10[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[2]~I (
	.datain(\port_Out_10[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[2]));
// synopsys translate_off
defparam \port_Out_10[2]~I .input_async_reset = "none";
defparam \port_Out_10[2]~I .input_power_up = "low";
defparam \port_Out_10[2]~I .input_register_mode = "none";
defparam \port_Out_10[2]~I .input_sync_reset = "none";
defparam \port_Out_10[2]~I .oe_async_reset = "none";
defparam \port_Out_10[2]~I .oe_power_up = "low";
defparam \port_Out_10[2]~I .oe_register_mode = "none";
defparam \port_Out_10[2]~I .oe_sync_reset = "none";
defparam \port_Out_10[2]~I .operation_mode = "output";
defparam \port_Out_10[2]~I .output_async_reset = "none";
defparam \port_Out_10[2]~I .output_power_up = "low";
defparam \port_Out_10[2]~I .output_register_mode = "none";
defparam \port_Out_10[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[3]~I (
	.datain(\port_Out_10[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[3]));
// synopsys translate_off
defparam \port_Out_10[3]~I .input_async_reset = "none";
defparam \port_Out_10[3]~I .input_power_up = "low";
defparam \port_Out_10[3]~I .input_register_mode = "none";
defparam \port_Out_10[3]~I .input_sync_reset = "none";
defparam \port_Out_10[3]~I .oe_async_reset = "none";
defparam \port_Out_10[3]~I .oe_power_up = "low";
defparam \port_Out_10[3]~I .oe_register_mode = "none";
defparam \port_Out_10[3]~I .oe_sync_reset = "none";
defparam \port_Out_10[3]~I .operation_mode = "output";
defparam \port_Out_10[3]~I .output_async_reset = "none";
defparam \port_Out_10[3]~I .output_power_up = "low";
defparam \port_Out_10[3]~I .output_register_mode = "none";
defparam \port_Out_10[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[4]~I (
	.datain(\port_Out_10[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[4]));
// synopsys translate_off
defparam \port_Out_10[4]~I .input_async_reset = "none";
defparam \port_Out_10[4]~I .input_power_up = "low";
defparam \port_Out_10[4]~I .input_register_mode = "none";
defparam \port_Out_10[4]~I .input_sync_reset = "none";
defparam \port_Out_10[4]~I .oe_async_reset = "none";
defparam \port_Out_10[4]~I .oe_power_up = "low";
defparam \port_Out_10[4]~I .oe_register_mode = "none";
defparam \port_Out_10[4]~I .oe_sync_reset = "none";
defparam \port_Out_10[4]~I .operation_mode = "output";
defparam \port_Out_10[4]~I .output_async_reset = "none";
defparam \port_Out_10[4]~I .output_power_up = "low";
defparam \port_Out_10[4]~I .output_register_mode = "none";
defparam \port_Out_10[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[5]~I (
	.datain(\port_Out_10[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[5]));
// synopsys translate_off
defparam \port_Out_10[5]~I .input_async_reset = "none";
defparam \port_Out_10[5]~I .input_power_up = "low";
defparam \port_Out_10[5]~I .input_register_mode = "none";
defparam \port_Out_10[5]~I .input_sync_reset = "none";
defparam \port_Out_10[5]~I .oe_async_reset = "none";
defparam \port_Out_10[5]~I .oe_power_up = "low";
defparam \port_Out_10[5]~I .oe_register_mode = "none";
defparam \port_Out_10[5]~I .oe_sync_reset = "none";
defparam \port_Out_10[5]~I .operation_mode = "output";
defparam \port_Out_10[5]~I .output_async_reset = "none";
defparam \port_Out_10[5]~I .output_power_up = "low";
defparam \port_Out_10[5]~I .output_register_mode = "none";
defparam \port_Out_10[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[6]~I (
	.datain(\port_Out_10[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[6]));
// synopsys translate_off
defparam \port_Out_10[6]~I .input_async_reset = "none";
defparam \port_Out_10[6]~I .input_power_up = "low";
defparam \port_Out_10[6]~I .input_register_mode = "none";
defparam \port_Out_10[6]~I .input_sync_reset = "none";
defparam \port_Out_10[6]~I .oe_async_reset = "none";
defparam \port_Out_10[6]~I .oe_power_up = "low";
defparam \port_Out_10[6]~I .oe_register_mode = "none";
defparam \port_Out_10[6]~I .oe_sync_reset = "none";
defparam \port_Out_10[6]~I .operation_mode = "output";
defparam \port_Out_10[6]~I .output_async_reset = "none";
defparam \port_Out_10[6]~I .output_power_up = "low";
defparam \port_Out_10[6]~I .output_register_mode = "none";
defparam \port_Out_10[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_10[7]~I (
	.datain(\port_Out_10[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_10[7]));
// synopsys translate_off
defparam \port_Out_10[7]~I .input_async_reset = "none";
defparam \port_Out_10[7]~I .input_power_up = "low";
defparam \port_Out_10[7]~I .input_register_mode = "none";
defparam \port_Out_10[7]~I .input_sync_reset = "none";
defparam \port_Out_10[7]~I .oe_async_reset = "none";
defparam \port_Out_10[7]~I .oe_power_up = "low";
defparam \port_Out_10[7]~I .oe_register_mode = "none";
defparam \port_Out_10[7]~I .oe_sync_reset = "none";
defparam \port_Out_10[7]~I .operation_mode = "output";
defparam \port_Out_10[7]~I .output_async_reset = "none";
defparam \port_Out_10[7]~I .output_power_up = "low";
defparam \port_Out_10[7]~I .output_register_mode = "none";
defparam \port_Out_10[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[0]~I (
	.datain(\port_Out_11[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[0]));
// synopsys translate_off
defparam \port_Out_11[0]~I .input_async_reset = "none";
defparam \port_Out_11[0]~I .input_power_up = "low";
defparam \port_Out_11[0]~I .input_register_mode = "none";
defparam \port_Out_11[0]~I .input_sync_reset = "none";
defparam \port_Out_11[0]~I .oe_async_reset = "none";
defparam \port_Out_11[0]~I .oe_power_up = "low";
defparam \port_Out_11[0]~I .oe_register_mode = "none";
defparam \port_Out_11[0]~I .oe_sync_reset = "none";
defparam \port_Out_11[0]~I .operation_mode = "output";
defparam \port_Out_11[0]~I .output_async_reset = "none";
defparam \port_Out_11[0]~I .output_power_up = "low";
defparam \port_Out_11[0]~I .output_register_mode = "none";
defparam \port_Out_11[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[1]~I (
	.datain(\port_Out_11[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[1]));
// synopsys translate_off
defparam \port_Out_11[1]~I .input_async_reset = "none";
defparam \port_Out_11[1]~I .input_power_up = "low";
defparam \port_Out_11[1]~I .input_register_mode = "none";
defparam \port_Out_11[1]~I .input_sync_reset = "none";
defparam \port_Out_11[1]~I .oe_async_reset = "none";
defparam \port_Out_11[1]~I .oe_power_up = "low";
defparam \port_Out_11[1]~I .oe_register_mode = "none";
defparam \port_Out_11[1]~I .oe_sync_reset = "none";
defparam \port_Out_11[1]~I .operation_mode = "output";
defparam \port_Out_11[1]~I .output_async_reset = "none";
defparam \port_Out_11[1]~I .output_power_up = "low";
defparam \port_Out_11[1]~I .output_register_mode = "none";
defparam \port_Out_11[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[2]~I (
	.datain(\port_Out_11[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[2]));
// synopsys translate_off
defparam \port_Out_11[2]~I .input_async_reset = "none";
defparam \port_Out_11[2]~I .input_power_up = "low";
defparam \port_Out_11[2]~I .input_register_mode = "none";
defparam \port_Out_11[2]~I .input_sync_reset = "none";
defparam \port_Out_11[2]~I .oe_async_reset = "none";
defparam \port_Out_11[2]~I .oe_power_up = "low";
defparam \port_Out_11[2]~I .oe_register_mode = "none";
defparam \port_Out_11[2]~I .oe_sync_reset = "none";
defparam \port_Out_11[2]~I .operation_mode = "output";
defparam \port_Out_11[2]~I .output_async_reset = "none";
defparam \port_Out_11[2]~I .output_power_up = "low";
defparam \port_Out_11[2]~I .output_register_mode = "none";
defparam \port_Out_11[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[3]~I (
	.datain(\port_Out_11[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[3]));
// synopsys translate_off
defparam \port_Out_11[3]~I .input_async_reset = "none";
defparam \port_Out_11[3]~I .input_power_up = "low";
defparam \port_Out_11[3]~I .input_register_mode = "none";
defparam \port_Out_11[3]~I .input_sync_reset = "none";
defparam \port_Out_11[3]~I .oe_async_reset = "none";
defparam \port_Out_11[3]~I .oe_power_up = "low";
defparam \port_Out_11[3]~I .oe_register_mode = "none";
defparam \port_Out_11[3]~I .oe_sync_reset = "none";
defparam \port_Out_11[3]~I .operation_mode = "output";
defparam \port_Out_11[3]~I .output_async_reset = "none";
defparam \port_Out_11[3]~I .output_power_up = "low";
defparam \port_Out_11[3]~I .output_register_mode = "none";
defparam \port_Out_11[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[4]~I (
	.datain(\port_Out_11[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[4]));
// synopsys translate_off
defparam \port_Out_11[4]~I .input_async_reset = "none";
defparam \port_Out_11[4]~I .input_power_up = "low";
defparam \port_Out_11[4]~I .input_register_mode = "none";
defparam \port_Out_11[4]~I .input_sync_reset = "none";
defparam \port_Out_11[4]~I .oe_async_reset = "none";
defparam \port_Out_11[4]~I .oe_power_up = "low";
defparam \port_Out_11[4]~I .oe_register_mode = "none";
defparam \port_Out_11[4]~I .oe_sync_reset = "none";
defparam \port_Out_11[4]~I .operation_mode = "output";
defparam \port_Out_11[4]~I .output_async_reset = "none";
defparam \port_Out_11[4]~I .output_power_up = "low";
defparam \port_Out_11[4]~I .output_register_mode = "none";
defparam \port_Out_11[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[5]~I (
	.datain(\port_Out_11[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[5]));
// synopsys translate_off
defparam \port_Out_11[5]~I .input_async_reset = "none";
defparam \port_Out_11[5]~I .input_power_up = "low";
defparam \port_Out_11[5]~I .input_register_mode = "none";
defparam \port_Out_11[5]~I .input_sync_reset = "none";
defparam \port_Out_11[5]~I .oe_async_reset = "none";
defparam \port_Out_11[5]~I .oe_power_up = "low";
defparam \port_Out_11[5]~I .oe_register_mode = "none";
defparam \port_Out_11[5]~I .oe_sync_reset = "none";
defparam \port_Out_11[5]~I .operation_mode = "output";
defparam \port_Out_11[5]~I .output_async_reset = "none";
defparam \port_Out_11[5]~I .output_power_up = "low";
defparam \port_Out_11[5]~I .output_register_mode = "none";
defparam \port_Out_11[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[6]~I (
	.datain(\port_Out_11[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[6]));
// synopsys translate_off
defparam \port_Out_11[6]~I .input_async_reset = "none";
defparam \port_Out_11[6]~I .input_power_up = "low";
defparam \port_Out_11[6]~I .input_register_mode = "none";
defparam \port_Out_11[6]~I .input_sync_reset = "none";
defparam \port_Out_11[6]~I .oe_async_reset = "none";
defparam \port_Out_11[6]~I .oe_power_up = "low";
defparam \port_Out_11[6]~I .oe_register_mode = "none";
defparam \port_Out_11[6]~I .oe_sync_reset = "none";
defparam \port_Out_11[6]~I .operation_mode = "output";
defparam \port_Out_11[6]~I .output_async_reset = "none";
defparam \port_Out_11[6]~I .output_power_up = "low";
defparam \port_Out_11[6]~I .output_register_mode = "none";
defparam \port_Out_11[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_11[7]~I (
	.datain(\port_Out_11[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_11[7]));
// synopsys translate_off
defparam \port_Out_11[7]~I .input_async_reset = "none";
defparam \port_Out_11[7]~I .input_power_up = "low";
defparam \port_Out_11[7]~I .input_register_mode = "none";
defparam \port_Out_11[7]~I .input_sync_reset = "none";
defparam \port_Out_11[7]~I .oe_async_reset = "none";
defparam \port_Out_11[7]~I .oe_power_up = "low";
defparam \port_Out_11[7]~I .oe_register_mode = "none";
defparam \port_Out_11[7]~I .oe_sync_reset = "none";
defparam \port_Out_11[7]~I .operation_mode = "output";
defparam \port_Out_11[7]~I .output_async_reset = "none";
defparam \port_Out_11[7]~I .output_power_up = "low";
defparam \port_Out_11[7]~I .output_register_mode = "none";
defparam \port_Out_11[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[0]~I (
	.datain(\port_Out_12[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[0]));
// synopsys translate_off
defparam \port_Out_12[0]~I .input_async_reset = "none";
defparam \port_Out_12[0]~I .input_power_up = "low";
defparam \port_Out_12[0]~I .input_register_mode = "none";
defparam \port_Out_12[0]~I .input_sync_reset = "none";
defparam \port_Out_12[0]~I .oe_async_reset = "none";
defparam \port_Out_12[0]~I .oe_power_up = "low";
defparam \port_Out_12[0]~I .oe_register_mode = "none";
defparam \port_Out_12[0]~I .oe_sync_reset = "none";
defparam \port_Out_12[0]~I .operation_mode = "output";
defparam \port_Out_12[0]~I .output_async_reset = "none";
defparam \port_Out_12[0]~I .output_power_up = "low";
defparam \port_Out_12[0]~I .output_register_mode = "none";
defparam \port_Out_12[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[1]~I (
	.datain(\port_Out_12[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[1]));
// synopsys translate_off
defparam \port_Out_12[1]~I .input_async_reset = "none";
defparam \port_Out_12[1]~I .input_power_up = "low";
defparam \port_Out_12[1]~I .input_register_mode = "none";
defparam \port_Out_12[1]~I .input_sync_reset = "none";
defparam \port_Out_12[1]~I .oe_async_reset = "none";
defparam \port_Out_12[1]~I .oe_power_up = "low";
defparam \port_Out_12[1]~I .oe_register_mode = "none";
defparam \port_Out_12[1]~I .oe_sync_reset = "none";
defparam \port_Out_12[1]~I .operation_mode = "output";
defparam \port_Out_12[1]~I .output_async_reset = "none";
defparam \port_Out_12[1]~I .output_power_up = "low";
defparam \port_Out_12[1]~I .output_register_mode = "none";
defparam \port_Out_12[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[2]~I (
	.datain(\port_Out_12[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[2]));
// synopsys translate_off
defparam \port_Out_12[2]~I .input_async_reset = "none";
defparam \port_Out_12[2]~I .input_power_up = "low";
defparam \port_Out_12[2]~I .input_register_mode = "none";
defparam \port_Out_12[2]~I .input_sync_reset = "none";
defparam \port_Out_12[2]~I .oe_async_reset = "none";
defparam \port_Out_12[2]~I .oe_power_up = "low";
defparam \port_Out_12[2]~I .oe_register_mode = "none";
defparam \port_Out_12[2]~I .oe_sync_reset = "none";
defparam \port_Out_12[2]~I .operation_mode = "output";
defparam \port_Out_12[2]~I .output_async_reset = "none";
defparam \port_Out_12[2]~I .output_power_up = "low";
defparam \port_Out_12[2]~I .output_register_mode = "none";
defparam \port_Out_12[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[3]~I (
	.datain(\port_Out_12[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[3]));
// synopsys translate_off
defparam \port_Out_12[3]~I .input_async_reset = "none";
defparam \port_Out_12[3]~I .input_power_up = "low";
defparam \port_Out_12[3]~I .input_register_mode = "none";
defparam \port_Out_12[3]~I .input_sync_reset = "none";
defparam \port_Out_12[3]~I .oe_async_reset = "none";
defparam \port_Out_12[3]~I .oe_power_up = "low";
defparam \port_Out_12[3]~I .oe_register_mode = "none";
defparam \port_Out_12[3]~I .oe_sync_reset = "none";
defparam \port_Out_12[3]~I .operation_mode = "output";
defparam \port_Out_12[3]~I .output_async_reset = "none";
defparam \port_Out_12[3]~I .output_power_up = "low";
defparam \port_Out_12[3]~I .output_register_mode = "none";
defparam \port_Out_12[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[4]~I (
	.datain(\port_Out_12[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[4]));
// synopsys translate_off
defparam \port_Out_12[4]~I .input_async_reset = "none";
defparam \port_Out_12[4]~I .input_power_up = "low";
defparam \port_Out_12[4]~I .input_register_mode = "none";
defparam \port_Out_12[4]~I .input_sync_reset = "none";
defparam \port_Out_12[4]~I .oe_async_reset = "none";
defparam \port_Out_12[4]~I .oe_power_up = "low";
defparam \port_Out_12[4]~I .oe_register_mode = "none";
defparam \port_Out_12[4]~I .oe_sync_reset = "none";
defparam \port_Out_12[4]~I .operation_mode = "output";
defparam \port_Out_12[4]~I .output_async_reset = "none";
defparam \port_Out_12[4]~I .output_power_up = "low";
defparam \port_Out_12[4]~I .output_register_mode = "none";
defparam \port_Out_12[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[5]~I (
	.datain(\port_Out_12[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[5]));
// synopsys translate_off
defparam \port_Out_12[5]~I .input_async_reset = "none";
defparam \port_Out_12[5]~I .input_power_up = "low";
defparam \port_Out_12[5]~I .input_register_mode = "none";
defparam \port_Out_12[5]~I .input_sync_reset = "none";
defparam \port_Out_12[5]~I .oe_async_reset = "none";
defparam \port_Out_12[5]~I .oe_power_up = "low";
defparam \port_Out_12[5]~I .oe_register_mode = "none";
defparam \port_Out_12[5]~I .oe_sync_reset = "none";
defparam \port_Out_12[5]~I .operation_mode = "output";
defparam \port_Out_12[5]~I .output_async_reset = "none";
defparam \port_Out_12[5]~I .output_power_up = "low";
defparam \port_Out_12[5]~I .output_register_mode = "none";
defparam \port_Out_12[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[6]~I (
	.datain(\port_Out_12[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[6]));
// synopsys translate_off
defparam \port_Out_12[6]~I .input_async_reset = "none";
defparam \port_Out_12[6]~I .input_power_up = "low";
defparam \port_Out_12[6]~I .input_register_mode = "none";
defparam \port_Out_12[6]~I .input_sync_reset = "none";
defparam \port_Out_12[6]~I .oe_async_reset = "none";
defparam \port_Out_12[6]~I .oe_power_up = "low";
defparam \port_Out_12[6]~I .oe_register_mode = "none";
defparam \port_Out_12[6]~I .oe_sync_reset = "none";
defparam \port_Out_12[6]~I .operation_mode = "output";
defparam \port_Out_12[6]~I .output_async_reset = "none";
defparam \port_Out_12[6]~I .output_power_up = "low";
defparam \port_Out_12[6]~I .output_register_mode = "none";
defparam \port_Out_12[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_12[7]~I (
	.datain(\port_Out_12[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_12[7]));
// synopsys translate_off
defparam \port_Out_12[7]~I .input_async_reset = "none";
defparam \port_Out_12[7]~I .input_power_up = "low";
defparam \port_Out_12[7]~I .input_register_mode = "none";
defparam \port_Out_12[7]~I .input_sync_reset = "none";
defparam \port_Out_12[7]~I .oe_async_reset = "none";
defparam \port_Out_12[7]~I .oe_power_up = "low";
defparam \port_Out_12[7]~I .oe_register_mode = "none";
defparam \port_Out_12[7]~I .oe_sync_reset = "none";
defparam \port_Out_12[7]~I .operation_mode = "output";
defparam \port_Out_12[7]~I .output_async_reset = "none";
defparam \port_Out_12[7]~I .output_power_up = "low";
defparam \port_Out_12[7]~I .output_register_mode = "none";
defparam \port_Out_12[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[0]~I (
	.datain(\port_Out_13[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[0]));
// synopsys translate_off
defparam \port_Out_13[0]~I .input_async_reset = "none";
defparam \port_Out_13[0]~I .input_power_up = "low";
defparam \port_Out_13[0]~I .input_register_mode = "none";
defparam \port_Out_13[0]~I .input_sync_reset = "none";
defparam \port_Out_13[0]~I .oe_async_reset = "none";
defparam \port_Out_13[0]~I .oe_power_up = "low";
defparam \port_Out_13[0]~I .oe_register_mode = "none";
defparam \port_Out_13[0]~I .oe_sync_reset = "none";
defparam \port_Out_13[0]~I .operation_mode = "output";
defparam \port_Out_13[0]~I .output_async_reset = "none";
defparam \port_Out_13[0]~I .output_power_up = "low";
defparam \port_Out_13[0]~I .output_register_mode = "none";
defparam \port_Out_13[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[1]~I (
	.datain(\port_Out_13[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[1]));
// synopsys translate_off
defparam \port_Out_13[1]~I .input_async_reset = "none";
defparam \port_Out_13[1]~I .input_power_up = "low";
defparam \port_Out_13[1]~I .input_register_mode = "none";
defparam \port_Out_13[1]~I .input_sync_reset = "none";
defparam \port_Out_13[1]~I .oe_async_reset = "none";
defparam \port_Out_13[1]~I .oe_power_up = "low";
defparam \port_Out_13[1]~I .oe_register_mode = "none";
defparam \port_Out_13[1]~I .oe_sync_reset = "none";
defparam \port_Out_13[1]~I .operation_mode = "output";
defparam \port_Out_13[1]~I .output_async_reset = "none";
defparam \port_Out_13[1]~I .output_power_up = "low";
defparam \port_Out_13[1]~I .output_register_mode = "none";
defparam \port_Out_13[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[2]~I (
	.datain(\port_Out_13[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[2]));
// synopsys translate_off
defparam \port_Out_13[2]~I .input_async_reset = "none";
defparam \port_Out_13[2]~I .input_power_up = "low";
defparam \port_Out_13[2]~I .input_register_mode = "none";
defparam \port_Out_13[2]~I .input_sync_reset = "none";
defparam \port_Out_13[2]~I .oe_async_reset = "none";
defparam \port_Out_13[2]~I .oe_power_up = "low";
defparam \port_Out_13[2]~I .oe_register_mode = "none";
defparam \port_Out_13[2]~I .oe_sync_reset = "none";
defparam \port_Out_13[2]~I .operation_mode = "output";
defparam \port_Out_13[2]~I .output_async_reset = "none";
defparam \port_Out_13[2]~I .output_power_up = "low";
defparam \port_Out_13[2]~I .output_register_mode = "none";
defparam \port_Out_13[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[3]~I (
	.datain(\port_Out_13[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[3]));
// synopsys translate_off
defparam \port_Out_13[3]~I .input_async_reset = "none";
defparam \port_Out_13[3]~I .input_power_up = "low";
defparam \port_Out_13[3]~I .input_register_mode = "none";
defparam \port_Out_13[3]~I .input_sync_reset = "none";
defparam \port_Out_13[3]~I .oe_async_reset = "none";
defparam \port_Out_13[3]~I .oe_power_up = "low";
defparam \port_Out_13[3]~I .oe_register_mode = "none";
defparam \port_Out_13[3]~I .oe_sync_reset = "none";
defparam \port_Out_13[3]~I .operation_mode = "output";
defparam \port_Out_13[3]~I .output_async_reset = "none";
defparam \port_Out_13[3]~I .output_power_up = "low";
defparam \port_Out_13[3]~I .output_register_mode = "none";
defparam \port_Out_13[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[4]~I (
	.datain(\port_Out_13[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[4]));
// synopsys translate_off
defparam \port_Out_13[4]~I .input_async_reset = "none";
defparam \port_Out_13[4]~I .input_power_up = "low";
defparam \port_Out_13[4]~I .input_register_mode = "none";
defparam \port_Out_13[4]~I .input_sync_reset = "none";
defparam \port_Out_13[4]~I .oe_async_reset = "none";
defparam \port_Out_13[4]~I .oe_power_up = "low";
defparam \port_Out_13[4]~I .oe_register_mode = "none";
defparam \port_Out_13[4]~I .oe_sync_reset = "none";
defparam \port_Out_13[4]~I .operation_mode = "output";
defparam \port_Out_13[4]~I .output_async_reset = "none";
defparam \port_Out_13[4]~I .output_power_up = "low";
defparam \port_Out_13[4]~I .output_register_mode = "none";
defparam \port_Out_13[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[5]~I (
	.datain(\port_Out_13[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[5]));
// synopsys translate_off
defparam \port_Out_13[5]~I .input_async_reset = "none";
defparam \port_Out_13[5]~I .input_power_up = "low";
defparam \port_Out_13[5]~I .input_register_mode = "none";
defparam \port_Out_13[5]~I .input_sync_reset = "none";
defparam \port_Out_13[5]~I .oe_async_reset = "none";
defparam \port_Out_13[5]~I .oe_power_up = "low";
defparam \port_Out_13[5]~I .oe_register_mode = "none";
defparam \port_Out_13[5]~I .oe_sync_reset = "none";
defparam \port_Out_13[5]~I .operation_mode = "output";
defparam \port_Out_13[5]~I .output_async_reset = "none";
defparam \port_Out_13[5]~I .output_power_up = "low";
defparam \port_Out_13[5]~I .output_register_mode = "none";
defparam \port_Out_13[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[6]~I (
	.datain(\port_Out_13[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[6]));
// synopsys translate_off
defparam \port_Out_13[6]~I .input_async_reset = "none";
defparam \port_Out_13[6]~I .input_power_up = "low";
defparam \port_Out_13[6]~I .input_register_mode = "none";
defparam \port_Out_13[6]~I .input_sync_reset = "none";
defparam \port_Out_13[6]~I .oe_async_reset = "none";
defparam \port_Out_13[6]~I .oe_power_up = "low";
defparam \port_Out_13[6]~I .oe_register_mode = "none";
defparam \port_Out_13[6]~I .oe_sync_reset = "none";
defparam \port_Out_13[6]~I .operation_mode = "output";
defparam \port_Out_13[6]~I .output_async_reset = "none";
defparam \port_Out_13[6]~I .output_power_up = "low";
defparam \port_Out_13[6]~I .output_register_mode = "none";
defparam \port_Out_13[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_13[7]~I (
	.datain(\port_Out_13[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_13[7]));
// synopsys translate_off
defparam \port_Out_13[7]~I .input_async_reset = "none";
defparam \port_Out_13[7]~I .input_power_up = "low";
defparam \port_Out_13[7]~I .input_register_mode = "none";
defparam \port_Out_13[7]~I .input_sync_reset = "none";
defparam \port_Out_13[7]~I .oe_async_reset = "none";
defparam \port_Out_13[7]~I .oe_power_up = "low";
defparam \port_Out_13[7]~I .oe_register_mode = "none";
defparam \port_Out_13[7]~I .oe_sync_reset = "none";
defparam \port_Out_13[7]~I .operation_mode = "output";
defparam \port_Out_13[7]~I .output_async_reset = "none";
defparam \port_Out_13[7]~I .output_power_up = "low";
defparam \port_Out_13[7]~I .output_register_mode = "none";
defparam \port_Out_13[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[0]~I (
	.datain(\port_Out_14[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[0]));
// synopsys translate_off
defparam \port_Out_14[0]~I .input_async_reset = "none";
defparam \port_Out_14[0]~I .input_power_up = "low";
defparam \port_Out_14[0]~I .input_register_mode = "none";
defparam \port_Out_14[0]~I .input_sync_reset = "none";
defparam \port_Out_14[0]~I .oe_async_reset = "none";
defparam \port_Out_14[0]~I .oe_power_up = "low";
defparam \port_Out_14[0]~I .oe_register_mode = "none";
defparam \port_Out_14[0]~I .oe_sync_reset = "none";
defparam \port_Out_14[0]~I .operation_mode = "output";
defparam \port_Out_14[0]~I .output_async_reset = "none";
defparam \port_Out_14[0]~I .output_power_up = "low";
defparam \port_Out_14[0]~I .output_register_mode = "none";
defparam \port_Out_14[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[1]~I (
	.datain(\port_Out_14[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[1]));
// synopsys translate_off
defparam \port_Out_14[1]~I .input_async_reset = "none";
defparam \port_Out_14[1]~I .input_power_up = "low";
defparam \port_Out_14[1]~I .input_register_mode = "none";
defparam \port_Out_14[1]~I .input_sync_reset = "none";
defparam \port_Out_14[1]~I .oe_async_reset = "none";
defparam \port_Out_14[1]~I .oe_power_up = "low";
defparam \port_Out_14[1]~I .oe_register_mode = "none";
defparam \port_Out_14[1]~I .oe_sync_reset = "none";
defparam \port_Out_14[1]~I .operation_mode = "output";
defparam \port_Out_14[1]~I .output_async_reset = "none";
defparam \port_Out_14[1]~I .output_power_up = "low";
defparam \port_Out_14[1]~I .output_register_mode = "none";
defparam \port_Out_14[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[2]~I (
	.datain(\port_Out_14[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[2]));
// synopsys translate_off
defparam \port_Out_14[2]~I .input_async_reset = "none";
defparam \port_Out_14[2]~I .input_power_up = "low";
defparam \port_Out_14[2]~I .input_register_mode = "none";
defparam \port_Out_14[2]~I .input_sync_reset = "none";
defparam \port_Out_14[2]~I .oe_async_reset = "none";
defparam \port_Out_14[2]~I .oe_power_up = "low";
defparam \port_Out_14[2]~I .oe_register_mode = "none";
defparam \port_Out_14[2]~I .oe_sync_reset = "none";
defparam \port_Out_14[2]~I .operation_mode = "output";
defparam \port_Out_14[2]~I .output_async_reset = "none";
defparam \port_Out_14[2]~I .output_power_up = "low";
defparam \port_Out_14[2]~I .output_register_mode = "none";
defparam \port_Out_14[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[3]~I (
	.datain(\port_Out_14[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[3]));
// synopsys translate_off
defparam \port_Out_14[3]~I .input_async_reset = "none";
defparam \port_Out_14[3]~I .input_power_up = "low";
defparam \port_Out_14[3]~I .input_register_mode = "none";
defparam \port_Out_14[3]~I .input_sync_reset = "none";
defparam \port_Out_14[3]~I .oe_async_reset = "none";
defparam \port_Out_14[3]~I .oe_power_up = "low";
defparam \port_Out_14[3]~I .oe_register_mode = "none";
defparam \port_Out_14[3]~I .oe_sync_reset = "none";
defparam \port_Out_14[3]~I .operation_mode = "output";
defparam \port_Out_14[3]~I .output_async_reset = "none";
defparam \port_Out_14[3]~I .output_power_up = "low";
defparam \port_Out_14[3]~I .output_register_mode = "none";
defparam \port_Out_14[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[4]~I (
	.datain(\port_Out_14[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[4]));
// synopsys translate_off
defparam \port_Out_14[4]~I .input_async_reset = "none";
defparam \port_Out_14[4]~I .input_power_up = "low";
defparam \port_Out_14[4]~I .input_register_mode = "none";
defparam \port_Out_14[4]~I .input_sync_reset = "none";
defparam \port_Out_14[4]~I .oe_async_reset = "none";
defparam \port_Out_14[4]~I .oe_power_up = "low";
defparam \port_Out_14[4]~I .oe_register_mode = "none";
defparam \port_Out_14[4]~I .oe_sync_reset = "none";
defparam \port_Out_14[4]~I .operation_mode = "output";
defparam \port_Out_14[4]~I .output_async_reset = "none";
defparam \port_Out_14[4]~I .output_power_up = "low";
defparam \port_Out_14[4]~I .output_register_mode = "none";
defparam \port_Out_14[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[5]~I (
	.datain(\port_Out_14[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[5]));
// synopsys translate_off
defparam \port_Out_14[5]~I .input_async_reset = "none";
defparam \port_Out_14[5]~I .input_power_up = "low";
defparam \port_Out_14[5]~I .input_register_mode = "none";
defparam \port_Out_14[5]~I .input_sync_reset = "none";
defparam \port_Out_14[5]~I .oe_async_reset = "none";
defparam \port_Out_14[5]~I .oe_power_up = "low";
defparam \port_Out_14[5]~I .oe_register_mode = "none";
defparam \port_Out_14[5]~I .oe_sync_reset = "none";
defparam \port_Out_14[5]~I .operation_mode = "output";
defparam \port_Out_14[5]~I .output_async_reset = "none";
defparam \port_Out_14[5]~I .output_power_up = "low";
defparam \port_Out_14[5]~I .output_register_mode = "none";
defparam \port_Out_14[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[6]~I (
	.datain(\port_Out_14[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[6]));
// synopsys translate_off
defparam \port_Out_14[6]~I .input_async_reset = "none";
defparam \port_Out_14[6]~I .input_power_up = "low";
defparam \port_Out_14[6]~I .input_register_mode = "none";
defparam \port_Out_14[6]~I .input_sync_reset = "none";
defparam \port_Out_14[6]~I .oe_async_reset = "none";
defparam \port_Out_14[6]~I .oe_power_up = "low";
defparam \port_Out_14[6]~I .oe_register_mode = "none";
defparam \port_Out_14[6]~I .oe_sync_reset = "none";
defparam \port_Out_14[6]~I .operation_mode = "output";
defparam \port_Out_14[6]~I .output_async_reset = "none";
defparam \port_Out_14[6]~I .output_power_up = "low";
defparam \port_Out_14[6]~I .output_register_mode = "none";
defparam \port_Out_14[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_14[7]~I (
	.datain(\port_Out_14[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_14[7]));
// synopsys translate_off
defparam \port_Out_14[7]~I .input_async_reset = "none";
defparam \port_Out_14[7]~I .input_power_up = "low";
defparam \port_Out_14[7]~I .input_register_mode = "none";
defparam \port_Out_14[7]~I .input_sync_reset = "none";
defparam \port_Out_14[7]~I .oe_async_reset = "none";
defparam \port_Out_14[7]~I .oe_power_up = "low";
defparam \port_Out_14[7]~I .oe_register_mode = "none";
defparam \port_Out_14[7]~I .oe_sync_reset = "none";
defparam \port_Out_14[7]~I .operation_mode = "output";
defparam \port_Out_14[7]~I .output_async_reset = "none";
defparam \port_Out_14[7]~I .output_power_up = "low";
defparam \port_Out_14[7]~I .output_register_mode = "none";
defparam \port_Out_14[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[0]~I (
	.datain(\port_Out_15[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[0]));
// synopsys translate_off
defparam \port_Out_15[0]~I .input_async_reset = "none";
defparam \port_Out_15[0]~I .input_power_up = "low";
defparam \port_Out_15[0]~I .input_register_mode = "none";
defparam \port_Out_15[0]~I .input_sync_reset = "none";
defparam \port_Out_15[0]~I .oe_async_reset = "none";
defparam \port_Out_15[0]~I .oe_power_up = "low";
defparam \port_Out_15[0]~I .oe_register_mode = "none";
defparam \port_Out_15[0]~I .oe_sync_reset = "none";
defparam \port_Out_15[0]~I .operation_mode = "output";
defparam \port_Out_15[0]~I .output_async_reset = "none";
defparam \port_Out_15[0]~I .output_power_up = "low";
defparam \port_Out_15[0]~I .output_register_mode = "none";
defparam \port_Out_15[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[1]~I (
	.datain(\port_Out_15[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[1]));
// synopsys translate_off
defparam \port_Out_15[1]~I .input_async_reset = "none";
defparam \port_Out_15[1]~I .input_power_up = "low";
defparam \port_Out_15[1]~I .input_register_mode = "none";
defparam \port_Out_15[1]~I .input_sync_reset = "none";
defparam \port_Out_15[1]~I .oe_async_reset = "none";
defparam \port_Out_15[1]~I .oe_power_up = "low";
defparam \port_Out_15[1]~I .oe_register_mode = "none";
defparam \port_Out_15[1]~I .oe_sync_reset = "none";
defparam \port_Out_15[1]~I .operation_mode = "output";
defparam \port_Out_15[1]~I .output_async_reset = "none";
defparam \port_Out_15[1]~I .output_power_up = "low";
defparam \port_Out_15[1]~I .output_register_mode = "none";
defparam \port_Out_15[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[2]~I (
	.datain(\port_Out_15[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[2]));
// synopsys translate_off
defparam \port_Out_15[2]~I .input_async_reset = "none";
defparam \port_Out_15[2]~I .input_power_up = "low";
defparam \port_Out_15[2]~I .input_register_mode = "none";
defparam \port_Out_15[2]~I .input_sync_reset = "none";
defparam \port_Out_15[2]~I .oe_async_reset = "none";
defparam \port_Out_15[2]~I .oe_power_up = "low";
defparam \port_Out_15[2]~I .oe_register_mode = "none";
defparam \port_Out_15[2]~I .oe_sync_reset = "none";
defparam \port_Out_15[2]~I .operation_mode = "output";
defparam \port_Out_15[2]~I .output_async_reset = "none";
defparam \port_Out_15[2]~I .output_power_up = "low";
defparam \port_Out_15[2]~I .output_register_mode = "none";
defparam \port_Out_15[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[3]~I (
	.datain(\port_Out_15[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[3]));
// synopsys translate_off
defparam \port_Out_15[3]~I .input_async_reset = "none";
defparam \port_Out_15[3]~I .input_power_up = "low";
defparam \port_Out_15[3]~I .input_register_mode = "none";
defparam \port_Out_15[3]~I .input_sync_reset = "none";
defparam \port_Out_15[3]~I .oe_async_reset = "none";
defparam \port_Out_15[3]~I .oe_power_up = "low";
defparam \port_Out_15[3]~I .oe_register_mode = "none";
defparam \port_Out_15[3]~I .oe_sync_reset = "none";
defparam \port_Out_15[3]~I .operation_mode = "output";
defparam \port_Out_15[3]~I .output_async_reset = "none";
defparam \port_Out_15[3]~I .output_power_up = "low";
defparam \port_Out_15[3]~I .output_register_mode = "none";
defparam \port_Out_15[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[4]~I (
	.datain(\port_Out_15[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[4]));
// synopsys translate_off
defparam \port_Out_15[4]~I .input_async_reset = "none";
defparam \port_Out_15[4]~I .input_power_up = "low";
defparam \port_Out_15[4]~I .input_register_mode = "none";
defparam \port_Out_15[4]~I .input_sync_reset = "none";
defparam \port_Out_15[4]~I .oe_async_reset = "none";
defparam \port_Out_15[4]~I .oe_power_up = "low";
defparam \port_Out_15[4]~I .oe_register_mode = "none";
defparam \port_Out_15[4]~I .oe_sync_reset = "none";
defparam \port_Out_15[4]~I .operation_mode = "output";
defparam \port_Out_15[4]~I .output_async_reset = "none";
defparam \port_Out_15[4]~I .output_power_up = "low";
defparam \port_Out_15[4]~I .output_register_mode = "none";
defparam \port_Out_15[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[5]~I (
	.datain(\port_Out_15[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[5]));
// synopsys translate_off
defparam \port_Out_15[5]~I .input_async_reset = "none";
defparam \port_Out_15[5]~I .input_power_up = "low";
defparam \port_Out_15[5]~I .input_register_mode = "none";
defparam \port_Out_15[5]~I .input_sync_reset = "none";
defparam \port_Out_15[5]~I .oe_async_reset = "none";
defparam \port_Out_15[5]~I .oe_power_up = "low";
defparam \port_Out_15[5]~I .oe_register_mode = "none";
defparam \port_Out_15[5]~I .oe_sync_reset = "none";
defparam \port_Out_15[5]~I .operation_mode = "output";
defparam \port_Out_15[5]~I .output_async_reset = "none";
defparam \port_Out_15[5]~I .output_power_up = "low";
defparam \port_Out_15[5]~I .output_register_mode = "none";
defparam \port_Out_15[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[6]~I (
	.datain(\port_Out_15[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[6]));
// synopsys translate_off
defparam \port_Out_15[6]~I .input_async_reset = "none";
defparam \port_Out_15[6]~I .input_power_up = "low";
defparam \port_Out_15[6]~I .input_register_mode = "none";
defparam \port_Out_15[6]~I .input_sync_reset = "none";
defparam \port_Out_15[6]~I .oe_async_reset = "none";
defparam \port_Out_15[6]~I .oe_power_up = "low";
defparam \port_Out_15[6]~I .oe_register_mode = "none";
defparam \port_Out_15[6]~I .oe_sync_reset = "none";
defparam \port_Out_15[6]~I .operation_mode = "output";
defparam \port_Out_15[6]~I .output_async_reset = "none";
defparam \port_Out_15[6]~I .output_power_up = "low";
defparam \port_Out_15[6]~I .output_register_mode = "none";
defparam \port_Out_15[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \port_Out_15[7]~I (
	.datain(\port_Out_15[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_Out_15[7]));
// synopsys translate_off
defparam \port_Out_15[7]~I .input_async_reset = "none";
defparam \port_Out_15[7]~I .input_power_up = "low";
defparam \port_Out_15[7]~I .input_register_mode = "none";
defparam \port_Out_15[7]~I .input_sync_reset = "none";
defparam \port_Out_15[7]~I .oe_async_reset = "none";
defparam \port_Out_15[7]~I .oe_power_up = "low";
defparam \port_Out_15[7]~I .oe_register_mode = "none";
defparam \port_Out_15[7]~I .oe_sync_reset = "none";
defparam \port_Out_15[7]~I .operation_mode = "output";
defparam \port_Out_15[7]~I .output_async_reset = "none";
defparam \port_Out_15[7]~I .output_power_up = "low";
defparam \port_Out_15[7]~I .output_register_mode = "none";
defparam \port_Out_15[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
