#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Dec 08 05:20:44 2017
# Process ID: 10908
# Current directory: D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1
# Command line: vivado.exe -log mySystem_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source mySystem_wrapper.tcl
# Log file: D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/mySystem_wrapper.vds
# Journal file: D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mySystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 363.141 ; gain = 138.773
Command: synth_design -top mySystem_wrapper -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 450.133 ; gain = 242.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mySystem_wrapper' [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mySystem' [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:312]
INFO: [Synth 8-638] synthesizing module 'JesdSubSys_imp_1X7UZVI' [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:12]
INFO: [Synth 8-638] synthesizing module 'mySystem_Transport_layer_DAC38Rf82_84111_0_1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_Transport_layer_DAC38Rf82_84111_0_1/synth/mySystem_Transport_layer_DAC38Rf82_84111_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'Transport_layer_DAC38Rf82_84111' [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/new/Transport_layer_DAC38RF82_84111.v:9]
INFO: [Synth 8-256] done synthesizing module 'Transport_layer_DAC38Rf82_84111' (1#1) [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/new/Transport_layer_DAC38RF82_84111.v:9]
INFO: [Synth 8-256] done synthesizing module 'mySystem_Transport_layer_DAC38Rf82_84111_0_1' (2#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_Transport_layer_DAC38Rf82_84111_0_1/synth/mySystem_Transport_layer_DAC38Rf82_84111_0_1.v:56]
WARNING: [Synth 8-350] instance 'Transport_layer_DAC38Rf82_84111_0' of module 'mySystem_Transport_layer_DAC38Rf82_84111_0_1' requires 6 connections, but only 5 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:105]
INFO: [Synth 8-638] synthesizing module 'mySystem_clk_wiz_0_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'mySystem_clk_wiz_0_0_clk_wiz' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_clk_wiz.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_clk_wiz.v:119]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (3#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:32790]
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (4#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:32790]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (6#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (7#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'mySystem_clk_wiz_0_0_clk_wiz' (8#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'mySystem_clk_wiz_0_0' (9#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'mySystem_clk_wiz_0_0' requires 5 connections, but only 4 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:111]
INFO: [Synth 8-638] synthesizing module 'mySystem_dds_compiler_0_2' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:72]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_12' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:60' bound to instance 'U0' of component 'dds_compiler_v6_0_12' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'mySystem_dds_compiler_0_2' (18#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_2/synth/mySystem_dds_compiler_0_2.vhd:69]
WARNING: [Synth 8-350] instance 'dds_1' of module 'mySystem_dds_compiler_0_2' requires 5 connections, but only 3 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:116]
INFO: [Synth 8-638] synthesizing module 'mySystem_dds_compiler_0_1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:72]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_12' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:60' bound to instance 'U0' of component 'dds_compiler_v6_0_12' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'mySystem_dds_compiler_0_1' (19#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_1/synth/mySystem_dds_compiler_0_1.vhd:69]
WARNING: [Synth 8-350] instance 'dds_2' of module 'mySystem_dds_compiler_0_1' requires 5 connections, but only 3 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:120]
INFO: [Synth 8-638] synthesizing module 'mySystem_dds_compiler_0_3' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:72]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_12' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:60' bound to instance 'U0' of component 'dds_compiler_v6_0_12' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'mySystem_dds_compiler_0_3' (20#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_3/synth/mySystem_dds_compiler_0_3.vhd:69]
WARNING: [Synth 8-350] instance 'dds_3' of module 'mySystem_dds_compiler_0_3' requires 5 connections, but only 3 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:124]
INFO: [Synth 8-638] synthesizing module 'mySystem_dds_compiler_0_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:72]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_12' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:60' bound to instance 'U0' of component 'dds_compiler_v6_0_12' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'mySystem_dds_compiler_0_0' (21#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dds_compiler_0_0/synth/mySystem_dds_compiler_0_0.vhd:69]
WARNING: [Synth 8-350] instance 'dds_compiler_0' of module 'mySystem_dds_compiler_0_0' requires 5 connections, but only 3 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:128]
INFO: [Synth 8-638] synthesizing module 'mySystem_iobufs_i_1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_iobufs_i_1/synth/mySystem_iobufs_i_1.v:56]
INFO: [Synth 8-638] synthesizing module 'iobufs_ti' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/user.org/iobufs_ti_v2_3/sources_1/imports/iobufs_ti/iobufs_ti.v:62]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14316]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE3' (22#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14316]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (23#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'iobufs_ti' (24#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/user.org/iobufs_ti_v2_3/sources_1/imports/iobufs_ti/iobufs_ti.v:62]
INFO: [Synth 8-256] done synthesizing module 'mySystem_iobufs_i_1' (25#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_iobufs_i_1/synth/mySystem_iobufs_i_1.v:56]
WARNING: [Synth 8-350] instance 'iobufs_i' of module 'mySystem_iobufs_i_1' requires 11 connections, but only 10 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:132]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.v:53]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_support' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_support.v:52]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_block' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_block.v:46]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_block.v:345]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_block.v:346]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_block.v:348]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_block.v:349]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_gt' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.v:62]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_gt_gtwizard_top' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_gt_gtwizard_gthe3' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt_gtwizard_gthe3.v:138]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_gt_gthe3_channel_wrapper' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_2_gthe3_channel' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/gtwizard_ultrascale_v1_6_gthe3_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE3_CHANNEL' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:5776]
INFO: [Synth 8-256] done synthesizing module 'GTHE3_CHANNEL' (26#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:5776]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_2_gthe3_channel' (27#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/gtwizard_ultrascale_v1_6_gthe3_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_gt_gthe3_channel_wrapper' (28#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_gt_gtwizard_gthe3' (29#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt_gtwizard_gthe3.v:138]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_gt_gtwizard_top' (30#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_gt' (31#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.v:62]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_2_reset_synchronizer' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_synchronizer.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_synchronizer.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_synchronizer.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_synchronizer.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_synchronizer.v:75]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_2_reset_synchronizer' (32#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_synchronizer.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_2_bit_synchronizer' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_bit_synchronizer.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_bit_synchronizer.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_bit_synchronizer.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_bit_synchronizer.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_bit_synchronizer.v:74]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_2_bit_synchronizer' (33#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_bit_synchronizer.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_gtwiz_reset.v:164]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_2_reset_inv_synchronizer' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_inv_synchronizer.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_inv_synchronizer.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_inv_synchronizer.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_inv_synchronizer.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_inv_synchronizer.v:75]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_2_reset_inv_synchronizer' (34#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_reset_inv_synchronizer.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset' (35#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/gtwizard_ultrascale_v1_6_2/hdl/verilog/gtwizard_ultrascale_v1_6_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_sync_block' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_sync_block.v:76]
INFO: [Synth 8-638] synthesizing module 'FD' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3724]
INFO: [Synth 8-256] done synthesizing module 'FD' (36#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3724]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_sync_block' (37#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_sync_block.v:76]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_reset_control' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_reset_control.v:47]
INFO: [Synth 8-226] default block is never used [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_reset_control.v:84]
INFO: [Synth 8-226] default block is never used [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_reset_control.v:122]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_reset_control' (38#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_reset_control.v:47]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_block' (39#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_block.v:46]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_gt_common_wrapper' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_gt_common_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_phy_0_gt_common' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_gt_common.v:4]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_2_gthe3_common' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/gtwizard_ultrascale_v1_6_gthe3_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE3_COMMON' [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:6828]
INFO: [Synth 8-256] done synthesizing module 'GTHE3_COMMON' (40#1) [D:/Xilinx1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:6828]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_2_gthe3_common' (41#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/gtwizard_ultrascale_v1_6_gthe3_common.v:55]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_gt_common' (42#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_gt_common.v:4]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_gt_common_wrapper' (43#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_gt_common_wrapper.v:75]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0_support' (44#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_support.v:52]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_phy_0' (45#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.v:53]
WARNING: [Synth 8-350] instance 'jesd204_phy' of module 'mySystem_jesd204_phy_0' requires 155 connections, but only 88 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_block' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_block.v:52]
WARNING: [Synth 8-350] instance 'i_mySystem_jesd204_rx_0' of module 'jesd204_v7_0_0_top' requires 80 connections, but only 79 given [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_block.v:227]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_sync_block' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_sync_block.v:76]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_sync_block' (51#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_sync_block.v:76]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_axi_lite_ipif' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_axi_lite_ipif.v:88]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_slave_attachment' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_slave_attachment.v:83]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_counter_f' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_counter_f.v:54]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_counter_f' (52#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_counter_f.v:54]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_address_decoder' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_address_decoder.v:65]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_address_decoder' (53#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_address_decoder.v:65]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_slave_attachment' (54#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_slave_attachment.v:83]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_axi_lite_ipif' (55#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_axi_lite_ipif.v:88]
INFO: [Synth 8-638] synthesizing module 'mySystem_jesd204_rx_0_register_decode' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_register_decode.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_register_decode.v:86]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_register_decode' (56#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_register_decode.v:51]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0_block' (57#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0_block.v:52]
INFO: [Synth 8-256] done synthesizing module 'mySystem_jesd204_rx_0' (58#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.v:55]
WARNING: [Synth 8-350] instance 'jesd204_tx' of module 'mySystem_jesd204_rx_0' requires 47 connections, but only 36 given [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:232]
INFO: [Synth 8-638] synthesizing module 'mySystem_leds_0_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_leds_0_0/synth/mySystem_leds_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'leds' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/user.org/leds_v1_1/sources_1/imports/leds/leds.v:5]
INFO: [Synth 8-256] done synthesizing module 'leds' (59#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/user.org/leds_v1_1/sources_1/imports/leds/leds.v:5]
INFO: [Synth 8-256] done synthesizing module 'mySystem_leds_0_0' (60#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_leds_0_0/synth/mySystem_leds_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'mySystem_xlconstant_0_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_xlconstant_0_0/sim/mySystem_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (61#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'mySystem_xlconstant_0_0' (62#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_xlconstant_0_0/sim/mySystem_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'mySystem_xlconstant_0_1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_xlconstant_0_1/sim/mySystem_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (62#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'mySystem_xlconstant_0_1' (63#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_xlconstant_0_1/sim/mySystem_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'mySystem_util_vector_logic_0_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_0_0/synth/mySystem_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_0_0/synth/mySystem_util_vector_logic_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (64#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mySystem_util_vector_logic_0_0' (65#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_0_0/synth/mySystem_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mySystem_util_vector_logic_0_1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_0_1/synth/mySystem_util_vector_logic_0_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_0_1/synth/mySystem_util_vector_logic_0_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized1' (65#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mySystem_util_vector_logic_0_1' (66#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_0_1/synth/mySystem_util_vector_logic_0_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mySystem_util_vector_logic_21_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_0/synth/mySystem_util_vector_logic_21_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_0/synth/mySystem_util_vector_logic_21_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized3' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized3' (66#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mySystem_util_vector_logic_21_0' (67#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_0/synth/mySystem_util_vector_logic_21_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mySystem_util_vector_logic_21_2' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_2/synth/mySystem_util_vector_logic_21_2.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_2/synth/mySystem_util_vector_logic_21_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized5' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized5' (67#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mySystem_util_vector_logic_21_2' (68#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_2/synth/mySystem_util_vector_logic_21_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mySystem_util_vector_logic_21_1' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_1/synth/mySystem_util_vector_logic_21_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_1/synth/mySystem_util_vector_logic_21_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized7' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized7' (68#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mySystem_util_vector_logic_21_1' (69#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_util_vector_logic_21_1/synth/mySystem_util_vector_logic_21_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mySystem_xlconcat_0_0' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_xlconcat_0_0/synth/mySystem_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (70#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'mySystem_xlconcat_0_0' (71#1) [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_xlconcat_0_0/synth/mySystem_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'JesdSubSys_imp_1X7UZVI' (72#1) [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:12]
INFO: [Synth 8-256] done synthesizing module 'mySystem' (73#1) [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:312]
INFO: [Synth 8-256] done synthesizing module 'mySystem_wrapper' (74#1) [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design mySystem_jesd204_rx_0_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid1[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid1[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid1[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid1[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid1[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid2[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid2[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid2[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid2[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid2[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid3[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid3[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid3[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid3[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid3[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid4[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid4[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid4[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid4[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid4[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid5[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid5[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid5[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid5[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid5[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid6[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid6[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid6[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid6[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid6[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid7[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid7[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid7[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid7[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid7[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid8[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid8[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid8[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid8[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid8[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid9[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid9[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid9[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid9[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid9[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid10[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid10[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid10[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid10[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid10[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid11[4]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid11[3]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid11[2]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid11[1]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_tx_32 has unconnected port cfg_lid11[0]
WARNING: [Synth 8-3331] design jesd204_v7_0_0_top has unconnected port octets_per_frame[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:54 . Memory (MB): peak = 628.215 ; gain = 420.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[31] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[30] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[29] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[28] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[27] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[26] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[25] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[24] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[23] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[22] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[21] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[20] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[19] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[18] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[17] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[16] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[15] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[14] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[13] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[12] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[11] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[10] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[9] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[8] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[7] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[6] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[5] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[4] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[3] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[2] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[1] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[0] to constant 0 [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:55 . Memory (MB): peak = 628.215 ; gain = 420.863
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mySystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mySystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_tx/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_tx/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_board.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_board.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mySystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mySystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx_syncp'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rx_alt_syncp'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc:33]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mySystem_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mySystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mySystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx_alt_syncn'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:165]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mySystem_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mySystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mySystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mySystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mySystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_late.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_late.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  BUFG => BUFGCE: 1 instances
  BUFH => BUFGCE: 1 instances
  FD => FDRE: 65 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1058.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:02:31 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:02:31 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst. (constraint file  D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/jesd204_phy/inst. (constraint file  D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/jesd204_tx/inst. (constraint file  D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/clk_wiz_0/inst. (constraint file  D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for mySystem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/dds_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/dds_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/dds_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/dds_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/iobufs_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/jesd204_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/leds_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/rx_polarity. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/sync_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mySystem_i/JesdSubSys/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:32 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "octets_per_frame_small" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "frame_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "octets_per_frame_small" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "frame_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "strobe_sof_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mf_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mf_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "strobe_cfg_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_seq_k_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_mode2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_mode1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/axi_ipif/mySystem_jesd204_rx_0_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'mySystem_jesd204_rx_0_slave_attachment'
INFO: [Synth 8-5544] ROM "p_555_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_D21_5_pattern" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_reset_gt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_6_2_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'mySystem_jesd204_rx_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |mySystem_clk_wiz_0_0_clk_wiz__GC0          |           1|        12|
|2     |iobufs_ti__GC0                             |           1|         2|
|3     |muxpart__114                               |           1|     36864|
|4     |mySystem_jesd204_rx_0_register_decode__GB1 |           1|       326|
|5     |mySystem_jesd204_rx_0_block__GC0           |           1|     16429|
|6     |JesdSubSys_imp_1X7UZVI__GC0                |           1|      4217|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:43 ; elapsed = 00:02:41 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "frame_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_som" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:57 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:58 ; elapsed = 00:02:57 . Memory (MB): peak = 1058.660 ; gain = 851.309

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |mySystem_clk_wiz_0_0_clk_wiz__GC0          |           1|        12|
|2     |iobufs_ti__GC0                             |           1|         2|
|3     |muxpart__114                               |           1|     36864|
|4     |mySystem_jesd204_rx_0_register_decode__GB1 |           1|       326|
|5     |mySystem_jesd204_rx_0_block__GC0           |           1|     18363|
|6     |JesdSubSys_imp_1X7UZVI__GC0                |           1|      4526|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[21]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[22]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[23]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[29]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[30]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/IP2Bus_Data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/\IP2Bus_Data_reg[31] )
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0]' (FDRE) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/\i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0]' (FDRE) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/\i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[1]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[6]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[2]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[7]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[0]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[5]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[5]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[10]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[6]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[11]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[4]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[9]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[9]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[14]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[10]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[15]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[8]' (FDR) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/frame_count_terminate_reg[13]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[5]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[6]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[7]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[13]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[14]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[8]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[0]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[9]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[10]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[4]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[11]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[12]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[1]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[2]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scramr_reg[3]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[0].i_tx_lane_32/scram_data_out_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[5]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[6]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[7]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[13]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[14]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[8]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[0]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[9]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[10]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[4]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[11]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[12]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[1]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[2]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scramr_reg[3]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[1].i_tx_lane_32/scram_data_out_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[5]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[6]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[7]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[13]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[14]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[8]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[0]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[9]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[10]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[4]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[11]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[12]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[1]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[2]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scramr_reg[3]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[5]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[6]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[7]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[13]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[14]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[8]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[0]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[9]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[10]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[4]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[11]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[12]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[1]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[2]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scramr_reg[3]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[5]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[6]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[7]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[13]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[14]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[8]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[0]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[9]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[10]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[4]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[11]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[12]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[1]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[2]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scramr_reg[3]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[4].i_tx_lane_32/scram_data_out_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[5]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[6]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[7]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[13]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[14]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[8]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[0]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[9]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scramr_reg[10]' (FD) to 'mySystem_i/JesdSubSys/jesd204_tx/inst/i_1/i_mySystem_jesd204_rx_0/i_tx/g_tx_lanes[5].i_tx_lane_32/scram_data_out_r_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
WARNING: [Synth 8-3332] Sequential element (frame_count_terminate_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_counters_32.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[7]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[13]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[14]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[11]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[12]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[3]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__1.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[7]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[13]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[14]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[11]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[12]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[3]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__2.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[7]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[13]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[14]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[11]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[12]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[3]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__3.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[7]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[13]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[14]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[11]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[12]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[3]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__4.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[7]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[13]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[14]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[11]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[12]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[3]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__5.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[6]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[7]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[13]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[14]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[8]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[0]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[9]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[10]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[4]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[11]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[12]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[1]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[2]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[3]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__6.
INFO: [Synth 8-3332] Sequential element (scramr_reg[5]) is unused and will be removed from module jesd204_v7_0_0_tx_lane_32__7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:23 . Memory (MB): peak = 1058.660 ; gain = 851.309
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:23 ; elapsed = 00:03:23 . Memory (MB): peak = 1058.660 ; gain = 851.309

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |mySystem_clk_wiz_0_0_clk_wiz__GC0          |           1|        12|
|2     |iobufs_ti__GC0                             |           1|         2|
|3     |muxpart__114                               |           1|        32|
|4     |mySystem_jesd204_rx_0_register_decode__GB1 |           1|        78|
|5     |mySystem_jesd204_rx_0_block__GC0           |           1|     14309|
|6     |JesdSubSys_imp_1X7UZVI__GC0                |           1|      2953|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:03:45 . Memory (MB): peak = 1392.961 ; gain = 1185.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:47 . Memory (MB): peak = 1411.676 ; gain = 1204.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |mySystem_clk_wiz_0_0_clk_wiz__GC0          |           1|        12|
|2     |iobufs_ti__GC0                             |           1|         2|
|3     |muxpart__114                               |           1|        32|
|4     |mySystem_jesd204_rx_0_register_decode__GB1 |           1|        78|
|5     |mySystem_jesd204_rx_0_block__GC0           |           1|     14309|
|6     |JesdSubSys_imp_1X7UZVI__GC0                |           1|      2953|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  and mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  and mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  and mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  and mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  and mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  and mySystem_i/JesdSubSys/jesd204_phy/inst/\jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:56 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:55 ; elapsed = 00:03:56 . Memory (MB): peak = 1433.473 ; gain = 1226.121

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:55 ; elapsed = 00:03:56 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin jesd204_phy:gt_txdiffctrl[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:56 ; elapsed = 00:03:57 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:56 ; elapsed = 00:03:58 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:04:00 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |BUFGCE        |     1|
|3     |BUFG_GT       |     3|
|4     |BUFH          |     1|
|5     |CARRY8        |    35|
|6     |GTHE3_CHANNEL |     8|
|7     |GTHE3_COMMON  |     2|
|8     |IBUFDS_GTE3   |     1|
|9     |LUT1          |   268|
|10    |LUT2          |   420|
|11    |LUT3          |   695|
|12    |LUT4          |   450|
|13    |LUT5          |   966|
|14    |LUT6          |  1177|
|15    |MUXF7         |    24|
|16    |MUXF8         |     1|
|17    |PLLE3_ADV     |     1|
|18    |RAMB18E2      |     4|
|19    |RAMB36E2      |     4|
|20    |RAMB36E2_1    |     4|
|21    |RAMB36E2_2    |     4|
|22    |RAMB36E2_3    |     4|
|23    |RAMB36E2_4    |     4|
|24    |RAMB36E2_5    |     4|
|25    |RAMB36E2_6    |     4|
|26    |SRL16E        |   113|
|27    |FD            |    65|
|28    |FDCE          |   177|
|29    |FDPE          |    37|
|30    |FDRE          |  3511|
|31    |FDSE          |    57|
|32    |IBUF          |     1|
|33    |IBUFDS        |     3|
|34    |OBUF          |     8|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1433.473 ; gain = 1226.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:34 . Memory (MB): peak = 1433.473 ; gain = 629.359
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1433.473 ; gain = 1226.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-262] Added new bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-265] Reconnecting BUFG: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-262] Added new bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-265] Reconnecting BUFG: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-262] Added new bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-265] Reconnecting BUFG: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  BUFG => BUFGCE: 1 instances
  BUFH => BUFGCE: 1 instances
  FD => FDRE: 65 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
531 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:03:54 . Memory (MB): peak = 1433.473 ; gain = 1070.332
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1433.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 08 05:24:56 2017...
