// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Sat Apr 22 21:25:23 2023
// Host        : fedora running 64-bit unknown
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ audio_processing_axi4_stream_delay_0_0_sim_netlist.v
// Design      : audio_processing_axi4_stream_delay_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "audio_processing_axi4_stream_delay_0_0,axi4_stream_delay,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "axi4_stream_delay,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ACLK,
    ARESETN,
    M_AXIS_TREADY,
    M_AXIS_TVALID,
    M_AXIS_TLAST,
    M_AXIS_TDATA,
    S_AXIS_TREADY,
    S_AXIS_TVALID,
    S_AXIS_TLAST,
    S_AXIS_TDATA,
    sample);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK, ASSOCIATED_BUSIF M_AXIS:S_AXIS, ASSOCIATED_RESET ARESETN, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN audio_processing_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input M_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output M_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output M_AXIS_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN audio_processing_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]M_AXIS_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output S_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input S_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input S_AXIS_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN audio_processing_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]S_AXIS_TDATA;
  output [15:0]sample;

  wire \<const0> ;
  wire ACLK;
  wire ARESETN;
  wire [31:16]\^M_AXIS_TDATA ;
  wire M_AXIS_TLAST;
  wire M_AXIS_TREADY;
  wire M_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire S_AXIS_TLAST;
  wire S_AXIS_TREADY;
  wire S_AXIS_TVALID;
  wire n_0_1141;
  wire [15:0]sample;

  assign M_AXIS_TDATA[31:16] = \^M_AXIS_TDATA [31:16];
  assign M_AXIS_TDATA[15] = \<const0> ;
  assign M_AXIS_TDATA[14] = \<const0> ;
  assign M_AXIS_TDATA[13] = \<const0> ;
  assign M_AXIS_TDATA[12] = \<const0> ;
  assign M_AXIS_TDATA[11] = \<const0> ;
  assign M_AXIS_TDATA[10] = \<const0> ;
  assign M_AXIS_TDATA[9] = \<const0> ;
  assign M_AXIS_TDATA[8] = \<const0> ;
  assign M_AXIS_TDATA[7] = \<const0> ;
  assign M_AXIS_TDATA[6] = \<const0> ;
  assign M_AXIS_TDATA[5] = \<const0> ;
  assign M_AXIS_TDATA[4] = \<const0> ;
  assign M_AXIS_TDATA[3] = \<const0> ;
  assign M_AXIS_TDATA[2] = \<const0> ;
  assign M_AXIS_TDATA[1] = \<const0> ;
  assign M_AXIS_TDATA[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    i_1141
       (.I0(ARESETN),
        .O(n_0_1141));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi4_stream_delay inst
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M_AXIS_TDATA(\^M_AXIS_TDATA ),
        .M_AXIS_TLAST_reg_0(M_AXIS_TLAST),
        .M_AXIS_TREADY(M_AXIS_TREADY),
        .M_AXIS_TVALID_reg_0(M_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA[31:16]),
        .S_AXIS_TLAST(S_AXIS_TLAST),
        .S_AXIS_TREADY(S_AXIS_TREADY),
        .S_AXIS_TVALID(S_AXIS_TVALID),
        .sample(sample));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi4_stream_delay
   (S_AXIS_TREADY,
    M_AXIS_TVALID_reg_0,
    M_AXIS_TLAST_reg_0,
    M_AXIS_TDATA,
    sample,
    S_AXIS_TVALID,
    ACLK,
    M_AXIS_TREADY,
    S_AXIS_TDATA,
    S_AXIS_TLAST,
    ARESETN);
  output S_AXIS_TREADY;
  output M_AXIS_TVALID_reg_0;
  output M_AXIS_TLAST_reg_0;
  output [15:0]M_AXIS_TDATA;
  output [15:0]sample;
  input S_AXIS_TVALID;
  input ACLK;
  input M_AXIS_TREADY;
  input [15:0]S_AXIS_TDATA;
  input S_AXIS_TLAST;
  input ARESETN;

  wire ACLK;
  wire ARESETN;
  wire [15:0]M_AXIS_TDATA;
  wire \M_AXIS_TDATA[16]_i_1_n_0 ;
  wire \M_AXIS_TDATA[16]_i_28_n_0 ;
  wire \M_AXIS_TDATA[16]_i_29_n_0 ;
  wire \M_AXIS_TDATA[16]_i_2_n_0 ;
  wire \M_AXIS_TDATA[16]_i_30_n_0 ;
  wire \M_AXIS_TDATA[16]_i_31_n_0 ;
  wire \M_AXIS_TDATA[16]_i_32_n_0 ;
  wire \M_AXIS_TDATA[16]_i_33_n_0 ;
  wire \M_AXIS_TDATA[16]_i_34_n_0 ;
  wire \M_AXIS_TDATA[16]_i_35_n_0 ;
  wire \M_AXIS_TDATA[16]_i_36_n_0 ;
  wire \M_AXIS_TDATA[16]_i_37_n_0 ;
  wire \M_AXIS_TDATA[16]_i_38_n_0 ;
  wire \M_AXIS_TDATA[16]_i_39_n_0 ;
  wire \M_AXIS_TDATA[16]_i_3_n_0 ;
  wire \M_AXIS_TDATA[16]_i_40_n_0 ;
  wire \M_AXIS_TDATA[16]_i_41_n_0 ;
  wire \M_AXIS_TDATA[16]_i_42_n_0 ;
  wire \M_AXIS_TDATA[16]_i_43_n_0 ;
  wire \M_AXIS_TDATA[16]_i_44_n_0 ;
  wire \M_AXIS_TDATA[16]_i_45_n_0 ;
  wire \M_AXIS_TDATA[16]_i_46_n_0 ;
  wire \M_AXIS_TDATA[16]_i_47_n_0 ;
  wire \M_AXIS_TDATA[16]_i_48_n_0 ;
  wire \M_AXIS_TDATA[16]_i_49_n_0 ;
  wire \M_AXIS_TDATA[16]_i_50_n_0 ;
  wire \M_AXIS_TDATA[16]_i_51_n_0 ;
  wire \M_AXIS_TDATA[16]_i_52_n_0 ;
  wire \M_AXIS_TDATA[16]_i_53_n_0 ;
  wire \M_AXIS_TDATA[16]_i_54_n_0 ;
  wire \M_AXIS_TDATA[16]_i_55_n_0 ;
  wire \M_AXIS_TDATA[16]_i_56_n_0 ;
  wire \M_AXIS_TDATA[16]_i_57_n_0 ;
  wire \M_AXIS_TDATA[16]_i_58_n_0 ;
  wire \M_AXIS_TDATA[16]_i_59_n_0 ;
  wire \M_AXIS_TDATA[17]_i_1_n_0 ;
  wire \M_AXIS_TDATA[17]_i_28_n_0 ;
  wire \M_AXIS_TDATA[17]_i_29_n_0 ;
  wire \M_AXIS_TDATA[17]_i_2_n_0 ;
  wire \M_AXIS_TDATA[17]_i_30_n_0 ;
  wire \M_AXIS_TDATA[17]_i_31_n_0 ;
  wire \M_AXIS_TDATA[17]_i_32_n_0 ;
  wire \M_AXIS_TDATA[17]_i_33_n_0 ;
  wire \M_AXIS_TDATA[17]_i_34_n_0 ;
  wire \M_AXIS_TDATA[17]_i_35_n_0 ;
  wire \M_AXIS_TDATA[17]_i_36_n_0 ;
  wire \M_AXIS_TDATA[17]_i_37_n_0 ;
  wire \M_AXIS_TDATA[17]_i_38_n_0 ;
  wire \M_AXIS_TDATA[17]_i_39_n_0 ;
  wire \M_AXIS_TDATA[17]_i_3_n_0 ;
  wire \M_AXIS_TDATA[17]_i_40_n_0 ;
  wire \M_AXIS_TDATA[17]_i_41_n_0 ;
  wire \M_AXIS_TDATA[17]_i_42_n_0 ;
  wire \M_AXIS_TDATA[17]_i_43_n_0 ;
  wire \M_AXIS_TDATA[17]_i_44_n_0 ;
  wire \M_AXIS_TDATA[17]_i_45_n_0 ;
  wire \M_AXIS_TDATA[17]_i_46_n_0 ;
  wire \M_AXIS_TDATA[17]_i_47_n_0 ;
  wire \M_AXIS_TDATA[17]_i_48_n_0 ;
  wire \M_AXIS_TDATA[17]_i_49_n_0 ;
  wire \M_AXIS_TDATA[17]_i_50_n_0 ;
  wire \M_AXIS_TDATA[17]_i_51_n_0 ;
  wire \M_AXIS_TDATA[17]_i_52_n_0 ;
  wire \M_AXIS_TDATA[17]_i_53_n_0 ;
  wire \M_AXIS_TDATA[17]_i_54_n_0 ;
  wire \M_AXIS_TDATA[17]_i_55_n_0 ;
  wire \M_AXIS_TDATA[17]_i_56_n_0 ;
  wire \M_AXIS_TDATA[17]_i_57_n_0 ;
  wire \M_AXIS_TDATA[17]_i_58_n_0 ;
  wire \M_AXIS_TDATA[17]_i_59_n_0 ;
  wire \M_AXIS_TDATA[18]_i_1_n_0 ;
  wire \M_AXIS_TDATA[18]_i_28_n_0 ;
  wire \M_AXIS_TDATA[18]_i_29_n_0 ;
  wire \M_AXIS_TDATA[18]_i_2_n_0 ;
  wire \M_AXIS_TDATA[18]_i_30_n_0 ;
  wire \M_AXIS_TDATA[18]_i_31_n_0 ;
  wire \M_AXIS_TDATA[18]_i_32_n_0 ;
  wire \M_AXIS_TDATA[18]_i_33_n_0 ;
  wire \M_AXIS_TDATA[18]_i_34_n_0 ;
  wire \M_AXIS_TDATA[18]_i_35_n_0 ;
  wire \M_AXIS_TDATA[18]_i_36_n_0 ;
  wire \M_AXIS_TDATA[18]_i_37_n_0 ;
  wire \M_AXIS_TDATA[18]_i_38_n_0 ;
  wire \M_AXIS_TDATA[18]_i_39_n_0 ;
  wire \M_AXIS_TDATA[18]_i_3_n_0 ;
  wire \M_AXIS_TDATA[18]_i_40_n_0 ;
  wire \M_AXIS_TDATA[18]_i_41_n_0 ;
  wire \M_AXIS_TDATA[18]_i_42_n_0 ;
  wire \M_AXIS_TDATA[18]_i_43_n_0 ;
  wire \M_AXIS_TDATA[18]_i_44_n_0 ;
  wire \M_AXIS_TDATA[18]_i_45_n_0 ;
  wire \M_AXIS_TDATA[18]_i_46_n_0 ;
  wire \M_AXIS_TDATA[18]_i_47_n_0 ;
  wire \M_AXIS_TDATA[18]_i_48_n_0 ;
  wire \M_AXIS_TDATA[18]_i_49_n_0 ;
  wire \M_AXIS_TDATA[18]_i_50_n_0 ;
  wire \M_AXIS_TDATA[18]_i_51_n_0 ;
  wire \M_AXIS_TDATA[18]_i_52_n_0 ;
  wire \M_AXIS_TDATA[18]_i_53_n_0 ;
  wire \M_AXIS_TDATA[18]_i_54_n_0 ;
  wire \M_AXIS_TDATA[18]_i_55_n_0 ;
  wire \M_AXIS_TDATA[18]_i_56_n_0 ;
  wire \M_AXIS_TDATA[18]_i_57_n_0 ;
  wire \M_AXIS_TDATA[18]_i_58_n_0 ;
  wire \M_AXIS_TDATA[18]_i_59_n_0 ;
  wire \M_AXIS_TDATA[19]_i_1_n_0 ;
  wire \M_AXIS_TDATA[19]_i_28_n_0 ;
  wire \M_AXIS_TDATA[19]_i_29_n_0 ;
  wire \M_AXIS_TDATA[19]_i_2_n_0 ;
  wire \M_AXIS_TDATA[19]_i_30_n_0 ;
  wire \M_AXIS_TDATA[19]_i_31_n_0 ;
  wire \M_AXIS_TDATA[19]_i_32_n_0 ;
  wire \M_AXIS_TDATA[19]_i_33_n_0 ;
  wire \M_AXIS_TDATA[19]_i_34_n_0 ;
  wire \M_AXIS_TDATA[19]_i_35_n_0 ;
  wire \M_AXIS_TDATA[19]_i_36_n_0 ;
  wire \M_AXIS_TDATA[19]_i_37_n_0 ;
  wire \M_AXIS_TDATA[19]_i_38_n_0 ;
  wire \M_AXIS_TDATA[19]_i_39_n_0 ;
  wire \M_AXIS_TDATA[19]_i_3_n_0 ;
  wire \M_AXIS_TDATA[19]_i_40_n_0 ;
  wire \M_AXIS_TDATA[19]_i_41_n_0 ;
  wire \M_AXIS_TDATA[19]_i_42_n_0 ;
  wire \M_AXIS_TDATA[19]_i_43_n_0 ;
  wire \M_AXIS_TDATA[19]_i_44_n_0 ;
  wire \M_AXIS_TDATA[19]_i_45_n_0 ;
  wire \M_AXIS_TDATA[19]_i_46_n_0 ;
  wire \M_AXIS_TDATA[19]_i_47_n_0 ;
  wire \M_AXIS_TDATA[19]_i_48_n_0 ;
  wire \M_AXIS_TDATA[19]_i_49_n_0 ;
  wire \M_AXIS_TDATA[19]_i_50_n_0 ;
  wire \M_AXIS_TDATA[19]_i_51_n_0 ;
  wire \M_AXIS_TDATA[19]_i_52_n_0 ;
  wire \M_AXIS_TDATA[19]_i_53_n_0 ;
  wire \M_AXIS_TDATA[19]_i_54_n_0 ;
  wire \M_AXIS_TDATA[19]_i_55_n_0 ;
  wire \M_AXIS_TDATA[19]_i_56_n_0 ;
  wire \M_AXIS_TDATA[19]_i_57_n_0 ;
  wire \M_AXIS_TDATA[19]_i_58_n_0 ;
  wire \M_AXIS_TDATA[19]_i_59_n_0 ;
  wire \M_AXIS_TDATA[20]_i_1_n_0 ;
  wire \M_AXIS_TDATA[20]_i_28_n_0 ;
  wire \M_AXIS_TDATA[20]_i_29_n_0 ;
  wire \M_AXIS_TDATA[20]_i_2_n_0 ;
  wire \M_AXIS_TDATA[20]_i_30_n_0 ;
  wire \M_AXIS_TDATA[20]_i_31_n_0 ;
  wire \M_AXIS_TDATA[20]_i_32_n_0 ;
  wire \M_AXIS_TDATA[20]_i_33_n_0 ;
  wire \M_AXIS_TDATA[20]_i_34_n_0 ;
  wire \M_AXIS_TDATA[20]_i_35_n_0 ;
  wire \M_AXIS_TDATA[20]_i_36_n_0 ;
  wire \M_AXIS_TDATA[20]_i_37_n_0 ;
  wire \M_AXIS_TDATA[20]_i_38_n_0 ;
  wire \M_AXIS_TDATA[20]_i_39_n_0 ;
  wire \M_AXIS_TDATA[20]_i_3_n_0 ;
  wire \M_AXIS_TDATA[20]_i_40_n_0 ;
  wire \M_AXIS_TDATA[20]_i_41_n_0 ;
  wire \M_AXIS_TDATA[20]_i_42_n_0 ;
  wire \M_AXIS_TDATA[20]_i_43_n_0 ;
  wire \M_AXIS_TDATA[20]_i_44_n_0 ;
  wire \M_AXIS_TDATA[20]_i_45_n_0 ;
  wire \M_AXIS_TDATA[20]_i_46_n_0 ;
  wire \M_AXIS_TDATA[20]_i_47_n_0 ;
  wire \M_AXIS_TDATA[20]_i_48_n_0 ;
  wire \M_AXIS_TDATA[20]_i_49_n_0 ;
  wire \M_AXIS_TDATA[20]_i_50_n_0 ;
  wire \M_AXIS_TDATA[20]_i_51_n_0 ;
  wire \M_AXIS_TDATA[20]_i_52_n_0 ;
  wire \M_AXIS_TDATA[20]_i_53_n_0 ;
  wire \M_AXIS_TDATA[20]_i_54_n_0 ;
  wire \M_AXIS_TDATA[20]_i_55_n_0 ;
  wire \M_AXIS_TDATA[20]_i_56_n_0 ;
  wire \M_AXIS_TDATA[20]_i_57_n_0 ;
  wire \M_AXIS_TDATA[20]_i_58_n_0 ;
  wire \M_AXIS_TDATA[20]_i_59_n_0 ;
  wire \M_AXIS_TDATA[21]_i_1_n_0 ;
  wire \M_AXIS_TDATA[21]_i_28_n_0 ;
  wire \M_AXIS_TDATA[21]_i_29_n_0 ;
  wire \M_AXIS_TDATA[21]_i_2_n_0 ;
  wire \M_AXIS_TDATA[21]_i_30_n_0 ;
  wire \M_AXIS_TDATA[21]_i_31_n_0 ;
  wire \M_AXIS_TDATA[21]_i_32_n_0 ;
  wire \M_AXIS_TDATA[21]_i_33_n_0 ;
  wire \M_AXIS_TDATA[21]_i_34_n_0 ;
  wire \M_AXIS_TDATA[21]_i_35_n_0 ;
  wire \M_AXIS_TDATA[21]_i_36_n_0 ;
  wire \M_AXIS_TDATA[21]_i_37_n_0 ;
  wire \M_AXIS_TDATA[21]_i_38_n_0 ;
  wire \M_AXIS_TDATA[21]_i_39_n_0 ;
  wire \M_AXIS_TDATA[21]_i_3_n_0 ;
  wire \M_AXIS_TDATA[21]_i_40_n_0 ;
  wire \M_AXIS_TDATA[21]_i_41_n_0 ;
  wire \M_AXIS_TDATA[21]_i_42_n_0 ;
  wire \M_AXIS_TDATA[21]_i_43_n_0 ;
  wire \M_AXIS_TDATA[21]_i_44_n_0 ;
  wire \M_AXIS_TDATA[21]_i_45_n_0 ;
  wire \M_AXIS_TDATA[21]_i_46_n_0 ;
  wire \M_AXIS_TDATA[21]_i_47_n_0 ;
  wire \M_AXIS_TDATA[21]_i_48_n_0 ;
  wire \M_AXIS_TDATA[21]_i_49_n_0 ;
  wire \M_AXIS_TDATA[21]_i_50_n_0 ;
  wire \M_AXIS_TDATA[21]_i_51_n_0 ;
  wire \M_AXIS_TDATA[21]_i_52_n_0 ;
  wire \M_AXIS_TDATA[21]_i_53_n_0 ;
  wire \M_AXIS_TDATA[21]_i_54_n_0 ;
  wire \M_AXIS_TDATA[21]_i_55_n_0 ;
  wire \M_AXIS_TDATA[21]_i_56_n_0 ;
  wire \M_AXIS_TDATA[21]_i_57_n_0 ;
  wire \M_AXIS_TDATA[21]_i_58_n_0 ;
  wire \M_AXIS_TDATA[21]_i_59_n_0 ;
  wire \M_AXIS_TDATA[22]_i_1_n_0 ;
  wire \M_AXIS_TDATA[22]_i_28_n_0 ;
  wire \M_AXIS_TDATA[22]_i_29_n_0 ;
  wire \M_AXIS_TDATA[22]_i_2_n_0 ;
  wire \M_AXIS_TDATA[22]_i_30_n_0 ;
  wire \M_AXIS_TDATA[22]_i_31_n_0 ;
  wire \M_AXIS_TDATA[22]_i_32_n_0 ;
  wire \M_AXIS_TDATA[22]_i_33_n_0 ;
  wire \M_AXIS_TDATA[22]_i_34_n_0 ;
  wire \M_AXIS_TDATA[22]_i_35_n_0 ;
  wire \M_AXIS_TDATA[22]_i_36_n_0 ;
  wire \M_AXIS_TDATA[22]_i_37_n_0 ;
  wire \M_AXIS_TDATA[22]_i_38_n_0 ;
  wire \M_AXIS_TDATA[22]_i_39_n_0 ;
  wire \M_AXIS_TDATA[22]_i_3_n_0 ;
  wire \M_AXIS_TDATA[22]_i_40_n_0 ;
  wire \M_AXIS_TDATA[22]_i_41_n_0 ;
  wire \M_AXIS_TDATA[22]_i_42_n_0 ;
  wire \M_AXIS_TDATA[22]_i_43_n_0 ;
  wire \M_AXIS_TDATA[22]_i_44_n_0 ;
  wire \M_AXIS_TDATA[22]_i_45_n_0 ;
  wire \M_AXIS_TDATA[22]_i_46_n_0 ;
  wire \M_AXIS_TDATA[22]_i_47_n_0 ;
  wire \M_AXIS_TDATA[22]_i_48_n_0 ;
  wire \M_AXIS_TDATA[22]_i_49_n_0 ;
  wire \M_AXIS_TDATA[22]_i_50_n_0 ;
  wire \M_AXIS_TDATA[22]_i_51_n_0 ;
  wire \M_AXIS_TDATA[22]_i_52_n_0 ;
  wire \M_AXIS_TDATA[22]_i_53_n_0 ;
  wire \M_AXIS_TDATA[22]_i_54_n_0 ;
  wire \M_AXIS_TDATA[22]_i_55_n_0 ;
  wire \M_AXIS_TDATA[22]_i_56_n_0 ;
  wire \M_AXIS_TDATA[22]_i_57_n_0 ;
  wire \M_AXIS_TDATA[22]_i_58_n_0 ;
  wire \M_AXIS_TDATA[22]_i_59_n_0 ;
  wire \M_AXIS_TDATA[23]_i_1_n_0 ;
  wire \M_AXIS_TDATA[23]_i_28_n_0 ;
  wire \M_AXIS_TDATA[23]_i_29_n_0 ;
  wire \M_AXIS_TDATA[23]_i_2_n_0 ;
  wire \M_AXIS_TDATA[23]_i_30_n_0 ;
  wire \M_AXIS_TDATA[23]_i_31_n_0 ;
  wire \M_AXIS_TDATA[23]_i_32_n_0 ;
  wire \M_AXIS_TDATA[23]_i_33_n_0 ;
  wire \M_AXIS_TDATA[23]_i_34_n_0 ;
  wire \M_AXIS_TDATA[23]_i_35_n_0 ;
  wire \M_AXIS_TDATA[23]_i_36_n_0 ;
  wire \M_AXIS_TDATA[23]_i_37_n_0 ;
  wire \M_AXIS_TDATA[23]_i_38_n_0 ;
  wire \M_AXIS_TDATA[23]_i_39_n_0 ;
  wire \M_AXIS_TDATA[23]_i_3_n_0 ;
  wire \M_AXIS_TDATA[23]_i_40_n_0 ;
  wire \M_AXIS_TDATA[23]_i_41_n_0 ;
  wire \M_AXIS_TDATA[23]_i_42_n_0 ;
  wire \M_AXIS_TDATA[23]_i_43_n_0 ;
  wire \M_AXIS_TDATA[23]_i_44_n_0 ;
  wire \M_AXIS_TDATA[23]_i_45_n_0 ;
  wire \M_AXIS_TDATA[23]_i_46_n_0 ;
  wire \M_AXIS_TDATA[23]_i_47_n_0 ;
  wire \M_AXIS_TDATA[23]_i_48_n_0 ;
  wire \M_AXIS_TDATA[23]_i_49_n_0 ;
  wire \M_AXIS_TDATA[23]_i_50_n_0 ;
  wire \M_AXIS_TDATA[23]_i_51_n_0 ;
  wire \M_AXIS_TDATA[23]_i_52_n_0 ;
  wire \M_AXIS_TDATA[23]_i_53_n_0 ;
  wire \M_AXIS_TDATA[23]_i_54_n_0 ;
  wire \M_AXIS_TDATA[23]_i_55_n_0 ;
  wire \M_AXIS_TDATA[23]_i_56_n_0 ;
  wire \M_AXIS_TDATA[23]_i_57_n_0 ;
  wire \M_AXIS_TDATA[23]_i_58_n_0 ;
  wire \M_AXIS_TDATA[23]_i_59_n_0 ;
  wire \M_AXIS_TDATA[24]_i_1_n_0 ;
  wire \M_AXIS_TDATA[24]_i_28_n_0 ;
  wire \M_AXIS_TDATA[24]_i_29_n_0 ;
  wire \M_AXIS_TDATA[24]_i_2_n_0 ;
  wire \M_AXIS_TDATA[24]_i_30_n_0 ;
  wire \M_AXIS_TDATA[24]_i_31_n_0 ;
  wire \M_AXIS_TDATA[24]_i_32_n_0 ;
  wire \M_AXIS_TDATA[24]_i_33_n_0 ;
  wire \M_AXIS_TDATA[24]_i_34_n_0 ;
  wire \M_AXIS_TDATA[24]_i_35_n_0 ;
  wire \M_AXIS_TDATA[24]_i_36_n_0 ;
  wire \M_AXIS_TDATA[24]_i_37_n_0 ;
  wire \M_AXIS_TDATA[24]_i_38_n_0 ;
  wire \M_AXIS_TDATA[24]_i_39_n_0 ;
  wire \M_AXIS_TDATA[24]_i_3_n_0 ;
  wire \M_AXIS_TDATA[24]_i_40_n_0 ;
  wire \M_AXIS_TDATA[24]_i_41_n_0 ;
  wire \M_AXIS_TDATA[24]_i_42_n_0 ;
  wire \M_AXIS_TDATA[24]_i_43_n_0 ;
  wire \M_AXIS_TDATA[24]_i_44_n_0 ;
  wire \M_AXIS_TDATA[24]_i_45_n_0 ;
  wire \M_AXIS_TDATA[24]_i_46_n_0 ;
  wire \M_AXIS_TDATA[24]_i_47_n_0 ;
  wire \M_AXIS_TDATA[24]_i_48_n_0 ;
  wire \M_AXIS_TDATA[24]_i_49_n_0 ;
  wire \M_AXIS_TDATA[24]_i_50_n_0 ;
  wire \M_AXIS_TDATA[24]_i_51_n_0 ;
  wire \M_AXIS_TDATA[24]_i_52_n_0 ;
  wire \M_AXIS_TDATA[24]_i_53_n_0 ;
  wire \M_AXIS_TDATA[24]_i_54_n_0 ;
  wire \M_AXIS_TDATA[24]_i_55_n_0 ;
  wire \M_AXIS_TDATA[24]_i_56_n_0 ;
  wire \M_AXIS_TDATA[24]_i_57_n_0 ;
  wire \M_AXIS_TDATA[24]_i_58_n_0 ;
  wire \M_AXIS_TDATA[24]_i_59_n_0 ;
  wire \M_AXIS_TDATA[25]_i_1_n_0 ;
  wire \M_AXIS_TDATA[25]_i_28_n_0 ;
  wire \M_AXIS_TDATA[25]_i_29_n_0 ;
  wire \M_AXIS_TDATA[25]_i_2_n_0 ;
  wire \M_AXIS_TDATA[25]_i_30_n_0 ;
  wire \M_AXIS_TDATA[25]_i_31_n_0 ;
  wire \M_AXIS_TDATA[25]_i_32_n_0 ;
  wire \M_AXIS_TDATA[25]_i_33_n_0 ;
  wire \M_AXIS_TDATA[25]_i_34_n_0 ;
  wire \M_AXIS_TDATA[25]_i_35_n_0 ;
  wire \M_AXIS_TDATA[25]_i_36_n_0 ;
  wire \M_AXIS_TDATA[25]_i_37_n_0 ;
  wire \M_AXIS_TDATA[25]_i_38_n_0 ;
  wire \M_AXIS_TDATA[25]_i_39_n_0 ;
  wire \M_AXIS_TDATA[25]_i_3_n_0 ;
  wire \M_AXIS_TDATA[25]_i_40_n_0 ;
  wire \M_AXIS_TDATA[25]_i_41_n_0 ;
  wire \M_AXIS_TDATA[25]_i_42_n_0 ;
  wire \M_AXIS_TDATA[25]_i_43_n_0 ;
  wire \M_AXIS_TDATA[25]_i_44_n_0 ;
  wire \M_AXIS_TDATA[25]_i_45_n_0 ;
  wire \M_AXIS_TDATA[25]_i_46_n_0 ;
  wire \M_AXIS_TDATA[25]_i_47_n_0 ;
  wire \M_AXIS_TDATA[25]_i_48_n_0 ;
  wire \M_AXIS_TDATA[25]_i_49_n_0 ;
  wire \M_AXIS_TDATA[25]_i_50_n_0 ;
  wire \M_AXIS_TDATA[25]_i_51_n_0 ;
  wire \M_AXIS_TDATA[25]_i_52_n_0 ;
  wire \M_AXIS_TDATA[25]_i_53_n_0 ;
  wire \M_AXIS_TDATA[25]_i_54_n_0 ;
  wire \M_AXIS_TDATA[25]_i_55_n_0 ;
  wire \M_AXIS_TDATA[25]_i_56_n_0 ;
  wire \M_AXIS_TDATA[25]_i_57_n_0 ;
  wire \M_AXIS_TDATA[25]_i_58_n_0 ;
  wire \M_AXIS_TDATA[25]_i_59_n_0 ;
  wire \M_AXIS_TDATA[26]_i_1_n_0 ;
  wire \M_AXIS_TDATA[26]_i_28_n_0 ;
  wire \M_AXIS_TDATA[26]_i_29_n_0 ;
  wire \M_AXIS_TDATA[26]_i_2_n_0 ;
  wire \M_AXIS_TDATA[26]_i_30_n_0 ;
  wire \M_AXIS_TDATA[26]_i_31_n_0 ;
  wire \M_AXIS_TDATA[26]_i_32_n_0 ;
  wire \M_AXIS_TDATA[26]_i_33_n_0 ;
  wire \M_AXIS_TDATA[26]_i_34_n_0 ;
  wire \M_AXIS_TDATA[26]_i_35_n_0 ;
  wire \M_AXIS_TDATA[26]_i_36_n_0 ;
  wire \M_AXIS_TDATA[26]_i_37_n_0 ;
  wire \M_AXIS_TDATA[26]_i_38_n_0 ;
  wire \M_AXIS_TDATA[26]_i_39_n_0 ;
  wire \M_AXIS_TDATA[26]_i_3_n_0 ;
  wire \M_AXIS_TDATA[26]_i_40_n_0 ;
  wire \M_AXIS_TDATA[26]_i_41_n_0 ;
  wire \M_AXIS_TDATA[26]_i_42_n_0 ;
  wire \M_AXIS_TDATA[26]_i_43_n_0 ;
  wire \M_AXIS_TDATA[26]_i_44_n_0 ;
  wire \M_AXIS_TDATA[26]_i_45_n_0 ;
  wire \M_AXIS_TDATA[26]_i_46_n_0 ;
  wire \M_AXIS_TDATA[26]_i_47_n_0 ;
  wire \M_AXIS_TDATA[26]_i_48_n_0 ;
  wire \M_AXIS_TDATA[26]_i_49_n_0 ;
  wire \M_AXIS_TDATA[26]_i_50_n_0 ;
  wire \M_AXIS_TDATA[26]_i_51_n_0 ;
  wire \M_AXIS_TDATA[26]_i_52_n_0 ;
  wire \M_AXIS_TDATA[26]_i_53_n_0 ;
  wire \M_AXIS_TDATA[26]_i_54_n_0 ;
  wire \M_AXIS_TDATA[26]_i_55_n_0 ;
  wire \M_AXIS_TDATA[26]_i_56_n_0 ;
  wire \M_AXIS_TDATA[26]_i_57_n_0 ;
  wire \M_AXIS_TDATA[26]_i_58_n_0 ;
  wire \M_AXIS_TDATA[26]_i_59_n_0 ;
  wire \M_AXIS_TDATA[27]_i_1_n_0 ;
  wire \M_AXIS_TDATA[27]_i_28_n_0 ;
  wire \M_AXIS_TDATA[27]_i_29_n_0 ;
  wire \M_AXIS_TDATA[27]_i_2_n_0 ;
  wire \M_AXIS_TDATA[27]_i_30_n_0 ;
  wire \M_AXIS_TDATA[27]_i_31_n_0 ;
  wire \M_AXIS_TDATA[27]_i_32_n_0 ;
  wire \M_AXIS_TDATA[27]_i_33_n_0 ;
  wire \M_AXIS_TDATA[27]_i_34_n_0 ;
  wire \M_AXIS_TDATA[27]_i_35_n_0 ;
  wire \M_AXIS_TDATA[27]_i_36_n_0 ;
  wire \M_AXIS_TDATA[27]_i_37_n_0 ;
  wire \M_AXIS_TDATA[27]_i_38_n_0 ;
  wire \M_AXIS_TDATA[27]_i_39_n_0 ;
  wire \M_AXIS_TDATA[27]_i_3_n_0 ;
  wire \M_AXIS_TDATA[27]_i_40_n_0 ;
  wire \M_AXIS_TDATA[27]_i_41_n_0 ;
  wire \M_AXIS_TDATA[27]_i_42_n_0 ;
  wire \M_AXIS_TDATA[27]_i_43_n_0 ;
  wire \M_AXIS_TDATA[27]_i_44_n_0 ;
  wire \M_AXIS_TDATA[27]_i_45_n_0 ;
  wire \M_AXIS_TDATA[27]_i_46_n_0 ;
  wire \M_AXIS_TDATA[27]_i_47_n_0 ;
  wire \M_AXIS_TDATA[27]_i_48_n_0 ;
  wire \M_AXIS_TDATA[27]_i_49_n_0 ;
  wire \M_AXIS_TDATA[27]_i_50_n_0 ;
  wire \M_AXIS_TDATA[27]_i_51_n_0 ;
  wire \M_AXIS_TDATA[27]_i_52_n_0 ;
  wire \M_AXIS_TDATA[27]_i_53_n_0 ;
  wire \M_AXIS_TDATA[27]_i_54_n_0 ;
  wire \M_AXIS_TDATA[27]_i_55_n_0 ;
  wire \M_AXIS_TDATA[27]_i_56_n_0 ;
  wire \M_AXIS_TDATA[27]_i_57_n_0 ;
  wire \M_AXIS_TDATA[27]_i_58_n_0 ;
  wire \M_AXIS_TDATA[27]_i_59_n_0 ;
  wire \M_AXIS_TDATA[28]_i_1_n_0 ;
  wire \M_AXIS_TDATA[28]_i_28_n_0 ;
  wire \M_AXIS_TDATA[28]_i_29_n_0 ;
  wire \M_AXIS_TDATA[28]_i_2_n_0 ;
  wire \M_AXIS_TDATA[28]_i_30_n_0 ;
  wire \M_AXIS_TDATA[28]_i_31_n_0 ;
  wire \M_AXIS_TDATA[28]_i_32_n_0 ;
  wire \M_AXIS_TDATA[28]_i_33_n_0 ;
  wire \M_AXIS_TDATA[28]_i_34_n_0 ;
  wire \M_AXIS_TDATA[28]_i_35_n_0 ;
  wire \M_AXIS_TDATA[28]_i_36_n_0 ;
  wire \M_AXIS_TDATA[28]_i_37_n_0 ;
  wire \M_AXIS_TDATA[28]_i_38_n_0 ;
  wire \M_AXIS_TDATA[28]_i_39_n_0 ;
  wire \M_AXIS_TDATA[28]_i_3_n_0 ;
  wire \M_AXIS_TDATA[28]_i_40_n_0 ;
  wire \M_AXIS_TDATA[28]_i_41_n_0 ;
  wire \M_AXIS_TDATA[28]_i_42_n_0 ;
  wire \M_AXIS_TDATA[28]_i_43_n_0 ;
  wire \M_AXIS_TDATA[28]_i_44_n_0 ;
  wire \M_AXIS_TDATA[28]_i_45_n_0 ;
  wire \M_AXIS_TDATA[28]_i_46_n_0 ;
  wire \M_AXIS_TDATA[28]_i_47_n_0 ;
  wire \M_AXIS_TDATA[28]_i_48_n_0 ;
  wire \M_AXIS_TDATA[28]_i_49_n_0 ;
  wire \M_AXIS_TDATA[28]_i_50_n_0 ;
  wire \M_AXIS_TDATA[28]_i_51_n_0 ;
  wire \M_AXIS_TDATA[28]_i_52_n_0 ;
  wire \M_AXIS_TDATA[28]_i_53_n_0 ;
  wire \M_AXIS_TDATA[28]_i_54_n_0 ;
  wire \M_AXIS_TDATA[28]_i_55_n_0 ;
  wire \M_AXIS_TDATA[28]_i_56_n_0 ;
  wire \M_AXIS_TDATA[28]_i_57_n_0 ;
  wire \M_AXIS_TDATA[28]_i_58_n_0 ;
  wire \M_AXIS_TDATA[28]_i_59_n_0 ;
  wire \M_AXIS_TDATA[29]_i_1_n_0 ;
  wire \M_AXIS_TDATA[29]_i_28_n_0 ;
  wire \M_AXIS_TDATA[29]_i_29_n_0 ;
  wire \M_AXIS_TDATA[29]_i_2_n_0 ;
  wire \M_AXIS_TDATA[29]_i_30_n_0 ;
  wire \M_AXIS_TDATA[29]_i_31_n_0 ;
  wire \M_AXIS_TDATA[29]_i_32_n_0 ;
  wire \M_AXIS_TDATA[29]_i_33_n_0 ;
  wire \M_AXIS_TDATA[29]_i_34_n_0 ;
  wire \M_AXIS_TDATA[29]_i_35_n_0 ;
  wire \M_AXIS_TDATA[29]_i_36_n_0 ;
  wire \M_AXIS_TDATA[29]_i_37_n_0 ;
  wire \M_AXIS_TDATA[29]_i_38_n_0 ;
  wire \M_AXIS_TDATA[29]_i_39_n_0 ;
  wire \M_AXIS_TDATA[29]_i_3_n_0 ;
  wire \M_AXIS_TDATA[29]_i_40_n_0 ;
  wire \M_AXIS_TDATA[29]_i_41_n_0 ;
  wire \M_AXIS_TDATA[29]_i_42_n_0 ;
  wire \M_AXIS_TDATA[29]_i_43_n_0 ;
  wire \M_AXIS_TDATA[29]_i_44_n_0 ;
  wire \M_AXIS_TDATA[29]_i_45_n_0 ;
  wire \M_AXIS_TDATA[29]_i_46_n_0 ;
  wire \M_AXIS_TDATA[29]_i_47_n_0 ;
  wire \M_AXIS_TDATA[29]_i_48_n_0 ;
  wire \M_AXIS_TDATA[29]_i_49_n_0 ;
  wire \M_AXIS_TDATA[29]_i_50_n_0 ;
  wire \M_AXIS_TDATA[29]_i_51_n_0 ;
  wire \M_AXIS_TDATA[29]_i_52_n_0 ;
  wire \M_AXIS_TDATA[29]_i_53_n_0 ;
  wire \M_AXIS_TDATA[29]_i_54_n_0 ;
  wire \M_AXIS_TDATA[29]_i_55_n_0 ;
  wire \M_AXIS_TDATA[29]_i_56_n_0 ;
  wire \M_AXIS_TDATA[29]_i_57_n_0 ;
  wire \M_AXIS_TDATA[29]_i_58_n_0 ;
  wire \M_AXIS_TDATA[29]_i_59_n_0 ;
  wire \M_AXIS_TDATA[30]_i_1_n_0 ;
  wire \M_AXIS_TDATA[30]_i_28_n_0 ;
  wire \M_AXIS_TDATA[30]_i_29_n_0 ;
  wire \M_AXIS_TDATA[30]_i_2_n_0 ;
  wire \M_AXIS_TDATA[30]_i_30_n_0 ;
  wire \M_AXIS_TDATA[30]_i_31_n_0 ;
  wire \M_AXIS_TDATA[30]_i_32_n_0 ;
  wire \M_AXIS_TDATA[30]_i_33_n_0 ;
  wire \M_AXIS_TDATA[30]_i_34_n_0 ;
  wire \M_AXIS_TDATA[30]_i_35_n_0 ;
  wire \M_AXIS_TDATA[30]_i_36_n_0 ;
  wire \M_AXIS_TDATA[30]_i_37_n_0 ;
  wire \M_AXIS_TDATA[30]_i_38_n_0 ;
  wire \M_AXIS_TDATA[30]_i_39_n_0 ;
  wire \M_AXIS_TDATA[30]_i_3_n_0 ;
  wire \M_AXIS_TDATA[30]_i_40_n_0 ;
  wire \M_AXIS_TDATA[30]_i_41_n_0 ;
  wire \M_AXIS_TDATA[30]_i_42_n_0 ;
  wire \M_AXIS_TDATA[30]_i_43_n_0 ;
  wire \M_AXIS_TDATA[30]_i_44_n_0 ;
  wire \M_AXIS_TDATA[30]_i_45_n_0 ;
  wire \M_AXIS_TDATA[30]_i_46_n_0 ;
  wire \M_AXIS_TDATA[30]_i_47_n_0 ;
  wire \M_AXIS_TDATA[30]_i_48_n_0 ;
  wire \M_AXIS_TDATA[30]_i_49_n_0 ;
  wire \M_AXIS_TDATA[30]_i_50_n_0 ;
  wire \M_AXIS_TDATA[30]_i_51_n_0 ;
  wire \M_AXIS_TDATA[30]_i_52_n_0 ;
  wire \M_AXIS_TDATA[30]_i_53_n_0 ;
  wire \M_AXIS_TDATA[30]_i_54_n_0 ;
  wire \M_AXIS_TDATA[30]_i_55_n_0 ;
  wire \M_AXIS_TDATA[30]_i_56_n_0 ;
  wire \M_AXIS_TDATA[30]_i_57_n_0 ;
  wire \M_AXIS_TDATA[30]_i_58_n_0 ;
  wire \M_AXIS_TDATA[30]_i_59_n_0 ;
  wire \M_AXIS_TDATA[31]_i_1_n_0 ;
  wire \M_AXIS_TDATA[31]_i_29_n_0 ;
  wire \M_AXIS_TDATA[31]_i_2_n_0 ;
  wire \M_AXIS_TDATA[31]_i_30_n_0 ;
  wire \M_AXIS_TDATA[31]_i_31_n_0 ;
  wire \M_AXIS_TDATA[31]_i_32_n_0 ;
  wire \M_AXIS_TDATA[31]_i_33_n_0 ;
  wire \M_AXIS_TDATA[31]_i_34_n_0 ;
  wire \M_AXIS_TDATA[31]_i_35_n_0 ;
  wire \M_AXIS_TDATA[31]_i_36_n_0 ;
  wire \M_AXIS_TDATA[31]_i_37_n_0 ;
  wire \M_AXIS_TDATA[31]_i_38_n_0 ;
  wire \M_AXIS_TDATA[31]_i_39_n_0 ;
  wire \M_AXIS_TDATA[31]_i_3_n_0 ;
  wire \M_AXIS_TDATA[31]_i_40_n_0 ;
  wire \M_AXIS_TDATA[31]_i_41_n_0 ;
  wire \M_AXIS_TDATA[31]_i_42_n_0 ;
  wire \M_AXIS_TDATA[31]_i_43_n_0 ;
  wire \M_AXIS_TDATA[31]_i_44_n_0 ;
  wire \M_AXIS_TDATA[31]_i_45_n_0 ;
  wire \M_AXIS_TDATA[31]_i_46_n_0 ;
  wire \M_AXIS_TDATA[31]_i_47_n_0 ;
  wire \M_AXIS_TDATA[31]_i_48_n_0 ;
  wire \M_AXIS_TDATA[31]_i_49_n_0 ;
  wire \M_AXIS_TDATA[31]_i_4_n_0 ;
  wire \M_AXIS_TDATA[31]_i_50_n_0 ;
  wire \M_AXIS_TDATA[31]_i_51_n_0 ;
  wire \M_AXIS_TDATA[31]_i_52_n_0 ;
  wire \M_AXIS_TDATA[31]_i_53_n_0 ;
  wire \M_AXIS_TDATA[31]_i_54_n_0 ;
  wire \M_AXIS_TDATA[31]_i_55_n_0 ;
  wire \M_AXIS_TDATA[31]_i_56_n_0 ;
  wire \M_AXIS_TDATA[31]_i_57_n_0 ;
  wire \M_AXIS_TDATA[31]_i_58_n_0 ;
  wire \M_AXIS_TDATA[31]_i_59_n_0 ;
  wire \M_AXIS_TDATA[31]_i_60_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[16]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[17]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[18]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[19]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[20]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[21]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[22]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[23]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[24]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[25]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[26]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[27]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[28]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[29]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_4_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[30]_i_9_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_10_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_11_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_12_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_13_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_14_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_15_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_16_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_17_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_18_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_19_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_20_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_21_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_22_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_23_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_24_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_25_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_26_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_27_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_28_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_5_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_6_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_7_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_8_n_0 ;
  wire \M_AXIS_TDATA_reg[31]_i_9_n_0 ;
  wire M_AXIS_TLAST_i_1_n_0;
  wire M_AXIS_TLAST_reg_0;
  wire M_AXIS_TREADY;
  wire M_AXIS_TVALID_i_2_n_0;
  wire M_AXIS_TVALID_reg_0;
  wire [15:0]S_AXIS_TDATA;
  wire S_AXIS_TLAST;
  wire S_AXIS_TREADY;
  wire S_AXIS_TREADY_i_1_n_0;
  wire S_AXIS_TVALID;
  wire [13:1]cidx_receive;
  wire cidx_receive0_carry__0_n_0;
  wire cidx_receive0_carry__0_n_1;
  wire cidx_receive0_carry__0_n_2;
  wire cidx_receive0_carry__0_n_3;
  wire cidx_receive0_carry__0_n_4;
  wire cidx_receive0_carry__0_n_5;
  wire cidx_receive0_carry__0_n_6;
  wire cidx_receive0_carry__0_n_7;
  wire cidx_receive0_carry__1_n_0;
  wire cidx_receive0_carry__1_n_1;
  wire cidx_receive0_carry__1_n_2;
  wire cidx_receive0_carry__1_n_3;
  wire cidx_receive0_carry__1_n_4;
  wire cidx_receive0_carry__1_n_5;
  wire cidx_receive0_carry__1_n_6;
  wire cidx_receive0_carry__1_n_7;
  wire cidx_receive0_carry__2_n_7;
  wire cidx_receive0_carry_n_0;
  wire cidx_receive0_carry_n_1;
  wire cidx_receive0_carry_n_2;
  wire cidx_receive0_carry_n_3;
  wire cidx_receive0_carry_n_4;
  wire cidx_receive0_carry_n_5;
  wire cidx_receive0_carry_n_6;
  wire cidx_receive0_carry_n_7;
  wire \cidx_receive[0]_i_1_n_0 ;
  wire \cidx_receive[13]_i_1_n_0 ;
  wire \cidx_receive[13]_i_3_n_0 ;
  wire \cidx_receive[13]_i_4_n_0 ;
  wire \cidx_receive[13]_i_5_n_0 ;
  wire \cidx_receive_reg_n_0_[0] ;
  wire \cidx_receive_reg_n_0_[10] ;
  wire \cidx_receive_reg_n_0_[11] ;
  wire \cidx_receive_reg_n_0_[12] ;
  wire \cidx_receive_reg_n_0_[13] ;
  wire \cidx_receive_reg_n_0_[1] ;
  wire \cidx_receive_reg_n_0_[2] ;
  wire \cidx_receive_reg_n_0_[3] ;
  wire \cidx_receive_reg_n_0_[4] ;
  wire \cidx_receive_reg_n_0_[5] ;
  wire \cidx_receive_reg_n_0_[6] ;
  wire \cidx_receive_reg_n_0_[7] ;
  wire \cidx_receive_reg_n_0_[8] ;
  wire \cidx_receive_reg_n_0_[9] ;
  wire [13:0]cidx_send;
  wire cidx_send0_carry__0_n_0;
  wire cidx_send0_carry__0_n_1;
  wire cidx_send0_carry__0_n_2;
  wire cidx_send0_carry__0_n_3;
  wire cidx_send0_carry__1_n_0;
  wire cidx_send0_carry__1_n_1;
  wire cidx_send0_carry__1_n_2;
  wire cidx_send0_carry__1_n_3;
  wire cidx_send0_carry_n_0;
  wire cidx_send0_carry_n_1;
  wire cidx_send0_carry_n_2;
  wire cidx_send0_carry_n_3;
  wire \cidx_send[0]_i_1_n_0 ;
  wire \cidx_send[13]_i_1_n_0 ;
  wire \cidx_send[13]_i_3_n_0 ;
  wire \cidx_send[13]_i_4_n_0 ;
  wire \cidx_send[13]_i_5_n_0 ;
  wire \cidx_send[7]_rep_i_1__0_n_0 ;
  wire \cidx_send[7]_rep_i_1__1_n_0 ;
  wire \cidx_send[7]_rep_i_1__2_n_0 ;
  wire \cidx_send[7]_rep_i_1_n_0 ;
  wire \cidx_send[8]_rep_i_1__0_n_0 ;
  wire \cidx_send[8]_rep_i_1__1_n_0 ;
  wire \cidx_send[8]_rep_i_1__2_n_0 ;
  wire \cidx_send[8]_rep_i_1_n_0 ;
  wire \cidx_send[9]_rep_i_1_n_0 ;
  wire [12:1]cidx_send_0;
  wire [13:13]cidx_send__0;
  wire \cidx_send_reg[7]_rep__0_n_0 ;
  wire \cidx_send_reg[7]_rep__1_n_0 ;
  wire \cidx_send_reg[7]_rep__2_n_0 ;
  wire \cidx_send_reg[7]_rep_n_0 ;
  wire \cidx_send_reg[8]_rep__0_n_0 ;
  wire \cidx_send_reg[8]_rep__1_n_0 ;
  wire \cidx_send_reg[8]_rep__2_n_0 ;
  wire \cidx_send_reg[8]_rep_n_0 ;
  wire \cidx_send_reg[9]_rep_n_0 ;
  wire [12:7]cidx_send_reg_rep__0;
  wire [13:1]data0;
  wire delay_mem_reg_0_127_0_0_i_1_n_0;
  wire delay_mem_reg_0_127_0_0_i_2_n_0;
  wire delay_mem_reg_0_127_0_0_n_0;
  wire delay_mem_reg_0_127_0_0_n_1;
  wire delay_mem_reg_0_127_10_10_n_0;
  wire delay_mem_reg_0_127_10_10_n_1;
  wire delay_mem_reg_0_127_11_11_n_0;
  wire delay_mem_reg_0_127_11_11_n_1;
  wire delay_mem_reg_0_127_12_12_n_0;
  wire delay_mem_reg_0_127_12_12_n_1;
  wire delay_mem_reg_0_127_13_13_n_0;
  wire delay_mem_reg_0_127_13_13_n_1;
  wire delay_mem_reg_0_127_14_14_n_0;
  wire delay_mem_reg_0_127_14_14_n_1;
  wire delay_mem_reg_0_127_15_15_n_0;
  wire delay_mem_reg_0_127_15_15_n_1;
  wire delay_mem_reg_0_127_16_16_i_1_n_0;
  wire delay_mem_reg_0_127_16_16_n_0;
  wire delay_mem_reg_0_127_16_16_n_1;
  wire delay_mem_reg_0_127_17_17_n_0;
  wire delay_mem_reg_0_127_17_17_n_1;
  wire delay_mem_reg_0_127_18_18_n_0;
  wire delay_mem_reg_0_127_18_18_n_1;
  wire delay_mem_reg_0_127_19_19_n_0;
  wire delay_mem_reg_0_127_19_19_n_1;
  wire delay_mem_reg_0_127_1_1_n_0;
  wire delay_mem_reg_0_127_1_1_n_1;
  wire delay_mem_reg_0_127_20_20_n_0;
  wire delay_mem_reg_0_127_20_20_n_1;
  wire delay_mem_reg_0_127_21_21_n_0;
  wire delay_mem_reg_0_127_21_21_n_1;
  wire delay_mem_reg_0_127_22_22_n_0;
  wire delay_mem_reg_0_127_22_22_n_1;
  wire delay_mem_reg_0_127_23_23_n_0;
  wire delay_mem_reg_0_127_23_23_n_1;
  wire delay_mem_reg_0_127_24_24_n_0;
  wire delay_mem_reg_0_127_24_24_n_1;
  wire delay_mem_reg_0_127_25_25_n_0;
  wire delay_mem_reg_0_127_25_25_n_1;
  wire delay_mem_reg_0_127_26_26_n_0;
  wire delay_mem_reg_0_127_26_26_n_1;
  wire delay_mem_reg_0_127_27_27_n_0;
  wire delay_mem_reg_0_127_27_27_n_1;
  wire delay_mem_reg_0_127_28_28_n_0;
  wire delay_mem_reg_0_127_28_28_n_1;
  wire delay_mem_reg_0_127_29_29_n_0;
  wire delay_mem_reg_0_127_29_29_n_1;
  wire delay_mem_reg_0_127_2_2_n_0;
  wire delay_mem_reg_0_127_2_2_n_1;
  wire delay_mem_reg_0_127_30_30_n_0;
  wire delay_mem_reg_0_127_30_30_n_1;
  wire delay_mem_reg_0_127_31_31_n_0;
  wire delay_mem_reg_0_127_31_31_n_1;
  wire delay_mem_reg_0_127_3_3_n_0;
  wire delay_mem_reg_0_127_3_3_n_1;
  wire delay_mem_reg_0_127_4_4_n_0;
  wire delay_mem_reg_0_127_4_4_n_1;
  wire delay_mem_reg_0_127_5_5_n_0;
  wire delay_mem_reg_0_127_5_5_n_1;
  wire delay_mem_reg_0_127_6_6_n_0;
  wire delay_mem_reg_0_127_6_6_n_1;
  wire delay_mem_reg_0_127_7_7_n_0;
  wire delay_mem_reg_0_127_7_7_n_1;
  wire delay_mem_reg_0_127_8_8_n_0;
  wire delay_mem_reg_0_127_8_8_n_1;
  wire delay_mem_reg_0_127_9_9_n_0;
  wire delay_mem_reg_0_127_9_9_n_1;
  wire delay_mem_reg_1024_1151_0_0_i_1_n_0;
  wire delay_mem_reg_1024_1151_0_0_n_0;
  wire delay_mem_reg_1024_1151_0_0_n_1;
  wire delay_mem_reg_1024_1151_10_10_n_0;
  wire delay_mem_reg_1024_1151_10_10_n_1;
  wire delay_mem_reg_1024_1151_11_11_n_0;
  wire delay_mem_reg_1024_1151_11_11_n_1;
  wire delay_mem_reg_1024_1151_12_12_n_0;
  wire delay_mem_reg_1024_1151_12_12_n_1;
  wire delay_mem_reg_1024_1151_13_13_n_0;
  wire delay_mem_reg_1024_1151_13_13_n_1;
  wire delay_mem_reg_1024_1151_14_14_n_0;
  wire delay_mem_reg_1024_1151_14_14_n_1;
  wire delay_mem_reg_1024_1151_15_15_n_0;
  wire delay_mem_reg_1024_1151_15_15_n_1;
  wire delay_mem_reg_1024_1151_16_16_i_1_n_0;
  wire delay_mem_reg_1024_1151_16_16_n_0;
  wire delay_mem_reg_1024_1151_16_16_n_1;
  wire delay_mem_reg_1024_1151_17_17_n_0;
  wire delay_mem_reg_1024_1151_17_17_n_1;
  wire delay_mem_reg_1024_1151_18_18_n_0;
  wire delay_mem_reg_1024_1151_18_18_n_1;
  wire delay_mem_reg_1024_1151_19_19_n_0;
  wire delay_mem_reg_1024_1151_19_19_n_1;
  wire delay_mem_reg_1024_1151_1_1_n_0;
  wire delay_mem_reg_1024_1151_1_1_n_1;
  wire delay_mem_reg_1024_1151_20_20_n_0;
  wire delay_mem_reg_1024_1151_20_20_n_1;
  wire delay_mem_reg_1024_1151_21_21_n_0;
  wire delay_mem_reg_1024_1151_21_21_n_1;
  wire delay_mem_reg_1024_1151_22_22_n_0;
  wire delay_mem_reg_1024_1151_22_22_n_1;
  wire delay_mem_reg_1024_1151_23_23_n_0;
  wire delay_mem_reg_1024_1151_23_23_n_1;
  wire delay_mem_reg_1024_1151_24_24_n_0;
  wire delay_mem_reg_1024_1151_24_24_n_1;
  wire delay_mem_reg_1024_1151_25_25_n_0;
  wire delay_mem_reg_1024_1151_25_25_n_1;
  wire delay_mem_reg_1024_1151_26_26_n_0;
  wire delay_mem_reg_1024_1151_26_26_n_1;
  wire delay_mem_reg_1024_1151_27_27_n_0;
  wire delay_mem_reg_1024_1151_27_27_n_1;
  wire delay_mem_reg_1024_1151_28_28_n_0;
  wire delay_mem_reg_1024_1151_28_28_n_1;
  wire delay_mem_reg_1024_1151_29_29_n_0;
  wire delay_mem_reg_1024_1151_29_29_n_1;
  wire delay_mem_reg_1024_1151_2_2_n_0;
  wire delay_mem_reg_1024_1151_2_2_n_1;
  wire delay_mem_reg_1024_1151_30_30_n_0;
  wire delay_mem_reg_1024_1151_30_30_n_1;
  wire delay_mem_reg_1024_1151_31_31_n_0;
  wire delay_mem_reg_1024_1151_31_31_n_1;
  wire delay_mem_reg_1024_1151_3_3_n_0;
  wire delay_mem_reg_1024_1151_3_3_n_1;
  wire delay_mem_reg_1024_1151_4_4_n_0;
  wire delay_mem_reg_1024_1151_4_4_n_1;
  wire delay_mem_reg_1024_1151_5_5_n_0;
  wire delay_mem_reg_1024_1151_5_5_n_1;
  wire delay_mem_reg_1024_1151_6_6_n_0;
  wire delay_mem_reg_1024_1151_6_6_n_1;
  wire delay_mem_reg_1024_1151_7_7_n_0;
  wire delay_mem_reg_1024_1151_7_7_n_1;
  wire delay_mem_reg_1024_1151_8_8_n_0;
  wire delay_mem_reg_1024_1151_8_8_n_1;
  wire delay_mem_reg_1024_1151_9_9_n_0;
  wire delay_mem_reg_1024_1151_9_9_n_1;
  wire delay_mem_reg_1152_1279_0_0_i_1_n_0;
  wire delay_mem_reg_1152_1279_0_0_n_0;
  wire delay_mem_reg_1152_1279_0_0_n_1;
  wire delay_mem_reg_1152_1279_10_10_n_0;
  wire delay_mem_reg_1152_1279_10_10_n_1;
  wire delay_mem_reg_1152_1279_11_11_n_0;
  wire delay_mem_reg_1152_1279_11_11_n_1;
  wire delay_mem_reg_1152_1279_12_12_n_0;
  wire delay_mem_reg_1152_1279_12_12_n_1;
  wire delay_mem_reg_1152_1279_13_13_n_0;
  wire delay_mem_reg_1152_1279_13_13_n_1;
  wire delay_mem_reg_1152_1279_14_14_n_0;
  wire delay_mem_reg_1152_1279_14_14_n_1;
  wire delay_mem_reg_1152_1279_15_15_n_0;
  wire delay_mem_reg_1152_1279_15_15_n_1;
  wire delay_mem_reg_1152_1279_16_16_i_1_n_0;
  wire delay_mem_reg_1152_1279_16_16_n_0;
  wire delay_mem_reg_1152_1279_16_16_n_1;
  wire delay_mem_reg_1152_1279_17_17_n_0;
  wire delay_mem_reg_1152_1279_17_17_n_1;
  wire delay_mem_reg_1152_1279_18_18_n_0;
  wire delay_mem_reg_1152_1279_18_18_n_1;
  wire delay_mem_reg_1152_1279_19_19_n_0;
  wire delay_mem_reg_1152_1279_19_19_n_1;
  wire delay_mem_reg_1152_1279_1_1_n_0;
  wire delay_mem_reg_1152_1279_1_1_n_1;
  wire delay_mem_reg_1152_1279_20_20_n_0;
  wire delay_mem_reg_1152_1279_20_20_n_1;
  wire delay_mem_reg_1152_1279_21_21_n_0;
  wire delay_mem_reg_1152_1279_21_21_n_1;
  wire delay_mem_reg_1152_1279_22_22_n_0;
  wire delay_mem_reg_1152_1279_22_22_n_1;
  wire delay_mem_reg_1152_1279_23_23_n_0;
  wire delay_mem_reg_1152_1279_23_23_n_1;
  wire delay_mem_reg_1152_1279_24_24_n_0;
  wire delay_mem_reg_1152_1279_24_24_n_1;
  wire delay_mem_reg_1152_1279_25_25_n_0;
  wire delay_mem_reg_1152_1279_25_25_n_1;
  wire delay_mem_reg_1152_1279_26_26_n_0;
  wire delay_mem_reg_1152_1279_26_26_n_1;
  wire delay_mem_reg_1152_1279_27_27_n_0;
  wire delay_mem_reg_1152_1279_27_27_n_1;
  wire delay_mem_reg_1152_1279_28_28_n_0;
  wire delay_mem_reg_1152_1279_28_28_n_1;
  wire delay_mem_reg_1152_1279_29_29_n_0;
  wire delay_mem_reg_1152_1279_29_29_n_1;
  wire delay_mem_reg_1152_1279_2_2_n_0;
  wire delay_mem_reg_1152_1279_2_2_n_1;
  wire delay_mem_reg_1152_1279_30_30_n_0;
  wire delay_mem_reg_1152_1279_30_30_n_1;
  wire delay_mem_reg_1152_1279_31_31_n_0;
  wire delay_mem_reg_1152_1279_31_31_n_1;
  wire delay_mem_reg_1152_1279_3_3_n_0;
  wire delay_mem_reg_1152_1279_3_3_n_1;
  wire delay_mem_reg_1152_1279_4_4_n_0;
  wire delay_mem_reg_1152_1279_4_4_n_1;
  wire delay_mem_reg_1152_1279_5_5_n_0;
  wire delay_mem_reg_1152_1279_5_5_n_1;
  wire delay_mem_reg_1152_1279_6_6_n_0;
  wire delay_mem_reg_1152_1279_6_6_n_1;
  wire delay_mem_reg_1152_1279_7_7_n_0;
  wire delay_mem_reg_1152_1279_7_7_n_1;
  wire delay_mem_reg_1152_1279_8_8_n_0;
  wire delay_mem_reg_1152_1279_8_8_n_1;
  wire delay_mem_reg_1152_1279_9_9_n_0;
  wire delay_mem_reg_1152_1279_9_9_n_1;
  wire delay_mem_reg_1280_1407_0_0_i_1_n_0;
  wire delay_mem_reg_1280_1407_0_0_n_0;
  wire delay_mem_reg_1280_1407_0_0_n_1;
  wire delay_mem_reg_1280_1407_10_10_n_0;
  wire delay_mem_reg_1280_1407_10_10_n_1;
  wire delay_mem_reg_1280_1407_11_11_n_0;
  wire delay_mem_reg_1280_1407_11_11_n_1;
  wire delay_mem_reg_1280_1407_12_12_n_0;
  wire delay_mem_reg_1280_1407_12_12_n_1;
  wire delay_mem_reg_1280_1407_13_13_n_0;
  wire delay_mem_reg_1280_1407_13_13_n_1;
  wire delay_mem_reg_1280_1407_14_14_n_0;
  wire delay_mem_reg_1280_1407_14_14_n_1;
  wire delay_mem_reg_1280_1407_15_15_n_0;
  wire delay_mem_reg_1280_1407_15_15_n_1;
  wire delay_mem_reg_1280_1407_16_16_i_1_n_0;
  wire delay_mem_reg_1280_1407_16_16_n_0;
  wire delay_mem_reg_1280_1407_16_16_n_1;
  wire delay_mem_reg_1280_1407_17_17_n_0;
  wire delay_mem_reg_1280_1407_17_17_n_1;
  wire delay_mem_reg_1280_1407_18_18_n_0;
  wire delay_mem_reg_1280_1407_18_18_n_1;
  wire delay_mem_reg_1280_1407_19_19_n_0;
  wire delay_mem_reg_1280_1407_19_19_n_1;
  wire delay_mem_reg_1280_1407_1_1_n_0;
  wire delay_mem_reg_1280_1407_1_1_n_1;
  wire delay_mem_reg_1280_1407_20_20_n_0;
  wire delay_mem_reg_1280_1407_20_20_n_1;
  wire delay_mem_reg_1280_1407_21_21_n_0;
  wire delay_mem_reg_1280_1407_21_21_n_1;
  wire delay_mem_reg_1280_1407_22_22_n_0;
  wire delay_mem_reg_1280_1407_22_22_n_1;
  wire delay_mem_reg_1280_1407_23_23_n_0;
  wire delay_mem_reg_1280_1407_23_23_n_1;
  wire delay_mem_reg_1280_1407_24_24_n_0;
  wire delay_mem_reg_1280_1407_24_24_n_1;
  wire delay_mem_reg_1280_1407_25_25_n_0;
  wire delay_mem_reg_1280_1407_25_25_n_1;
  wire delay_mem_reg_1280_1407_26_26_n_0;
  wire delay_mem_reg_1280_1407_26_26_n_1;
  wire delay_mem_reg_1280_1407_27_27_n_0;
  wire delay_mem_reg_1280_1407_27_27_n_1;
  wire delay_mem_reg_1280_1407_28_28_n_0;
  wire delay_mem_reg_1280_1407_28_28_n_1;
  wire delay_mem_reg_1280_1407_29_29_n_0;
  wire delay_mem_reg_1280_1407_29_29_n_1;
  wire delay_mem_reg_1280_1407_2_2_n_0;
  wire delay_mem_reg_1280_1407_2_2_n_1;
  wire delay_mem_reg_1280_1407_30_30_n_0;
  wire delay_mem_reg_1280_1407_30_30_n_1;
  wire delay_mem_reg_1280_1407_31_31_n_0;
  wire delay_mem_reg_1280_1407_31_31_n_1;
  wire delay_mem_reg_1280_1407_3_3_n_0;
  wire delay_mem_reg_1280_1407_3_3_n_1;
  wire delay_mem_reg_1280_1407_4_4_n_0;
  wire delay_mem_reg_1280_1407_4_4_n_1;
  wire delay_mem_reg_1280_1407_5_5_n_0;
  wire delay_mem_reg_1280_1407_5_5_n_1;
  wire delay_mem_reg_1280_1407_6_6_n_0;
  wire delay_mem_reg_1280_1407_6_6_n_1;
  wire delay_mem_reg_1280_1407_7_7_n_0;
  wire delay_mem_reg_1280_1407_7_7_n_1;
  wire delay_mem_reg_1280_1407_8_8_n_0;
  wire delay_mem_reg_1280_1407_8_8_n_1;
  wire delay_mem_reg_1280_1407_9_9_n_0;
  wire delay_mem_reg_1280_1407_9_9_n_1;
  wire delay_mem_reg_128_255_0_0_i_1_n_0;
  wire delay_mem_reg_128_255_0_0_i_2_n_0;
  wire delay_mem_reg_128_255_0_0_n_0;
  wire delay_mem_reg_128_255_0_0_n_1;
  wire delay_mem_reg_128_255_10_10_n_0;
  wire delay_mem_reg_128_255_10_10_n_1;
  wire delay_mem_reg_128_255_11_11_n_0;
  wire delay_mem_reg_128_255_11_11_n_1;
  wire delay_mem_reg_128_255_12_12_n_0;
  wire delay_mem_reg_128_255_12_12_n_1;
  wire delay_mem_reg_128_255_13_13_n_0;
  wire delay_mem_reg_128_255_13_13_n_1;
  wire delay_mem_reg_128_255_14_14_n_0;
  wire delay_mem_reg_128_255_14_14_n_1;
  wire delay_mem_reg_128_255_15_15_n_0;
  wire delay_mem_reg_128_255_15_15_n_1;
  wire delay_mem_reg_128_255_16_16_i_1_n_0;
  wire delay_mem_reg_128_255_16_16_n_0;
  wire delay_mem_reg_128_255_16_16_n_1;
  wire delay_mem_reg_128_255_17_17_n_0;
  wire delay_mem_reg_128_255_17_17_n_1;
  wire delay_mem_reg_128_255_18_18_n_0;
  wire delay_mem_reg_128_255_18_18_n_1;
  wire delay_mem_reg_128_255_19_19_n_0;
  wire delay_mem_reg_128_255_19_19_n_1;
  wire delay_mem_reg_128_255_1_1_n_0;
  wire delay_mem_reg_128_255_1_1_n_1;
  wire delay_mem_reg_128_255_20_20_n_0;
  wire delay_mem_reg_128_255_20_20_n_1;
  wire delay_mem_reg_128_255_21_21_n_0;
  wire delay_mem_reg_128_255_21_21_n_1;
  wire delay_mem_reg_128_255_22_22_n_0;
  wire delay_mem_reg_128_255_22_22_n_1;
  wire delay_mem_reg_128_255_23_23_n_0;
  wire delay_mem_reg_128_255_23_23_n_1;
  wire delay_mem_reg_128_255_24_24_n_0;
  wire delay_mem_reg_128_255_24_24_n_1;
  wire delay_mem_reg_128_255_25_25_n_0;
  wire delay_mem_reg_128_255_25_25_n_1;
  wire delay_mem_reg_128_255_26_26_n_0;
  wire delay_mem_reg_128_255_26_26_n_1;
  wire delay_mem_reg_128_255_27_27_n_0;
  wire delay_mem_reg_128_255_27_27_n_1;
  wire delay_mem_reg_128_255_28_28_n_0;
  wire delay_mem_reg_128_255_28_28_n_1;
  wire delay_mem_reg_128_255_29_29_n_0;
  wire delay_mem_reg_128_255_29_29_n_1;
  wire delay_mem_reg_128_255_2_2_n_0;
  wire delay_mem_reg_128_255_2_2_n_1;
  wire delay_mem_reg_128_255_30_30_n_0;
  wire delay_mem_reg_128_255_30_30_n_1;
  wire delay_mem_reg_128_255_31_31_n_0;
  wire delay_mem_reg_128_255_31_31_n_1;
  wire delay_mem_reg_128_255_3_3_n_0;
  wire delay_mem_reg_128_255_3_3_n_1;
  wire delay_mem_reg_128_255_4_4_n_0;
  wire delay_mem_reg_128_255_4_4_n_1;
  wire delay_mem_reg_128_255_5_5_n_0;
  wire delay_mem_reg_128_255_5_5_n_1;
  wire delay_mem_reg_128_255_6_6_n_0;
  wire delay_mem_reg_128_255_6_6_n_1;
  wire delay_mem_reg_128_255_7_7_n_0;
  wire delay_mem_reg_128_255_7_7_n_1;
  wire delay_mem_reg_128_255_8_8_n_0;
  wire delay_mem_reg_128_255_8_8_n_1;
  wire delay_mem_reg_128_255_9_9_n_0;
  wire delay_mem_reg_128_255_9_9_n_1;
  wire delay_mem_reg_1408_1535_0_0_i_1_n_0;
  wire delay_mem_reg_1408_1535_0_0_n_0;
  wire delay_mem_reg_1408_1535_0_0_n_1;
  wire delay_mem_reg_1408_1535_10_10_n_0;
  wire delay_mem_reg_1408_1535_10_10_n_1;
  wire delay_mem_reg_1408_1535_11_11_n_0;
  wire delay_mem_reg_1408_1535_11_11_n_1;
  wire delay_mem_reg_1408_1535_12_12_n_0;
  wire delay_mem_reg_1408_1535_12_12_n_1;
  wire delay_mem_reg_1408_1535_13_13_n_0;
  wire delay_mem_reg_1408_1535_13_13_n_1;
  wire delay_mem_reg_1408_1535_14_14_n_0;
  wire delay_mem_reg_1408_1535_14_14_n_1;
  wire delay_mem_reg_1408_1535_15_15_n_0;
  wire delay_mem_reg_1408_1535_15_15_n_1;
  wire delay_mem_reg_1408_1535_16_16_i_1_n_0;
  wire delay_mem_reg_1408_1535_16_16_n_0;
  wire delay_mem_reg_1408_1535_16_16_n_1;
  wire delay_mem_reg_1408_1535_17_17_n_0;
  wire delay_mem_reg_1408_1535_17_17_n_1;
  wire delay_mem_reg_1408_1535_18_18_n_0;
  wire delay_mem_reg_1408_1535_18_18_n_1;
  wire delay_mem_reg_1408_1535_19_19_n_0;
  wire delay_mem_reg_1408_1535_19_19_n_1;
  wire delay_mem_reg_1408_1535_1_1_n_0;
  wire delay_mem_reg_1408_1535_1_1_n_1;
  wire delay_mem_reg_1408_1535_20_20_n_0;
  wire delay_mem_reg_1408_1535_20_20_n_1;
  wire delay_mem_reg_1408_1535_21_21_n_0;
  wire delay_mem_reg_1408_1535_21_21_n_1;
  wire delay_mem_reg_1408_1535_22_22_n_0;
  wire delay_mem_reg_1408_1535_22_22_n_1;
  wire delay_mem_reg_1408_1535_23_23_n_0;
  wire delay_mem_reg_1408_1535_23_23_n_1;
  wire delay_mem_reg_1408_1535_24_24_n_0;
  wire delay_mem_reg_1408_1535_24_24_n_1;
  wire delay_mem_reg_1408_1535_25_25_n_0;
  wire delay_mem_reg_1408_1535_25_25_n_1;
  wire delay_mem_reg_1408_1535_26_26_n_0;
  wire delay_mem_reg_1408_1535_26_26_n_1;
  wire delay_mem_reg_1408_1535_27_27_n_0;
  wire delay_mem_reg_1408_1535_27_27_n_1;
  wire delay_mem_reg_1408_1535_28_28_n_0;
  wire delay_mem_reg_1408_1535_28_28_n_1;
  wire delay_mem_reg_1408_1535_29_29_n_0;
  wire delay_mem_reg_1408_1535_29_29_n_1;
  wire delay_mem_reg_1408_1535_2_2_n_0;
  wire delay_mem_reg_1408_1535_2_2_n_1;
  wire delay_mem_reg_1408_1535_30_30_n_0;
  wire delay_mem_reg_1408_1535_30_30_n_1;
  wire delay_mem_reg_1408_1535_31_31_n_0;
  wire delay_mem_reg_1408_1535_31_31_n_1;
  wire delay_mem_reg_1408_1535_3_3_n_0;
  wire delay_mem_reg_1408_1535_3_3_n_1;
  wire delay_mem_reg_1408_1535_4_4_n_0;
  wire delay_mem_reg_1408_1535_4_4_n_1;
  wire delay_mem_reg_1408_1535_5_5_n_0;
  wire delay_mem_reg_1408_1535_5_5_n_1;
  wire delay_mem_reg_1408_1535_6_6_n_0;
  wire delay_mem_reg_1408_1535_6_6_n_1;
  wire delay_mem_reg_1408_1535_7_7_n_0;
  wire delay_mem_reg_1408_1535_7_7_n_1;
  wire delay_mem_reg_1408_1535_8_8_n_0;
  wire delay_mem_reg_1408_1535_8_8_n_1;
  wire delay_mem_reg_1408_1535_9_9_n_0;
  wire delay_mem_reg_1408_1535_9_9_n_1;
  wire delay_mem_reg_1536_1663_0_0_i_1_n_0;
  wire delay_mem_reg_1536_1663_0_0_n_0;
  wire delay_mem_reg_1536_1663_0_0_n_1;
  wire delay_mem_reg_1536_1663_10_10_n_0;
  wire delay_mem_reg_1536_1663_10_10_n_1;
  wire delay_mem_reg_1536_1663_11_11_n_0;
  wire delay_mem_reg_1536_1663_11_11_n_1;
  wire delay_mem_reg_1536_1663_12_12_n_0;
  wire delay_mem_reg_1536_1663_12_12_n_1;
  wire delay_mem_reg_1536_1663_13_13_n_0;
  wire delay_mem_reg_1536_1663_13_13_n_1;
  wire delay_mem_reg_1536_1663_14_14_n_0;
  wire delay_mem_reg_1536_1663_14_14_n_1;
  wire delay_mem_reg_1536_1663_15_15_n_0;
  wire delay_mem_reg_1536_1663_15_15_n_1;
  wire delay_mem_reg_1536_1663_16_16_i_1_n_0;
  wire delay_mem_reg_1536_1663_16_16_n_0;
  wire delay_mem_reg_1536_1663_16_16_n_1;
  wire delay_mem_reg_1536_1663_17_17_n_0;
  wire delay_mem_reg_1536_1663_17_17_n_1;
  wire delay_mem_reg_1536_1663_18_18_n_0;
  wire delay_mem_reg_1536_1663_18_18_n_1;
  wire delay_mem_reg_1536_1663_19_19_n_0;
  wire delay_mem_reg_1536_1663_19_19_n_1;
  wire delay_mem_reg_1536_1663_1_1_n_0;
  wire delay_mem_reg_1536_1663_1_1_n_1;
  wire delay_mem_reg_1536_1663_20_20_n_0;
  wire delay_mem_reg_1536_1663_20_20_n_1;
  wire delay_mem_reg_1536_1663_21_21_n_0;
  wire delay_mem_reg_1536_1663_21_21_n_1;
  wire delay_mem_reg_1536_1663_22_22_n_0;
  wire delay_mem_reg_1536_1663_22_22_n_1;
  wire delay_mem_reg_1536_1663_23_23_n_0;
  wire delay_mem_reg_1536_1663_23_23_n_1;
  wire delay_mem_reg_1536_1663_24_24_n_0;
  wire delay_mem_reg_1536_1663_24_24_n_1;
  wire delay_mem_reg_1536_1663_25_25_n_0;
  wire delay_mem_reg_1536_1663_25_25_n_1;
  wire delay_mem_reg_1536_1663_26_26_n_0;
  wire delay_mem_reg_1536_1663_26_26_n_1;
  wire delay_mem_reg_1536_1663_27_27_n_0;
  wire delay_mem_reg_1536_1663_27_27_n_1;
  wire delay_mem_reg_1536_1663_28_28_n_0;
  wire delay_mem_reg_1536_1663_28_28_n_1;
  wire delay_mem_reg_1536_1663_29_29_n_0;
  wire delay_mem_reg_1536_1663_29_29_n_1;
  wire delay_mem_reg_1536_1663_2_2_n_0;
  wire delay_mem_reg_1536_1663_2_2_n_1;
  wire delay_mem_reg_1536_1663_30_30_n_0;
  wire delay_mem_reg_1536_1663_30_30_n_1;
  wire delay_mem_reg_1536_1663_31_31_n_0;
  wire delay_mem_reg_1536_1663_31_31_n_1;
  wire delay_mem_reg_1536_1663_3_3_n_0;
  wire delay_mem_reg_1536_1663_3_3_n_1;
  wire delay_mem_reg_1536_1663_4_4_n_0;
  wire delay_mem_reg_1536_1663_4_4_n_1;
  wire delay_mem_reg_1536_1663_5_5_n_0;
  wire delay_mem_reg_1536_1663_5_5_n_1;
  wire delay_mem_reg_1536_1663_6_6_n_0;
  wire delay_mem_reg_1536_1663_6_6_n_1;
  wire delay_mem_reg_1536_1663_7_7_n_0;
  wire delay_mem_reg_1536_1663_7_7_n_1;
  wire delay_mem_reg_1536_1663_8_8_n_0;
  wire delay_mem_reg_1536_1663_8_8_n_1;
  wire delay_mem_reg_1536_1663_9_9_n_0;
  wire delay_mem_reg_1536_1663_9_9_n_1;
  wire delay_mem_reg_1664_1791_0_0_i_1_n_0;
  wire delay_mem_reg_1664_1791_0_0_i_2_n_0;
  wire delay_mem_reg_1664_1791_0_0_n_0;
  wire delay_mem_reg_1664_1791_0_0_n_1;
  wire delay_mem_reg_1664_1791_10_10_n_0;
  wire delay_mem_reg_1664_1791_10_10_n_1;
  wire delay_mem_reg_1664_1791_11_11_n_0;
  wire delay_mem_reg_1664_1791_11_11_n_1;
  wire delay_mem_reg_1664_1791_12_12_n_0;
  wire delay_mem_reg_1664_1791_12_12_n_1;
  wire delay_mem_reg_1664_1791_13_13_n_0;
  wire delay_mem_reg_1664_1791_13_13_n_1;
  wire delay_mem_reg_1664_1791_14_14_n_0;
  wire delay_mem_reg_1664_1791_14_14_n_1;
  wire delay_mem_reg_1664_1791_15_15_n_0;
  wire delay_mem_reg_1664_1791_15_15_n_1;
  wire delay_mem_reg_1664_1791_16_16_i_1_n_0;
  wire delay_mem_reg_1664_1791_16_16_n_0;
  wire delay_mem_reg_1664_1791_16_16_n_1;
  wire delay_mem_reg_1664_1791_17_17_n_0;
  wire delay_mem_reg_1664_1791_17_17_n_1;
  wire delay_mem_reg_1664_1791_18_18_n_0;
  wire delay_mem_reg_1664_1791_18_18_n_1;
  wire delay_mem_reg_1664_1791_19_19_n_0;
  wire delay_mem_reg_1664_1791_19_19_n_1;
  wire delay_mem_reg_1664_1791_1_1_n_0;
  wire delay_mem_reg_1664_1791_1_1_n_1;
  wire delay_mem_reg_1664_1791_20_20_n_0;
  wire delay_mem_reg_1664_1791_20_20_n_1;
  wire delay_mem_reg_1664_1791_21_21_n_0;
  wire delay_mem_reg_1664_1791_21_21_n_1;
  wire delay_mem_reg_1664_1791_22_22_n_0;
  wire delay_mem_reg_1664_1791_22_22_n_1;
  wire delay_mem_reg_1664_1791_23_23_n_0;
  wire delay_mem_reg_1664_1791_23_23_n_1;
  wire delay_mem_reg_1664_1791_24_24_n_0;
  wire delay_mem_reg_1664_1791_24_24_n_1;
  wire delay_mem_reg_1664_1791_25_25_n_0;
  wire delay_mem_reg_1664_1791_25_25_n_1;
  wire delay_mem_reg_1664_1791_26_26_n_0;
  wire delay_mem_reg_1664_1791_26_26_n_1;
  wire delay_mem_reg_1664_1791_27_27_n_0;
  wire delay_mem_reg_1664_1791_27_27_n_1;
  wire delay_mem_reg_1664_1791_28_28_n_0;
  wire delay_mem_reg_1664_1791_28_28_n_1;
  wire delay_mem_reg_1664_1791_29_29_n_0;
  wire delay_mem_reg_1664_1791_29_29_n_1;
  wire delay_mem_reg_1664_1791_2_2_n_0;
  wire delay_mem_reg_1664_1791_2_2_n_1;
  wire delay_mem_reg_1664_1791_30_30_n_0;
  wire delay_mem_reg_1664_1791_30_30_n_1;
  wire delay_mem_reg_1664_1791_31_31_n_0;
  wire delay_mem_reg_1664_1791_31_31_n_1;
  wire delay_mem_reg_1664_1791_3_3_n_0;
  wire delay_mem_reg_1664_1791_3_3_n_1;
  wire delay_mem_reg_1664_1791_4_4_n_0;
  wire delay_mem_reg_1664_1791_4_4_n_1;
  wire delay_mem_reg_1664_1791_5_5_n_0;
  wire delay_mem_reg_1664_1791_5_5_n_1;
  wire delay_mem_reg_1664_1791_6_6_n_0;
  wire delay_mem_reg_1664_1791_6_6_n_1;
  wire delay_mem_reg_1664_1791_7_7_n_0;
  wire delay_mem_reg_1664_1791_7_7_n_1;
  wire delay_mem_reg_1664_1791_8_8_n_0;
  wire delay_mem_reg_1664_1791_8_8_n_1;
  wire delay_mem_reg_1664_1791_9_9_n_0;
  wire delay_mem_reg_1664_1791_9_9_n_1;
  wire delay_mem_reg_1792_1919_0_0_i_1_n_0;
  wire delay_mem_reg_1792_1919_0_0_i_2_n_0;
  wire delay_mem_reg_1792_1919_0_0_n_0;
  wire delay_mem_reg_1792_1919_0_0_n_1;
  wire delay_mem_reg_1792_1919_10_10_n_0;
  wire delay_mem_reg_1792_1919_10_10_n_1;
  wire delay_mem_reg_1792_1919_11_11_n_0;
  wire delay_mem_reg_1792_1919_11_11_n_1;
  wire delay_mem_reg_1792_1919_12_12_n_0;
  wire delay_mem_reg_1792_1919_12_12_n_1;
  wire delay_mem_reg_1792_1919_13_13_n_0;
  wire delay_mem_reg_1792_1919_13_13_n_1;
  wire delay_mem_reg_1792_1919_14_14_n_0;
  wire delay_mem_reg_1792_1919_14_14_n_1;
  wire delay_mem_reg_1792_1919_15_15_n_0;
  wire delay_mem_reg_1792_1919_15_15_n_1;
  wire delay_mem_reg_1792_1919_16_16_i_1_n_0;
  wire delay_mem_reg_1792_1919_16_16_n_0;
  wire delay_mem_reg_1792_1919_16_16_n_1;
  wire delay_mem_reg_1792_1919_17_17_n_0;
  wire delay_mem_reg_1792_1919_17_17_n_1;
  wire delay_mem_reg_1792_1919_18_18_n_0;
  wire delay_mem_reg_1792_1919_18_18_n_1;
  wire delay_mem_reg_1792_1919_19_19_n_0;
  wire delay_mem_reg_1792_1919_19_19_n_1;
  wire delay_mem_reg_1792_1919_1_1_n_0;
  wire delay_mem_reg_1792_1919_1_1_n_1;
  wire delay_mem_reg_1792_1919_20_20_n_0;
  wire delay_mem_reg_1792_1919_20_20_n_1;
  wire delay_mem_reg_1792_1919_21_21_n_0;
  wire delay_mem_reg_1792_1919_21_21_n_1;
  wire delay_mem_reg_1792_1919_22_22_n_0;
  wire delay_mem_reg_1792_1919_22_22_n_1;
  wire delay_mem_reg_1792_1919_23_23_n_0;
  wire delay_mem_reg_1792_1919_23_23_n_1;
  wire delay_mem_reg_1792_1919_24_24_n_0;
  wire delay_mem_reg_1792_1919_24_24_n_1;
  wire delay_mem_reg_1792_1919_25_25_n_0;
  wire delay_mem_reg_1792_1919_25_25_n_1;
  wire delay_mem_reg_1792_1919_26_26_n_0;
  wire delay_mem_reg_1792_1919_26_26_n_1;
  wire delay_mem_reg_1792_1919_27_27_n_0;
  wire delay_mem_reg_1792_1919_27_27_n_1;
  wire delay_mem_reg_1792_1919_28_28_n_0;
  wire delay_mem_reg_1792_1919_28_28_n_1;
  wire delay_mem_reg_1792_1919_29_29_n_0;
  wire delay_mem_reg_1792_1919_29_29_n_1;
  wire delay_mem_reg_1792_1919_2_2_n_0;
  wire delay_mem_reg_1792_1919_2_2_n_1;
  wire delay_mem_reg_1792_1919_30_30_n_0;
  wire delay_mem_reg_1792_1919_30_30_n_1;
  wire delay_mem_reg_1792_1919_31_31_n_0;
  wire delay_mem_reg_1792_1919_31_31_n_1;
  wire delay_mem_reg_1792_1919_3_3_n_0;
  wire delay_mem_reg_1792_1919_3_3_n_1;
  wire delay_mem_reg_1792_1919_4_4_n_0;
  wire delay_mem_reg_1792_1919_4_4_n_1;
  wire delay_mem_reg_1792_1919_5_5_n_0;
  wire delay_mem_reg_1792_1919_5_5_n_1;
  wire delay_mem_reg_1792_1919_6_6_n_0;
  wire delay_mem_reg_1792_1919_6_6_n_1;
  wire delay_mem_reg_1792_1919_7_7_n_0;
  wire delay_mem_reg_1792_1919_7_7_n_1;
  wire delay_mem_reg_1792_1919_8_8_n_0;
  wire delay_mem_reg_1792_1919_8_8_n_1;
  wire delay_mem_reg_1792_1919_9_9_n_0;
  wire delay_mem_reg_1792_1919_9_9_n_1;
  wire delay_mem_reg_1920_2047_0_0_i_1_n_0;
  wire delay_mem_reg_1920_2047_0_0_n_0;
  wire delay_mem_reg_1920_2047_0_0_n_1;
  wire delay_mem_reg_1920_2047_10_10_n_0;
  wire delay_mem_reg_1920_2047_10_10_n_1;
  wire delay_mem_reg_1920_2047_11_11_n_0;
  wire delay_mem_reg_1920_2047_11_11_n_1;
  wire delay_mem_reg_1920_2047_12_12_n_0;
  wire delay_mem_reg_1920_2047_12_12_n_1;
  wire delay_mem_reg_1920_2047_13_13_n_0;
  wire delay_mem_reg_1920_2047_13_13_n_1;
  wire delay_mem_reg_1920_2047_14_14_n_0;
  wire delay_mem_reg_1920_2047_14_14_n_1;
  wire delay_mem_reg_1920_2047_15_15_n_0;
  wire delay_mem_reg_1920_2047_15_15_n_1;
  wire delay_mem_reg_1920_2047_16_16_i_1_n_0;
  wire delay_mem_reg_1920_2047_16_16_n_0;
  wire delay_mem_reg_1920_2047_16_16_n_1;
  wire delay_mem_reg_1920_2047_17_17_n_0;
  wire delay_mem_reg_1920_2047_17_17_n_1;
  wire delay_mem_reg_1920_2047_18_18_n_0;
  wire delay_mem_reg_1920_2047_18_18_n_1;
  wire delay_mem_reg_1920_2047_19_19_n_0;
  wire delay_mem_reg_1920_2047_19_19_n_1;
  wire delay_mem_reg_1920_2047_1_1_n_0;
  wire delay_mem_reg_1920_2047_1_1_n_1;
  wire delay_mem_reg_1920_2047_20_20_n_0;
  wire delay_mem_reg_1920_2047_20_20_n_1;
  wire delay_mem_reg_1920_2047_21_21_n_0;
  wire delay_mem_reg_1920_2047_21_21_n_1;
  wire delay_mem_reg_1920_2047_22_22_n_0;
  wire delay_mem_reg_1920_2047_22_22_n_1;
  wire delay_mem_reg_1920_2047_23_23_n_0;
  wire delay_mem_reg_1920_2047_23_23_n_1;
  wire delay_mem_reg_1920_2047_24_24_n_0;
  wire delay_mem_reg_1920_2047_24_24_n_1;
  wire delay_mem_reg_1920_2047_25_25_n_0;
  wire delay_mem_reg_1920_2047_25_25_n_1;
  wire delay_mem_reg_1920_2047_26_26_n_0;
  wire delay_mem_reg_1920_2047_26_26_n_1;
  wire delay_mem_reg_1920_2047_27_27_n_0;
  wire delay_mem_reg_1920_2047_27_27_n_1;
  wire delay_mem_reg_1920_2047_28_28_n_0;
  wire delay_mem_reg_1920_2047_28_28_n_1;
  wire delay_mem_reg_1920_2047_29_29_n_0;
  wire delay_mem_reg_1920_2047_29_29_n_1;
  wire delay_mem_reg_1920_2047_2_2_n_0;
  wire delay_mem_reg_1920_2047_2_2_n_1;
  wire delay_mem_reg_1920_2047_30_30_n_0;
  wire delay_mem_reg_1920_2047_30_30_n_1;
  wire delay_mem_reg_1920_2047_31_31_n_0;
  wire delay_mem_reg_1920_2047_31_31_n_1;
  wire delay_mem_reg_1920_2047_3_3_n_0;
  wire delay_mem_reg_1920_2047_3_3_n_1;
  wire delay_mem_reg_1920_2047_4_4_n_0;
  wire delay_mem_reg_1920_2047_4_4_n_1;
  wire delay_mem_reg_1920_2047_5_5_n_0;
  wire delay_mem_reg_1920_2047_5_5_n_1;
  wire delay_mem_reg_1920_2047_6_6_n_0;
  wire delay_mem_reg_1920_2047_6_6_n_1;
  wire delay_mem_reg_1920_2047_7_7_n_0;
  wire delay_mem_reg_1920_2047_7_7_n_1;
  wire delay_mem_reg_1920_2047_8_8_n_0;
  wire delay_mem_reg_1920_2047_8_8_n_1;
  wire delay_mem_reg_1920_2047_9_9_n_0;
  wire delay_mem_reg_1920_2047_9_9_n_1;
  wire delay_mem_reg_2048_2175_0_0_i_1_n_0;
  wire delay_mem_reg_2048_2175_0_0_n_0;
  wire delay_mem_reg_2048_2175_0_0_n_1;
  wire delay_mem_reg_2048_2175_10_10_n_0;
  wire delay_mem_reg_2048_2175_10_10_n_1;
  wire delay_mem_reg_2048_2175_11_11_n_0;
  wire delay_mem_reg_2048_2175_11_11_n_1;
  wire delay_mem_reg_2048_2175_12_12_n_0;
  wire delay_mem_reg_2048_2175_12_12_n_1;
  wire delay_mem_reg_2048_2175_13_13_n_0;
  wire delay_mem_reg_2048_2175_13_13_n_1;
  wire delay_mem_reg_2048_2175_14_14_n_0;
  wire delay_mem_reg_2048_2175_14_14_n_1;
  wire delay_mem_reg_2048_2175_15_15_n_0;
  wire delay_mem_reg_2048_2175_15_15_n_1;
  wire delay_mem_reg_2048_2175_16_16_i_1_n_0;
  wire delay_mem_reg_2048_2175_16_16_n_0;
  wire delay_mem_reg_2048_2175_16_16_n_1;
  wire delay_mem_reg_2048_2175_17_17_n_0;
  wire delay_mem_reg_2048_2175_17_17_n_1;
  wire delay_mem_reg_2048_2175_18_18_n_0;
  wire delay_mem_reg_2048_2175_18_18_n_1;
  wire delay_mem_reg_2048_2175_19_19_n_0;
  wire delay_mem_reg_2048_2175_19_19_n_1;
  wire delay_mem_reg_2048_2175_1_1_n_0;
  wire delay_mem_reg_2048_2175_1_1_n_1;
  wire delay_mem_reg_2048_2175_20_20_n_0;
  wire delay_mem_reg_2048_2175_20_20_n_1;
  wire delay_mem_reg_2048_2175_21_21_n_0;
  wire delay_mem_reg_2048_2175_21_21_n_1;
  wire delay_mem_reg_2048_2175_22_22_n_0;
  wire delay_mem_reg_2048_2175_22_22_n_1;
  wire delay_mem_reg_2048_2175_23_23_n_0;
  wire delay_mem_reg_2048_2175_23_23_n_1;
  wire delay_mem_reg_2048_2175_24_24_n_0;
  wire delay_mem_reg_2048_2175_24_24_n_1;
  wire delay_mem_reg_2048_2175_25_25_n_0;
  wire delay_mem_reg_2048_2175_25_25_n_1;
  wire delay_mem_reg_2048_2175_26_26_n_0;
  wire delay_mem_reg_2048_2175_26_26_n_1;
  wire delay_mem_reg_2048_2175_27_27_n_0;
  wire delay_mem_reg_2048_2175_27_27_n_1;
  wire delay_mem_reg_2048_2175_28_28_n_0;
  wire delay_mem_reg_2048_2175_28_28_n_1;
  wire delay_mem_reg_2048_2175_29_29_n_0;
  wire delay_mem_reg_2048_2175_29_29_n_1;
  wire delay_mem_reg_2048_2175_2_2_n_0;
  wire delay_mem_reg_2048_2175_2_2_n_1;
  wire delay_mem_reg_2048_2175_30_30_n_0;
  wire delay_mem_reg_2048_2175_30_30_n_1;
  wire delay_mem_reg_2048_2175_31_31_n_0;
  wire delay_mem_reg_2048_2175_31_31_n_1;
  wire delay_mem_reg_2048_2175_3_3_n_0;
  wire delay_mem_reg_2048_2175_3_3_n_1;
  wire delay_mem_reg_2048_2175_4_4_n_0;
  wire delay_mem_reg_2048_2175_4_4_n_1;
  wire delay_mem_reg_2048_2175_5_5_n_0;
  wire delay_mem_reg_2048_2175_5_5_n_1;
  wire delay_mem_reg_2048_2175_6_6_n_0;
  wire delay_mem_reg_2048_2175_6_6_n_1;
  wire delay_mem_reg_2048_2175_7_7_n_0;
  wire delay_mem_reg_2048_2175_7_7_n_1;
  wire delay_mem_reg_2048_2175_8_8_n_0;
  wire delay_mem_reg_2048_2175_8_8_n_1;
  wire delay_mem_reg_2048_2175_9_9_n_0;
  wire delay_mem_reg_2048_2175_9_9_n_1;
  wire delay_mem_reg_2176_2303_0_0_i_1_n_0;
  wire delay_mem_reg_2176_2303_0_0_i_2_n_0;
  wire delay_mem_reg_2176_2303_0_0_n_0;
  wire delay_mem_reg_2176_2303_0_0_n_1;
  wire delay_mem_reg_2176_2303_10_10_n_0;
  wire delay_mem_reg_2176_2303_10_10_n_1;
  wire delay_mem_reg_2176_2303_11_11_n_0;
  wire delay_mem_reg_2176_2303_11_11_n_1;
  wire delay_mem_reg_2176_2303_12_12_n_0;
  wire delay_mem_reg_2176_2303_12_12_n_1;
  wire delay_mem_reg_2176_2303_13_13_n_0;
  wire delay_mem_reg_2176_2303_13_13_n_1;
  wire delay_mem_reg_2176_2303_14_14_n_0;
  wire delay_mem_reg_2176_2303_14_14_n_1;
  wire delay_mem_reg_2176_2303_15_15_n_0;
  wire delay_mem_reg_2176_2303_15_15_n_1;
  wire delay_mem_reg_2176_2303_16_16_i_1_n_0;
  wire delay_mem_reg_2176_2303_16_16_n_0;
  wire delay_mem_reg_2176_2303_16_16_n_1;
  wire delay_mem_reg_2176_2303_17_17_n_0;
  wire delay_mem_reg_2176_2303_17_17_n_1;
  wire delay_mem_reg_2176_2303_18_18_n_0;
  wire delay_mem_reg_2176_2303_18_18_n_1;
  wire delay_mem_reg_2176_2303_19_19_n_0;
  wire delay_mem_reg_2176_2303_19_19_n_1;
  wire delay_mem_reg_2176_2303_1_1_n_0;
  wire delay_mem_reg_2176_2303_1_1_n_1;
  wire delay_mem_reg_2176_2303_20_20_n_0;
  wire delay_mem_reg_2176_2303_20_20_n_1;
  wire delay_mem_reg_2176_2303_21_21_n_0;
  wire delay_mem_reg_2176_2303_21_21_n_1;
  wire delay_mem_reg_2176_2303_22_22_n_0;
  wire delay_mem_reg_2176_2303_22_22_n_1;
  wire delay_mem_reg_2176_2303_23_23_n_0;
  wire delay_mem_reg_2176_2303_23_23_n_1;
  wire delay_mem_reg_2176_2303_24_24_n_0;
  wire delay_mem_reg_2176_2303_24_24_n_1;
  wire delay_mem_reg_2176_2303_25_25_n_0;
  wire delay_mem_reg_2176_2303_25_25_n_1;
  wire delay_mem_reg_2176_2303_26_26_n_0;
  wire delay_mem_reg_2176_2303_26_26_n_1;
  wire delay_mem_reg_2176_2303_27_27_n_0;
  wire delay_mem_reg_2176_2303_27_27_n_1;
  wire delay_mem_reg_2176_2303_28_28_n_0;
  wire delay_mem_reg_2176_2303_28_28_n_1;
  wire delay_mem_reg_2176_2303_29_29_n_0;
  wire delay_mem_reg_2176_2303_29_29_n_1;
  wire delay_mem_reg_2176_2303_2_2_n_0;
  wire delay_mem_reg_2176_2303_2_2_n_1;
  wire delay_mem_reg_2176_2303_30_30_n_0;
  wire delay_mem_reg_2176_2303_30_30_n_1;
  wire delay_mem_reg_2176_2303_31_31_n_0;
  wire delay_mem_reg_2176_2303_31_31_n_1;
  wire delay_mem_reg_2176_2303_3_3_n_0;
  wire delay_mem_reg_2176_2303_3_3_n_1;
  wire delay_mem_reg_2176_2303_4_4_n_0;
  wire delay_mem_reg_2176_2303_4_4_n_1;
  wire delay_mem_reg_2176_2303_5_5_n_0;
  wire delay_mem_reg_2176_2303_5_5_n_1;
  wire delay_mem_reg_2176_2303_6_6_n_0;
  wire delay_mem_reg_2176_2303_6_6_n_1;
  wire delay_mem_reg_2176_2303_7_7_n_0;
  wire delay_mem_reg_2176_2303_7_7_n_1;
  wire delay_mem_reg_2176_2303_8_8_n_0;
  wire delay_mem_reg_2176_2303_8_8_n_1;
  wire delay_mem_reg_2176_2303_9_9_n_0;
  wire delay_mem_reg_2176_2303_9_9_n_1;
  wire delay_mem_reg_2304_2431_0_0_i_1_n_0;
  wire delay_mem_reg_2304_2431_0_0_i_2_n_0;
  wire delay_mem_reg_2304_2431_0_0_n_0;
  wire delay_mem_reg_2304_2431_0_0_n_1;
  wire delay_mem_reg_2304_2431_10_10_n_0;
  wire delay_mem_reg_2304_2431_10_10_n_1;
  wire delay_mem_reg_2304_2431_11_11_n_0;
  wire delay_mem_reg_2304_2431_11_11_n_1;
  wire delay_mem_reg_2304_2431_12_12_n_0;
  wire delay_mem_reg_2304_2431_12_12_n_1;
  wire delay_mem_reg_2304_2431_13_13_n_0;
  wire delay_mem_reg_2304_2431_13_13_n_1;
  wire delay_mem_reg_2304_2431_14_14_n_0;
  wire delay_mem_reg_2304_2431_14_14_n_1;
  wire delay_mem_reg_2304_2431_15_15_n_0;
  wire delay_mem_reg_2304_2431_15_15_n_1;
  wire delay_mem_reg_2304_2431_16_16_i_1_n_0;
  wire delay_mem_reg_2304_2431_16_16_n_0;
  wire delay_mem_reg_2304_2431_16_16_n_1;
  wire delay_mem_reg_2304_2431_17_17_n_0;
  wire delay_mem_reg_2304_2431_17_17_n_1;
  wire delay_mem_reg_2304_2431_18_18_n_0;
  wire delay_mem_reg_2304_2431_18_18_n_1;
  wire delay_mem_reg_2304_2431_19_19_n_0;
  wire delay_mem_reg_2304_2431_19_19_n_1;
  wire delay_mem_reg_2304_2431_1_1_n_0;
  wire delay_mem_reg_2304_2431_1_1_n_1;
  wire delay_mem_reg_2304_2431_20_20_n_0;
  wire delay_mem_reg_2304_2431_20_20_n_1;
  wire delay_mem_reg_2304_2431_21_21_n_0;
  wire delay_mem_reg_2304_2431_21_21_n_1;
  wire delay_mem_reg_2304_2431_22_22_n_0;
  wire delay_mem_reg_2304_2431_22_22_n_1;
  wire delay_mem_reg_2304_2431_23_23_n_0;
  wire delay_mem_reg_2304_2431_23_23_n_1;
  wire delay_mem_reg_2304_2431_24_24_n_0;
  wire delay_mem_reg_2304_2431_24_24_n_1;
  wire delay_mem_reg_2304_2431_25_25_n_0;
  wire delay_mem_reg_2304_2431_25_25_n_1;
  wire delay_mem_reg_2304_2431_26_26_n_0;
  wire delay_mem_reg_2304_2431_26_26_n_1;
  wire delay_mem_reg_2304_2431_27_27_n_0;
  wire delay_mem_reg_2304_2431_27_27_n_1;
  wire delay_mem_reg_2304_2431_28_28_n_0;
  wire delay_mem_reg_2304_2431_28_28_n_1;
  wire delay_mem_reg_2304_2431_29_29_n_0;
  wire delay_mem_reg_2304_2431_29_29_n_1;
  wire delay_mem_reg_2304_2431_2_2_n_0;
  wire delay_mem_reg_2304_2431_2_2_n_1;
  wire delay_mem_reg_2304_2431_30_30_n_0;
  wire delay_mem_reg_2304_2431_30_30_n_1;
  wire delay_mem_reg_2304_2431_31_31_n_0;
  wire delay_mem_reg_2304_2431_31_31_n_1;
  wire delay_mem_reg_2304_2431_3_3_n_0;
  wire delay_mem_reg_2304_2431_3_3_n_1;
  wire delay_mem_reg_2304_2431_4_4_n_0;
  wire delay_mem_reg_2304_2431_4_4_n_1;
  wire delay_mem_reg_2304_2431_5_5_n_0;
  wire delay_mem_reg_2304_2431_5_5_n_1;
  wire delay_mem_reg_2304_2431_6_6_n_0;
  wire delay_mem_reg_2304_2431_6_6_n_1;
  wire delay_mem_reg_2304_2431_7_7_n_0;
  wire delay_mem_reg_2304_2431_7_7_n_1;
  wire delay_mem_reg_2304_2431_8_8_n_0;
  wire delay_mem_reg_2304_2431_8_8_n_1;
  wire delay_mem_reg_2304_2431_9_9_n_0;
  wire delay_mem_reg_2304_2431_9_9_n_1;
  wire delay_mem_reg_2432_2559_0_0_i_1_n_0;
  wire delay_mem_reg_2432_2559_0_0_n_0;
  wire delay_mem_reg_2432_2559_0_0_n_1;
  wire delay_mem_reg_2432_2559_10_10_n_0;
  wire delay_mem_reg_2432_2559_10_10_n_1;
  wire delay_mem_reg_2432_2559_11_11_n_0;
  wire delay_mem_reg_2432_2559_11_11_n_1;
  wire delay_mem_reg_2432_2559_12_12_n_0;
  wire delay_mem_reg_2432_2559_12_12_n_1;
  wire delay_mem_reg_2432_2559_13_13_n_0;
  wire delay_mem_reg_2432_2559_13_13_n_1;
  wire delay_mem_reg_2432_2559_14_14_n_0;
  wire delay_mem_reg_2432_2559_14_14_n_1;
  wire delay_mem_reg_2432_2559_15_15_n_0;
  wire delay_mem_reg_2432_2559_15_15_n_1;
  wire delay_mem_reg_2432_2559_16_16_i_1_n_0;
  wire delay_mem_reg_2432_2559_16_16_n_0;
  wire delay_mem_reg_2432_2559_16_16_n_1;
  wire delay_mem_reg_2432_2559_17_17_n_0;
  wire delay_mem_reg_2432_2559_17_17_n_1;
  wire delay_mem_reg_2432_2559_18_18_n_0;
  wire delay_mem_reg_2432_2559_18_18_n_1;
  wire delay_mem_reg_2432_2559_19_19_n_0;
  wire delay_mem_reg_2432_2559_19_19_n_1;
  wire delay_mem_reg_2432_2559_1_1_n_0;
  wire delay_mem_reg_2432_2559_1_1_n_1;
  wire delay_mem_reg_2432_2559_20_20_n_0;
  wire delay_mem_reg_2432_2559_20_20_n_1;
  wire delay_mem_reg_2432_2559_21_21_n_0;
  wire delay_mem_reg_2432_2559_21_21_n_1;
  wire delay_mem_reg_2432_2559_22_22_n_0;
  wire delay_mem_reg_2432_2559_22_22_n_1;
  wire delay_mem_reg_2432_2559_23_23_n_0;
  wire delay_mem_reg_2432_2559_23_23_n_1;
  wire delay_mem_reg_2432_2559_24_24_n_0;
  wire delay_mem_reg_2432_2559_24_24_n_1;
  wire delay_mem_reg_2432_2559_25_25_n_0;
  wire delay_mem_reg_2432_2559_25_25_n_1;
  wire delay_mem_reg_2432_2559_26_26_n_0;
  wire delay_mem_reg_2432_2559_26_26_n_1;
  wire delay_mem_reg_2432_2559_27_27_n_0;
  wire delay_mem_reg_2432_2559_27_27_n_1;
  wire delay_mem_reg_2432_2559_28_28_n_0;
  wire delay_mem_reg_2432_2559_28_28_n_1;
  wire delay_mem_reg_2432_2559_29_29_n_0;
  wire delay_mem_reg_2432_2559_29_29_n_1;
  wire delay_mem_reg_2432_2559_2_2_n_0;
  wire delay_mem_reg_2432_2559_2_2_n_1;
  wire delay_mem_reg_2432_2559_30_30_n_0;
  wire delay_mem_reg_2432_2559_30_30_n_1;
  wire delay_mem_reg_2432_2559_31_31_n_0;
  wire delay_mem_reg_2432_2559_31_31_n_1;
  wire delay_mem_reg_2432_2559_3_3_n_0;
  wire delay_mem_reg_2432_2559_3_3_n_1;
  wire delay_mem_reg_2432_2559_4_4_n_0;
  wire delay_mem_reg_2432_2559_4_4_n_1;
  wire delay_mem_reg_2432_2559_5_5_n_0;
  wire delay_mem_reg_2432_2559_5_5_n_1;
  wire delay_mem_reg_2432_2559_6_6_n_0;
  wire delay_mem_reg_2432_2559_6_6_n_1;
  wire delay_mem_reg_2432_2559_7_7_n_0;
  wire delay_mem_reg_2432_2559_7_7_n_1;
  wire delay_mem_reg_2432_2559_8_8_n_0;
  wire delay_mem_reg_2432_2559_8_8_n_1;
  wire delay_mem_reg_2432_2559_9_9_n_0;
  wire delay_mem_reg_2432_2559_9_9_n_1;
  wire delay_mem_reg_2560_2687_0_0_i_1_n_0;
  wire delay_mem_reg_2560_2687_0_0_n_0;
  wire delay_mem_reg_2560_2687_0_0_n_1;
  wire delay_mem_reg_2560_2687_10_10_n_0;
  wire delay_mem_reg_2560_2687_10_10_n_1;
  wire delay_mem_reg_2560_2687_11_11_n_0;
  wire delay_mem_reg_2560_2687_11_11_n_1;
  wire delay_mem_reg_2560_2687_12_12_n_0;
  wire delay_mem_reg_2560_2687_12_12_n_1;
  wire delay_mem_reg_2560_2687_13_13_n_0;
  wire delay_mem_reg_2560_2687_13_13_n_1;
  wire delay_mem_reg_2560_2687_14_14_n_0;
  wire delay_mem_reg_2560_2687_14_14_n_1;
  wire delay_mem_reg_2560_2687_15_15_n_0;
  wire delay_mem_reg_2560_2687_15_15_n_1;
  wire delay_mem_reg_2560_2687_16_16_i_1_n_0;
  wire delay_mem_reg_2560_2687_16_16_n_0;
  wire delay_mem_reg_2560_2687_16_16_n_1;
  wire delay_mem_reg_2560_2687_17_17_n_0;
  wire delay_mem_reg_2560_2687_17_17_n_1;
  wire delay_mem_reg_2560_2687_18_18_n_0;
  wire delay_mem_reg_2560_2687_18_18_n_1;
  wire delay_mem_reg_2560_2687_19_19_n_0;
  wire delay_mem_reg_2560_2687_19_19_n_1;
  wire delay_mem_reg_2560_2687_1_1_n_0;
  wire delay_mem_reg_2560_2687_1_1_n_1;
  wire delay_mem_reg_2560_2687_20_20_n_0;
  wire delay_mem_reg_2560_2687_20_20_n_1;
  wire delay_mem_reg_2560_2687_21_21_n_0;
  wire delay_mem_reg_2560_2687_21_21_n_1;
  wire delay_mem_reg_2560_2687_22_22_n_0;
  wire delay_mem_reg_2560_2687_22_22_n_1;
  wire delay_mem_reg_2560_2687_23_23_n_0;
  wire delay_mem_reg_2560_2687_23_23_n_1;
  wire delay_mem_reg_2560_2687_24_24_n_0;
  wire delay_mem_reg_2560_2687_24_24_n_1;
  wire delay_mem_reg_2560_2687_25_25_n_0;
  wire delay_mem_reg_2560_2687_25_25_n_1;
  wire delay_mem_reg_2560_2687_26_26_n_0;
  wire delay_mem_reg_2560_2687_26_26_n_1;
  wire delay_mem_reg_2560_2687_27_27_n_0;
  wire delay_mem_reg_2560_2687_27_27_n_1;
  wire delay_mem_reg_2560_2687_28_28_n_0;
  wire delay_mem_reg_2560_2687_28_28_n_1;
  wire delay_mem_reg_2560_2687_29_29_n_0;
  wire delay_mem_reg_2560_2687_29_29_n_1;
  wire delay_mem_reg_2560_2687_2_2_n_0;
  wire delay_mem_reg_2560_2687_2_2_n_1;
  wire delay_mem_reg_2560_2687_30_30_n_0;
  wire delay_mem_reg_2560_2687_30_30_n_1;
  wire delay_mem_reg_2560_2687_31_31_n_0;
  wire delay_mem_reg_2560_2687_31_31_n_1;
  wire delay_mem_reg_2560_2687_3_3_n_0;
  wire delay_mem_reg_2560_2687_3_3_n_1;
  wire delay_mem_reg_2560_2687_4_4_n_0;
  wire delay_mem_reg_2560_2687_4_4_n_1;
  wire delay_mem_reg_2560_2687_5_5_n_0;
  wire delay_mem_reg_2560_2687_5_5_n_1;
  wire delay_mem_reg_2560_2687_6_6_n_0;
  wire delay_mem_reg_2560_2687_6_6_n_1;
  wire delay_mem_reg_2560_2687_7_7_n_0;
  wire delay_mem_reg_2560_2687_7_7_n_1;
  wire delay_mem_reg_2560_2687_8_8_n_0;
  wire delay_mem_reg_2560_2687_8_8_n_1;
  wire delay_mem_reg_2560_2687_9_9_n_0;
  wire delay_mem_reg_2560_2687_9_9_n_1;
  wire delay_mem_reg_256_383_0_0_i_1_n_0;
  wire delay_mem_reg_256_383_0_0_i_2_n_0;
  wire delay_mem_reg_256_383_0_0_n_0;
  wire delay_mem_reg_256_383_0_0_n_1;
  wire delay_mem_reg_256_383_10_10_n_0;
  wire delay_mem_reg_256_383_10_10_n_1;
  wire delay_mem_reg_256_383_11_11_n_0;
  wire delay_mem_reg_256_383_11_11_n_1;
  wire delay_mem_reg_256_383_12_12_n_0;
  wire delay_mem_reg_256_383_12_12_n_1;
  wire delay_mem_reg_256_383_13_13_n_0;
  wire delay_mem_reg_256_383_13_13_n_1;
  wire delay_mem_reg_256_383_14_14_n_0;
  wire delay_mem_reg_256_383_14_14_n_1;
  wire delay_mem_reg_256_383_15_15_n_0;
  wire delay_mem_reg_256_383_15_15_n_1;
  wire delay_mem_reg_256_383_16_16_i_1_n_0;
  wire delay_mem_reg_256_383_16_16_n_0;
  wire delay_mem_reg_256_383_16_16_n_1;
  wire delay_mem_reg_256_383_17_17_n_0;
  wire delay_mem_reg_256_383_17_17_n_1;
  wire delay_mem_reg_256_383_18_18_n_0;
  wire delay_mem_reg_256_383_18_18_n_1;
  wire delay_mem_reg_256_383_19_19_n_0;
  wire delay_mem_reg_256_383_19_19_n_1;
  wire delay_mem_reg_256_383_1_1_n_0;
  wire delay_mem_reg_256_383_1_1_n_1;
  wire delay_mem_reg_256_383_20_20_n_0;
  wire delay_mem_reg_256_383_20_20_n_1;
  wire delay_mem_reg_256_383_21_21_n_0;
  wire delay_mem_reg_256_383_21_21_n_1;
  wire delay_mem_reg_256_383_22_22_n_0;
  wire delay_mem_reg_256_383_22_22_n_1;
  wire delay_mem_reg_256_383_23_23_n_0;
  wire delay_mem_reg_256_383_23_23_n_1;
  wire delay_mem_reg_256_383_24_24_n_0;
  wire delay_mem_reg_256_383_24_24_n_1;
  wire delay_mem_reg_256_383_25_25_n_0;
  wire delay_mem_reg_256_383_25_25_n_1;
  wire delay_mem_reg_256_383_26_26_n_0;
  wire delay_mem_reg_256_383_26_26_n_1;
  wire delay_mem_reg_256_383_27_27_n_0;
  wire delay_mem_reg_256_383_27_27_n_1;
  wire delay_mem_reg_256_383_28_28_n_0;
  wire delay_mem_reg_256_383_28_28_n_1;
  wire delay_mem_reg_256_383_29_29_n_0;
  wire delay_mem_reg_256_383_29_29_n_1;
  wire delay_mem_reg_256_383_2_2_n_0;
  wire delay_mem_reg_256_383_2_2_n_1;
  wire delay_mem_reg_256_383_30_30_n_0;
  wire delay_mem_reg_256_383_30_30_n_1;
  wire delay_mem_reg_256_383_31_31_n_0;
  wire delay_mem_reg_256_383_31_31_n_1;
  wire delay_mem_reg_256_383_3_3_n_0;
  wire delay_mem_reg_256_383_3_3_n_1;
  wire delay_mem_reg_256_383_4_4_n_0;
  wire delay_mem_reg_256_383_4_4_n_1;
  wire delay_mem_reg_256_383_5_5_n_0;
  wire delay_mem_reg_256_383_5_5_n_1;
  wire delay_mem_reg_256_383_6_6_n_0;
  wire delay_mem_reg_256_383_6_6_n_1;
  wire delay_mem_reg_256_383_7_7_n_0;
  wire delay_mem_reg_256_383_7_7_n_1;
  wire delay_mem_reg_256_383_8_8_n_0;
  wire delay_mem_reg_256_383_8_8_n_1;
  wire delay_mem_reg_256_383_9_9_n_0;
  wire delay_mem_reg_256_383_9_9_n_1;
  wire delay_mem_reg_2688_2815_0_0_i_1_n_0;
  wire delay_mem_reg_2688_2815_0_0_n_0;
  wire delay_mem_reg_2688_2815_0_0_n_1;
  wire delay_mem_reg_2688_2815_10_10_n_0;
  wire delay_mem_reg_2688_2815_10_10_n_1;
  wire delay_mem_reg_2688_2815_11_11_n_0;
  wire delay_mem_reg_2688_2815_11_11_n_1;
  wire delay_mem_reg_2688_2815_12_12_n_0;
  wire delay_mem_reg_2688_2815_12_12_n_1;
  wire delay_mem_reg_2688_2815_13_13_n_0;
  wire delay_mem_reg_2688_2815_13_13_n_1;
  wire delay_mem_reg_2688_2815_14_14_n_0;
  wire delay_mem_reg_2688_2815_14_14_n_1;
  wire delay_mem_reg_2688_2815_15_15_n_0;
  wire delay_mem_reg_2688_2815_15_15_n_1;
  wire delay_mem_reg_2688_2815_16_16_i_1_n_0;
  wire delay_mem_reg_2688_2815_16_16_n_0;
  wire delay_mem_reg_2688_2815_16_16_n_1;
  wire delay_mem_reg_2688_2815_17_17_n_0;
  wire delay_mem_reg_2688_2815_17_17_n_1;
  wire delay_mem_reg_2688_2815_18_18_n_0;
  wire delay_mem_reg_2688_2815_18_18_n_1;
  wire delay_mem_reg_2688_2815_19_19_n_0;
  wire delay_mem_reg_2688_2815_19_19_n_1;
  wire delay_mem_reg_2688_2815_1_1_n_0;
  wire delay_mem_reg_2688_2815_1_1_n_1;
  wire delay_mem_reg_2688_2815_20_20_n_0;
  wire delay_mem_reg_2688_2815_20_20_n_1;
  wire delay_mem_reg_2688_2815_21_21_n_0;
  wire delay_mem_reg_2688_2815_21_21_n_1;
  wire delay_mem_reg_2688_2815_22_22_n_0;
  wire delay_mem_reg_2688_2815_22_22_n_1;
  wire delay_mem_reg_2688_2815_23_23_n_0;
  wire delay_mem_reg_2688_2815_23_23_n_1;
  wire delay_mem_reg_2688_2815_24_24_n_0;
  wire delay_mem_reg_2688_2815_24_24_n_1;
  wire delay_mem_reg_2688_2815_25_25_n_0;
  wire delay_mem_reg_2688_2815_25_25_n_1;
  wire delay_mem_reg_2688_2815_26_26_n_0;
  wire delay_mem_reg_2688_2815_26_26_n_1;
  wire delay_mem_reg_2688_2815_27_27_n_0;
  wire delay_mem_reg_2688_2815_27_27_n_1;
  wire delay_mem_reg_2688_2815_28_28_n_0;
  wire delay_mem_reg_2688_2815_28_28_n_1;
  wire delay_mem_reg_2688_2815_29_29_n_0;
  wire delay_mem_reg_2688_2815_29_29_n_1;
  wire delay_mem_reg_2688_2815_2_2_n_0;
  wire delay_mem_reg_2688_2815_2_2_n_1;
  wire delay_mem_reg_2688_2815_30_30_n_0;
  wire delay_mem_reg_2688_2815_30_30_n_1;
  wire delay_mem_reg_2688_2815_31_31_n_0;
  wire delay_mem_reg_2688_2815_31_31_n_1;
  wire delay_mem_reg_2688_2815_3_3_n_0;
  wire delay_mem_reg_2688_2815_3_3_n_1;
  wire delay_mem_reg_2688_2815_4_4_n_0;
  wire delay_mem_reg_2688_2815_4_4_n_1;
  wire delay_mem_reg_2688_2815_5_5_n_0;
  wire delay_mem_reg_2688_2815_5_5_n_1;
  wire delay_mem_reg_2688_2815_6_6_n_0;
  wire delay_mem_reg_2688_2815_6_6_n_1;
  wire delay_mem_reg_2688_2815_7_7_n_0;
  wire delay_mem_reg_2688_2815_7_7_n_1;
  wire delay_mem_reg_2688_2815_8_8_n_0;
  wire delay_mem_reg_2688_2815_8_8_n_1;
  wire delay_mem_reg_2688_2815_9_9_n_0;
  wire delay_mem_reg_2688_2815_9_9_n_1;
  wire delay_mem_reg_2816_2943_0_0_i_1_n_0;
  wire delay_mem_reg_2816_2943_0_0_n_0;
  wire delay_mem_reg_2816_2943_0_0_n_1;
  wire delay_mem_reg_2816_2943_10_10_n_0;
  wire delay_mem_reg_2816_2943_10_10_n_1;
  wire delay_mem_reg_2816_2943_11_11_n_0;
  wire delay_mem_reg_2816_2943_11_11_n_1;
  wire delay_mem_reg_2816_2943_12_12_n_0;
  wire delay_mem_reg_2816_2943_12_12_n_1;
  wire delay_mem_reg_2816_2943_13_13_n_0;
  wire delay_mem_reg_2816_2943_13_13_n_1;
  wire delay_mem_reg_2816_2943_14_14_n_0;
  wire delay_mem_reg_2816_2943_14_14_n_1;
  wire delay_mem_reg_2816_2943_15_15_n_0;
  wire delay_mem_reg_2816_2943_15_15_n_1;
  wire delay_mem_reg_2816_2943_16_16_i_1_n_0;
  wire delay_mem_reg_2816_2943_16_16_n_0;
  wire delay_mem_reg_2816_2943_16_16_n_1;
  wire delay_mem_reg_2816_2943_17_17_n_0;
  wire delay_mem_reg_2816_2943_17_17_n_1;
  wire delay_mem_reg_2816_2943_18_18_n_0;
  wire delay_mem_reg_2816_2943_18_18_n_1;
  wire delay_mem_reg_2816_2943_19_19_n_0;
  wire delay_mem_reg_2816_2943_19_19_n_1;
  wire delay_mem_reg_2816_2943_1_1_n_0;
  wire delay_mem_reg_2816_2943_1_1_n_1;
  wire delay_mem_reg_2816_2943_20_20_n_0;
  wire delay_mem_reg_2816_2943_20_20_n_1;
  wire delay_mem_reg_2816_2943_21_21_n_0;
  wire delay_mem_reg_2816_2943_21_21_n_1;
  wire delay_mem_reg_2816_2943_22_22_n_0;
  wire delay_mem_reg_2816_2943_22_22_n_1;
  wire delay_mem_reg_2816_2943_23_23_n_0;
  wire delay_mem_reg_2816_2943_23_23_n_1;
  wire delay_mem_reg_2816_2943_24_24_n_0;
  wire delay_mem_reg_2816_2943_24_24_n_1;
  wire delay_mem_reg_2816_2943_25_25_n_0;
  wire delay_mem_reg_2816_2943_25_25_n_1;
  wire delay_mem_reg_2816_2943_26_26_n_0;
  wire delay_mem_reg_2816_2943_26_26_n_1;
  wire delay_mem_reg_2816_2943_27_27_n_0;
  wire delay_mem_reg_2816_2943_27_27_n_1;
  wire delay_mem_reg_2816_2943_28_28_n_0;
  wire delay_mem_reg_2816_2943_28_28_n_1;
  wire delay_mem_reg_2816_2943_29_29_n_0;
  wire delay_mem_reg_2816_2943_29_29_n_1;
  wire delay_mem_reg_2816_2943_2_2_n_0;
  wire delay_mem_reg_2816_2943_2_2_n_1;
  wire delay_mem_reg_2816_2943_30_30_n_0;
  wire delay_mem_reg_2816_2943_30_30_n_1;
  wire delay_mem_reg_2816_2943_31_31_n_0;
  wire delay_mem_reg_2816_2943_31_31_n_1;
  wire delay_mem_reg_2816_2943_3_3_n_0;
  wire delay_mem_reg_2816_2943_3_3_n_1;
  wire delay_mem_reg_2816_2943_4_4_n_0;
  wire delay_mem_reg_2816_2943_4_4_n_1;
  wire delay_mem_reg_2816_2943_5_5_n_0;
  wire delay_mem_reg_2816_2943_5_5_n_1;
  wire delay_mem_reg_2816_2943_6_6_n_0;
  wire delay_mem_reg_2816_2943_6_6_n_1;
  wire delay_mem_reg_2816_2943_7_7_n_0;
  wire delay_mem_reg_2816_2943_7_7_n_1;
  wire delay_mem_reg_2816_2943_8_8_n_0;
  wire delay_mem_reg_2816_2943_8_8_n_1;
  wire delay_mem_reg_2816_2943_9_9_n_0;
  wire delay_mem_reg_2816_2943_9_9_n_1;
  wire delay_mem_reg_2944_3071_0_0_i_1_n_0;
  wire delay_mem_reg_2944_3071_0_0_n_0;
  wire delay_mem_reg_2944_3071_0_0_n_1;
  wire delay_mem_reg_2944_3071_10_10_n_0;
  wire delay_mem_reg_2944_3071_10_10_n_1;
  wire delay_mem_reg_2944_3071_11_11_n_0;
  wire delay_mem_reg_2944_3071_11_11_n_1;
  wire delay_mem_reg_2944_3071_12_12_n_0;
  wire delay_mem_reg_2944_3071_12_12_n_1;
  wire delay_mem_reg_2944_3071_13_13_n_0;
  wire delay_mem_reg_2944_3071_13_13_n_1;
  wire delay_mem_reg_2944_3071_14_14_n_0;
  wire delay_mem_reg_2944_3071_14_14_n_1;
  wire delay_mem_reg_2944_3071_15_15_n_0;
  wire delay_mem_reg_2944_3071_15_15_n_1;
  wire delay_mem_reg_2944_3071_16_16_i_1_n_0;
  wire delay_mem_reg_2944_3071_16_16_n_0;
  wire delay_mem_reg_2944_3071_16_16_n_1;
  wire delay_mem_reg_2944_3071_17_17_n_0;
  wire delay_mem_reg_2944_3071_17_17_n_1;
  wire delay_mem_reg_2944_3071_18_18_n_0;
  wire delay_mem_reg_2944_3071_18_18_n_1;
  wire delay_mem_reg_2944_3071_19_19_n_0;
  wire delay_mem_reg_2944_3071_19_19_n_1;
  wire delay_mem_reg_2944_3071_1_1_n_0;
  wire delay_mem_reg_2944_3071_1_1_n_1;
  wire delay_mem_reg_2944_3071_20_20_n_0;
  wire delay_mem_reg_2944_3071_20_20_n_1;
  wire delay_mem_reg_2944_3071_21_21_n_0;
  wire delay_mem_reg_2944_3071_21_21_n_1;
  wire delay_mem_reg_2944_3071_22_22_n_0;
  wire delay_mem_reg_2944_3071_22_22_n_1;
  wire delay_mem_reg_2944_3071_23_23_n_0;
  wire delay_mem_reg_2944_3071_23_23_n_1;
  wire delay_mem_reg_2944_3071_24_24_n_0;
  wire delay_mem_reg_2944_3071_24_24_n_1;
  wire delay_mem_reg_2944_3071_25_25_n_0;
  wire delay_mem_reg_2944_3071_25_25_n_1;
  wire delay_mem_reg_2944_3071_26_26_n_0;
  wire delay_mem_reg_2944_3071_26_26_n_1;
  wire delay_mem_reg_2944_3071_27_27_n_0;
  wire delay_mem_reg_2944_3071_27_27_n_1;
  wire delay_mem_reg_2944_3071_28_28_n_0;
  wire delay_mem_reg_2944_3071_28_28_n_1;
  wire delay_mem_reg_2944_3071_29_29_n_0;
  wire delay_mem_reg_2944_3071_29_29_n_1;
  wire delay_mem_reg_2944_3071_2_2_n_0;
  wire delay_mem_reg_2944_3071_2_2_n_1;
  wire delay_mem_reg_2944_3071_30_30_n_0;
  wire delay_mem_reg_2944_3071_30_30_n_1;
  wire delay_mem_reg_2944_3071_31_31_n_0;
  wire delay_mem_reg_2944_3071_31_31_n_1;
  wire delay_mem_reg_2944_3071_3_3_n_0;
  wire delay_mem_reg_2944_3071_3_3_n_1;
  wire delay_mem_reg_2944_3071_4_4_n_0;
  wire delay_mem_reg_2944_3071_4_4_n_1;
  wire delay_mem_reg_2944_3071_5_5_n_0;
  wire delay_mem_reg_2944_3071_5_5_n_1;
  wire delay_mem_reg_2944_3071_6_6_n_0;
  wire delay_mem_reg_2944_3071_6_6_n_1;
  wire delay_mem_reg_2944_3071_7_7_n_0;
  wire delay_mem_reg_2944_3071_7_7_n_1;
  wire delay_mem_reg_2944_3071_8_8_n_0;
  wire delay_mem_reg_2944_3071_8_8_n_1;
  wire delay_mem_reg_2944_3071_9_9_n_0;
  wire delay_mem_reg_2944_3071_9_9_n_1;
  wire delay_mem_reg_3072_3199_0_0_i_1_n_0;
  wire delay_mem_reg_3072_3199_0_0_n_0;
  wire delay_mem_reg_3072_3199_0_0_n_1;
  wire delay_mem_reg_3072_3199_10_10_n_0;
  wire delay_mem_reg_3072_3199_10_10_n_1;
  wire delay_mem_reg_3072_3199_11_11_n_0;
  wire delay_mem_reg_3072_3199_11_11_n_1;
  wire delay_mem_reg_3072_3199_12_12_n_0;
  wire delay_mem_reg_3072_3199_12_12_n_1;
  wire delay_mem_reg_3072_3199_13_13_n_0;
  wire delay_mem_reg_3072_3199_13_13_n_1;
  wire delay_mem_reg_3072_3199_14_14_n_0;
  wire delay_mem_reg_3072_3199_14_14_n_1;
  wire delay_mem_reg_3072_3199_15_15_n_0;
  wire delay_mem_reg_3072_3199_15_15_n_1;
  wire delay_mem_reg_3072_3199_16_16_i_1_n_0;
  wire delay_mem_reg_3072_3199_16_16_n_0;
  wire delay_mem_reg_3072_3199_16_16_n_1;
  wire delay_mem_reg_3072_3199_17_17_n_0;
  wire delay_mem_reg_3072_3199_17_17_n_1;
  wire delay_mem_reg_3072_3199_18_18_n_0;
  wire delay_mem_reg_3072_3199_18_18_n_1;
  wire delay_mem_reg_3072_3199_19_19_n_0;
  wire delay_mem_reg_3072_3199_19_19_n_1;
  wire delay_mem_reg_3072_3199_1_1_n_0;
  wire delay_mem_reg_3072_3199_1_1_n_1;
  wire delay_mem_reg_3072_3199_20_20_n_0;
  wire delay_mem_reg_3072_3199_20_20_n_1;
  wire delay_mem_reg_3072_3199_21_21_n_0;
  wire delay_mem_reg_3072_3199_21_21_n_1;
  wire delay_mem_reg_3072_3199_22_22_n_0;
  wire delay_mem_reg_3072_3199_22_22_n_1;
  wire delay_mem_reg_3072_3199_23_23_n_0;
  wire delay_mem_reg_3072_3199_23_23_n_1;
  wire delay_mem_reg_3072_3199_24_24_n_0;
  wire delay_mem_reg_3072_3199_24_24_n_1;
  wire delay_mem_reg_3072_3199_25_25_n_0;
  wire delay_mem_reg_3072_3199_25_25_n_1;
  wire delay_mem_reg_3072_3199_26_26_n_0;
  wire delay_mem_reg_3072_3199_26_26_n_1;
  wire delay_mem_reg_3072_3199_27_27_n_0;
  wire delay_mem_reg_3072_3199_27_27_n_1;
  wire delay_mem_reg_3072_3199_28_28_n_0;
  wire delay_mem_reg_3072_3199_28_28_n_1;
  wire delay_mem_reg_3072_3199_29_29_n_0;
  wire delay_mem_reg_3072_3199_29_29_n_1;
  wire delay_mem_reg_3072_3199_2_2_n_0;
  wire delay_mem_reg_3072_3199_2_2_n_1;
  wire delay_mem_reg_3072_3199_30_30_n_0;
  wire delay_mem_reg_3072_3199_30_30_n_1;
  wire delay_mem_reg_3072_3199_31_31_n_0;
  wire delay_mem_reg_3072_3199_31_31_n_1;
  wire delay_mem_reg_3072_3199_3_3_n_0;
  wire delay_mem_reg_3072_3199_3_3_n_1;
  wire delay_mem_reg_3072_3199_4_4_n_0;
  wire delay_mem_reg_3072_3199_4_4_n_1;
  wire delay_mem_reg_3072_3199_5_5_n_0;
  wire delay_mem_reg_3072_3199_5_5_n_1;
  wire delay_mem_reg_3072_3199_6_6_n_0;
  wire delay_mem_reg_3072_3199_6_6_n_1;
  wire delay_mem_reg_3072_3199_7_7_n_0;
  wire delay_mem_reg_3072_3199_7_7_n_1;
  wire delay_mem_reg_3072_3199_8_8_n_0;
  wire delay_mem_reg_3072_3199_8_8_n_1;
  wire delay_mem_reg_3072_3199_9_9_n_0;
  wire delay_mem_reg_3072_3199_9_9_n_1;
  wire delay_mem_reg_3200_3327_0_0_i_1_n_0;
  wire delay_mem_reg_3200_3327_0_0_i_2_n_0;
  wire delay_mem_reg_3200_3327_0_0_n_0;
  wire delay_mem_reg_3200_3327_0_0_n_1;
  wire delay_mem_reg_3200_3327_10_10_n_0;
  wire delay_mem_reg_3200_3327_10_10_n_1;
  wire delay_mem_reg_3200_3327_11_11_n_0;
  wire delay_mem_reg_3200_3327_11_11_n_1;
  wire delay_mem_reg_3200_3327_12_12_n_0;
  wire delay_mem_reg_3200_3327_12_12_n_1;
  wire delay_mem_reg_3200_3327_13_13_n_0;
  wire delay_mem_reg_3200_3327_13_13_n_1;
  wire delay_mem_reg_3200_3327_14_14_n_0;
  wire delay_mem_reg_3200_3327_14_14_n_1;
  wire delay_mem_reg_3200_3327_15_15_n_0;
  wire delay_mem_reg_3200_3327_15_15_n_1;
  wire delay_mem_reg_3200_3327_16_16_i_1_n_0;
  wire delay_mem_reg_3200_3327_16_16_i_2_n_0;
  wire delay_mem_reg_3200_3327_16_16_n_0;
  wire delay_mem_reg_3200_3327_16_16_n_1;
  wire delay_mem_reg_3200_3327_17_17_n_0;
  wire delay_mem_reg_3200_3327_17_17_n_1;
  wire delay_mem_reg_3200_3327_18_18_n_0;
  wire delay_mem_reg_3200_3327_18_18_n_1;
  wire delay_mem_reg_3200_3327_19_19_n_0;
  wire delay_mem_reg_3200_3327_19_19_n_1;
  wire delay_mem_reg_3200_3327_1_1_n_0;
  wire delay_mem_reg_3200_3327_1_1_n_1;
  wire delay_mem_reg_3200_3327_20_20_n_0;
  wire delay_mem_reg_3200_3327_20_20_n_1;
  wire delay_mem_reg_3200_3327_21_21_n_0;
  wire delay_mem_reg_3200_3327_21_21_n_1;
  wire delay_mem_reg_3200_3327_22_22_n_0;
  wire delay_mem_reg_3200_3327_22_22_n_1;
  wire delay_mem_reg_3200_3327_23_23_n_0;
  wire delay_mem_reg_3200_3327_23_23_n_1;
  wire delay_mem_reg_3200_3327_24_24_n_0;
  wire delay_mem_reg_3200_3327_24_24_n_1;
  wire delay_mem_reg_3200_3327_25_25_n_0;
  wire delay_mem_reg_3200_3327_25_25_n_1;
  wire delay_mem_reg_3200_3327_26_26_n_0;
  wire delay_mem_reg_3200_3327_26_26_n_1;
  wire delay_mem_reg_3200_3327_27_27_n_0;
  wire delay_mem_reg_3200_3327_27_27_n_1;
  wire delay_mem_reg_3200_3327_28_28_n_0;
  wire delay_mem_reg_3200_3327_28_28_n_1;
  wire delay_mem_reg_3200_3327_29_29_n_0;
  wire delay_mem_reg_3200_3327_29_29_n_1;
  wire delay_mem_reg_3200_3327_2_2_n_0;
  wire delay_mem_reg_3200_3327_2_2_n_1;
  wire delay_mem_reg_3200_3327_30_30_n_0;
  wire delay_mem_reg_3200_3327_30_30_n_1;
  wire delay_mem_reg_3200_3327_31_31_n_0;
  wire delay_mem_reg_3200_3327_31_31_n_1;
  wire delay_mem_reg_3200_3327_3_3_n_0;
  wire delay_mem_reg_3200_3327_3_3_n_1;
  wire delay_mem_reg_3200_3327_4_4_n_0;
  wire delay_mem_reg_3200_3327_4_4_n_1;
  wire delay_mem_reg_3200_3327_5_5_n_0;
  wire delay_mem_reg_3200_3327_5_5_n_1;
  wire delay_mem_reg_3200_3327_6_6_n_0;
  wire delay_mem_reg_3200_3327_6_6_n_1;
  wire delay_mem_reg_3200_3327_7_7_n_0;
  wire delay_mem_reg_3200_3327_7_7_n_1;
  wire delay_mem_reg_3200_3327_8_8_n_0;
  wire delay_mem_reg_3200_3327_8_8_n_1;
  wire delay_mem_reg_3200_3327_9_9_n_0;
  wire delay_mem_reg_3200_3327_9_9_n_1;
  wire delay_mem_reg_3328_3455_0_0_i_1_n_0;
  wire delay_mem_reg_3328_3455_0_0_n_0;
  wire delay_mem_reg_3328_3455_0_0_n_1;
  wire delay_mem_reg_3328_3455_10_10_n_0;
  wire delay_mem_reg_3328_3455_10_10_n_1;
  wire delay_mem_reg_3328_3455_11_11_n_0;
  wire delay_mem_reg_3328_3455_11_11_n_1;
  wire delay_mem_reg_3328_3455_12_12_n_0;
  wire delay_mem_reg_3328_3455_12_12_n_1;
  wire delay_mem_reg_3328_3455_13_13_n_0;
  wire delay_mem_reg_3328_3455_13_13_n_1;
  wire delay_mem_reg_3328_3455_14_14_n_0;
  wire delay_mem_reg_3328_3455_14_14_n_1;
  wire delay_mem_reg_3328_3455_15_15_n_0;
  wire delay_mem_reg_3328_3455_15_15_n_1;
  wire delay_mem_reg_3328_3455_16_16_i_1_n_0;
  wire delay_mem_reg_3328_3455_16_16_n_0;
  wire delay_mem_reg_3328_3455_16_16_n_1;
  wire delay_mem_reg_3328_3455_17_17_n_0;
  wire delay_mem_reg_3328_3455_17_17_n_1;
  wire delay_mem_reg_3328_3455_18_18_n_0;
  wire delay_mem_reg_3328_3455_18_18_n_1;
  wire delay_mem_reg_3328_3455_19_19_n_0;
  wire delay_mem_reg_3328_3455_19_19_n_1;
  wire delay_mem_reg_3328_3455_1_1_n_0;
  wire delay_mem_reg_3328_3455_1_1_n_1;
  wire delay_mem_reg_3328_3455_20_20_n_0;
  wire delay_mem_reg_3328_3455_20_20_n_1;
  wire delay_mem_reg_3328_3455_21_21_n_0;
  wire delay_mem_reg_3328_3455_21_21_n_1;
  wire delay_mem_reg_3328_3455_22_22_n_0;
  wire delay_mem_reg_3328_3455_22_22_n_1;
  wire delay_mem_reg_3328_3455_23_23_n_0;
  wire delay_mem_reg_3328_3455_23_23_n_1;
  wire delay_mem_reg_3328_3455_24_24_n_0;
  wire delay_mem_reg_3328_3455_24_24_n_1;
  wire delay_mem_reg_3328_3455_25_25_n_0;
  wire delay_mem_reg_3328_3455_25_25_n_1;
  wire delay_mem_reg_3328_3455_26_26_n_0;
  wire delay_mem_reg_3328_3455_26_26_n_1;
  wire delay_mem_reg_3328_3455_27_27_n_0;
  wire delay_mem_reg_3328_3455_27_27_n_1;
  wire delay_mem_reg_3328_3455_28_28_n_0;
  wire delay_mem_reg_3328_3455_28_28_n_1;
  wire delay_mem_reg_3328_3455_29_29_n_0;
  wire delay_mem_reg_3328_3455_29_29_n_1;
  wire delay_mem_reg_3328_3455_2_2_n_0;
  wire delay_mem_reg_3328_3455_2_2_n_1;
  wire delay_mem_reg_3328_3455_30_30_n_0;
  wire delay_mem_reg_3328_3455_30_30_n_1;
  wire delay_mem_reg_3328_3455_31_31_n_0;
  wire delay_mem_reg_3328_3455_31_31_n_1;
  wire delay_mem_reg_3328_3455_3_3_n_0;
  wire delay_mem_reg_3328_3455_3_3_n_1;
  wire delay_mem_reg_3328_3455_4_4_n_0;
  wire delay_mem_reg_3328_3455_4_4_n_1;
  wire delay_mem_reg_3328_3455_5_5_n_0;
  wire delay_mem_reg_3328_3455_5_5_n_1;
  wire delay_mem_reg_3328_3455_6_6_n_0;
  wire delay_mem_reg_3328_3455_6_6_n_1;
  wire delay_mem_reg_3328_3455_7_7_n_0;
  wire delay_mem_reg_3328_3455_7_7_n_1;
  wire delay_mem_reg_3328_3455_8_8_n_0;
  wire delay_mem_reg_3328_3455_8_8_n_1;
  wire delay_mem_reg_3328_3455_9_9_n_0;
  wire delay_mem_reg_3328_3455_9_9_n_1;
  wire delay_mem_reg_3456_3583_0_0_i_1_n_0;
  wire delay_mem_reg_3456_3583_0_0_n_0;
  wire delay_mem_reg_3456_3583_0_0_n_1;
  wire delay_mem_reg_3456_3583_10_10_n_0;
  wire delay_mem_reg_3456_3583_10_10_n_1;
  wire delay_mem_reg_3456_3583_11_11_n_0;
  wire delay_mem_reg_3456_3583_11_11_n_1;
  wire delay_mem_reg_3456_3583_12_12_n_0;
  wire delay_mem_reg_3456_3583_12_12_n_1;
  wire delay_mem_reg_3456_3583_13_13_n_0;
  wire delay_mem_reg_3456_3583_13_13_n_1;
  wire delay_mem_reg_3456_3583_14_14_n_0;
  wire delay_mem_reg_3456_3583_14_14_n_1;
  wire delay_mem_reg_3456_3583_15_15_n_0;
  wire delay_mem_reg_3456_3583_15_15_n_1;
  wire delay_mem_reg_3456_3583_16_16_i_1_n_0;
  wire delay_mem_reg_3456_3583_16_16_n_0;
  wire delay_mem_reg_3456_3583_16_16_n_1;
  wire delay_mem_reg_3456_3583_17_17_n_0;
  wire delay_mem_reg_3456_3583_17_17_n_1;
  wire delay_mem_reg_3456_3583_18_18_n_0;
  wire delay_mem_reg_3456_3583_18_18_n_1;
  wire delay_mem_reg_3456_3583_19_19_n_0;
  wire delay_mem_reg_3456_3583_19_19_n_1;
  wire delay_mem_reg_3456_3583_1_1_n_0;
  wire delay_mem_reg_3456_3583_1_1_n_1;
  wire delay_mem_reg_3456_3583_20_20_n_0;
  wire delay_mem_reg_3456_3583_20_20_n_1;
  wire delay_mem_reg_3456_3583_21_21_n_0;
  wire delay_mem_reg_3456_3583_21_21_n_1;
  wire delay_mem_reg_3456_3583_22_22_n_0;
  wire delay_mem_reg_3456_3583_22_22_n_1;
  wire delay_mem_reg_3456_3583_23_23_n_0;
  wire delay_mem_reg_3456_3583_23_23_n_1;
  wire delay_mem_reg_3456_3583_24_24_n_0;
  wire delay_mem_reg_3456_3583_24_24_n_1;
  wire delay_mem_reg_3456_3583_25_25_n_0;
  wire delay_mem_reg_3456_3583_25_25_n_1;
  wire delay_mem_reg_3456_3583_26_26_n_0;
  wire delay_mem_reg_3456_3583_26_26_n_1;
  wire delay_mem_reg_3456_3583_27_27_n_0;
  wire delay_mem_reg_3456_3583_27_27_n_1;
  wire delay_mem_reg_3456_3583_28_28_n_0;
  wire delay_mem_reg_3456_3583_28_28_n_1;
  wire delay_mem_reg_3456_3583_29_29_n_0;
  wire delay_mem_reg_3456_3583_29_29_n_1;
  wire delay_mem_reg_3456_3583_2_2_n_0;
  wire delay_mem_reg_3456_3583_2_2_n_1;
  wire delay_mem_reg_3456_3583_30_30_n_0;
  wire delay_mem_reg_3456_3583_30_30_n_1;
  wire delay_mem_reg_3456_3583_31_31_n_0;
  wire delay_mem_reg_3456_3583_31_31_n_1;
  wire delay_mem_reg_3456_3583_3_3_n_0;
  wire delay_mem_reg_3456_3583_3_3_n_1;
  wire delay_mem_reg_3456_3583_4_4_n_0;
  wire delay_mem_reg_3456_3583_4_4_n_1;
  wire delay_mem_reg_3456_3583_5_5_n_0;
  wire delay_mem_reg_3456_3583_5_5_n_1;
  wire delay_mem_reg_3456_3583_6_6_n_0;
  wire delay_mem_reg_3456_3583_6_6_n_1;
  wire delay_mem_reg_3456_3583_7_7_n_0;
  wire delay_mem_reg_3456_3583_7_7_n_1;
  wire delay_mem_reg_3456_3583_8_8_n_0;
  wire delay_mem_reg_3456_3583_8_8_n_1;
  wire delay_mem_reg_3456_3583_9_9_n_0;
  wire delay_mem_reg_3456_3583_9_9_n_1;
  wire delay_mem_reg_3584_3711_0_0_i_1_n_0;
  wire delay_mem_reg_3584_3711_0_0_n_0;
  wire delay_mem_reg_3584_3711_0_0_n_1;
  wire delay_mem_reg_3584_3711_10_10_n_0;
  wire delay_mem_reg_3584_3711_10_10_n_1;
  wire delay_mem_reg_3584_3711_11_11_n_0;
  wire delay_mem_reg_3584_3711_11_11_n_1;
  wire delay_mem_reg_3584_3711_12_12_n_0;
  wire delay_mem_reg_3584_3711_12_12_n_1;
  wire delay_mem_reg_3584_3711_13_13_n_0;
  wire delay_mem_reg_3584_3711_13_13_n_1;
  wire delay_mem_reg_3584_3711_14_14_n_0;
  wire delay_mem_reg_3584_3711_14_14_n_1;
  wire delay_mem_reg_3584_3711_15_15_n_0;
  wire delay_mem_reg_3584_3711_15_15_n_1;
  wire delay_mem_reg_3584_3711_16_16_i_1_n_0;
  wire delay_mem_reg_3584_3711_16_16_n_0;
  wire delay_mem_reg_3584_3711_16_16_n_1;
  wire delay_mem_reg_3584_3711_17_17_n_0;
  wire delay_mem_reg_3584_3711_17_17_n_1;
  wire delay_mem_reg_3584_3711_18_18_n_0;
  wire delay_mem_reg_3584_3711_18_18_n_1;
  wire delay_mem_reg_3584_3711_19_19_n_0;
  wire delay_mem_reg_3584_3711_19_19_n_1;
  wire delay_mem_reg_3584_3711_1_1_n_0;
  wire delay_mem_reg_3584_3711_1_1_n_1;
  wire delay_mem_reg_3584_3711_20_20_n_0;
  wire delay_mem_reg_3584_3711_20_20_n_1;
  wire delay_mem_reg_3584_3711_21_21_n_0;
  wire delay_mem_reg_3584_3711_21_21_n_1;
  wire delay_mem_reg_3584_3711_22_22_n_0;
  wire delay_mem_reg_3584_3711_22_22_n_1;
  wire delay_mem_reg_3584_3711_23_23_n_0;
  wire delay_mem_reg_3584_3711_23_23_n_1;
  wire delay_mem_reg_3584_3711_24_24_n_0;
  wire delay_mem_reg_3584_3711_24_24_n_1;
  wire delay_mem_reg_3584_3711_25_25_n_0;
  wire delay_mem_reg_3584_3711_25_25_n_1;
  wire delay_mem_reg_3584_3711_26_26_n_0;
  wire delay_mem_reg_3584_3711_26_26_n_1;
  wire delay_mem_reg_3584_3711_27_27_n_0;
  wire delay_mem_reg_3584_3711_27_27_n_1;
  wire delay_mem_reg_3584_3711_28_28_n_0;
  wire delay_mem_reg_3584_3711_28_28_n_1;
  wire delay_mem_reg_3584_3711_29_29_n_0;
  wire delay_mem_reg_3584_3711_29_29_n_1;
  wire delay_mem_reg_3584_3711_2_2_n_0;
  wire delay_mem_reg_3584_3711_2_2_n_1;
  wire delay_mem_reg_3584_3711_30_30_n_0;
  wire delay_mem_reg_3584_3711_30_30_n_1;
  wire delay_mem_reg_3584_3711_31_31_n_0;
  wire delay_mem_reg_3584_3711_31_31_n_1;
  wire delay_mem_reg_3584_3711_3_3_n_0;
  wire delay_mem_reg_3584_3711_3_3_n_1;
  wire delay_mem_reg_3584_3711_4_4_n_0;
  wire delay_mem_reg_3584_3711_4_4_n_1;
  wire delay_mem_reg_3584_3711_5_5_n_0;
  wire delay_mem_reg_3584_3711_5_5_n_1;
  wire delay_mem_reg_3584_3711_6_6_n_0;
  wire delay_mem_reg_3584_3711_6_6_n_1;
  wire delay_mem_reg_3584_3711_7_7_n_0;
  wire delay_mem_reg_3584_3711_7_7_n_1;
  wire delay_mem_reg_3584_3711_8_8_n_0;
  wire delay_mem_reg_3584_3711_8_8_n_1;
  wire delay_mem_reg_3584_3711_9_9_n_0;
  wire delay_mem_reg_3584_3711_9_9_n_1;
  wire delay_mem_reg_3712_3839_0_0_i_1_n_0;
  wire delay_mem_reg_3712_3839_0_0_n_0;
  wire delay_mem_reg_3712_3839_0_0_n_1;
  wire delay_mem_reg_3712_3839_10_10_n_0;
  wire delay_mem_reg_3712_3839_10_10_n_1;
  wire delay_mem_reg_3712_3839_11_11_n_0;
  wire delay_mem_reg_3712_3839_11_11_n_1;
  wire delay_mem_reg_3712_3839_12_12_n_0;
  wire delay_mem_reg_3712_3839_12_12_n_1;
  wire delay_mem_reg_3712_3839_13_13_n_0;
  wire delay_mem_reg_3712_3839_13_13_n_1;
  wire delay_mem_reg_3712_3839_14_14_n_0;
  wire delay_mem_reg_3712_3839_14_14_n_1;
  wire delay_mem_reg_3712_3839_15_15_n_0;
  wire delay_mem_reg_3712_3839_15_15_n_1;
  wire delay_mem_reg_3712_3839_16_16_i_1_n_0;
  wire delay_mem_reg_3712_3839_16_16_n_0;
  wire delay_mem_reg_3712_3839_16_16_n_1;
  wire delay_mem_reg_3712_3839_17_17_n_0;
  wire delay_mem_reg_3712_3839_17_17_n_1;
  wire delay_mem_reg_3712_3839_18_18_n_0;
  wire delay_mem_reg_3712_3839_18_18_n_1;
  wire delay_mem_reg_3712_3839_19_19_n_0;
  wire delay_mem_reg_3712_3839_19_19_n_1;
  wire delay_mem_reg_3712_3839_1_1_n_0;
  wire delay_mem_reg_3712_3839_1_1_n_1;
  wire delay_mem_reg_3712_3839_20_20_n_0;
  wire delay_mem_reg_3712_3839_20_20_n_1;
  wire delay_mem_reg_3712_3839_21_21_n_0;
  wire delay_mem_reg_3712_3839_21_21_n_1;
  wire delay_mem_reg_3712_3839_22_22_n_0;
  wire delay_mem_reg_3712_3839_22_22_n_1;
  wire delay_mem_reg_3712_3839_23_23_n_0;
  wire delay_mem_reg_3712_3839_23_23_n_1;
  wire delay_mem_reg_3712_3839_24_24_n_0;
  wire delay_mem_reg_3712_3839_24_24_n_1;
  wire delay_mem_reg_3712_3839_25_25_n_0;
  wire delay_mem_reg_3712_3839_25_25_n_1;
  wire delay_mem_reg_3712_3839_26_26_n_0;
  wire delay_mem_reg_3712_3839_26_26_n_1;
  wire delay_mem_reg_3712_3839_27_27_n_0;
  wire delay_mem_reg_3712_3839_27_27_n_1;
  wire delay_mem_reg_3712_3839_28_28_n_0;
  wire delay_mem_reg_3712_3839_28_28_n_1;
  wire delay_mem_reg_3712_3839_29_29_n_0;
  wire delay_mem_reg_3712_3839_29_29_n_1;
  wire delay_mem_reg_3712_3839_2_2_n_0;
  wire delay_mem_reg_3712_3839_2_2_n_1;
  wire delay_mem_reg_3712_3839_30_30_n_0;
  wire delay_mem_reg_3712_3839_30_30_n_1;
  wire delay_mem_reg_3712_3839_31_31_n_0;
  wire delay_mem_reg_3712_3839_31_31_n_1;
  wire delay_mem_reg_3712_3839_3_3_n_0;
  wire delay_mem_reg_3712_3839_3_3_n_1;
  wire delay_mem_reg_3712_3839_4_4_n_0;
  wire delay_mem_reg_3712_3839_4_4_n_1;
  wire delay_mem_reg_3712_3839_5_5_n_0;
  wire delay_mem_reg_3712_3839_5_5_n_1;
  wire delay_mem_reg_3712_3839_6_6_n_0;
  wire delay_mem_reg_3712_3839_6_6_n_1;
  wire delay_mem_reg_3712_3839_7_7_n_0;
  wire delay_mem_reg_3712_3839_7_7_n_1;
  wire delay_mem_reg_3712_3839_8_8_n_0;
  wire delay_mem_reg_3712_3839_8_8_n_1;
  wire delay_mem_reg_3712_3839_9_9_n_0;
  wire delay_mem_reg_3712_3839_9_9_n_1;
  wire delay_mem_reg_3840_3967_0_0_i_1_n_0;
  wire delay_mem_reg_3840_3967_0_0_n_0;
  wire delay_mem_reg_3840_3967_0_0_n_1;
  wire delay_mem_reg_3840_3967_10_10_n_0;
  wire delay_mem_reg_3840_3967_10_10_n_1;
  wire delay_mem_reg_3840_3967_11_11_n_0;
  wire delay_mem_reg_3840_3967_11_11_n_1;
  wire delay_mem_reg_3840_3967_12_12_n_0;
  wire delay_mem_reg_3840_3967_12_12_n_1;
  wire delay_mem_reg_3840_3967_13_13_n_0;
  wire delay_mem_reg_3840_3967_13_13_n_1;
  wire delay_mem_reg_3840_3967_14_14_n_0;
  wire delay_mem_reg_3840_3967_14_14_n_1;
  wire delay_mem_reg_3840_3967_15_15_n_0;
  wire delay_mem_reg_3840_3967_15_15_n_1;
  wire delay_mem_reg_3840_3967_16_16_i_1_n_0;
  wire delay_mem_reg_3840_3967_16_16_n_0;
  wire delay_mem_reg_3840_3967_16_16_n_1;
  wire delay_mem_reg_3840_3967_17_17_n_0;
  wire delay_mem_reg_3840_3967_17_17_n_1;
  wire delay_mem_reg_3840_3967_18_18_n_0;
  wire delay_mem_reg_3840_3967_18_18_n_1;
  wire delay_mem_reg_3840_3967_19_19_n_0;
  wire delay_mem_reg_3840_3967_19_19_n_1;
  wire delay_mem_reg_3840_3967_1_1_n_0;
  wire delay_mem_reg_3840_3967_1_1_n_1;
  wire delay_mem_reg_3840_3967_20_20_n_0;
  wire delay_mem_reg_3840_3967_20_20_n_1;
  wire delay_mem_reg_3840_3967_21_21_n_0;
  wire delay_mem_reg_3840_3967_21_21_n_1;
  wire delay_mem_reg_3840_3967_22_22_n_0;
  wire delay_mem_reg_3840_3967_22_22_n_1;
  wire delay_mem_reg_3840_3967_23_23_n_0;
  wire delay_mem_reg_3840_3967_23_23_n_1;
  wire delay_mem_reg_3840_3967_24_24_n_0;
  wire delay_mem_reg_3840_3967_24_24_n_1;
  wire delay_mem_reg_3840_3967_25_25_n_0;
  wire delay_mem_reg_3840_3967_25_25_n_1;
  wire delay_mem_reg_3840_3967_26_26_n_0;
  wire delay_mem_reg_3840_3967_26_26_n_1;
  wire delay_mem_reg_3840_3967_27_27_n_0;
  wire delay_mem_reg_3840_3967_27_27_n_1;
  wire delay_mem_reg_3840_3967_28_28_n_0;
  wire delay_mem_reg_3840_3967_28_28_n_1;
  wire delay_mem_reg_3840_3967_29_29_n_0;
  wire delay_mem_reg_3840_3967_29_29_n_1;
  wire delay_mem_reg_3840_3967_2_2_n_0;
  wire delay_mem_reg_3840_3967_2_2_n_1;
  wire delay_mem_reg_3840_3967_30_30_n_0;
  wire delay_mem_reg_3840_3967_30_30_n_1;
  wire delay_mem_reg_3840_3967_31_31_n_0;
  wire delay_mem_reg_3840_3967_31_31_n_1;
  wire delay_mem_reg_3840_3967_3_3_n_0;
  wire delay_mem_reg_3840_3967_3_3_n_1;
  wire delay_mem_reg_3840_3967_4_4_n_0;
  wire delay_mem_reg_3840_3967_4_4_n_1;
  wire delay_mem_reg_3840_3967_5_5_n_0;
  wire delay_mem_reg_3840_3967_5_5_n_1;
  wire delay_mem_reg_3840_3967_6_6_n_0;
  wire delay_mem_reg_3840_3967_6_6_n_1;
  wire delay_mem_reg_3840_3967_7_7_n_0;
  wire delay_mem_reg_3840_3967_7_7_n_1;
  wire delay_mem_reg_3840_3967_8_8_n_0;
  wire delay_mem_reg_3840_3967_8_8_n_1;
  wire delay_mem_reg_3840_3967_9_9_n_0;
  wire delay_mem_reg_3840_3967_9_9_n_1;
  wire delay_mem_reg_384_511_0_0_i_1_n_0;
  wire delay_mem_reg_384_511_0_0_i_3_n_0;
  wire delay_mem_reg_384_511_0_0_n_0;
  wire delay_mem_reg_384_511_0_0_n_1;
  wire delay_mem_reg_384_511_10_10_n_0;
  wire delay_mem_reg_384_511_10_10_n_1;
  wire delay_mem_reg_384_511_11_11_n_0;
  wire delay_mem_reg_384_511_11_11_n_1;
  wire delay_mem_reg_384_511_12_12_n_0;
  wire delay_mem_reg_384_511_12_12_n_1;
  wire delay_mem_reg_384_511_13_13_n_0;
  wire delay_mem_reg_384_511_13_13_n_1;
  wire delay_mem_reg_384_511_14_14_n_0;
  wire delay_mem_reg_384_511_14_14_n_1;
  wire delay_mem_reg_384_511_15_15_n_0;
  wire delay_mem_reg_384_511_15_15_n_1;
  wire delay_mem_reg_384_511_16_16_i_1_n_0;
  wire delay_mem_reg_384_511_16_16_i_2_n_0;
  wire delay_mem_reg_384_511_16_16_n_0;
  wire delay_mem_reg_384_511_16_16_n_1;
  wire delay_mem_reg_384_511_17_17_n_0;
  wire delay_mem_reg_384_511_17_17_n_1;
  wire delay_mem_reg_384_511_18_18_n_0;
  wire delay_mem_reg_384_511_18_18_n_1;
  wire delay_mem_reg_384_511_19_19_n_0;
  wire delay_mem_reg_384_511_19_19_n_1;
  wire delay_mem_reg_384_511_1_1_n_0;
  wire delay_mem_reg_384_511_1_1_n_1;
  wire delay_mem_reg_384_511_20_20_n_0;
  wire delay_mem_reg_384_511_20_20_n_1;
  wire delay_mem_reg_384_511_21_21_n_0;
  wire delay_mem_reg_384_511_21_21_n_1;
  wire delay_mem_reg_384_511_22_22_n_0;
  wire delay_mem_reg_384_511_22_22_n_1;
  wire delay_mem_reg_384_511_23_23_n_0;
  wire delay_mem_reg_384_511_23_23_n_1;
  wire delay_mem_reg_384_511_24_24_n_0;
  wire delay_mem_reg_384_511_24_24_n_1;
  wire delay_mem_reg_384_511_25_25_n_0;
  wire delay_mem_reg_384_511_25_25_n_1;
  wire delay_mem_reg_384_511_26_26_n_0;
  wire delay_mem_reg_384_511_26_26_n_1;
  wire delay_mem_reg_384_511_27_27_n_0;
  wire delay_mem_reg_384_511_27_27_n_1;
  wire delay_mem_reg_384_511_28_28_n_0;
  wire delay_mem_reg_384_511_28_28_n_1;
  wire delay_mem_reg_384_511_29_29_n_0;
  wire delay_mem_reg_384_511_29_29_n_1;
  wire delay_mem_reg_384_511_2_2_n_0;
  wire delay_mem_reg_384_511_2_2_n_1;
  wire delay_mem_reg_384_511_30_30_n_0;
  wire delay_mem_reg_384_511_30_30_n_1;
  wire delay_mem_reg_384_511_31_31_n_0;
  wire delay_mem_reg_384_511_31_31_n_1;
  wire delay_mem_reg_384_511_3_3_n_0;
  wire delay_mem_reg_384_511_3_3_n_1;
  wire delay_mem_reg_384_511_4_4_n_0;
  wire delay_mem_reg_384_511_4_4_n_1;
  wire delay_mem_reg_384_511_5_5_n_0;
  wire delay_mem_reg_384_511_5_5_n_1;
  wire delay_mem_reg_384_511_6_6_n_0;
  wire delay_mem_reg_384_511_6_6_n_1;
  wire delay_mem_reg_384_511_7_7_n_0;
  wire delay_mem_reg_384_511_7_7_n_1;
  wire delay_mem_reg_384_511_8_8_n_0;
  wire delay_mem_reg_384_511_8_8_n_1;
  wire delay_mem_reg_384_511_9_9_n_0;
  wire delay_mem_reg_384_511_9_9_n_1;
  wire delay_mem_reg_3968_4095_0_0_i_1_n_0;
  wire delay_mem_reg_3968_4095_0_0_n_0;
  wire delay_mem_reg_3968_4095_0_0_n_1;
  wire delay_mem_reg_3968_4095_10_10_n_0;
  wire delay_mem_reg_3968_4095_10_10_n_1;
  wire delay_mem_reg_3968_4095_11_11_n_0;
  wire delay_mem_reg_3968_4095_11_11_n_1;
  wire delay_mem_reg_3968_4095_12_12_n_0;
  wire delay_mem_reg_3968_4095_12_12_n_1;
  wire delay_mem_reg_3968_4095_13_13_n_0;
  wire delay_mem_reg_3968_4095_13_13_n_1;
  wire delay_mem_reg_3968_4095_14_14_n_0;
  wire delay_mem_reg_3968_4095_14_14_n_1;
  wire delay_mem_reg_3968_4095_15_15_n_0;
  wire delay_mem_reg_3968_4095_15_15_n_1;
  wire delay_mem_reg_3968_4095_16_16_i_1_n_0;
  wire delay_mem_reg_3968_4095_16_16_n_0;
  wire delay_mem_reg_3968_4095_16_16_n_1;
  wire delay_mem_reg_3968_4095_17_17_n_0;
  wire delay_mem_reg_3968_4095_17_17_n_1;
  wire delay_mem_reg_3968_4095_18_18_n_0;
  wire delay_mem_reg_3968_4095_18_18_n_1;
  wire delay_mem_reg_3968_4095_19_19_n_0;
  wire delay_mem_reg_3968_4095_19_19_n_1;
  wire delay_mem_reg_3968_4095_1_1_n_0;
  wire delay_mem_reg_3968_4095_1_1_n_1;
  wire delay_mem_reg_3968_4095_20_20_n_0;
  wire delay_mem_reg_3968_4095_20_20_n_1;
  wire delay_mem_reg_3968_4095_21_21_n_0;
  wire delay_mem_reg_3968_4095_21_21_n_1;
  wire delay_mem_reg_3968_4095_22_22_n_0;
  wire delay_mem_reg_3968_4095_22_22_n_1;
  wire delay_mem_reg_3968_4095_23_23_n_0;
  wire delay_mem_reg_3968_4095_23_23_n_1;
  wire delay_mem_reg_3968_4095_24_24_n_0;
  wire delay_mem_reg_3968_4095_24_24_n_1;
  wire delay_mem_reg_3968_4095_25_25_n_0;
  wire delay_mem_reg_3968_4095_25_25_n_1;
  wire delay_mem_reg_3968_4095_26_26_n_0;
  wire delay_mem_reg_3968_4095_26_26_n_1;
  wire delay_mem_reg_3968_4095_27_27_n_0;
  wire delay_mem_reg_3968_4095_27_27_n_1;
  wire delay_mem_reg_3968_4095_28_28_n_0;
  wire delay_mem_reg_3968_4095_28_28_n_1;
  wire delay_mem_reg_3968_4095_29_29_n_0;
  wire delay_mem_reg_3968_4095_29_29_n_1;
  wire delay_mem_reg_3968_4095_2_2_n_0;
  wire delay_mem_reg_3968_4095_2_2_n_1;
  wire delay_mem_reg_3968_4095_30_30_n_0;
  wire delay_mem_reg_3968_4095_30_30_n_1;
  wire delay_mem_reg_3968_4095_31_31_n_0;
  wire delay_mem_reg_3968_4095_31_31_n_1;
  wire delay_mem_reg_3968_4095_3_3_n_0;
  wire delay_mem_reg_3968_4095_3_3_n_1;
  wire delay_mem_reg_3968_4095_4_4_n_0;
  wire delay_mem_reg_3968_4095_4_4_n_1;
  wire delay_mem_reg_3968_4095_5_5_n_0;
  wire delay_mem_reg_3968_4095_5_5_n_1;
  wire delay_mem_reg_3968_4095_6_6_n_0;
  wire delay_mem_reg_3968_4095_6_6_n_1;
  wire delay_mem_reg_3968_4095_7_7_n_0;
  wire delay_mem_reg_3968_4095_7_7_n_1;
  wire delay_mem_reg_3968_4095_8_8_n_0;
  wire delay_mem_reg_3968_4095_8_8_n_1;
  wire delay_mem_reg_3968_4095_9_9_n_0;
  wire delay_mem_reg_3968_4095_9_9_n_1;
  wire delay_mem_reg_4096_4223_0_0_i_1_n_0;
  wire delay_mem_reg_4096_4223_0_0_n_0;
  wire delay_mem_reg_4096_4223_0_0_n_1;
  wire delay_mem_reg_4096_4223_10_10_n_0;
  wire delay_mem_reg_4096_4223_10_10_n_1;
  wire delay_mem_reg_4096_4223_11_11_n_0;
  wire delay_mem_reg_4096_4223_11_11_n_1;
  wire delay_mem_reg_4096_4223_12_12_n_0;
  wire delay_mem_reg_4096_4223_12_12_n_1;
  wire delay_mem_reg_4096_4223_13_13_n_0;
  wire delay_mem_reg_4096_4223_13_13_n_1;
  wire delay_mem_reg_4096_4223_14_14_n_0;
  wire delay_mem_reg_4096_4223_14_14_n_1;
  wire delay_mem_reg_4096_4223_15_15_n_0;
  wire delay_mem_reg_4096_4223_15_15_n_1;
  wire delay_mem_reg_4096_4223_16_16_i_1_n_0;
  wire delay_mem_reg_4096_4223_16_16_n_0;
  wire delay_mem_reg_4096_4223_16_16_n_1;
  wire delay_mem_reg_4096_4223_17_17_n_0;
  wire delay_mem_reg_4096_4223_17_17_n_1;
  wire delay_mem_reg_4096_4223_18_18_n_0;
  wire delay_mem_reg_4096_4223_18_18_n_1;
  wire delay_mem_reg_4096_4223_19_19_n_0;
  wire delay_mem_reg_4096_4223_19_19_n_1;
  wire delay_mem_reg_4096_4223_1_1_n_0;
  wire delay_mem_reg_4096_4223_1_1_n_1;
  wire delay_mem_reg_4096_4223_20_20_n_0;
  wire delay_mem_reg_4096_4223_20_20_n_1;
  wire delay_mem_reg_4096_4223_21_21_n_0;
  wire delay_mem_reg_4096_4223_21_21_n_1;
  wire delay_mem_reg_4096_4223_22_22_n_0;
  wire delay_mem_reg_4096_4223_22_22_n_1;
  wire delay_mem_reg_4096_4223_23_23_n_0;
  wire delay_mem_reg_4096_4223_23_23_n_1;
  wire delay_mem_reg_4096_4223_24_24_n_0;
  wire delay_mem_reg_4096_4223_24_24_n_1;
  wire delay_mem_reg_4096_4223_25_25_n_0;
  wire delay_mem_reg_4096_4223_25_25_n_1;
  wire delay_mem_reg_4096_4223_26_26_n_0;
  wire delay_mem_reg_4096_4223_26_26_n_1;
  wire delay_mem_reg_4096_4223_27_27_n_0;
  wire delay_mem_reg_4096_4223_27_27_n_1;
  wire delay_mem_reg_4096_4223_28_28_n_0;
  wire delay_mem_reg_4096_4223_28_28_n_1;
  wire delay_mem_reg_4096_4223_29_29_n_0;
  wire delay_mem_reg_4096_4223_29_29_n_1;
  wire delay_mem_reg_4096_4223_2_2_n_0;
  wire delay_mem_reg_4096_4223_2_2_n_1;
  wire delay_mem_reg_4096_4223_30_30_n_0;
  wire delay_mem_reg_4096_4223_30_30_n_1;
  wire delay_mem_reg_4096_4223_31_31_n_0;
  wire delay_mem_reg_4096_4223_31_31_n_1;
  wire delay_mem_reg_4096_4223_3_3_n_0;
  wire delay_mem_reg_4096_4223_3_3_n_1;
  wire delay_mem_reg_4096_4223_4_4_n_0;
  wire delay_mem_reg_4096_4223_4_4_n_1;
  wire delay_mem_reg_4096_4223_5_5_n_0;
  wire delay_mem_reg_4096_4223_5_5_n_1;
  wire delay_mem_reg_4096_4223_6_6_n_0;
  wire delay_mem_reg_4096_4223_6_6_n_1;
  wire delay_mem_reg_4096_4223_7_7_n_0;
  wire delay_mem_reg_4096_4223_7_7_n_1;
  wire delay_mem_reg_4096_4223_8_8_n_0;
  wire delay_mem_reg_4096_4223_8_8_n_1;
  wire delay_mem_reg_4096_4223_9_9_n_0;
  wire delay_mem_reg_4096_4223_9_9_n_1;
  wire delay_mem_reg_4224_4351_0_0_i_1_n_0;
  wire delay_mem_reg_4224_4351_0_0_n_0;
  wire delay_mem_reg_4224_4351_0_0_n_1;
  wire delay_mem_reg_4224_4351_10_10_n_0;
  wire delay_mem_reg_4224_4351_10_10_n_1;
  wire delay_mem_reg_4224_4351_11_11_n_0;
  wire delay_mem_reg_4224_4351_11_11_n_1;
  wire delay_mem_reg_4224_4351_12_12_n_0;
  wire delay_mem_reg_4224_4351_12_12_n_1;
  wire delay_mem_reg_4224_4351_13_13_n_0;
  wire delay_mem_reg_4224_4351_13_13_n_1;
  wire delay_mem_reg_4224_4351_14_14_n_0;
  wire delay_mem_reg_4224_4351_14_14_n_1;
  wire delay_mem_reg_4224_4351_15_15_n_0;
  wire delay_mem_reg_4224_4351_15_15_n_1;
  wire delay_mem_reg_4224_4351_16_16_i_1_n_0;
  wire delay_mem_reg_4224_4351_16_16_n_0;
  wire delay_mem_reg_4224_4351_16_16_n_1;
  wire delay_mem_reg_4224_4351_17_17_n_0;
  wire delay_mem_reg_4224_4351_17_17_n_1;
  wire delay_mem_reg_4224_4351_18_18_n_0;
  wire delay_mem_reg_4224_4351_18_18_n_1;
  wire delay_mem_reg_4224_4351_19_19_n_0;
  wire delay_mem_reg_4224_4351_19_19_n_1;
  wire delay_mem_reg_4224_4351_1_1_n_0;
  wire delay_mem_reg_4224_4351_1_1_n_1;
  wire delay_mem_reg_4224_4351_20_20_n_0;
  wire delay_mem_reg_4224_4351_20_20_n_1;
  wire delay_mem_reg_4224_4351_21_21_n_0;
  wire delay_mem_reg_4224_4351_21_21_n_1;
  wire delay_mem_reg_4224_4351_22_22_n_0;
  wire delay_mem_reg_4224_4351_22_22_n_1;
  wire delay_mem_reg_4224_4351_23_23_n_0;
  wire delay_mem_reg_4224_4351_23_23_n_1;
  wire delay_mem_reg_4224_4351_24_24_n_0;
  wire delay_mem_reg_4224_4351_24_24_n_1;
  wire delay_mem_reg_4224_4351_25_25_n_0;
  wire delay_mem_reg_4224_4351_25_25_n_1;
  wire delay_mem_reg_4224_4351_26_26_n_0;
  wire delay_mem_reg_4224_4351_26_26_n_1;
  wire delay_mem_reg_4224_4351_27_27_n_0;
  wire delay_mem_reg_4224_4351_27_27_n_1;
  wire delay_mem_reg_4224_4351_28_28_n_0;
  wire delay_mem_reg_4224_4351_28_28_n_1;
  wire delay_mem_reg_4224_4351_29_29_n_0;
  wire delay_mem_reg_4224_4351_29_29_n_1;
  wire delay_mem_reg_4224_4351_2_2_n_0;
  wire delay_mem_reg_4224_4351_2_2_n_1;
  wire delay_mem_reg_4224_4351_30_30_n_0;
  wire delay_mem_reg_4224_4351_30_30_n_1;
  wire delay_mem_reg_4224_4351_31_31_n_0;
  wire delay_mem_reg_4224_4351_31_31_n_1;
  wire delay_mem_reg_4224_4351_3_3_n_0;
  wire delay_mem_reg_4224_4351_3_3_n_1;
  wire delay_mem_reg_4224_4351_4_4_n_0;
  wire delay_mem_reg_4224_4351_4_4_n_1;
  wire delay_mem_reg_4224_4351_5_5_n_0;
  wire delay_mem_reg_4224_4351_5_5_n_1;
  wire delay_mem_reg_4224_4351_6_6_n_0;
  wire delay_mem_reg_4224_4351_6_6_n_1;
  wire delay_mem_reg_4224_4351_7_7_n_0;
  wire delay_mem_reg_4224_4351_7_7_n_1;
  wire delay_mem_reg_4224_4351_8_8_n_0;
  wire delay_mem_reg_4224_4351_8_8_n_1;
  wire delay_mem_reg_4224_4351_9_9_n_0;
  wire delay_mem_reg_4224_4351_9_9_n_1;
  wire delay_mem_reg_4352_4479_0_0_i_1_n_0;
  wire delay_mem_reg_4352_4479_0_0_n_0;
  wire delay_mem_reg_4352_4479_0_0_n_1;
  wire delay_mem_reg_4352_4479_10_10_n_0;
  wire delay_mem_reg_4352_4479_10_10_n_1;
  wire delay_mem_reg_4352_4479_11_11_n_0;
  wire delay_mem_reg_4352_4479_11_11_n_1;
  wire delay_mem_reg_4352_4479_12_12_n_0;
  wire delay_mem_reg_4352_4479_12_12_n_1;
  wire delay_mem_reg_4352_4479_13_13_n_0;
  wire delay_mem_reg_4352_4479_13_13_n_1;
  wire delay_mem_reg_4352_4479_14_14_n_0;
  wire delay_mem_reg_4352_4479_14_14_n_1;
  wire delay_mem_reg_4352_4479_15_15_n_0;
  wire delay_mem_reg_4352_4479_15_15_n_1;
  wire delay_mem_reg_4352_4479_16_16_i_1_n_0;
  wire delay_mem_reg_4352_4479_16_16_n_0;
  wire delay_mem_reg_4352_4479_16_16_n_1;
  wire delay_mem_reg_4352_4479_17_17_n_0;
  wire delay_mem_reg_4352_4479_17_17_n_1;
  wire delay_mem_reg_4352_4479_18_18_n_0;
  wire delay_mem_reg_4352_4479_18_18_n_1;
  wire delay_mem_reg_4352_4479_19_19_n_0;
  wire delay_mem_reg_4352_4479_19_19_n_1;
  wire delay_mem_reg_4352_4479_1_1_n_0;
  wire delay_mem_reg_4352_4479_1_1_n_1;
  wire delay_mem_reg_4352_4479_20_20_n_0;
  wire delay_mem_reg_4352_4479_20_20_n_1;
  wire delay_mem_reg_4352_4479_21_21_n_0;
  wire delay_mem_reg_4352_4479_21_21_n_1;
  wire delay_mem_reg_4352_4479_22_22_n_0;
  wire delay_mem_reg_4352_4479_22_22_n_1;
  wire delay_mem_reg_4352_4479_23_23_n_0;
  wire delay_mem_reg_4352_4479_23_23_n_1;
  wire delay_mem_reg_4352_4479_24_24_n_0;
  wire delay_mem_reg_4352_4479_24_24_n_1;
  wire delay_mem_reg_4352_4479_25_25_n_0;
  wire delay_mem_reg_4352_4479_25_25_n_1;
  wire delay_mem_reg_4352_4479_26_26_n_0;
  wire delay_mem_reg_4352_4479_26_26_n_1;
  wire delay_mem_reg_4352_4479_27_27_n_0;
  wire delay_mem_reg_4352_4479_27_27_n_1;
  wire delay_mem_reg_4352_4479_28_28_n_0;
  wire delay_mem_reg_4352_4479_28_28_n_1;
  wire delay_mem_reg_4352_4479_29_29_n_0;
  wire delay_mem_reg_4352_4479_29_29_n_1;
  wire delay_mem_reg_4352_4479_2_2_n_0;
  wire delay_mem_reg_4352_4479_2_2_n_1;
  wire delay_mem_reg_4352_4479_30_30_n_0;
  wire delay_mem_reg_4352_4479_30_30_n_1;
  wire delay_mem_reg_4352_4479_31_31_n_0;
  wire delay_mem_reg_4352_4479_31_31_n_1;
  wire delay_mem_reg_4352_4479_3_3_n_0;
  wire delay_mem_reg_4352_4479_3_3_n_1;
  wire delay_mem_reg_4352_4479_4_4_n_0;
  wire delay_mem_reg_4352_4479_4_4_n_1;
  wire delay_mem_reg_4352_4479_5_5_n_0;
  wire delay_mem_reg_4352_4479_5_5_n_1;
  wire delay_mem_reg_4352_4479_6_6_n_0;
  wire delay_mem_reg_4352_4479_6_6_n_1;
  wire delay_mem_reg_4352_4479_7_7_n_0;
  wire delay_mem_reg_4352_4479_7_7_n_1;
  wire delay_mem_reg_4352_4479_8_8_n_0;
  wire delay_mem_reg_4352_4479_8_8_n_1;
  wire delay_mem_reg_4352_4479_9_9_n_0;
  wire delay_mem_reg_4352_4479_9_9_n_1;
  wire delay_mem_reg_4480_4607_0_0_i_1_n_0;
  wire delay_mem_reg_4480_4607_0_0_i_2_n_0;
  wire delay_mem_reg_4480_4607_0_0_n_0;
  wire delay_mem_reg_4480_4607_0_0_n_1;
  wire delay_mem_reg_4480_4607_10_10_n_0;
  wire delay_mem_reg_4480_4607_10_10_n_1;
  wire delay_mem_reg_4480_4607_11_11_n_0;
  wire delay_mem_reg_4480_4607_11_11_n_1;
  wire delay_mem_reg_4480_4607_12_12_n_0;
  wire delay_mem_reg_4480_4607_12_12_n_1;
  wire delay_mem_reg_4480_4607_13_13_n_0;
  wire delay_mem_reg_4480_4607_13_13_n_1;
  wire delay_mem_reg_4480_4607_14_14_n_0;
  wire delay_mem_reg_4480_4607_14_14_n_1;
  wire delay_mem_reg_4480_4607_15_15_n_0;
  wire delay_mem_reg_4480_4607_15_15_n_1;
  wire delay_mem_reg_4480_4607_16_16_i_1_n_0;
  wire delay_mem_reg_4480_4607_16_16_i_2_n_0;
  wire delay_mem_reg_4480_4607_16_16_n_0;
  wire delay_mem_reg_4480_4607_16_16_n_1;
  wire delay_mem_reg_4480_4607_17_17_n_0;
  wire delay_mem_reg_4480_4607_17_17_n_1;
  wire delay_mem_reg_4480_4607_18_18_n_0;
  wire delay_mem_reg_4480_4607_18_18_n_1;
  wire delay_mem_reg_4480_4607_19_19_n_0;
  wire delay_mem_reg_4480_4607_19_19_n_1;
  wire delay_mem_reg_4480_4607_1_1_n_0;
  wire delay_mem_reg_4480_4607_1_1_n_1;
  wire delay_mem_reg_4480_4607_20_20_n_0;
  wire delay_mem_reg_4480_4607_20_20_n_1;
  wire delay_mem_reg_4480_4607_21_21_n_0;
  wire delay_mem_reg_4480_4607_21_21_n_1;
  wire delay_mem_reg_4480_4607_22_22_n_0;
  wire delay_mem_reg_4480_4607_22_22_n_1;
  wire delay_mem_reg_4480_4607_23_23_n_0;
  wire delay_mem_reg_4480_4607_23_23_n_1;
  wire delay_mem_reg_4480_4607_24_24_n_0;
  wire delay_mem_reg_4480_4607_24_24_n_1;
  wire delay_mem_reg_4480_4607_25_25_n_0;
  wire delay_mem_reg_4480_4607_25_25_n_1;
  wire delay_mem_reg_4480_4607_26_26_n_0;
  wire delay_mem_reg_4480_4607_26_26_n_1;
  wire delay_mem_reg_4480_4607_27_27_n_0;
  wire delay_mem_reg_4480_4607_27_27_n_1;
  wire delay_mem_reg_4480_4607_28_28_n_0;
  wire delay_mem_reg_4480_4607_28_28_n_1;
  wire delay_mem_reg_4480_4607_29_29_n_0;
  wire delay_mem_reg_4480_4607_29_29_n_1;
  wire delay_mem_reg_4480_4607_2_2_n_0;
  wire delay_mem_reg_4480_4607_2_2_n_1;
  wire delay_mem_reg_4480_4607_30_30_n_0;
  wire delay_mem_reg_4480_4607_30_30_n_1;
  wire delay_mem_reg_4480_4607_31_31_n_0;
  wire delay_mem_reg_4480_4607_31_31_n_1;
  wire delay_mem_reg_4480_4607_3_3_n_0;
  wire delay_mem_reg_4480_4607_3_3_n_1;
  wire delay_mem_reg_4480_4607_4_4_n_0;
  wire delay_mem_reg_4480_4607_4_4_n_1;
  wire delay_mem_reg_4480_4607_5_5_n_0;
  wire delay_mem_reg_4480_4607_5_5_n_1;
  wire delay_mem_reg_4480_4607_6_6_n_0;
  wire delay_mem_reg_4480_4607_6_6_n_1;
  wire delay_mem_reg_4480_4607_7_7_n_0;
  wire delay_mem_reg_4480_4607_7_7_n_1;
  wire delay_mem_reg_4480_4607_8_8_n_0;
  wire delay_mem_reg_4480_4607_8_8_n_1;
  wire delay_mem_reg_4480_4607_9_9_n_0;
  wire delay_mem_reg_4480_4607_9_9_n_1;
  wire delay_mem_reg_4608_4735_0_0_i_1_n_0;
  wire delay_mem_reg_4608_4735_0_0_n_0;
  wire delay_mem_reg_4608_4735_0_0_n_1;
  wire delay_mem_reg_4608_4735_10_10_n_0;
  wire delay_mem_reg_4608_4735_10_10_n_1;
  wire delay_mem_reg_4608_4735_11_11_n_0;
  wire delay_mem_reg_4608_4735_11_11_n_1;
  wire delay_mem_reg_4608_4735_12_12_n_0;
  wire delay_mem_reg_4608_4735_12_12_n_1;
  wire delay_mem_reg_4608_4735_13_13_n_0;
  wire delay_mem_reg_4608_4735_13_13_n_1;
  wire delay_mem_reg_4608_4735_14_14_n_0;
  wire delay_mem_reg_4608_4735_14_14_n_1;
  wire delay_mem_reg_4608_4735_15_15_n_0;
  wire delay_mem_reg_4608_4735_15_15_n_1;
  wire delay_mem_reg_4608_4735_16_16_i_1_n_0;
  wire delay_mem_reg_4608_4735_16_16_n_0;
  wire delay_mem_reg_4608_4735_16_16_n_1;
  wire delay_mem_reg_4608_4735_17_17_n_0;
  wire delay_mem_reg_4608_4735_17_17_n_1;
  wire delay_mem_reg_4608_4735_18_18_n_0;
  wire delay_mem_reg_4608_4735_18_18_n_1;
  wire delay_mem_reg_4608_4735_19_19_n_0;
  wire delay_mem_reg_4608_4735_19_19_n_1;
  wire delay_mem_reg_4608_4735_1_1_n_0;
  wire delay_mem_reg_4608_4735_1_1_n_1;
  wire delay_mem_reg_4608_4735_20_20_n_0;
  wire delay_mem_reg_4608_4735_20_20_n_1;
  wire delay_mem_reg_4608_4735_21_21_n_0;
  wire delay_mem_reg_4608_4735_21_21_n_1;
  wire delay_mem_reg_4608_4735_22_22_n_0;
  wire delay_mem_reg_4608_4735_22_22_n_1;
  wire delay_mem_reg_4608_4735_23_23_n_0;
  wire delay_mem_reg_4608_4735_23_23_n_1;
  wire delay_mem_reg_4608_4735_24_24_n_0;
  wire delay_mem_reg_4608_4735_24_24_n_1;
  wire delay_mem_reg_4608_4735_25_25_n_0;
  wire delay_mem_reg_4608_4735_25_25_n_1;
  wire delay_mem_reg_4608_4735_26_26_n_0;
  wire delay_mem_reg_4608_4735_26_26_n_1;
  wire delay_mem_reg_4608_4735_27_27_n_0;
  wire delay_mem_reg_4608_4735_27_27_n_1;
  wire delay_mem_reg_4608_4735_28_28_n_0;
  wire delay_mem_reg_4608_4735_28_28_n_1;
  wire delay_mem_reg_4608_4735_29_29_n_0;
  wire delay_mem_reg_4608_4735_29_29_n_1;
  wire delay_mem_reg_4608_4735_2_2_n_0;
  wire delay_mem_reg_4608_4735_2_2_n_1;
  wire delay_mem_reg_4608_4735_30_30_n_0;
  wire delay_mem_reg_4608_4735_30_30_n_1;
  wire delay_mem_reg_4608_4735_31_31_n_0;
  wire delay_mem_reg_4608_4735_31_31_n_1;
  wire delay_mem_reg_4608_4735_3_3_n_0;
  wire delay_mem_reg_4608_4735_3_3_n_1;
  wire delay_mem_reg_4608_4735_4_4_n_0;
  wire delay_mem_reg_4608_4735_4_4_n_1;
  wire delay_mem_reg_4608_4735_5_5_n_0;
  wire delay_mem_reg_4608_4735_5_5_n_1;
  wire delay_mem_reg_4608_4735_6_6_n_0;
  wire delay_mem_reg_4608_4735_6_6_n_1;
  wire delay_mem_reg_4608_4735_7_7_n_0;
  wire delay_mem_reg_4608_4735_7_7_n_1;
  wire delay_mem_reg_4608_4735_8_8_n_0;
  wire delay_mem_reg_4608_4735_8_8_n_1;
  wire delay_mem_reg_4608_4735_9_9_n_0;
  wire delay_mem_reg_4608_4735_9_9_n_1;
  wire delay_mem_reg_4736_4863_0_0_i_1_n_0;
  wire delay_mem_reg_4736_4863_0_0_n_0;
  wire delay_mem_reg_4736_4863_0_0_n_1;
  wire delay_mem_reg_4736_4863_10_10_n_0;
  wire delay_mem_reg_4736_4863_10_10_n_1;
  wire delay_mem_reg_4736_4863_11_11_n_0;
  wire delay_mem_reg_4736_4863_11_11_n_1;
  wire delay_mem_reg_4736_4863_12_12_n_0;
  wire delay_mem_reg_4736_4863_12_12_n_1;
  wire delay_mem_reg_4736_4863_13_13_n_0;
  wire delay_mem_reg_4736_4863_13_13_n_1;
  wire delay_mem_reg_4736_4863_14_14_n_0;
  wire delay_mem_reg_4736_4863_14_14_n_1;
  wire delay_mem_reg_4736_4863_15_15_n_0;
  wire delay_mem_reg_4736_4863_15_15_n_1;
  wire delay_mem_reg_4736_4863_16_16_i_1_n_0;
  wire delay_mem_reg_4736_4863_16_16_n_0;
  wire delay_mem_reg_4736_4863_16_16_n_1;
  wire delay_mem_reg_4736_4863_17_17_n_0;
  wire delay_mem_reg_4736_4863_17_17_n_1;
  wire delay_mem_reg_4736_4863_18_18_n_0;
  wire delay_mem_reg_4736_4863_18_18_n_1;
  wire delay_mem_reg_4736_4863_19_19_n_0;
  wire delay_mem_reg_4736_4863_19_19_n_1;
  wire delay_mem_reg_4736_4863_1_1_n_0;
  wire delay_mem_reg_4736_4863_1_1_n_1;
  wire delay_mem_reg_4736_4863_20_20_n_0;
  wire delay_mem_reg_4736_4863_20_20_n_1;
  wire delay_mem_reg_4736_4863_21_21_n_0;
  wire delay_mem_reg_4736_4863_21_21_n_1;
  wire delay_mem_reg_4736_4863_22_22_n_0;
  wire delay_mem_reg_4736_4863_22_22_n_1;
  wire delay_mem_reg_4736_4863_23_23_n_0;
  wire delay_mem_reg_4736_4863_23_23_n_1;
  wire delay_mem_reg_4736_4863_24_24_n_0;
  wire delay_mem_reg_4736_4863_24_24_n_1;
  wire delay_mem_reg_4736_4863_25_25_n_0;
  wire delay_mem_reg_4736_4863_25_25_n_1;
  wire delay_mem_reg_4736_4863_26_26_n_0;
  wire delay_mem_reg_4736_4863_26_26_n_1;
  wire delay_mem_reg_4736_4863_27_27_n_0;
  wire delay_mem_reg_4736_4863_27_27_n_1;
  wire delay_mem_reg_4736_4863_28_28_n_0;
  wire delay_mem_reg_4736_4863_28_28_n_1;
  wire delay_mem_reg_4736_4863_29_29_n_0;
  wire delay_mem_reg_4736_4863_29_29_n_1;
  wire delay_mem_reg_4736_4863_2_2_n_0;
  wire delay_mem_reg_4736_4863_2_2_n_1;
  wire delay_mem_reg_4736_4863_30_30_n_0;
  wire delay_mem_reg_4736_4863_30_30_n_1;
  wire delay_mem_reg_4736_4863_31_31_n_0;
  wire delay_mem_reg_4736_4863_31_31_n_1;
  wire delay_mem_reg_4736_4863_3_3_n_0;
  wire delay_mem_reg_4736_4863_3_3_n_1;
  wire delay_mem_reg_4736_4863_4_4_n_0;
  wire delay_mem_reg_4736_4863_4_4_n_1;
  wire delay_mem_reg_4736_4863_5_5_n_0;
  wire delay_mem_reg_4736_4863_5_5_n_1;
  wire delay_mem_reg_4736_4863_6_6_n_0;
  wire delay_mem_reg_4736_4863_6_6_n_1;
  wire delay_mem_reg_4736_4863_7_7_n_0;
  wire delay_mem_reg_4736_4863_7_7_n_1;
  wire delay_mem_reg_4736_4863_8_8_n_0;
  wire delay_mem_reg_4736_4863_8_8_n_1;
  wire delay_mem_reg_4736_4863_9_9_n_0;
  wire delay_mem_reg_4736_4863_9_9_n_1;
  wire delay_mem_reg_4864_4991_0_0_i_1_n_0;
  wire delay_mem_reg_4864_4991_0_0_n_0;
  wire delay_mem_reg_4864_4991_0_0_n_1;
  wire delay_mem_reg_4864_4991_10_10_n_0;
  wire delay_mem_reg_4864_4991_10_10_n_1;
  wire delay_mem_reg_4864_4991_11_11_n_0;
  wire delay_mem_reg_4864_4991_11_11_n_1;
  wire delay_mem_reg_4864_4991_12_12_n_0;
  wire delay_mem_reg_4864_4991_12_12_n_1;
  wire delay_mem_reg_4864_4991_13_13_n_0;
  wire delay_mem_reg_4864_4991_13_13_n_1;
  wire delay_mem_reg_4864_4991_14_14_n_0;
  wire delay_mem_reg_4864_4991_14_14_n_1;
  wire delay_mem_reg_4864_4991_15_15_n_0;
  wire delay_mem_reg_4864_4991_15_15_n_1;
  wire delay_mem_reg_4864_4991_16_16_i_1_n_0;
  wire delay_mem_reg_4864_4991_16_16_n_0;
  wire delay_mem_reg_4864_4991_16_16_n_1;
  wire delay_mem_reg_4864_4991_17_17_n_0;
  wire delay_mem_reg_4864_4991_17_17_n_1;
  wire delay_mem_reg_4864_4991_18_18_n_0;
  wire delay_mem_reg_4864_4991_18_18_n_1;
  wire delay_mem_reg_4864_4991_19_19_n_0;
  wire delay_mem_reg_4864_4991_19_19_n_1;
  wire delay_mem_reg_4864_4991_1_1_n_0;
  wire delay_mem_reg_4864_4991_1_1_n_1;
  wire delay_mem_reg_4864_4991_20_20_n_0;
  wire delay_mem_reg_4864_4991_20_20_n_1;
  wire delay_mem_reg_4864_4991_21_21_n_0;
  wire delay_mem_reg_4864_4991_21_21_n_1;
  wire delay_mem_reg_4864_4991_22_22_n_0;
  wire delay_mem_reg_4864_4991_22_22_n_1;
  wire delay_mem_reg_4864_4991_23_23_n_0;
  wire delay_mem_reg_4864_4991_23_23_n_1;
  wire delay_mem_reg_4864_4991_24_24_n_0;
  wire delay_mem_reg_4864_4991_24_24_n_1;
  wire delay_mem_reg_4864_4991_25_25_n_0;
  wire delay_mem_reg_4864_4991_25_25_n_1;
  wire delay_mem_reg_4864_4991_26_26_n_0;
  wire delay_mem_reg_4864_4991_26_26_n_1;
  wire delay_mem_reg_4864_4991_27_27_n_0;
  wire delay_mem_reg_4864_4991_27_27_n_1;
  wire delay_mem_reg_4864_4991_28_28_n_0;
  wire delay_mem_reg_4864_4991_28_28_n_1;
  wire delay_mem_reg_4864_4991_29_29_n_0;
  wire delay_mem_reg_4864_4991_29_29_n_1;
  wire delay_mem_reg_4864_4991_2_2_n_0;
  wire delay_mem_reg_4864_4991_2_2_n_1;
  wire delay_mem_reg_4864_4991_30_30_n_0;
  wire delay_mem_reg_4864_4991_30_30_n_1;
  wire delay_mem_reg_4864_4991_31_31_n_0;
  wire delay_mem_reg_4864_4991_31_31_n_1;
  wire delay_mem_reg_4864_4991_3_3_n_0;
  wire delay_mem_reg_4864_4991_3_3_n_1;
  wire delay_mem_reg_4864_4991_4_4_n_0;
  wire delay_mem_reg_4864_4991_4_4_n_1;
  wire delay_mem_reg_4864_4991_5_5_n_0;
  wire delay_mem_reg_4864_4991_5_5_n_1;
  wire delay_mem_reg_4864_4991_6_6_n_0;
  wire delay_mem_reg_4864_4991_6_6_n_1;
  wire delay_mem_reg_4864_4991_7_7_n_0;
  wire delay_mem_reg_4864_4991_7_7_n_1;
  wire delay_mem_reg_4864_4991_8_8_n_0;
  wire delay_mem_reg_4864_4991_8_8_n_1;
  wire delay_mem_reg_4864_4991_9_9_n_0;
  wire delay_mem_reg_4864_4991_9_9_n_1;
  wire delay_mem_reg_4992_5119_0_0_i_1_n_0;
  wire delay_mem_reg_4992_5119_0_0_n_0;
  wire delay_mem_reg_4992_5119_0_0_n_1;
  wire delay_mem_reg_4992_5119_10_10_n_0;
  wire delay_mem_reg_4992_5119_10_10_n_1;
  wire delay_mem_reg_4992_5119_11_11_n_0;
  wire delay_mem_reg_4992_5119_11_11_n_1;
  wire delay_mem_reg_4992_5119_12_12_n_0;
  wire delay_mem_reg_4992_5119_12_12_n_1;
  wire delay_mem_reg_4992_5119_13_13_n_0;
  wire delay_mem_reg_4992_5119_13_13_n_1;
  wire delay_mem_reg_4992_5119_14_14_n_0;
  wire delay_mem_reg_4992_5119_14_14_n_1;
  wire delay_mem_reg_4992_5119_15_15_n_0;
  wire delay_mem_reg_4992_5119_15_15_n_1;
  wire delay_mem_reg_4992_5119_16_16_i_1_n_0;
  wire delay_mem_reg_4992_5119_16_16_n_0;
  wire delay_mem_reg_4992_5119_16_16_n_1;
  wire delay_mem_reg_4992_5119_17_17_n_0;
  wire delay_mem_reg_4992_5119_17_17_n_1;
  wire delay_mem_reg_4992_5119_18_18_n_0;
  wire delay_mem_reg_4992_5119_18_18_n_1;
  wire delay_mem_reg_4992_5119_19_19_n_0;
  wire delay_mem_reg_4992_5119_19_19_n_1;
  wire delay_mem_reg_4992_5119_1_1_n_0;
  wire delay_mem_reg_4992_5119_1_1_n_1;
  wire delay_mem_reg_4992_5119_20_20_n_0;
  wire delay_mem_reg_4992_5119_20_20_n_1;
  wire delay_mem_reg_4992_5119_21_21_n_0;
  wire delay_mem_reg_4992_5119_21_21_n_1;
  wire delay_mem_reg_4992_5119_22_22_n_0;
  wire delay_mem_reg_4992_5119_22_22_n_1;
  wire delay_mem_reg_4992_5119_23_23_n_0;
  wire delay_mem_reg_4992_5119_23_23_n_1;
  wire delay_mem_reg_4992_5119_24_24_n_0;
  wire delay_mem_reg_4992_5119_24_24_n_1;
  wire delay_mem_reg_4992_5119_25_25_n_0;
  wire delay_mem_reg_4992_5119_25_25_n_1;
  wire delay_mem_reg_4992_5119_26_26_n_0;
  wire delay_mem_reg_4992_5119_26_26_n_1;
  wire delay_mem_reg_4992_5119_27_27_n_0;
  wire delay_mem_reg_4992_5119_27_27_n_1;
  wire delay_mem_reg_4992_5119_28_28_n_0;
  wire delay_mem_reg_4992_5119_28_28_n_1;
  wire delay_mem_reg_4992_5119_29_29_n_0;
  wire delay_mem_reg_4992_5119_29_29_n_1;
  wire delay_mem_reg_4992_5119_2_2_n_0;
  wire delay_mem_reg_4992_5119_2_2_n_1;
  wire delay_mem_reg_4992_5119_30_30_n_0;
  wire delay_mem_reg_4992_5119_30_30_n_1;
  wire delay_mem_reg_4992_5119_31_31_n_0;
  wire delay_mem_reg_4992_5119_31_31_n_1;
  wire delay_mem_reg_4992_5119_3_3_n_0;
  wire delay_mem_reg_4992_5119_3_3_n_1;
  wire delay_mem_reg_4992_5119_4_4_n_0;
  wire delay_mem_reg_4992_5119_4_4_n_1;
  wire delay_mem_reg_4992_5119_5_5_n_0;
  wire delay_mem_reg_4992_5119_5_5_n_1;
  wire delay_mem_reg_4992_5119_6_6_n_0;
  wire delay_mem_reg_4992_5119_6_6_n_1;
  wire delay_mem_reg_4992_5119_7_7_n_0;
  wire delay_mem_reg_4992_5119_7_7_n_1;
  wire delay_mem_reg_4992_5119_8_8_n_0;
  wire delay_mem_reg_4992_5119_8_8_n_1;
  wire delay_mem_reg_4992_5119_9_9_n_0;
  wire delay_mem_reg_4992_5119_9_9_n_1;
  wire delay_mem_reg_5120_5247_0_0_i_1_n_0;
  wire delay_mem_reg_5120_5247_0_0_n_0;
  wire delay_mem_reg_5120_5247_0_0_n_1;
  wire delay_mem_reg_5120_5247_10_10_n_0;
  wire delay_mem_reg_5120_5247_10_10_n_1;
  wire delay_mem_reg_5120_5247_11_11_n_0;
  wire delay_mem_reg_5120_5247_11_11_n_1;
  wire delay_mem_reg_5120_5247_12_12_n_0;
  wire delay_mem_reg_5120_5247_12_12_n_1;
  wire delay_mem_reg_5120_5247_13_13_n_0;
  wire delay_mem_reg_5120_5247_13_13_n_1;
  wire delay_mem_reg_5120_5247_14_14_n_0;
  wire delay_mem_reg_5120_5247_14_14_n_1;
  wire delay_mem_reg_5120_5247_15_15_n_0;
  wire delay_mem_reg_5120_5247_15_15_n_1;
  wire delay_mem_reg_5120_5247_16_16_i_1_n_0;
  wire delay_mem_reg_5120_5247_16_16_n_0;
  wire delay_mem_reg_5120_5247_16_16_n_1;
  wire delay_mem_reg_5120_5247_17_17_n_0;
  wire delay_mem_reg_5120_5247_17_17_n_1;
  wire delay_mem_reg_5120_5247_18_18_n_0;
  wire delay_mem_reg_5120_5247_18_18_n_1;
  wire delay_mem_reg_5120_5247_19_19_n_0;
  wire delay_mem_reg_5120_5247_19_19_n_1;
  wire delay_mem_reg_5120_5247_1_1_n_0;
  wire delay_mem_reg_5120_5247_1_1_n_1;
  wire delay_mem_reg_5120_5247_20_20_n_0;
  wire delay_mem_reg_5120_5247_20_20_n_1;
  wire delay_mem_reg_5120_5247_21_21_n_0;
  wire delay_mem_reg_5120_5247_21_21_n_1;
  wire delay_mem_reg_5120_5247_22_22_n_0;
  wire delay_mem_reg_5120_5247_22_22_n_1;
  wire delay_mem_reg_5120_5247_23_23_n_0;
  wire delay_mem_reg_5120_5247_23_23_n_1;
  wire delay_mem_reg_5120_5247_24_24_n_0;
  wire delay_mem_reg_5120_5247_24_24_n_1;
  wire delay_mem_reg_5120_5247_25_25_n_0;
  wire delay_mem_reg_5120_5247_25_25_n_1;
  wire delay_mem_reg_5120_5247_26_26_n_0;
  wire delay_mem_reg_5120_5247_26_26_n_1;
  wire delay_mem_reg_5120_5247_27_27_n_0;
  wire delay_mem_reg_5120_5247_27_27_n_1;
  wire delay_mem_reg_5120_5247_28_28_n_0;
  wire delay_mem_reg_5120_5247_28_28_n_1;
  wire delay_mem_reg_5120_5247_29_29_n_0;
  wire delay_mem_reg_5120_5247_29_29_n_1;
  wire delay_mem_reg_5120_5247_2_2_n_0;
  wire delay_mem_reg_5120_5247_2_2_n_1;
  wire delay_mem_reg_5120_5247_30_30_n_0;
  wire delay_mem_reg_5120_5247_30_30_n_1;
  wire delay_mem_reg_5120_5247_31_31_n_0;
  wire delay_mem_reg_5120_5247_31_31_n_1;
  wire delay_mem_reg_5120_5247_3_3_n_0;
  wire delay_mem_reg_5120_5247_3_3_n_1;
  wire delay_mem_reg_5120_5247_4_4_n_0;
  wire delay_mem_reg_5120_5247_4_4_n_1;
  wire delay_mem_reg_5120_5247_5_5_n_0;
  wire delay_mem_reg_5120_5247_5_5_n_1;
  wire delay_mem_reg_5120_5247_6_6_n_0;
  wire delay_mem_reg_5120_5247_6_6_n_1;
  wire delay_mem_reg_5120_5247_7_7_n_0;
  wire delay_mem_reg_5120_5247_7_7_n_1;
  wire delay_mem_reg_5120_5247_8_8_n_0;
  wire delay_mem_reg_5120_5247_8_8_n_1;
  wire delay_mem_reg_5120_5247_9_9_n_0;
  wire delay_mem_reg_5120_5247_9_9_n_1;
  wire delay_mem_reg_512_639_0_0_i_1_n_0;
  wire delay_mem_reg_512_639_0_0_i_2_n_0;
  wire delay_mem_reg_512_639_0_0_n_0;
  wire delay_mem_reg_512_639_0_0_n_1;
  wire delay_mem_reg_512_639_10_10_n_0;
  wire delay_mem_reg_512_639_10_10_n_1;
  wire delay_mem_reg_512_639_11_11_n_0;
  wire delay_mem_reg_512_639_11_11_n_1;
  wire delay_mem_reg_512_639_12_12_n_0;
  wire delay_mem_reg_512_639_12_12_n_1;
  wire delay_mem_reg_512_639_13_13_n_0;
  wire delay_mem_reg_512_639_13_13_n_1;
  wire delay_mem_reg_512_639_14_14_n_0;
  wire delay_mem_reg_512_639_14_14_n_1;
  wire delay_mem_reg_512_639_15_15_n_0;
  wire delay_mem_reg_512_639_15_15_n_1;
  wire delay_mem_reg_512_639_16_16_i_1_n_0;
  wire delay_mem_reg_512_639_16_16_n_0;
  wire delay_mem_reg_512_639_16_16_n_1;
  wire delay_mem_reg_512_639_17_17_n_0;
  wire delay_mem_reg_512_639_17_17_n_1;
  wire delay_mem_reg_512_639_18_18_n_0;
  wire delay_mem_reg_512_639_18_18_n_1;
  wire delay_mem_reg_512_639_19_19_n_0;
  wire delay_mem_reg_512_639_19_19_n_1;
  wire delay_mem_reg_512_639_1_1_n_0;
  wire delay_mem_reg_512_639_1_1_n_1;
  wire delay_mem_reg_512_639_20_20_n_0;
  wire delay_mem_reg_512_639_20_20_n_1;
  wire delay_mem_reg_512_639_21_21_n_0;
  wire delay_mem_reg_512_639_21_21_n_1;
  wire delay_mem_reg_512_639_22_22_n_0;
  wire delay_mem_reg_512_639_22_22_n_1;
  wire delay_mem_reg_512_639_23_23_n_0;
  wire delay_mem_reg_512_639_23_23_n_1;
  wire delay_mem_reg_512_639_24_24_n_0;
  wire delay_mem_reg_512_639_24_24_n_1;
  wire delay_mem_reg_512_639_25_25_n_0;
  wire delay_mem_reg_512_639_25_25_n_1;
  wire delay_mem_reg_512_639_26_26_n_0;
  wire delay_mem_reg_512_639_26_26_n_1;
  wire delay_mem_reg_512_639_27_27_n_0;
  wire delay_mem_reg_512_639_27_27_n_1;
  wire delay_mem_reg_512_639_28_28_n_0;
  wire delay_mem_reg_512_639_28_28_n_1;
  wire delay_mem_reg_512_639_29_29_n_0;
  wire delay_mem_reg_512_639_29_29_n_1;
  wire delay_mem_reg_512_639_2_2_n_0;
  wire delay_mem_reg_512_639_2_2_n_1;
  wire delay_mem_reg_512_639_30_30_n_0;
  wire delay_mem_reg_512_639_30_30_n_1;
  wire delay_mem_reg_512_639_31_31_n_0;
  wire delay_mem_reg_512_639_31_31_n_1;
  wire delay_mem_reg_512_639_3_3_n_0;
  wire delay_mem_reg_512_639_3_3_n_1;
  wire delay_mem_reg_512_639_4_4_n_0;
  wire delay_mem_reg_512_639_4_4_n_1;
  wire delay_mem_reg_512_639_5_5_n_0;
  wire delay_mem_reg_512_639_5_5_n_1;
  wire delay_mem_reg_512_639_6_6_n_0;
  wire delay_mem_reg_512_639_6_6_n_1;
  wire delay_mem_reg_512_639_7_7_n_0;
  wire delay_mem_reg_512_639_7_7_n_1;
  wire delay_mem_reg_512_639_8_8_n_0;
  wire delay_mem_reg_512_639_8_8_n_1;
  wire delay_mem_reg_512_639_9_9_n_0;
  wire delay_mem_reg_512_639_9_9_n_1;
  wire delay_mem_reg_5248_5375_0_0_i_1_n_0;
  wire delay_mem_reg_5248_5375_0_0_n_0;
  wire delay_mem_reg_5248_5375_0_0_n_1;
  wire delay_mem_reg_5248_5375_10_10_n_0;
  wire delay_mem_reg_5248_5375_10_10_n_1;
  wire delay_mem_reg_5248_5375_11_11_n_0;
  wire delay_mem_reg_5248_5375_11_11_n_1;
  wire delay_mem_reg_5248_5375_12_12_n_0;
  wire delay_mem_reg_5248_5375_12_12_n_1;
  wire delay_mem_reg_5248_5375_13_13_n_0;
  wire delay_mem_reg_5248_5375_13_13_n_1;
  wire delay_mem_reg_5248_5375_14_14_n_0;
  wire delay_mem_reg_5248_5375_14_14_n_1;
  wire delay_mem_reg_5248_5375_15_15_n_0;
  wire delay_mem_reg_5248_5375_15_15_n_1;
  wire delay_mem_reg_5248_5375_16_16_i_1_n_0;
  wire delay_mem_reg_5248_5375_16_16_n_0;
  wire delay_mem_reg_5248_5375_16_16_n_1;
  wire delay_mem_reg_5248_5375_17_17_n_0;
  wire delay_mem_reg_5248_5375_17_17_n_1;
  wire delay_mem_reg_5248_5375_18_18_n_0;
  wire delay_mem_reg_5248_5375_18_18_n_1;
  wire delay_mem_reg_5248_5375_19_19_n_0;
  wire delay_mem_reg_5248_5375_19_19_n_1;
  wire delay_mem_reg_5248_5375_1_1_n_0;
  wire delay_mem_reg_5248_5375_1_1_n_1;
  wire delay_mem_reg_5248_5375_20_20_n_0;
  wire delay_mem_reg_5248_5375_20_20_n_1;
  wire delay_mem_reg_5248_5375_21_21_n_0;
  wire delay_mem_reg_5248_5375_21_21_n_1;
  wire delay_mem_reg_5248_5375_22_22_n_0;
  wire delay_mem_reg_5248_5375_22_22_n_1;
  wire delay_mem_reg_5248_5375_23_23_n_0;
  wire delay_mem_reg_5248_5375_23_23_n_1;
  wire delay_mem_reg_5248_5375_24_24_n_0;
  wire delay_mem_reg_5248_5375_24_24_n_1;
  wire delay_mem_reg_5248_5375_25_25_n_0;
  wire delay_mem_reg_5248_5375_25_25_n_1;
  wire delay_mem_reg_5248_5375_26_26_n_0;
  wire delay_mem_reg_5248_5375_26_26_n_1;
  wire delay_mem_reg_5248_5375_27_27_n_0;
  wire delay_mem_reg_5248_5375_27_27_n_1;
  wire delay_mem_reg_5248_5375_28_28_n_0;
  wire delay_mem_reg_5248_5375_28_28_n_1;
  wire delay_mem_reg_5248_5375_29_29_n_0;
  wire delay_mem_reg_5248_5375_29_29_n_1;
  wire delay_mem_reg_5248_5375_2_2_n_0;
  wire delay_mem_reg_5248_5375_2_2_n_1;
  wire delay_mem_reg_5248_5375_30_30_n_0;
  wire delay_mem_reg_5248_5375_30_30_n_1;
  wire delay_mem_reg_5248_5375_31_31_n_0;
  wire delay_mem_reg_5248_5375_31_31_n_1;
  wire delay_mem_reg_5248_5375_3_3_n_0;
  wire delay_mem_reg_5248_5375_3_3_n_1;
  wire delay_mem_reg_5248_5375_4_4_n_0;
  wire delay_mem_reg_5248_5375_4_4_n_1;
  wire delay_mem_reg_5248_5375_5_5_n_0;
  wire delay_mem_reg_5248_5375_5_5_n_1;
  wire delay_mem_reg_5248_5375_6_6_n_0;
  wire delay_mem_reg_5248_5375_6_6_n_1;
  wire delay_mem_reg_5248_5375_7_7_n_0;
  wire delay_mem_reg_5248_5375_7_7_n_1;
  wire delay_mem_reg_5248_5375_8_8_n_0;
  wire delay_mem_reg_5248_5375_8_8_n_1;
  wire delay_mem_reg_5248_5375_9_9_n_0;
  wire delay_mem_reg_5248_5375_9_9_n_1;
  wire delay_mem_reg_5376_5503_0_0_i_1_n_0;
  wire delay_mem_reg_5376_5503_0_0_n_0;
  wire delay_mem_reg_5376_5503_0_0_n_1;
  wire delay_mem_reg_5376_5503_10_10_n_0;
  wire delay_mem_reg_5376_5503_10_10_n_1;
  wire delay_mem_reg_5376_5503_11_11_n_0;
  wire delay_mem_reg_5376_5503_11_11_n_1;
  wire delay_mem_reg_5376_5503_12_12_n_0;
  wire delay_mem_reg_5376_5503_12_12_n_1;
  wire delay_mem_reg_5376_5503_13_13_n_0;
  wire delay_mem_reg_5376_5503_13_13_n_1;
  wire delay_mem_reg_5376_5503_14_14_n_0;
  wire delay_mem_reg_5376_5503_14_14_n_1;
  wire delay_mem_reg_5376_5503_15_15_n_0;
  wire delay_mem_reg_5376_5503_15_15_n_1;
  wire delay_mem_reg_5376_5503_16_16_i_1_n_0;
  wire delay_mem_reg_5376_5503_16_16_n_0;
  wire delay_mem_reg_5376_5503_16_16_n_1;
  wire delay_mem_reg_5376_5503_17_17_n_0;
  wire delay_mem_reg_5376_5503_17_17_n_1;
  wire delay_mem_reg_5376_5503_18_18_n_0;
  wire delay_mem_reg_5376_5503_18_18_n_1;
  wire delay_mem_reg_5376_5503_19_19_n_0;
  wire delay_mem_reg_5376_5503_19_19_n_1;
  wire delay_mem_reg_5376_5503_1_1_n_0;
  wire delay_mem_reg_5376_5503_1_1_n_1;
  wire delay_mem_reg_5376_5503_20_20_n_0;
  wire delay_mem_reg_5376_5503_20_20_n_1;
  wire delay_mem_reg_5376_5503_21_21_n_0;
  wire delay_mem_reg_5376_5503_21_21_n_1;
  wire delay_mem_reg_5376_5503_22_22_n_0;
  wire delay_mem_reg_5376_5503_22_22_n_1;
  wire delay_mem_reg_5376_5503_23_23_n_0;
  wire delay_mem_reg_5376_5503_23_23_n_1;
  wire delay_mem_reg_5376_5503_24_24_n_0;
  wire delay_mem_reg_5376_5503_24_24_n_1;
  wire delay_mem_reg_5376_5503_25_25_n_0;
  wire delay_mem_reg_5376_5503_25_25_n_1;
  wire delay_mem_reg_5376_5503_26_26_n_0;
  wire delay_mem_reg_5376_5503_26_26_n_1;
  wire delay_mem_reg_5376_5503_27_27_n_0;
  wire delay_mem_reg_5376_5503_27_27_n_1;
  wire delay_mem_reg_5376_5503_28_28_n_0;
  wire delay_mem_reg_5376_5503_28_28_n_1;
  wire delay_mem_reg_5376_5503_29_29_n_0;
  wire delay_mem_reg_5376_5503_29_29_n_1;
  wire delay_mem_reg_5376_5503_2_2_n_0;
  wire delay_mem_reg_5376_5503_2_2_n_1;
  wire delay_mem_reg_5376_5503_30_30_n_0;
  wire delay_mem_reg_5376_5503_30_30_n_1;
  wire delay_mem_reg_5376_5503_31_31_n_0;
  wire delay_mem_reg_5376_5503_31_31_n_1;
  wire delay_mem_reg_5376_5503_3_3_n_0;
  wire delay_mem_reg_5376_5503_3_3_n_1;
  wire delay_mem_reg_5376_5503_4_4_n_0;
  wire delay_mem_reg_5376_5503_4_4_n_1;
  wire delay_mem_reg_5376_5503_5_5_n_0;
  wire delay_mem_reg_5376_5503_5_5_n_1;
  wire delay_mem_reg_5376_5503_6_6_n_0;
  wire delay_mem_reg_5376_5503_6_6_n_1;
  wire delay_mem_reg_5376_5503_7_7_n_0;
  wire delay_mem_reg_5376_5503_7_7_n_1;
  wire delay_mem_reg_5376_5503_8_8_n_0;
  wire delay_mem_reg_5376_5503_8_8_n_1;
  wire delay_mem_reg_5376_5503_9_9_n_0;
  wire delay_mem_reg_5376_5503_9_9_n_1;
  wire delay_mem_reg_5504_5631_0_0_i_1_n_0;
  wire delay_mem_reg_5504_5631_0_0_n_0;
  wire delay_mem_reg_5504_5631_0_0_n_1;
  wire delay_mem_reg_5504_5631_10_10_n_0;
  wire delay_mem_reg_5504_5631_10_10_n_1;
  wire delay_mem_reg_5504_5631_11_11_n_0;
  wire delay_mem_reg_5504_5631_11_11_n_1;
  wire delay_mem_reg_5504_5631_12_12_n_0;
  wire delay_mem_reg_5504_5631_12_12_n_1;
  wire delay_mem_reg_5504_5631_13_13_n_0;
  wire delay_mem_reg_5504_5631_13_13_n_1;
  wire delay_mem_reg_5504_5631_14_14_n_0;
  wire delay_mem_reg_5504_5631_14_14_n_1;
  wire delay_mem_reg_5504_5631_15_15_n_0;
  wire delay_mem_reg_5504_5631_15_15_n_1;
  wire delay_mem_reg_5504_5631_16_16_i_1_n_0;
  wire delay_mem_reg_5504_5631_16_16_n_0;
  wire delay_mem_reg_5504_5631_16_16_n_1;
  wire delay_mem_reg_5504_5631_17_17_n_0;
  wire delay_mem_reg_5504_5631_17_17_n_1;
  wire delay_mem_reg_5504_5631_18_18_n_0;
  wire delay_mem_reg_5504_5631_18_18_n_1;
  wire delay_mem_reg_5504_5631_19_19_n_0;
  wire delay_mem_reg_5504_5631_19_19_n_1;
  wire delay_mem_reg_5504_5631_1_1_n_0;
  wire delay_mem_reg_5504_5631_1_1_n_1;
  wire delay_mem_reg_5504_5631_20_20_n_0;
  wire delay_mem_reg_5504_5631_20_20_n_1;
  wire delay_mem_reg_5504_5631_21_21_n_0;
  wire delay_mem_reg_5504_5631_21_21_n_1;
  wire delay_mem_reg_5504_5631_22_22_n_0;
  wire delay_mem_reg_5504_5631_22_22_n_1;
  wire delay_mem_reg_5504_5631_23_23_n_0;
  wire delay_mem_reg_5504_5631_23_23_n_1;
  wire delay_mem_reg_5504_5631_24_24_n_0;
  wire delay_mem_reg_5504_5631_24_24_n_1;
  wire delay_mem_reg_5504_5631_25_25_n_0;
  wire delay_mem_reg_5504_5631_25_25_n_1;
  wire delay_mem_reg_5504_5631_26_26_n_0;
  wire delay_mem_reg_5504_5631_26_26_n_1;
  wire delay_mem_reg_5504_5631_27_27_n_0;
  wire delay_mem_reg_5504_5631_27_27_n_1;
  wire delay_mem_reg_5504_5631_28_28_n_0;
  wire delay_mem_reg_5504_5631_28_28_n_1;
  wire delay_mem_reg_5504_5631_29_29_n_0;
  wire delay_mem_reg_5504_5631_29_29_n_1;
  wire delay_mem_reg_5504_5631_2_2_n_0;
  wire delay_mem_reg_5504_5631_2_2_n_1;
  wire delay_mem_reg_5504_5631_30_30_n_0;
  wire delay_mem_reg_5504_5631_30_30_n_1;
  wire delay_mem_reg_5504_5631_31_31_n_0;
  wire delay_mem_reg_5504_5631_31_31_n_1;
  wire delay_mem_reg_5504_5631_3_3_n_0;
  wire delay_mem_reg_5504_5631_3_3_n_1;
  wire delay_mem_reg_5504_5631_4_4_n_0;
  wire delay_mem_reg_5504_5631_4_4_n_1;
  wire delay_mem_reg_5504_5631_5_5_n_0;
  wire delay_mem_reg_5504_5631_5_5_n_1;
  wire delay_mem_reg_5504_5631_6_6_n_0;
  wire delay_mem_reg_5504_5631_6_6_n_1;
  wire delay_mem_reg_5504_5631_7_7_n_0;
  wire delay_mem_reg_5504_5631_7_7_n_1;
  wire delay_mem_reg_5504_5631_8_8_n_0;
  wire delay_mem_reg_5504_5631_8_8_n_1;
  wire delay_mem_reg_5504_5631_9_9_n_0;
  wire delay_mem_reg_5504_5631_9_9_n_1;
  wire delay_mem_reg_5632_5759_0_0_i_1_n_0;
  wire delay_mem_reg_5632_5759_0_0_n_0;
  wire delay_mem_reg_5632_5759_0_0_n_1;
  wire delay_mem_reg_5632_5759_10_10_n_0;
  wire delay_mem_reg_5632_5759_10_10_n_1;
  wire delay_mem_reg_5632_5759_11_11_n_0;
  wire delay_mem_reg_5632_5759_11_11_n_1;
  wire delay_mem_reg_5632_5759_12_12_n_0;
  wire delay_mem_reg_5632_5759_12_12_n_1;
  wire delay_mem_reg_5632_5759_13_13_n_0;
  wire delay_mem_reg_5632_5759_13_13_n_1;
  wire delay_mem_reg_5632_5759_14_14_n_0;
  wire delay_mem_reg_5632_5759_14_14_n_1;
  wire delay_mem_reg_5632_5759_15_15_n_0;
  wire delay_mem_reg_5632_5759_15_15_n_1;
  wire delay_mem_reg_5632_5759_16_16_i_1_n_0;
  wire delay_mem_reg_5632_5759_16_16_n_0;
  wire delay_mem_reg_5632_5759_16_16_n_1;
  wire delay_mem_reg_5632_5759_17_17_n_0;
  wire delay_mem_reg_5632_5759_17_17_n_1;
  wire delay_mem_reg_5632_5759_18_18_n_0;
  wire delay_mem_reg_5632_5759_18_18_n_1;
  wire delay_mem_reg_5632_5759_19_19_n_0;
  wire delay_mem_reg_5632_5759_19_19_n_1;
  wire delay_mem_reg_5632_5759_1_1_n_0;
  wire delay_mem_reg_5632_5759_1_1_n_1;
  wire delay_mem_reg_5632_5759_20_20_n_0;
  wire delay_mem_reg_5632_5759_20_20_n_1;
  wire delay_mem_reg_5632_5759_21_21_n_0;
  wire delay_mem_reg_5632_5759_21_21_n_1;
  wire delay_mem_reg_5632_5759_22_22_n_0;
  wire delay_mem_reg_5632_5759_22_22_n_1;
  wire delay_mem_reg_5632_5759_23_23_n_0;
  wire delay_mem_reg_5632_5759_23_23_n_1;
  wire delay_mem_reg_5632_5759_24_24_n_0;
  wire delay_mem_reg_5632_5759_24_24_n_1;
  wire delay_mem_reg_5632_5759_25_25_n_0;
  wire delay_mem_reg_5632_5759_25_25_n_1;
  wire delay_mem_reg_5632_5759_26_26_n_0;
  wire delay_mem_reg_5632_5759_26_26_n_1;
  wire delay_mem_reg_5632_5759_27_27_n_0;
  wire delay_mem_reg_5632_5759_27_27_n_1;
  wire delay_mem_reg_5632_5759_28_28_n_0;
  wire delay_mem_reg_5632_5759_28_28_n_1;
  wire delay_mem_reg_5632_5759_29_29_n_0;
  wire delay_mem_reg_5632_5759_29_29_n_1;
  wire delay_mem_reg_5632_5759_2_2_n_0;
  wire delay_mem_reg_5632_5759_2_2_n_1;
  wire delay_mem_reg_5632_5759_30_30_n_0;
  wire delay_mem_reg_5632_5759_30_30_n_1;
  wire delay_mem_reg_5632_5759_31_31_n_0;
  wire delay_mem_reg_5632_5759_31_31_n_1;
  wire delay_mem_reg_5632_5759_3_3_n_0;
  wire delay_mem_reg_5632_5759_3_3_n_1;
  wire delay_mem_reg_5632_5759_4_4_n_0;
  wire delay_mem_reg_5632_5759_4_4_n_1;
  wire delay_mem_reg_5632_5759_5_5_n_0;
  wire delay_mem_reg_5632_5759_5_5_n_1;
  wire delay_mem_reg_5632_5759_6_6_n_0;
  wire delay_mem_reg_5632_5759_6_6_n_1;
  wire delay_mem_reg_5632_5759_7_7_n_0;
  wire delay_mem_reg_5632_5759_7_7_n_1;
  wire delay_mem_reg_5632_5759_8_8_n_0;
  wire delay_mem_reg_5632_5759_8_8_n_1;
  wire delay_mem_reg_5632_5759_9_9_n_0;
  wire delay_mem_reg_5632_5759_9_9_n_1;
  wire delay_mem_reg_5760_5887_0_0_i_1_n_0;
  wire delay_mem_reg_5760_5887_0_0_n_0;
  wire delay_mem_reg_5760_5887_0_0_n_1;
  wire delay_mem_reg_5760_5887_10_10_n_0;
  wire delay_mem_reg_5760_5887_10_10_n_1;
  wire delay_mem_reg_5760_5887_11_11_n_0;
  wire delay_mem_reg_5760_5887_11_11_n_1;
  wire delay_mem_reg_5760_5887_12_12_n_0;
  wire delay_mem_reg_5760_5887_12_12_n_1;
  wire delay_mem_reg_5760_5887_13_13_n_0;
  wire delay_mem_reg_5760_5887_13_13_n_1;
  wire delay_mem_reg_5760_5887_14_14_n_0;
  wire delay_mem_reg_5760_5887_14_14_n_1;
  wire delay_mem_reg_5760_5887_15_15_n_0;
  wire delay_mem_reg_5760_5887_15_15_n_1;
  wire delay_mem_reg_5760_5887_16_16_i_1_n_0;
  wire delay_mem_reg_5760_5887_16_16_n_0;
  wire delay_mem_reg_5760_5887_16_16_n_1;
  wire delay_mem_reg_5760_5887_17_17_n_0;
  wire delay_mem_reg_5760_5887_17_17_n_1;
  wire delay_mem_reg_5760_5887_18_18_n_0;
  wire delay_mem_reg_5760_5887_18_18_n_1;
  wire delay_mem_reg_5760_5887_19_19_n_0;
  wire delay_mem_reg_5760_5887_19_19_n_1;
  wire delay_mem_reg_5760_5887_1_1_n_0;
  wire delay_mem_reg_5760_5887_1_1_n_1;
  wire delay_mem_reg_5760_5887_20_20_n_0;
  wire delay_mem_reg_5760_5887_20_20_n_1;
  wire delay_mem_reg_5760_5887_21_21_n_0;
  wire delay_mem_reg_5760_5887_21_21_n_1;
  wire delay_mem_reg_5760_5887_22_22_n_0;
  wire delay_mem_reg_5760_5887_22_22_n_1;
  wire delay_mem_reg_5760_5887_23_23_n_0;
  wire delay_mem_reg_5760_5887_23_23_n_1;
  wire delay_mem_reg_5760_5887_24_24_n_0;
  wire delay_mem_reg_5760_5887_24_24_n_1;
  wire delay_mem_reg_5760_5887_25_25_n_0;
  wire delay_mem_reg_5760_5887_25_25_n_1;
  wire delay_mem_reg_5760_5887_26_26_n_0;
  wire delay_mem_reg_5760_5887_26_26_n_1;
  wire delay_mem_reg_5760_5887_27_27_n_0;
  wire delay_mem_reg_5760_5887_27_27_n_1;
  wire delay_mem_reg_5760_5887_28_28_n_0;
  wire delay_mem_reg_5760_5887_28_28_n_1;
  wire delay_mem_reg_5760_5887_29_29_n_0;
  wire delay_mem_reg_5760_5887_29_29_n_1;
  wire delay_mem_reg_5760_5887_2_2_n_0;
  wire delay_mem_reg_5760_5887_2_2_n_1;
  wire delay_mem_reg_5760_5887_30_30_n_0;
  wire delay_mem_reg_5760_5887_30_30_n_1;
  wire delay_mem_reg_5760_5887_31_31_n_0;
  wire delay_mem_reg_5760_5887_31_31_n_1;
  wire delay_mem_reg_5760_5887_3_3_n_0;
  wire delay_mem_reg_5760_5887_3_3_n_1;
  wire delay_mem_reg_5760_5887_4_4_n_0;
  wire delay_mem_reg_5760_5887_4_4_n_1;
  wire delay_mem_reg_5760_5887_5_5_n_0;
  wire delay_mem_reg_5760_5887_5_5_n_1;
  wire delay_mem_reg_5760_5887_6_6_n_0;
  wire delay_mem_reg_5760_5887_6_6_n_1;
  wire delay_mem_reg_5760_5887_7_7_n_0;
  wire delay_mem_reg_5760_5887_7_7_n_1;
  wire delay_mem_reg_5760_5887_8_8_n_0;
  wire delay_mem_reg_5760_5887_8_8_n_1;
  wire delay_mem_reg_5760_5887_9_9_n_0;
  wire delay_mem_reg_5760_5887_9_9_n_1;
  wire delay_mem_reg_5888_6015_0_0_i_1_n_0;
  wire delay_mem_reg_5888_6015_0_0_n_0;
  wire delay_mem_reg_5888_6015_0_0_n_1;
  wire delay_mem_reg_5888_6015_10_10_n_0;
  wire delay_mem_reg_5888_6015_10_10_n_1;
  wire delay_mem_reg_5888_6015_11_11_n_0;
  wire delay_mem_reg_5888_6015_11_11_n_1;
  wire delay_mem_reg_5888_6015_12_12_n_0;
  wire delay_mem_reg_5888_6015_12_12_n_1;
  wire delay_mem_reg_5888_6015_13_13_n_0;
  wire delay_mem_reg_5888_6015_13_13_n_1;
  wire delay_mem_reg_5888_6015_14_14_n_0;
  wire delay_mem_reg_5888_6015_14_14_n_1;
  wire delay_mem_reg_5888_6015_15_15_n_0;
  wire delay_mem_reg_5888_6015_15_15_n_1;
  wire delay_mem_reg_5888_6015_16_16_i_1_n_0;
  wire delay_mem_reg_5888_6015_16_16_n_0;
  wire delay_mem_reg_5888_6015_16_16_n_1;
  wire delay_mem_reg_5888_6015_17_17_n_0;
  wire delay_mem_reg_5888_6015_17_17_n_1;
  wire delay_mem_reg_5888_6015_18_18_n_0;
  wire delay_mem_reg_5888_6015_18_18_n_1;
  wire delay_mem_reg_5888_6015_19_19_n_0;
  wire delay_mem_reg_5888_6015_19_19_n_1;
  wire delay_mem_reg_5888_6015_1_1_n_0;
  wire delay_mem_reg_5888_6015_1_1_n_1;
  wire delay_mem_reg_5888_6015_20_20_n_0;
  wire delay_mem_reg_5888_6015_20_20_n_1;
  wire delay_mem_reg_5888_6015_21_21_n_0;
  wire delay_mem_reg_5888_6015_21_21_n_1;
  wire delay_mem_reg_5888_6015_22_22_n_0;
  wire delay_mem_reg_5888_6015_22_22_n_1;
  wire delay_mem_reg_5888_6015_23_23_n_0;
  wire delay_mem_reg_5888_6015_23_23_n_1;
  wire delay_mem_reg_5888_6015_24_24_n_0;
  wire delay_mem_reg_5888_6015_24_24_n_1;
  wire delay_mem_reg_5888_6015_25_25_n_0;
  wire delay_mem_reg_5888_6015_25_25_n_1;
  wire delay_mem_reg_5888_6015_26_26_n_0;
  wire delay_mem_reg_5888_6015_26_26_n_1;
  wire delay_mem_reg_5888_6015_27_27_n_0;
  wire delay_mem_reg_5888_6015_27_27_n_1;
  wire delay_mem_reg_5888_6015_28_28_n_0;
  wire delay_mem_reg_5888_6015_28_28_n_1;
  wire delay_mem_reg_5888_6015_29_29_n_0;
  wire delay_mem_reg_5888_6015_29_29_n_1;
  wire delay_mem_reg_5888_6015_2_2_n_0;
  wire delay_mem_reg_5888_6015_2_2_n_1;
  wire delay_mem_reg_5888_6015_30_30_n_0;
  wire delay_mem_reg_5888_6015_30_30_n_1;
  wire delay_mem_reg_5888_6015_31_31_n_0;
  wire delay_mem_reg_5888_6015_31_31_n_1;
  wire delay_mem_reg_5888_6015_3_3_n_0;
  wire delay_mem_reg_5888_6015_3_3_n_1;
  wire delay_mem_reg_5888_6015_4_4_n_0;
  wire delay_mem_reg_5888_6015_4_4_n_1;
  wire delay_mem_reg_5888_6015_5_5_n_0;
  wire delay_mem_reg_5888_6015_5_5_n_1;
  wire delay_mem_reg_5888_6015_6_6_n_0;
  wire delay_mem_reg_5888_6015_6_6_n_1;
  wire delay_mem_reg_5888_6015_7_7_n_0;
  wire delay_mem_reg_5888_6015_7_7_n_1;
  wire delay_mem_reg_5888_6015_8_8_n_0;
  wire delay_mem_reg_5888_6015_8_8_n_1;
  wire delay_mem_reg_5888_6015_9_9_n_0;
  wire delay_mem_reg_5888_6015_9_9_n_1;
  wire delay_mem_reg_6016_6143_0_0_i_1_n_0;
  wire delay_mem_reg_6016_6143_0_0_n_0;
  wire delay_mem_reg_6016_6143_0_0_n_1;
  wire delay_mem_reg_6016_6143_10_10_n_0;
  wire delay_mem_reg_6016_6143_10_10_n_1;
  wire delay_mem_reg_6016_6143_11_11_n_0;
  wire delay_mem_reg_6016_6143_11_11_n_1;
  wire delay_mem_reg_6016_6143_12_12_n_0;
  wire delay_mem_reg_6016_6143_12_12_n_1;
  wire delay_mem_reg_6016_6143_13_13_n_0;
  wire delay_mem_reg_6016_6143_13_13_n_1;
  wire delay_mem_reg_6016_6143_14_14_n_0;
  wire delay_mem_reg_6016_6143_14_14_n_1;
  wire delay_mem_reg_6016_6143_15_15_n_0;
  wire delay_mem_reg_6016_6143_15_15_n_1;
  wire delay_mem_reg_6016_6143_16_16_i_1_n_0;
  wire delay_mem_reg_6016_6143_16_16_n_0;
  wire delay_mem_reg_6016_6143_16_16_n_1;
  wire delay_mem_reg_6016_6143_17_17_n_0;
  wire delay_mem_reg_6016_6143_17_17_n_1;
  wire delay_mem_reg_6016_6143_18_18_n_0;
  wire delay_mem_reg_6016_6143_18_18_n_1;
  wire delay_mem_reg_6016_6143_19_19_n_0;
  wire delay_mem_reg_6016_6143_19_19_n_1;
  wire delay_mem_reg_6016_6143_1_1_n_0;
  wire delay_mem_reg_6016_6143_1_1_n_1;
  wire delay_mem_reg_6016_6143_20_20_n_0;
  wire delay_mem_reg_6016_6143_20_20_n_1;
  wire delay_mem_reg_6016_6143_21_21_n_0;
  wire delay_mem_reg_6016_6143_21_21_n_1;
  wire delay_mem_reg_6016_6143_22_22_n_0;
  wire delay_mem_reg_6016_6143_22_22_n_1;
  wire delay_mem_reg_6016_6143_23_23_n_0;
  wire delay_mem_reg_6016_6143_23_23_n_1;
  wire delay_mem_reg_6016_6143_24_24_n_0;
  wire delay_mem_reg_6016_6143_24_24_n_1;
  wire delay_mem_reg_6016_6143_25_25_n_0;
  wire delay_mem_reg_6016_6143_25_25_n_1;
  wire delay_mem_reg_6016_6143_26_26_n_0;
  wire delay_mem_reg_6016_6143_26_26_n_1;
  wire delay_mem_reg_6016_6143_27_27_n_0;
  wire delay_mem_reg_6016_6143_27_27_n_1;
  wire delay_mem_reg_6016_6143_28_28_n_0;
  wire delay_mem_reg_6016_6143_28_28_n_1;
  wire delay_mem_reg_6016_6143_29_29_n_0;
  wire delay_mem_reg_6016_6143_29_29_n_1;
  wire delay_mem_reg_6016_6143_2_2_n_0;
  wire delay_mem_reg_6016_6143_2_2_n_1;
  wire delay_mem_reg_6016_6143_30_30_n_0;
  wire delay_mem_reg_6016_6143_30_30_n_1;
  wire delay_mem_reg_6016_6143_31_31_n_0;
  wire delay_mem_reg_6016_6143_31_31_n_1;
  wire delay_mem_reg_6016_6143_3_3_n_0;
  wire delay_mem_reg_6016_6143_3_3_n_1;
  wire delay_mem_reg_6016_6143_4_4_n_0;
  wire delay_mem_reg_6016_6143_4_4_n_1;
  wire delay_mem_reg_6016_6143_5_5_n_0;
  wire delay_mem_reg_6016_6143_5_5_n_1;
  wire delay_mem_reg_6016_6143_6_6_n_0;
  wire delay_mem_reg_6016_6143_6_6_n_1;
  wire delay_mem_reg_6016_6143_7_7_n_0;
  wire delay_mem_reg_6016_6143_7_7_n_1;
  wire delay_mem_reg_6016_6143_8_8_n_0;
  wire delay_mem_reg_6016_6143_8_8_n_1;
  wire delay_mem_reg_6016_6143_9_9_n_0;
  wire delay_mem_reg_6016_6143_9_9_n_1;
  wire delay_mem_reg_6144_6271_0_0_i_1_n_0;
  wire delay_mem_reg_6144_6271_0_0_n_0;
  wire delay_mem_reg_6144_6271_0_0_n_1;
  wire delay_mem_reg_6144_6271_10_10_n_0;
  wire delay_mem_reg_6144_6271_10_10_n_1;
  wire delay_mem_reg_6144_6271_11_11_n_0;
  wire delay_mem_reg_6144_6271_11_11_n_1;
  wire delay_mem_reg_6144_6271_12_12_n_0;
  wire delay_mem_reg_6144_6271_12_12_n_1;
  wire delay_mem_reg_6144_6271_13_13_n_0;
  wire delay_mem_reg_6144_6271_13_13_n_1;
  wire delay_mem_reg_6144_6271_14_14_n_0;
  wire delay_mem_reg_6144_6271_14_14_n_1;
  wire delay_mem_reg_6144_6271_15_15_n_0;
  wire delay_mem_reg_6144_6271_15_15_n_1;
  wire delay_mem_reg_6144_6271_16_16_i_1_n_0;
  wire delay_mem_reg_6144_6271_16_16_n_0;
  wire delay_mem_reg_6144_6271_16_16_n_1;
  wire delay_mem_reg_6144_6271_17_17_n_0;
  wire delay_mem_reg_6144_6271_17_17_n_1;
  wire delay_mem_reg_6144_6271_18_18_n_0;
  wire delay_mem_reg_6144_6271_18_18_n_1;
  wire delay_mem_reg_6144_6271_19_19_n_0;
  wire delay_mem_reg_6144_6271_19_19_n_1;
  wire delay_mem_reg_6144_6271_1_1_n_0;
  wire delay_mem_reg_6144_6271_1_1_n_1;
  wire delay_mem_reg_6144_6271_20_20_n_0;
  wire delay_mem_reg_6144_6271_20_20_n_1;
  wire delay_mem_reg_6144_6271_21_21_n_0;
  wire delay_mem_reg_6144_6271_21_21_n_1;
  wire delay_mem_reg_6144_6271_22_22_n_0;
  wire delay_mem_reg_6144_6271_22_22_n_1;
  wire delay_mem_reg_6144_6271_23_23_n_0;
  wire delay_mem_reg_6144_6271_23_23_n_1;
  wire delay_mem_reg_6144_6271_24_24_n_0;
  wire delay_mem_reg_6144_6271_24_24_n_1;
  wire delay_mem_reg_6144_6271_25_25_n_0;
  wire delay_mem_reg_6144_6271_25_25_n_1;
  wire delay_mem_reg_6144_6271_26_26_n_0;
  wire delay_mem_reg_6144_6271_26_26_n_1;
  wire delay_mem_reg_6144_6271_27_27_n_0;
  wire delay_mem_reg_6144_6271_27_27_n_1;
  wire delay_mem_reg_6144_6271_28_28_n_0;
  wire delay_mem_reg_6144_6271_28_28_n_1;
  wire delay_mem_reg_6144_6271_29_29_n_0;
  wire delay_mem_reg_6144_6271_29_29_n_1;
  wire delay_mem_reg_6144_6271_2_2_n_0;
  wire delay_mem_reg_6144_6271_2_2_n_1;
  wire delay_mem_reg_6144_6271_30_30_n_0;
  wire delay_mem_reg_6144_6271_30_30_n_1;
  wire delay_mem_reg_6144_6271_31_31_n_0;
  wire delay_mem_reg_6144_6271_31_31_n_1;
  wire delay_mem_reg_6144_6271_3_3_n_0;
  wire delay_mem_reg_6144_6271_3_3_n_1;
  wire delay_mem_reg_6144_6271_4_4_n_0;
  wire delay_mem_reg_6144_6271_4_4_n_1;
  wire delay_mem_reg_6144_6271_5_5_n_0;
  wire delay_mem_reg_6144_6271_5_5_n_1;
  wire delay_mem_reg_6144_6271_6_6_n_0;
  wire delay_mem_reg_6144_6271_6_6_n_1;
  wire delay_mem_reg_6144_6271_7_7_n_0;
  wire delay_mem_reg_6144_6271_7_7_n_1;
  wire delay_mem_reg_6144_6271_8_8_n_0;
  wire delay_mem_reg_6144_6271_8_8_n_1;
  wire delay_mem_reg_6144_6271_9_9_n_0;
  wire delay_mem_reg_6144_6271_9_9_n_1;
  wire delay_mem_reg_6272_6399_0_0_i_1_n_0;
  wire delay_mem_reg_6272_6399_0_0_n_0;
  wire delay_mem_reg_6272_6399_0_0_n_1;
  wire delay_mem_reg_6272_6399_10_10_n_0;
  wire delay_mem_reg_6272_6399_10_10_n_1;
  wire delay_mem_reg_6272_6399_11_11_n_0;
  wire delay_mem_reg_6272_6399_11_11_n_1;
  wire delay_mem_reg_6272_6399_12_12_n_0;
  wire delay_mem_reg_6272_6399_12_12_n_1;
  wire delay_mem_reg_6272_6399_13_13_n_0;
  wire delay_mem_reg_6272_6399_13_13_n_1;
  wire delay_mem_reg_6272_6399_14_14_n_0;
  wire delay_mem_reg_6272_6399_14_14_n_1;
  wire delay_mem_reg_6272_6399_15_15_n_0;
  wire delay_mem_reg_6272_6399_15_15_n_1;
  wire delay_mem_reg_6272_6399_16_16_i_1_n_0;
  wire delay_mem_reg_6272_6399_16_16_n_0;
  wire delay_mem_reg_6272_6399_16_16_n_1;
  wire delay_mem_reg_6272_6399_17_17_n_0;
  wire delay_mem_reg_6272_6399_17_17_n_1;
  wire delay_mem_reg_6272_6399_18_18_n_0;
  wire delay_mem_reg_6272_6399_18_18_n_1;
  wire delay_mem_reg_6272_6399_19_19_n_0;
  wire delay_mem_reg_6272_6399_19_19_n_1;
  wire delay_mem_reg_6272_6399_1_1_n_0;
  wire delay_mem_reg_6272_6399_1_1_n_1;
  wire delay_mem_reg_6272_6399_20_20_n_0;
  wire delay_mem_reg_6272_6399_20_20_n_1;
  wire delay_mem_reg_6272_6399_21_21_n_0;
  wire delay_mem_reg_6272_6399_21_21_n_1;
  wire delay_mem_reg_6272_6399_22_22_n_0;
  wire delay_mem_reg_6272_6399_22_22_n_1;
  wire delay_mem_reg_6272_6399_23_23_n_0;
  wire delay_mem_reg_6272_6399_23_23_n_1;
  wire delay_mem_reg_6272_6399_24_24_n_0;
  wire delay_mem_reg_6272_6399_24_24_n_1;
  wire delay_mem_reg_6272_6399_25_25_n_0;
  wire delay_mem_reg_6272_6399_25_25_n_1;
  wire delay_mem_reg_6272_6399_26_26_n_0;
  wire delay_mem_reg_6272_6399_26_26_n_1;
  wire delay_mem_reg_6272_6399_27_27_n_0;
  wire delay_mem_reg_6272_6399_27_27_n_1;
  wire delay_mem_reg_6272_6399_28_28_n_0;
  wire delay_mem_reg_6272_6399_28_28_n_1;
  wire delay_mem_reg_6272_6399_29_29_n_0;
  wire delay_mem_reg_6272_6399_29_29_n_1;
  wire delay_mem_reg_6272_6399_2_2_n_0;
  wire delay_mem_reg_6272_6399_2_2_n_1;
  wire delay_mem_reg_6272_6399_30_30_n_0;
  wire delay_mem_reg_6272_6399_30_30_n_1;
  wire delay_mem_reg_6272_6399_31_31_n_0;
  wire delay_mem_reg_6272_6399_31_31_n_1;
  wire delay_mem_reg_6272_6399_3_3_n_0;
  wire delay_mem_reg_6272_6399_3_3_n_1;
  wire delay_mem_reg_6272_6399_4_4_n_0;
  wire delay_mem_reg_6272_6399_4_4_n_1;
  wire delay_mem_reg_6272_6399_5_5_n_0;
  wire delay_mem_reg_6272_6399_5_5_n_1;
  wire delay_mem_reg_6272_6399_6_6_n_0;
  wire delay_mem_reg_6272_6399_6_6_n_1;
  wire delay_mem_reg_6272_6399_7_7_n_0;
  wire delay_mem_reg_6272_6399_7_7_n_1;
  wire delay_mem_reg_6272_6399_8_8_n_0;
  wire delay_mem_reg_6272_6399_8_8_n_1;
  wire delay_mem_reg_6272_6399_9_9_n_0;
  wire delay_mem_reg_6272_6399_9_9_n_1;
  wire delay_mem_reg_6400_6527_0_0_i_1_n_0;
  wire delay_mem_reg_6400_6527_0_0_n_0;
  wire delay_mem_reg_6400_6527_0_0_n_1;
  wire delay_mem_reg_6400_6527_10_10_n_0;
  wire delay_mem_reg_6400_6527_10_10_n_1;
  wire delay_mem_reg_6400_6527_11_11_n_0;
  wire delay_mem_reg_6400_6527_11_11_n_1;
  wire delay_mem_reg_6400_6527_12_12_n_0;
  wire delay_mem_reg_6400_6527_12_12_n_1;
  wire delay_mem_reg_6400_6527_13_13_n_0;
  wire delay_mem_reg_6400_6527_13_13_n_1;
  wire delay_mem_reg_6400_6527_14_14_n_0;
  wire delay_mem_reg_6400_6527_14_14_n_1;
  wire delay_mem_reg_6400_6527_15_15_n_0;
  wire delay_mem_reg_6400_6527_15_15_n_1;
  wire delay_mem_reg_6400_6527_16_16_i_1_n_0;
  wire delay_mem_reg_6400_6527_16_16_n_0;
  wire delay_mem_reg_6400_6527_16_16_n_1;
  wire delay_mem_reg_6400_6527_17_17_n_0;
  wire delay_mem_reg_6400_6527_17_17_n_1;
  wire delay_mem_reg_6400_6527_18_18_n_0;
  wire delay_mem_reg_6400_6527_18_18_n_1;
  wire delay_mem_reg_6400_6527_19_19_n_0;
  wire delay_mem_reg_6400_6527_19_19_n_1;
  wire delay_mem_reg_6400_6527_1_1_n_0;
  wire delay_mem_reg_6400_6527_1_1_n_1;
  wire delay_mem_reg_6400_6527_20_20_n_0;
  wire delay_mem_reg_6400_6527_20_20_n_1;
  wire delay_mem_reg_6400_6527_21_21_n_0;
  wire delay_mem_reg_6400_6527_21_21_n_1;
  wire delay_mem_reg_6400_6527_22_22_n_0;
  wire delay_mem_reg_6400_6527_22_22_n_1;
  wire delay_mem_reg_6400_6527_23_23_n_0;
  wire delay_mem_reg_6400_6527_23_23_n_1;
  wire delay_mem_reg_6400_6527_24_24_n_0;
  wire delay_mem_reg_6400_6527_24_24_n_1;
  wire delay_mem_reg_6400_6527_25_25_n_0;
  wire delay_mem_reg_6400_6527_25_25_n_1;
  wire delay_mem_reg_6400_6527_26_26_n_0;
  wire delay_mem_reg_6400_6527_26_26_n_1;
  wire delay_mem_reg_6400_6527_27_27_n_0;
  wire delay_mem_reg_6400_6527_27_27_n_1;
  wire delay_mem_reg_6400_6527_28_28_n_0;
  wire delay_mem_reg_6400_6527_28_28_n_1;
  wire delay_mem_reg_6400_6527_29_29_n_0;
  wire delay_mem_reg_6400_6527_29_29_n_1;
  wire delay_mem_reg_6400_6527_2_2_n_0;
  wire delay_mem_reg_6400_6527_2_2_n_1;
  wire delay_mem_reg_6400_6527_30_30_n_0;
  wire delay_mem_reg_6400_6527_30_30_n_1;
  wire delay_mem_reg_6400_6527_31_31_n_0;
  wire delay_mem_reg_6400_6527_31_31_n_1;
  wire delay_mem_reg_6400_6527_3_3_n_0;
  wire delay_mem_reg_6400_6527_3_3_n_1;
  wire delay_mem_reg_6400_6527_4_4_n_0;
  wire delay_mem_reg_6400_6527_4_4_n_1;
  wire delay_mem_reg_6400_6527_5_5_n_0;
  wire delay_mem_reg_6400_6527_5_5_n_1;
  wire delay_mem_reg_6400_6527_6_6_n_0;
  wire delay_mem_reg_6400_6527_6_6_n_1;
  wire delay_mem_reg_6400_6527_7_7_n_0;
  wire delay_mem_reg_6400_6527_7_7_n_1;
  wire delay_mem_reg_6400_6527_8_8_n_0;
  wire delay_mem_reg_6400_6527_8_8_n_1;
  wire delay_mem_reg_6400_6527_9_9_n_0;
  wire delay_mem_reg_6400_6527_9_9_n_1;
  wire delay_mem_reg_640_767_0_0_i_1_n_0;
  wire delay_mem_reg_640_767_0_0_n_0;
  wire delay_mem_reg_640_767_0_0_n_1;
  wire delay_mem_reg_640_767_10_10_n_0;
  wire delay_mem_reg_640_767_10_10_n_1;
  wire delay_mem_reg_640_767_11_11_n_0;
  wire delay_mem_reg_640_767_11_11_n_1;
  wire delay_mem_reg_640_767_12_12_n_0;
  wire delay_mem_reg_640_767_12_12_n_1;
  wire delay_mem_reg_640_767_13_13_n_0;
  wire delay_mem_reg_640_767_13_13_n_1;
  wire delay_mem_reg_640_767_14_14_n_0;
  wire delay_mem_reg_640_767_14_14_n_1;
  wire delay_mem_reg_640_767_15_15_n_0;
  wire delay_mem_reg_640_767_15_15_n_1;
  wire delay_mem_reg_640_767_16_16_i_1_n_0;
  wire delay_mem_reg_640_767_16_16_n_0;
  wire delay_mem_reg_640_767_16_16_n_1;
  wire delay_mem_reg_640_767_17_17_n_0;
  wire delay_mem_reg_640_767_17_17_n_1;
  wire delay_mem_reg_640_767_18_18_n_0;
  wire delay_mem_reg_640_767_18_18_n_1;
  wire delay_mem_reg_640_767_19_19_n_0;
  wire delay_mem_reg_640_767_19_19_n_1;
  wire delay_mem_reg_640_767_1_1_n_0;
  wire delay_mem_reg_640_767_1_1_n_1;
  wire delay_mem_reg_640_767_20_20_n_0;
  wire delay_mem_reg_640_767_20_20_n_1;
  wire delay_mem_reg_640_767_21_21_n_0;
  wire delay_mem_reg_640_767_21_21_n_1;
  wire delay_mem_reg_640_767_22_22_n_0;
  wire delay_mem_reg_640_767_22_22_n_1;
  wire delay_mem_reg_640_767_23_23_n_0;
  wire delay_mem_reg_640_767_23_23_n_1;
  wire delay_mem_reg_640_767_24_24_n_0;
  wire delay_mem_reg_640_767_24_24_n_1;
  wire delay_mem_reg_640_767_25_25_n_0;
  wire delay_mem_reg_640_767_25_25_n_1;
  wire delay_mem_reg_640_767_26_26_n_0;
  wire delay_mem_reg_640_767_26_26_n_1;
  wire delay_mem_reg_640_767_27_27_n_0;
  wire delay_mem_reg_640_767_27_27_n_1;
  wire delay_mem_reg_640_767_28_28_n_0;
  wire delay_mem_reg_640_767_28_28_n_1;
  wire delay_mem_reg_640_767_29_29_n_0;
  wire delay_mem_reg_640_767_29_29_n_1;
  wire delay_mem_reg_640_767_2_2_n_0;
  wire delay_mem_reg_640_767_2_2_n_1;
  wire delay_mem_reg_640_767_30_30_n_0;
  wire delay_mem_reg_640_767_30_30_n_1;
  wire delay_mem_reg_640_767_31_31_n_0;
  wire delay_mem_reg_640_767_31_31_n_1;
  wire delay_mem_reg_640_767_3_3_n_0;
  wire delay_mem_reg_640_767_3_3_n_1;
  wire delay_mem_reg_640_767_4_4_n_0;
  wire delay_mem_reg_640_767_4_4_n_1;
  wire delay_mem_reg_640_767_5_5_n_0;
  wire delay_mem_reg_640_767_5_5_n_1;
  wire delay_mem_reg_640_767_6_6_n_0;
  wire delay_mem_reg_640_767_6_6_n_1;
  wire delay_mem_reg_640_767_7_7_n_0;
  wire delay_mem_reg_640_767_7_7_n_1;
  wire delay_mem_reg_640_767_8_8_n_0;
  wire delay_mem_reg_640_767_8_8_n_1;
  wire delay_mem_reg_640_767_9_9_n_0;
  wire delay_mem_reg_640_767_9_9_n_1;
  wire delay_mem_reg_6528_6655_0_0_i_1_n_0;
  wire delay_mem_reg_6528_6655_0_0_n_0;
  wire delay_mem_reg_6528_6655_0_0_n_1;
  wire delay_mem_reg_6528_6655_10_10_n_0;
  wire delay_mem_reg_6528_6655_10_10_n_1;
  wire delay_mem_reg_6528_6655_11_11_n_0;
  wire delay_mem_reg_6528_6655_11_11_n_1;
  wire delay_mem_reg_6528_6655_12_12_n_0;
  wire delay_mem_reg_6528_6655_12_12_n_1;
  wire delay_mem_reg_6528_6655_13_13_n_0;
  wire delay_mem_reg_6528_6655_13_13_n_1;
  wire delay_mem_reg_6528_6655_14_14_n_0;
  wire delay_mem_reg_6528_6655_14_14_n_1;
  wire delay_mem_reg_6528_6655_15_15_n_0;
  wire delay_mem_reg_6528_6655_15_15_n_1;
  wire delay_mem_reg_6528_6655_16_16_i_1_n_0;
  wire delay_mem_reg_6528_6655_16_16_n_0;
  wire delay_mem_reg_6528_6655_16_16_n_1;
  wire delay_mem_reg_6528_6655_17_17_n_0;
  wire delay_mem_reg_6528_6655_17_17_n_1;
  wire delay_mem_reg_6528_6655_18_18_n_0;
  wire delay_mem_reg_6528_6655_18_18_n_1;
  wire delay_mem_reg_6528_6655_19_19_n_0;
  wire delay_mem_reg_6528_6655_19_19_n_1;
  wire delay_mem_reg_6528_6655_1_1_n_0;
  wire delay_mem_reg_6528_6655_1_1_n_1;
  wire delay_mem_reg_6528_6655_20_20_n_0;
  wire delay_mem_reg_6528_6655_20_20_n_1;
  wire delay_mem_reg_6528_6655_21_21_n_0;
  wire delay_mem_reg_6528_6655_21_21_n_1;
  wire delay_mem_reg_6528_6655_22_22_n_0;
  wire delay_mem_reg_6528_6655_22_22_n_1;
  wire delay_mem_reg_6528_6655_23_23_n_0;
  wire delay_mem_reg_6528_6655_23_23_n_1;
  wire delay_mem_reg_6528_6655_24_24_n_0;
  wire delay_mem_reg_6528_6655_24_24_n_1;
  wire delay_mem_reg_6528_6655_25_25_n_0;
  wire delay_mem_reg_6528_6655_25_25_n_1;
  wire delay_mem_reg_6528_6655_26_26_n_0;
  wire delay_mem_reg_6528_6655_26_26_n_1;
  wire delay_mem_reg_6528_6655_27_27_n_0;
  wire delay_mem_reg_6528_6655_27_27_n_1;
  wire delay_mem_reg_6528_6655_28_28_n_0;
  wire delay_mem_reg_6528_6655_28_28_n_1;
  wire delay_mem_reg_6528_6655_29_29_n_0;
  wire delay_mem_reg_6528_6655_29_29_n_1;
  wire delay_mem_reg_6528_6655_2_2_n_0;
  wire delay_mem_reg_6528_6655_2_2_n_1;
  wire delay_mem_reg_6528_6655_30_30_n_0;
  wire delay_mem_reg_6528_6655_30_30_n_1;
  wire delay_mem_reg_6528_6655_31_31_n_0;
  wire delay_mem_reg_6528_6655_31_31_n_1;
  wire delay_mem_reg_6528_6655_3_3_n_0;
  wire delay_mem_reg_6528_6655_3_3_n_1;
  wire delay_mem_reg_6528_6655_4_4_n_0;
  wire delay_mem_reg_6528_6655_4_4_n_1;
  wire delay_mem_reg_6528_6655_5_5_n_0;
  wire delay_mem_reg_6528_6655_5_5_n_1;
  wire delay_mem_reg_6528_6655_6_6_n_0;
  wire delay_mem_reg_6528_6655_6_6_n_1;
  wire delay_mem_reg_6528_6655_7_7_n_0;
  wire delay_mem_reg_6528_6655_7_7_n_1;
  wire delay_mem_reg_6528_6655_8_8_n_0;
  wire delay_mem_reg_6528_6655_8_8_n_1;
  wire delay_mem_reg_6528_6655_9_9_n_0;
  wire delay_mem_reg_6528_6655_9_9_n_1;
  wire delay_mem_reg_6656_6783_0_0_i_1_n_0;
  wire delay_mem_reg_6656_6783_0_0_n_0;
  wire delay_mem_reg_6656_6783_0_0_n_1;
  wire delay_mem_reg_6656_6783_10_10_n_0;
  wire delay_mem_reg_6656_6783_10_10_n_1;
  wire delay_mem_reg_6656_6783_11_11_n_0;
  wire delay_mem_reg_6656_6783_11_11_n_1;
  wire delay_mem_reg_6656_6783_12_12_n_0;
  wire delay_mem_reg_6656_6783_12_12_n_1;
  wire delay_mem_reg_6656_6783_13_13_n_0;
  wire delay_mem_reg_6656_6783_13_13_n_1;
  wire delay_mem_reg_6656_6783_14_14_n_0;
  wire delay_mem_reg_6656_6783_14_14_n_1;
  wire delay_mem_reg_6656_6783_15_15_n_0;
  wire delay_mem_reg_6656_6783_15_15_n_1;
  wire delay_mem_reg_6656_6783_16_16_i_1_n_0;
  wire delay_mem_reg_6656_6783_16_16_n_0;
  wire delay_mem_reg_6656_6783_16_16_n_1;
  wire delay_mem_reg_6656_6783_17_17_n_0;
  wire delay_mem_reg_6656_6783_17_17_n_1;
  wire delay_mem_reg_6656_6783_18_18_n_0;
  wire delay_mem_reg_6656_6783_18_18_n_1;
  wire delay_mem_reg_6656_6783_19_19_n_0;
  wire delay_mem_reg_6656_6783_19_19_n_1;
  wire delay_mem_reg_6656_6783_1_1_n_0;
  wire delay_mem_reg_6656_6783_1_1_n_1;
  wire delay_mem_reg_6656_6783_20_20_n_0;
  wire delay_mem_reg_6656_6783_20_20_n_1;
  wire delay_mem_reg_6656_6783_21_21_n_0;
  wire delay_mem_reg_6656_6783_21_21_n_1;
  wire delay_mem_reg_6656_6783_22_22_n_0;
  wire delay_mem_reg_6656_6783_22_22_n_1;
  wire delay_mem_reg_6656_6783_23_23_n_0;
  wire delay_mem_reg_6656_6783_23_23_n_1;
  wire delay_mem_reg_6656_6783_24_24_n_0;
  wire delay_mem_reg_6656_6783_24_24_n_1;
  wire delay_mem_reg_6656_6783_25_25_n_0;
  wire delay_mem_reg_6656_6783_25_25_n_1;
  wire delay_mem_reg_6656_6783_26_26_n_0;
  wire delay_mem_reg_6656_6783_26_26_n_1;
  wire delay_mem_reg_6656_6783_27_27_n_0;
  wire delay_mem_reg_6656_6783_27_27_n_1;
  wire delay_mem_reg_6656_6783_28_28_n_0;
  wire delay_mem_reg_6656_6783_28_28_n_1;
  wire delay_mem_reg_6656_6783_29_29_n_0;
  wire delay_mem_reg_6656_6783_29_29_n_1;
  wire delay_mem_reg_6656_6783_2_2_n_0;
  wire delay_mem_reg_6656_6783_2_2_n_1;
  wire delay_mem_reg_6656_6783_30_30_n_0;
  wire delay_mem_reg_6656_6783_30_30_n_1;
  wire delay_mem_reg_6656_6783_31_31_n_0;
  wire delay_mem_reg_6656_6783_31_31_n_1;
  wire delay_mem_reg_6656_6783_3_3_n_0;
  wire delay_mem_reg_6656_6783_3_3_n_1;
  wire delay_mem_reg_6656_6783_4_4_n_0;
  wire delay_mem_reg_6656_6783_4_4_n_1;
  wire delay_mem_reg_6656_6783_5_5_n_0;
  wire delay_mem_reg_6656_6783_5_5_n_1;
  wire delay_mem_reg_6656_6783_6_6_n_0;
  wire delay_mem_reg_6656_6783_6_6_n_1;
  wire delay_mem_reg_6656_6783_7_7_n_0;
  wire delay_mem_reg_6656_6783_7_7_n_1;
  wire delay_mem_reg_6656_6783_8_8_n_0;
  wire delay_mem_reg_6656_6783_8_8_n_1;
  wire delay_mem_reg_6656_6783_9_9_n_0;
  wire delay_mem_reg_6656_6783_9_9_n_1;
  wire delay_mem_reg_6784_6911_0_0_i_1_n_0;
  wire delay_mem_reg_6784_6911_0_0_n_0;
  wire delay_mem_reg_6784_6911_0_0_n_1;
  wire delay_mem_reg_6784_6911_10_10_n_0;
  wire delay_mem_reg_6784_6911_10_10_n_1;
  wire delay_mem_reg_6784_6911_11_11_n_0;
  wire delay_mem_reg_6784_6911_11_11_n_1;
  wire delay_mem_reg_6784_6911_12_12_n_0;
  wire delay_mem_reg_6784_6911_12_12_n_1;
  wire delay_mem_reg_6784_6911_13_13_n_0;
  wire delay_mem_reg_6784_6911_13_13_n_1;
  wire delay_mem_reg_6784_6911_14_14_n_0;
  wire delay_mem_reg_6784_6911_14_14_n_1;
  wire delay_mem_reg_6784_6911_15_15_n_0;
  wire delay_mem_reg_6784_6911_15_15_n_1;
  wire delay_mem_reg_6784_6911_16_16_i_1_n_0;
  wire delay_mem_reg_6784_6911_16_16_n_0;
  wire delay_mem_reg_6784_6911_16_16_n_1;
  wire delay_mem_reg_6784_6911_17_17_n_0;
  wire delay_mem_reg_6784_6911_17_17_n_1;
  wire delay_mem_reg_6784_6911_18_18_n_0;
  wire delay_mem_reg_6784_6911_18_18_n_1;
  wire delay_mem_reg_6784_6911_19_19_n_0;
  wire delay_mem_reg_6784_6911_19_19_n_1;
  wire delay_mem_reg_6784_6911_1_1_n_0;
  wire delay_mem_reg_6784_6911_1_1_n_1;
  wire delay_mem_reg_6784_6911_20_20_n_0;
  wire delay_mem_reg_6784_6911_20_20_n_1;
  wire delay_mem_reg_6784_6911_21_21_n_0;
  wire delay_mem_reg_6784_6911_21_21_n_1;
  wire delay_mem_reg_6784_6911_22_22_n_0;
  wire delay_mem_reg_6784_6911_22_22_n_1;
  wire delay_mem_reg_6784_6911_23_23_n_0;
  wire delay_mem_reg_6784_6911_23_23_n_1;
  wire delay_mem_reg_6784_6911_24_24_n_0;
  wire delay_mem_reg_6784_6911_24_24_n_1;
  wire delay_mem_reg_6784_6911_25_25_n_0;
  wire delay_mem_reg_6784_6911_25_25_n_1;
  wire delay_mem_reg_6784_6911_26_26_n_0;
  wire delay_mem_reg_6784_6911_26_26_n_1;
  wire delay_mem_reg_6784_6911_27_27_n_0;
  wire delay_mem_reg_6784_6911_27_27_n_1;
  wire delay_mem_reg_6784_6911_28_28_n_0;
  wire delay_mem_reg_6784_6911_28_28_n_1;
  wire delay_mem_reg_6784_6911_29_29_n_0;
  wire delay_mem_reg_6784_6911_29_29_n_1;
  wire delay_mem_reg_6784_6911_2_2_n_0;
  wire delay_mem_reg_6784_6911_2_2_n_1;
  wire delay_mem_reg_6784_6911_30_30_n_0;
  wire delay_mem_reg_6784_6911_30_30_n_1;
  wire delay_mem_reg_6784_6911_31_31_n_0;
  wire delay_mem_reg_6784_6911_31_31_n_1;
  wire delay_mem_reg_6784_6911_3_3_n_0;
  wire delay_mem_reg_6784_6911_3_3_n_1;
  wire delay_mem_reg_6784_6911_4_4_n_0;
  wire delay_mem_reg_6784_6911_4_4_n_1;
  wire delay_mem_reg_6784_6911_5_5_n_0;
  wire delay_mem_reg_6784_6911_5_5_n_1;
  wire delay_mem_reg_6784_6911_6_6_n_0;
  wire delay_mem_reg_6784_6911_6_6_n_1;
  wire delay_mem_reg_6784_6911_7_7_n_0;
  wire delay_mem_reg_6784_6911_7_7_n_1;
  wire delay_mem_reg_6784_6911_8_8_n_0;
  wire delay_mem_reg_6784_6911_8_8_n_1;
  wire delay_mem_reg_6784_6911_9_9_n_0;
  wire delay_mem_reg_6784_6911_9_9_n_1;
  wire delay_mem_reg_6912_7039_0_0_i_1_n_0;
  wire delay_mem_reg_6912_7039_0_0_n_0;
  wire delay_mem_reg_6912_7039_0_0_n_1;
  wire delay_mem_reg_6912_7039_10_10_n_0;
  wire delay_mem_reg_6912_7039_10_10_n_1;
  wire delay_mem_reg_6912_7039_11_11_n_0;
  wire delay_mem_reg_6912_7039_11_11_n_1;
  wire delay_mem_reg_6912_7039_12_12_n_0;
  wire delay_mem_reg_6912_7039_12_12_n_1;
  wire delay_mem_reg_6912_7039_13_13_n_0;
  wire delay_mem_reg_6912_7039_13_13_n_1;
  wire delay_mem_reg_6912_7039_14_14_n_0;
  wire delay_mem_reg_6912_7039_14_14_n_1;
  wire delay_mem_reg_6912_7039_15_15_n_0;
  wire delay_mem_reg_6912_7039_15_15_n_1;
  wire delay_mem_reg_6912_7039_16_16_i_1_n_0;
  wire delay_mem_reg_6912_7039_16_16_n_0;
  wire delay_mem_reg_6912_7039_16_16_n_1;
  wire delay_mem_reg_6912_7039_17_17_n_0;
  wire delay_mem_reg_6912_7039_17_17_n_1;
  wire delay_mem_reg_6912_7039_18_18_n_0;
  wire delay_mem_reg_6912_7039_18_18_n_1;
  wire delay_mem_reg_6912_7039_19_19_n_0;
  wire delay_mem_reg_6912_7039_19_19_n_1;
  wire delay_mem_reg_6912_7039_1_1_n_0;
  wire delay_mem_reg_6912_7039_1_1_n_1;
  wire delay_mem_reg_6912_7039_20_20_n_0;
  wire delay_mem_reg_6912_7039_20_20_n_1;
  wire delay_mem_reg_6912_7039_21_21_n_0;
  wire delay_mem_reg_6912_7039_21_21_n_1;
  wire delay_mem_reg_6912_7039_22_22_n_0;
  wire delay_mem_reg_6912_7039_22_22_n_1;
  wire delay_mem_reg_6912_7039_23_23_n_0;
  wire delay_mem_reg_6912_7039_23_23_n_1;
  wire delay_mem_reg_6912_7039_24_24_n_0;
  wire delay_mem_reg_6912_7039_24_24_n_1;
  wire delay_mem_reg_6912_7039_25_25_n_0;
  wire delay_mem_reg_6912_7039_25_25_n_1;
  wire delay_mem_reg_6912_7039_26_26_n_0;
  wire delay_mem_reg_6912_7039_26_26_n_1;
  wire delay_mem_reg_6912_7039_27_27_n_0;
  wire delay_mem_reg_6912_7039_27_27_n_1;
  wire delay_mem_reg_6912_7039_28_28_n_0;
  wire delay_mem_reg_6912_7039_28_28_n_1;
  wire delay_mem_reg_6912_7039_29_29_n_0;
  wire delay_mem_reg_6912_7039_29_29_n_1;
  wire delay_mem_reg_6912_7039_2_2_n_0;
  wire delay_mem_reg_6912_7039_2_2_n_1;
  wire delay_mem_reg_6912_7039_30_30_n_0;
  wire delay_mem_reg_6912_7039_30_30_n_1;
  wire delay_mem_reg_6912_7039_31_31_n_0;
  wire delay_mem_reg_6912_7039_31_31_n_1;
  wire delay_mem_reg_6912_7039_3_3_n_0;
  wire delay_mem_reg_6912_7039_3_3_n_1;
  wire delay_mem_reg_6912_7039_4_4_n_0;
  wire delay_mem_reg_6912_7039_4_4_n_1;
  wire delay_mem_reg_6912_7039_5_5_n_0;
  wire delay_mem_reg_6912_7039_5_5_n_1;
  wire delay_mem_reg_6912_7039_6_6_n_0;
  wire delay_mem_reg_6912_7039_6_6_n_1;
  wire delay_mem_reg_6912_7039_7_7_n_0;
  wire delay_mem_reg_6912_7039_7_7_n_1;
  wire delay_mem_reg_6912_7039_8_8_n_0;
  wire delay_mem_reg_6912_7039_8_8_n_1;
  wire delay_mem_reg_6912_7039_9_9_n_0;
  wire delay_mem_reg_6912_7039_9_9_n_1;
  wire delay_mem_reg_7040_7167_0_0_i_1_n_0;
  wire delay_mem_reg_7040_7167_0_0_n_0;
  wire delay_mem_reg_7040_7167_0_0_n_1;
  wire delay_mem_reg_7040_7167_10_10_n_0;
  wire delay_mem_reg_7040_7167_10_10_n_1;
  wire delay_mem_reg_7040_7167_11_11_n_0;
  wire delay_mem_reg_7040_7167_11_11_n_1;
  wire delay_mem_reg_7040_7167_12_12_n_0;
  wire delay_mem_reg_7040_7167_12_12_n_1;
  wire delay_mem_reg_7040_7167_13_13_n_0;
  wire delay_mem_reg_7040_7167_13_13_n_1;
  wire delay_mem_reg_7040_7167_14_14_n_0;
  wire delay_mem_reg_7040_7167_14_14_n_1;
  wire delay_mem_reg_7040_7167_15_15_n_0;
  wire delay_mem_reg_7040_7167_15_15_n_1;
  wire delay_mem_reg_7040_7167_16_16_i_1_n_0;
  wire delay_mem_reg_7040_7167_16_16_n_0;
  wire delay_mem_reg_7040_7167_16_16_n_1;
  wire delay_mem_reg_7040_7167_17_17_n_0;
  wire delay_mem_reg_7040_7167_17_17_n_1;
  wire delay_mem_reg_7040_7167_18_18_n_0;
  wire delay_mem_reg_7040_7167_18_18_n_1;
  wire delay_mem_reg_7040_7167_19_19_n_0;
  wire delay_mem_reg_7040_7167_19_19_n_1;
  wire delay_mem_reg_7040_7167_1_1_n_0;
  wire delay_mem_reg_7040_7167_1_1_n_1;
  wire delay_mem_reg_7040_7167_20_20_n_0;
  wire delay_mem_reg_7040_7167_20_20_n_1;
  wire delay_mem_reg_7040_7167_21_21_n_0;
  wire delay_mem_reg_7040_7167_21_21_n_1;
  wire delay_mem_reg_7040_7167_22_22_n_0;
  wire delay_mem_reg_7040_7167_22_22_n_1;
  wire delay_mem_reg_7040_7167_23_23_n_0;
  wire delay_mem_reg_7040_7167_23_23_n_1;
  wire delay_mem_reg_7040_7167_24_24_n_0;
  wire delay_mem_reg_7040_7167_24_24_n_1;
  wire delay_mem_reg_7040_7167_25_25_n_0;
  wire delay_mem_reg_7040_7167_25_25_n_1;
  wire delay_mem_reg_7040_7167_26_26_n_0;
  wire delay_mem_reg_7040_7167_26_26_n_1;
  wire delay_mem_reg_7040_7167_27_27_n_0;
  wire delay_mem_reg_7040_7167_27_27_n_1;
  wire delay_mem_reg_7040_7167_28_28_n_0;
  wire delay_mem_reg_7040_7167_28_28_n_1;
  wire delay_mem_reg_7040_7167_29_29_n_0;
  wire delay_mem_reg_7040_7167_29_29_n_1;
  wire delay_mem_reg_7040_7167_2_2_n_0;
  wire delay_mem_reg_7040_7167_2_2_n_1;
  wire delay_mem_reg_7040_7167_30_30_n_0;
  wire delay_mem_reg_7040_7167_30_30_n_1;
  wire delay_mem_reg_7040_7167_31_31_n_0;
  wire delay_mem_reg_7040_7167_31_31_n_1;
  wire delay_mem_reg_7040_7167_3_3_n_0;
  wire delay_mem_reg_7040_7167_3_3_n_1;
  wire delay_mem_reg_7040_7167_4_4_n_0;
  wire delay_mem_reg_7040_7167_4_4_n_1;
  wire delay_mem_reg_7040_7167_5_5_n_0;
  wire delay_mem_reg_7040_7167_5_5_n_1;
  wire delay_mem_reg_7040_7167_6_6_n_0;
  wire delay_mem_reg_7040_7167_6_6_n_1;
  wire delay_mem_reg_7040_7167_7_7_n_0;
  wire delay_mem_reg_7040_7167_7_7_n_1;
  wire delay_mem_reg_7040_7167_8_8_n_0;
  wire delay_mem_reg_7040_7167_8_8_n_1;
  wire delay_mem_reg_7040_7167_9_9_n_0;
  wire delay_mem_reg_7040_7167_9_9_n_1;
  wire delay_mem_reg_7168_7295_0_0_i_1_n_0;
  wire delay_mem_reg_7168_7295_0_0_n_0;
  wire delay_mem_reg_7168_7295_0_0_n_1;
  wire delay_mem_reg_7168_7295_10_10_n_0;
  wire delay_mem_reg_7168_7295_10_10_n_1;
  wire delay_mem_reg_7168_7295_11_11_n_0;
  wire delay_mem_reg_7168_7295_11_11_n_1;
  wire delay_mem_reg_7168_7295_12_12_n_0;
  wire delay_mem_reg_7168_7295_12_12_n_1;
  wire delay_mem_reg_7168_7295_13_13_n_0;
  wire delay_mem_reg_7168_7295_13_13_n_1;
  wire delay_mem_reg_7168_7295_14_14_n_0;
  wire delay_mem_reg_7168_7295_14_14_n_1;
  wire delay_mem_reg_7168_7295_15_15_n_0;
  wire delay_mem_reg_7168_7295_15_15_n_1;
  wire delay_mem_reg_7168_7295_16_16_i_1_n_0;
  wire delay_mem_reg_7168_7295_16_16_n_0;
  wire delay_mem_reg_7168_7295_16_16_n_1;
  wire delay_mem_reg_7168_7295_17_17_n_0;
  wire delay_mem_reg_7168_7295_17_17_n_1;
  wire delay_mem_reg_7168_7295_18_18_n_0;
  wire delay_mem_reg_7168_7295_18_18_n_1;
  wire delay_mem_reg_7168_7295_19_19_n_0;
  wire delay_mem_reg_7168_7295_19_19_n_1;
  wire delay_mem_reg_7168_7295_1_1_n_0;
  wire delay_mem_reg_7168_7295_1_1_n_1;
  wire delay_mem_reg_7168_7295_20_20_n_0;
  wire delay_mem_reg_7168_7295_20_20_n_1;
  wire delay_mem_reg_7168_7295_21_21_n_0;
  wire delay_mem_reg_7168_7295_21_21_n_1;
  wire delay_mem_reg_7168_7295_22_22_n_0;
  wire delay_mem_reg_7168_7295_22_22_n_1;
  wire delay_mem_reg_7168_7295_23_23_n_0;
  wire delay_mem_reg_7168_7295_23_23_n_1;
  wire delay_mem_reg_7168_7295_24_24_n_0;
  wire delay_mem_reg_7168_7295_24_24_n_1;
  wire delay_mem_reg_7168_7295_25_25_n_0;
  wire delay_mem_reg_7168_7295_25_25_n_1;
  wire delay_mem_reg_7168_7295_26_26_n_0;
  wire delay_mem_reg_7168_7295_26_26_n_1;
  wire delay_mem_reg_7168_7295_27_27_n_0;
  wire delay_mem_reg_7168_7295_27_27_n_1;
  wire delay_mem_reg_7168_7295_28_28_n_0;
  wire delay_mem_reg_7168_7295_28_28_n_1;
  wire delay_mem_reg_7168_7295_29_29_n_0;
  wire delay_mem_reg_7168_7295_29_29_n_1;
  wire delay_mem_reg_7168_7295_2_2_n_0;
  wire delay_mem_reg_7168_7295_2_2_n_1;
  wire delay_mem_reg_7168_7295_30_30_n_0;
  wire delay_mem_reg_7168_7295_30_30_n_1;
  wire delay_mem_reg_7168_7295_31_31_n_0;
  wire delay_mem_reg_7168_7295_31_31_n_1;
  wire delay_mem_reg_7168_7295_3_3_n_0;
  wire delay_mem_reg_7168_7295_3_3_n_1;
  wire delay_mem_reg_7168_7295_4_4_n_0;
  wire delay_mem_reg_7168_7295_4_4_n_1;
  wire delay_mem_reg_7168_7295_5_5_n_0;
  wire delay_mem_reg_7168_7295_5_5_n_1;
  wire delay_mem_reg_7168_7295_6_6_n_0;
  wire delay_mem_reg_7168_7295_6_6_n_1;
  wire delay_mem_reg_7168_7295_7_7_n_0;
  wire delay_mem_reg_7168_7295_7_7_n_1;
  wire delay_mem_reg_7168_7295_8_8_n_0;
  wire delay_mem_reg_7168_7295_8_8_n_1;
  wire delay_mem_reg_7168_7295_9_9_n_0;
  wire delay_mem_reg_7168_7295_9_9_n_1;
  wire delay_mem_reg_7296_7423_0_0_i_1_n_0;
  wire delay_mem_reg_7296_7423_0_0_i_2_n_0;
  wire delay_mem_reg_7296_7423_0_0_n_0;
  wire delay_mem_reg_7296_7423_0_0_n_1;
  wire delay_mem_reg_7296_7423_10_10_n_0;
  wire delay_mem_reg_7296_7423_10_10_n_1;
  wire delay_mem_reg_7296_7423_11_11_n_0;
  wire delay_mem_reg_7296_7423_11_11_n_1;
  wire delay_mem_reg_7296_7423_12_12_n_0;
  wire delay_mem_reg_7296_7423_12_12_n_1;
  wire delay_mem_reg_7296_7423_13_13_n_0;
  wire delay_mem_reg_7296_7423_13_13_n_1;
  wire delay_mem_reg_7296_7423_14_14_n_0;
  wire delay_mem_reg_7296_7423_14_14_n_1;
  wire delay_mem_reg_7296_7423_15_15_n_0;
  wire delay_mem_reg_7296_7423_15_15_n_1;
  wire delay_mem_reg_7296_7423_16_16_i_1_n_0;
  wire delay_mem_reg_7296_7423_16_16_n_0;
  wire delay_mem_reg_7296_7423_16_16_n_1;
  wire delay_mem_reg_7296_7423_17_17_n_0;
  wire delay_mem_reg_7296_7423_17_17_n_1;
  wire delay_mem_reg_7296_7423_18_18_n_0;
  wire delay_mem_reg_7296_7423_18_18_n_1;
  wire delay_mem_reg_7296_7423_19_19_n_0;
  wire delay_mem_reg_7296_7423_19_19_n_1;
  wire delay_mem_reg_7296_7423_1_1_n_0;
  wire delay_mem_reg_7296_7423_1_1_n_1;
  wire delay_mem_reg_7296_7423_20_20_n_0;
  wire delay_mem_reg_7296_7423_20_20_n_1;
  wire delay_mem_reg_7296_7423_21_21_n_0;
  wire delay_mem_reg_7296_7423_21_21_n_1;
  wire delay_mem_reg_7296_7423_22_22_n_0;
  wire delay_mem_reg_7296_7423_22_22_n_1;
  wire delay_mem_reg_7296_7423_23_23_n_0;
  wire delay_mem_reg_7296_7423_23_23_n_1;
  wire delay_mem_reg_7296_7423_24_24_n_0;
  wire delay_mem_reg_7296_7423_24_24_n_1;
  wire delay_mem_reg_7296_7423_25_25_n_0;
  wire delay_mem_reg_7296_7423_25_25_n_1;
  wire delay_mem_reg_7296_7423_26_26_n_0;
  wire delay_mem_reg_7296_7423_26_26_n_1;
  wire delay_mem_reg_7296_7423_27_27_n_0;
  wire delay_mem_reg_7296_7423_27_27_n_1;
  wire delay_mem_reg_7296_7423_28_28_n_0;
  wire delay_mem_reg_7296_7423_28_28_n_1;
  wire delay_mem_reg_7296_7423_29_29_n_0;
  wire delay_mem_reg_7296_7423_29_29_n_1;
  wire delay_mem_reg_7296_7423_2_2_n_0;
  wire delay_mem_reg_7296_7423_2_2_n_1;
  wire delay_mem_reg_7296_7423_30_30_n_0;
  wire delay_mem_reg_7296_7423_30_30_n_1;
  wire delay_mem_reg_7296_7423_31_31_n_0;
  wire delay_mem_reg_7296_7423_31_31_n_1;
  wire delay_mem_reg_7296_7423_3_3_n_0;
  wire delay_mem_reg_7296_7423_3_3_n_1;
  wire delay_mem_reg_7296_7423_4_4_n_0;
  wire delay_mem_reg_7296_7423_4_4_n_1;
  wire delay_mem_reg_7296_7423_5_5_n_0;
  wire delay_mem_reg_7296_7423_5_5_n_1;
  wire delay_mem_reg_7296_7423_6_6_n_0;
  wire delay_mem_reg_7296_7423_6_6_n_1;
  wire delay_mem_reg_7296_7423_7_7_n_0;
  wire delay_mem_reg_7296_7423_7_7_n_1;
  wire delay_mem_reg_7296_7423_8_8_n_0;
  wire delay_mem_reg_7296_7423_8_8_n_1;
  wire delay_mem_reg_7296_7423_9_9_n_0;
  wire delay_mem_reg_7296_7423_9_9_n_1;
  wire delay_mem_reg_7424_7551_0_0_i_1_n_0;
  wire delay_mem_reg_7424_7551_0_0_n_0;
  wire delay_mem_reg_7424_7551_0_0_n_1;
  wire delay_mem_reg_7424_7551_10_10_n_0;
  wire delay_mem_reg_7424_7551_10_10_n_1;
  wire delay_mem_reg_7424_7551_11_11_n_0;
  wire delay_mem_reg_7424_7551_11_11_n_1;
  wire delay_mem_reg_7424_7551_12_12_n_0;
  wire delay_mem_reg_7424_7551_12_12_n_1;
  wire delay_mem_reg_7424_7551_13_13_n_0;
  wire delay_mem_reg_7424_7551_13_13_n_1;
  wire delay_mem_reg_7424_7551_14_14_n_0;
  wire delay_mem_reg_7424_7551_14_14_n_1;
  wire delay_mem_reg_7424_7551_15_15_n_0;
  wire delay_mem_reg_7424_7551_15_15_n_1;
  wire delay_mem_reg_7424_7551_16_16_i_1_n_0;
  wire delay_mem_reg_7424_7551_16_16_n_0;
  wire delay_mem_reg_7424_7551_16_16_n_1;
  wire delay_mem_reg_7424_7551_17_17_n_0;
  wire delay_mem_reg_7424_7551_17_17_n_1;
  wire delay_mem_reg_7424_7551_18_18_n_0;
  wire delay_mem_reg_7424_7551_18_18_n_1;
  wire delay_mem_reg_7424_7551_19_19_n_0;
  wire delay_mem_reg_7424_7551_19_19_n_1;
  wire delay_mem_reg_7424_7551_1_1_n_0;
  wire delay_mem_reg_7424_7551_1_1_n_1;
  wire delay_mem_reg_7424_7551_20_20_n_0;
  wire delay_mem_reg_7424_7551_20_20_n_1;
  wire delay_mem_reg_7424_7551_21_21_n_0;
  wire delay_mem_reg_7424_7551_21_21_n_1;
  wire delay_mem_reg_7424_7551_22_22_n_0;
  wire delay_mem_reg_7424_7551_22_22_n_1;
  wire delay_mem_reg_7424_7551_23_23_n_0;
  wire delay_mem_reg_7424_7551_23_23_n_1;
  wire delay_mem_reg_7424_7551_24_24_n_0;
  wire delay_mem_reg_7424_7551_24_24_n_1;
  wire delay_mem_reg_7424_7551_25_25_n_0;
  wire delay_mem_reg_7424_7551_25_25_n_1;
  wire delay_mem_reg_7424_7551_26_26_n_0;
  wire delay_mem_reg_7424_7551_26_26_n_1;
  wire delay_mem_reg_7424_7551_27_27_n_0;
  wire delay_mem_reg_7424_7551_27_27_n_1;
  wire delay_mem_reg_7424_7551_28_28_n_0;
  wire delay_mem_reg_7424_7551_28_28_n_1;
  wire delay_mem_reg_7424_7551_29_29_n_0;
  wire delay_mem_reg_7424_7551_29_29_n_1;
  wire delay_mem_reg_7424_7551_2_2_n_0;
  wire delay_mem_reg_7424_7551_2_2_n_1;
  wire delay_mem_reg_7424_7551_30_30_n_0;
  wire delay_mem_reg_7424_7551_30_30_n_1;
  wire delay_mem_reg_7424_7551_31_31_n_0;
  wire delay_mem_reg_7424_7551_31_31_n_1;
  wire delay_mem_reg_7424_7551_3_3_n_0;
  wire delay_mem_reg_7424_7551_3_3_n_1;
  wire delay_mem_reg_7424_7551_4_4_n_0;
  wire delay_mem_reg_7424_7551_4_4_n_1;
  wire delay_mem_reg_7424_7551_5_5_n_0;
  wire delay_mem_reg_7424_7551_5_5_n_1;
  wire delay_mem_reg_7424_7551_6_6_n_0;
  wire delay_mem_reg_7424_7551_6_6_n_1;
  wire delay_mem_reg_7424_7551_7_7_n_0;
  wire delay_mem_reg_7424_7551_7_7_n_1;
  wire delay_mem_reg_7424_7551_8_8_n_0;
  wire delay_mem_reg_7424_7551_8_8_n_1;
  wire delay_mem_reg_7424_7551_9_9_n_0;
  wire delay_mem_reg_7424_7551_9_9_n_1;
  wire delay_mem_reg_7552_7679_0_0_i_1_n_0;
  wire delay_mem_reg_7552_7679_0_0_n_0;
  wire delay_mem_reg_7552_7679_0_0_n_1;
  wire delay_mem_reg_7552_7679_10_10_n_0;
  wire delay_mem_reg_7552_7679_10_10_n_1;
  wire delay_mem_reg_7552_7679_11_11_n_0;
  wire delay_mem_reg_7552_7679_11_11_n_1;
  wire delay_mem_reg_7552_7679_12_12_n_0;
  wire delay_mem_reg_7552_7679_12_12_n_1;
  wire delay_mem_reg_7552_7679_13_13_n_0;
  wire delay_mem_reg_7552_7679_13_13_n_1;
  wire delay_mem_reg_7552_7679_14_14_n_0;
  wire delay_mem_reg_7552_7679_14_14_n_1;
  wire delay_mem_reg_7552_7679_15_15_n_0;
  wire delay_mem_reg_7552_7679_15_15_n_1;
  wire delay_mem_reg_7552_7679_16_16_i_1_n_0;
  wire delay_mem_reg_7552_7679_16_16_n_0;
  wire delay_mem_reg_7552_7679_16_16_n_1;
  wire delay_mem_reg_7552_7679_17_17_n_0;
  wire delay_mem_reg_7552_7679_17_17_n_1;
  wire delay_mem_reg_7552_7679_18_18_n_0;
  wire delay_mem_reg_7552_7679_18_18_n_1;
  wire delay_mem_reg_7552_7679_19_19_n_0;
  wire delay_mem_reg_7552_7679_19_19_n_1;
  wire delay_mem_reg_7552_7679_1_1_n_0;
  wire delay_mem_reg_7552_7679_1_1_n_1;
  wire delay_mem_reg_7552_7679_20_20_n_0;
  wire delay_mem_reg_7552_7679_20_20_n_1;
  wire delay_mem_reg_7552_7679_21_21_n_0;
  wire delay_mem_reg_7552_7679_21_21_n_1;
  wire delay_mem_reg_7552_7679_22_22_n_0;
  wire delay_mem_reg_7552_7679_22_22_n_1;
  wire delay_mem_reg_7552_7679_23_23_n_0;
  wire delay_mem_reg_7552_7679_23_23_n_1;
  wire delay_mem_reg_7552_7679_24_24_n_0;
  wire delay_mem_reg_7552_7679_24_24_n_1;
  wire delay_mem_reg_7552_7679_25_25_n_0;
  wire delay_mem_reg_7552_7679_25_25_n_1;
  wire delay_mem_reg_7552_7679_26_26_n_0;
  wire delay_mem_reg_7552_7679_26_26_n_1;
  wire delay_mem_reg_7552_7679_27_27_n_0;
  wire delay_mem_reg_7552_7679_27_27_n_1;
  wire delay_mem_reg_7552_7679_28_28_n_0;
  wire delay_mem_reg_7552_7679_28_28_n_1;
  wire delay_mem_reg_7552_7679_29_29_n_0;
  wire delay_mem_reg_7552_7679_29_29_n_1;
  wire delay_mem_reg_7552_7679_2_2_n_0;
  wire delay_mem_reg_7552_7679_2_2_n_1;
  wire delay_mem_reg_7552_7679_30_30_n_0;
  wire delay_mem_reg_7552_7679_30_30_n_1;
  wire delay_mem_reg_7552_7679_31_31_n_0;
  wire delay_mem_reg_7552_7679_31_31_n_1;
  wire delay_mem_reg_7552_7679_3_3_n_0;
  wire delay_mem_reg_7552_7679_3_3_n_1;
  wire delay_mem_reg_7552_7679_4_4_n_0;
  wire delay_mem_reg_7552_7679_4_4_n_1;
  wire delay_mem_reg_7552_7679_5_5_n_0;
  wire delay_mem_reg_7552_7679_5_5_n_1;
  wire delay_mem_reg_7552_7679_6_6_n_0;
  wire delay_mem_reg_7552_7679_6_6_n_1;
  wire delay_mem_reg_7552_7679_7_7_n_0;
  wire delay_mem_reg_7552_7679_7_7_n_1;
  wire delay_mem_reg_7552_7679_8_8_n_0;
  wire delay_mem_reg_7552_7679_8_8_n_1;
  wire delay_mem_reg_7552_7679_9_9_n_0;
  wire delay_mem_reg_7552_7679_9_9_n_1;
  wire delay_mem_reg_7680_7807_0_0_i_1_n_0;
  wire delay_mem_reg_7680_7807_0_0_n_0;
  wire delay_mem_reg_7680_7807_0_0_n_1;
  wire delay_mem_reg_7680_7807_10_10_n_0;
  wire delay_mem_reg_7680_7807_10_10_n_1;
  wire delay_mem_reg_7680_7807_11_11_n_0;
  wire delay_mem_reg_7680_7807_11_11_n_1;
  wire delay_mem_reg_7680_7807_12_12_n_0;
  wire delay_mem_reg_7680_7807_12_12_n_1;
  wire delay_mem_reg_7680_7807_13_13_n_0;
  wire delay_mem_reg_7680_7807_13_13_n_1;
  wire delay_mem_reg_7680_7807_14_14_n_0;
  wire delay_mem_reg_7680_7807_14_14_n_1;
  wire delay_mem_reg_7680_7807_15_15_n_0;
  wire delay_mem_reg_7680_7807_15_15_n_1;
  wire delay_mem_reg_7680_7807_16_16_i_1_n_0;
  wire delay_mem_reg_7680_7807_16_16_n_0;
  wire delay_mem_reg_7680_7807_16_16_n_1;
  wire delay_mem_reg_7680_7807_17_17_n_0;
  wire delay_mem_reg_7680_7807_17_17_n_1;
  wire delay_mem_reg_7680_7807_18_18_n_0;
  wire delay_mem_reg_7680_7807_18_18_n_1;
  wire delay_mem_reg_7680_7807_19_19_n_0;
  wire delay_mem_reg_7680_7807_19_19_n_1;
  wire delay_mem_reg_7680_7807_1_1_n_0;
  wire delay_mem_reg_7680_7807_1_1_n_1;
  wire delay_mem_reg_7680_7807_20_20_n_0;
  wire delay_mem_reg_7680_7807_20_20_n_1;
  wire delay_mem_reg_7680_7807_21_21_n_0;
  wire delay_mem_reg_7680_7807_21_21_n_1;
  wire delay_mem_reg_7680_7807_22_22_n_0;
  wire delay_mem_reg_7680_7807_22_22_n_1;
  wire delay_mem_reg_7680_7807_23_23_n_0;
  wire delay_mem_reg_7680_7807_23_23_n_1;
  wire delay_mem_reg_7680_7807_24_24_n_0;
  wire delay_mem_reg_7680_7807_24_24_n_1;
  wire delay_mem_reg_7680_7807_25_25_n_0;
  wire delay_mem_reg_7680_7807_25_25_n_1;
  wire delay_mem_reg_7680_7807_26_26_n_0;
  wire delay_mem_reg_7680_7807_26_26_n_1;
  wire delay_mem_reg_7680_7807_27_27_n_0;
  wire delay_mem_reg_7680_7807_27_27_n_1;
  wire delay_mem_reg_7680_7807_28_28_n_0;
  wire delay_mem_reg_7680_7807_28_28_n_1;
  wire delay_mem_reg_7680_7807_29_29_n_0;
  wire delay_mem_reg_7680_7807_29_29_n_1;
  wire delay_mem_reg_7680_7807_2_2_n_0;
  wire delay_mem_reg_7680_7807_2_2_n_1;
  wire delay_mem_reg_7680_7807_30_30_n_0;
  wire delay_mem_reg_7680_7807_30_30_n_1;
  wire delay_mem_reg_7680_7807_31_31_n_0;
  wire delay_mem_reg_7680_7807_31_31_n_1;
  wire delay_mem_reg_7680_7807_3_3_n_0;
  wire delay_mem_reg_7680_7807_3_3_n_1;
  wire delay_mem_reg_7680_7807_4_4_n_0;
  wire delay_mem_reg_7680_7807_4_4_n_1;
  wire delay_mem_reg_7680_7807_5_5_n_0;
  wire delay_mem_reg_7680_7807_5_5_n_1;
  wire delay_mem_reg_7680_7807_6_6_n_0;
  wire delay_mem_reg_7680_7807_6_6_n_1;
  wire delay_mem_reg_7680_7807_7_7_n_0;
  wire delay_mem_reg_7680_7807_7_7_n_1;
  wire delay_mem_reg_7680_7807_8_8_n_0;
  wire delay_mem_reg_7680_7807_8_8_n_1;
  wire delay_mem_reg_7680_7807_9_9_n_0;
  wire delay_mem_reg_7680_7807_9_9_n_1;
  wire delay_mem_reg_768_895_0_0_i_1_n_0;
  wire delay_mem_reg_768_895_0_0_n_0;
  wire delay_mem_reg_768_895_0_0_n_1;
  wire delay_mem_reg_768_895_10_10_n_0;
  wire delay_mem_reg_768_895_10_10_n_1;
  wire delay_mem_reg_768_895_11_11_n_0;
  wire delay_mem_reg_768_895_11_11_n_1;
  wire delay_mem_reg_768_895_12_12_n_0;
  wire delay_mem_reg_768_895_12_12_n_1;
  wire delay_mem_reg_768_895_13_13_n_0;
  wire delay_mem_reg_768_895_13_13_n_1;
  wire delay_mem_reg_768_895_14_14_n_0;
  wire delay_mem_reg_768_895_14_14_n_1;
  wire delay_mem_reg_768_895_15_15_n_0;
  wire delay_mem_reg_768_895_15_15_n_1;
  wire delay_mem_reg_768_895_16_16_i_1_n_0;
  wire delay_mem_reg_768_895_16_16_n_0;
  wire delay_mem_reg_768_895_16_16_n_1;
  wire delay_mem_reg_768_895_17_17_n_0;
  wire delay_mem_reg_768_895_17_17_n_1;
  wire delay_mem_reg_768_895_18_18_n_0;
  wire delay_mem_reg_768_895_18_18_n_1;
  wire delay_mem_reg_768_895_19_19_n_0;
  wire delay_mem_reg_768_895_19_19_n_1;
  wire delay_mem_reg_768_895_1_1_n_0;
  wire delay_mem_reg_768_895_1_1_n_1;
  wire delay_mem_reg_768_895_20_20_n_0;
  wire delay_mem_reg_768_895_20_20_n_1;
  wire delay_mem_reg_768_895_21_21_n_0;
  wire delay_mem_reg_768_895_21_21_n_1;
  wire delay_mem_reg_768_895_22_22_n_0;
  wire delay_mem_reg_768_895_22_22_n_1;
  wire delay_mem_reg_768_895_23_23_n_0;
  wire delay_mem_reg_768_895_23_23_n_1;
  wire delay_mem_reg_768_895_24_24_n_0;
  wire delay_mem_reg_768_895_24_24_n_1;
  wire delay_mem_reg_768_895_25_25_n_0;
  wire delay_mem_reg_768_895_25_25_n_1;
  wire delay_mem_reg_768_895_26_26_n_0;
  wire delay_mem_reg_768_895_26_26_n_1;
  wire delay_mem_reg_768_895_27_27_n_0;
  wire delay_mem_reg_768_895_27_27_n_1;
  wire delay_mem_reg_768_895_28_28_n_0;
  wire delay_mem_reg_768_895_28_28_n_1;
  wire delay_mem_reg_768_895_29_29_n_0;
  wire delay_mem_reg_768_895_29_29_n_1;
  wire delay_mem_reg_768_895_2_2_n_0;
  wire delay_mem_reg_768_895_2_2_n_1;
  wire delay_mem_reg_768_895_30_30_n_0;
  wire delay_mem_reg_768_895_30_30_n_1;
  wire delay_mem_reg_768_895_31_31_n_0;
  wire delay_mem_reg_768_895_31_31_n_1;
  wire delay_mem_reg_768_895_3_3_n_0;
  wire delay_mem_reg_768_895_3_3_n_1;
  wire delay_mem_reg_768_895_4_4_n_0;
  wire delay_mem_reg_768_895_4_4_n_1;
  wire delay_mem_reg_768_895_5_5_n_0;
  wire delay_mem_reg_768_895_5_5_n_1;
  wire delay_mem_reg_768_895_6_6_n_0;
  wire delay_mem_reg_768_895_6_6_n_1;
  wire delay_mem_reg_768_895_7_7_n_0;
  wire delay_mem_reg_768_895_7_7_n_1;
  wire delay_mem_reg_768_895_8_8_n_0;
  wire delay_mem_reg_768_895_8_8_n_1;
  wire delay_mem_reg_768_895_9_9_n_0;
  wire delay_mem_reg_768_895_9_9_n_1;
  wire delay_mem_reg_7808_7935_0_0_i_1_n_0;
  wire delay_mem_reg_7808_7935_0_0_n_0;
  wire delay_mem_reg_7808_7935_0_0_n_1;
  wire delay_mem_reg_7808_7935_10_10_n_0;
  wire delay_mem_reg_7808_7935_10_10_n_1;
  wire delay_mem_reg_7808_7935_11_11_n_0;
  wire delay_mem_reg_7808_7935_11_11_n_1;
  wire delay_mem_reg_7808_7935_12_12_n_0;
  wire delay_mem_reg_7808_7935_12_12_n_1;
  wire delay_mem_reg_7808_7935_13_13_n_0;
  wire delay_mem_reg_7808_7935_13_13_n_1;
  wire delay_mem_reg_7808_7935_14_14_n_0;
  wire delay_mem_reg_7808_7935_14_14_n_1;
  wire delay_mem_reg_7808_7935_15_15_n_0;
  wire delay_mem_reg_7808_7935_15_15_n_1;
  wire delay_mem_reg_7808_7935_16_16_i_1_n_0;
  wire delay_mem_reg_7808_7935_16_16_n_0;
  wire delay_mem_reg_7808_7935_16_16_n_1;
  wire delay_mem_reg_7808_7935_17_17_n_0;
  wire delay_mem_reg_7808_7935_17_17_n_1;
  wire delay_mem_reg_7808_7935_18_18_n_0;
  wire delay_mem_reg_7808_7935_18_18_n_1;
  wire delay_mem_reg_7808_7935_19_19_n_0;
  wire delay_mem_reg_7808_7935_19_19_n_1;
  wire delay_mem_reg_7808_7935_1_1_n_0;
  wire delay_mem_reg_7808_7935_1_1_n_1;
  wire delay_mem_reg_7808_7935_20_20_n_0;
  wire delay_mem_reg_7808_7935_20_20_n_1;
  wire delay_mem_reg_7808_7935_21_21_n_0;
  wire delay_mem_reg_7808_7935_21_21_n_1;
  wire delay_mem_reg_7808_7935_22_22_n_0;
  wire delay_mem_reg_7808_7935_22_22_n_1;
  wire delay_mem_reg_7808_7935_23_23_n_0;
  wire delay_mem_reg_7808_7935_23_23_n_1;
  wire delay_mem_reg_7808_7935_24_24_n_0;
  wire delay_mem_reg_7808_7935_24_24_n_1;
  wire delay_mem_reg_7808_7935_25_25_n_0;
  wire delay_mem_reg_7808_7935_25_25_n_1;
  wire delay_mem_reg_7808_7935_26_26_n_0;
  wire delay_mem_reg_7808_7935_26_26_n_1;
  wire delay_mem_reg_7808_7935_27_27_n_0;
  wire delay_mem_reg_7808_7935_27_27_n_1;
  wire delay_mem_reg_7808_7935_28_28_n_0;
  wire delay_mem_reg_7808_7935_28_28_n_1;
  wire delay_mem_reg_7808_7935_29_29_n_0;
  wire delay_mem_reg_7808_7935_29_29_n_1;
  wire delay_mem_reg_7808_7935_2_2_n_0;
  wire delay_mem_reg_7808_7935_2_2_n_1;
  wire delay_mem_reg_7808_7935_30_30_n_0;
  wire delay_mem_reg_7808_7935_30_30_n_1;
  wire delay_mem_reg_7808_7935_31_31_n_0;
  wire delay_mem_reg_7808_7935_31_31_n_1;
  wire delay_mem_reg_7808_7935_3_3_n_0;
  wire delay_mem_reg_7808_7935_3_3_n_1;
  wire delay_mem_reg_7808_7935_4_4_n_0;
  wire delay_mem_reg_7808_7935_4_4_n_1;
  wire delay_mem_reg_7808_7935_5_5_n_0;
  wire delay_mem_reg_7808_7935_5_5_n_1;
  wire delay_mem_reg_7808_7935_6_6_n_0;
  wire delay_mem_reg_7808_7935_6_6_n_1;
  wire delay_mem_reg_7808_7935_7_7_n_0;
  wire delay_mem_reg_7808_7935_7_7_n_1;
  wire delay_mem_reg_7808_7935_8_8_n_0;
  wire delay_mem_reg_7808_7935_8_8_n_1;
  wire delay_mem_reg_7808_7935_9_9_n_0;
  wire delay_mem_reg_7808_7935_9_9_n_1;
  wire delay_mem_reg_7936_8063_0_0_i_1_n_0;
  wire delay_mem_reg_7936_8063_0_0_n_0;
  wire delay_mem_reg_7936_8063_0_0_n_1;
  wire delay_mem_reg_7936_8063_10_10_n_0;
  wire delay_mem_reg_7936_8063_10_10_n_1;
  wire delay_mem_reg_7936_8063_11_11_n_0;
  wire delay_mem_reg_7936_8063_11_11_n_1;
  wire delay_mem_reg_7936_8063_12_12_n_0;
  wire delay_mem_reg_7936_8063_12_12_n_1;
  wire delay_mem_reg_7936_8063_13_13_n_0;
  wire delay_mem_reg_7936_8063_13_13_n_1;
  wire delay_mem_reg_7936_8063_14_14_n_0;
  wire delay_mem_reg_7936_8063_14_14_n_1;
  wire delay_mem_reg_7936_8063_15_15_n_0;
  wire delay_mem_reg_7936_8063_15_15_n_1;
  wire delay_mem_reg_7936_8063_16_16_i_1_n_0;
  wire delay_mem_reg_7936_8063_16_16_n_0;
  wire delay_mem_reg_7936_8063_16_16_n_1;
  wire delay_mem_reg_7936_8063_17_17_n_0;
  wire delay_mem_reg_7936_8063_17_17_n_1;
  wire delay_mem_reg_7936_8063_18_18_n_0;
  wire delay_mem_reg_7936_8063_18_18_n_1;
  wire delay_mem_reg_7936_8063_19_19_n_0;
  wire delay_mem_reg_7936_8063_19_19_n_1;
  wire delay_mem_reg_7936_8063_1_1_n_0;
  wire delay_mem_reg_7936_8063_1_1_n_1;
  wire delay_mem_reg_7936_8063_20_20_n_0;
  wire delay_mem_reg_7936_8063_20_20_n_1;
  wire delay_mem_reg_7936_8063_21_21_n_0;
  wire delay_mem_reg_7936_8063_21_21_n_1;
  wire delay_mem_reg_7936_8063_22_22_n_0;
  wire delay_mem_reg_7936_8063_22_22_n_1;
  wire delay_mem_reg_7936_8063_23_23_n_0;
  wire delay_mem_reg_7936_8063_23_23_n_1;
  wire delay_mem_reg_7936_8063_24_24_n_0;
  wire delay_mem_reg_7936_8063_24_24_n_1;
  wire delay_mem_reg_7936_8063_25_25_n_0;
  wire delay_mem_reg_7936_8063_25_25_n_1;
  wire delay_mem_reg_7936_8063_26_26_n_0;
  wire delay_mem_reg_7936_8063_26_26_n_1;
  wire delay_mem_reg_7936_8063_27_27_n_0;
  wire delay_mem_reg_7936_8063_27_27_n_1;
  wire delay_mem_reg_7936_8063_28_28_n_0;
  wire delay_mem_reg_7936_8063_28_28_n_1;
  wire delay_mem_reg_7936_8063_29_29_n_0;
  wire delay_mem_reg_7936_8063_29_29_n_1;
  wire delay_mem_reg_7936_8063_2_2_n_0;
  wire delay_mem_reg_7936_8063_2_2_n_1;
  wire delay_mem_reg_7936_8063_30_30_n_0;
  wire delay_mem_reg_7936_8063_30_30_n_1;
  wire delay_mem_reg_7936_8063_31_31_n_0;
  wire delay_mem_reg_7936_8063_31_31_n_1;
  wire delay_mem_reg_7936_8063_3_3_n_0;
  wire delay_mem_reg_7936_8063_3_3_n_1;
  wire delay_mem_reg_7936_8063_4_4_n_0;
  wire delay_mem_reg_7936_8063_4_4_n_1;
  wire delay_mem_reg_7936_8063_5_5_n_0;
  wire delay_mem_reg_7936_8063_5_5_n_1;
  wire delay_mem_reg_7936_8063_6_6_n_0;
  wire delay_mem_reg_7936_8063_6_6_n_1;
  wire delay_mem_reg_7936_8063_7_7_n_0;
  wire delay_mem_reg_7936_8063_7_7_n_1;
  wire delay_mem_reg_7936_8063_8_8_n_0;
  wire delay_mem_reg_7936_8063_8_8_n_1;
  wire delay_mem_reg_7936_8063_9_9_n_0;
  wire delay_mem_reg_7936_8063_9_9_n_1;
  wire delay_mem_reg_8064_8191_0_0_i_1_n_0;
  wire delay_mem_reg_8064_8191_0_0_n_0;
  wire delay_mem_reg_8064_8191_0_0_n_1;
  wire delay_mem_reg_8064_8191_10_10_n_0;
  wire delay_mem_reg_8064_8191_10_10_n_1;
  wire delay_mem_reg_8064_8191_11_11_n_0;
  wire delay_mem_reg_8064_8191_11_11_n_1;
  wire delay_mem_reg_8064_8191_12_12_n_0;
  wire delay_mem_reg_8064_8191_12_12_n_1;
  wire delay_mem_reg_8064_8191_13_13_n_0;
  wire delay_mem_reg_8064_8191_13_13_n_1;
  wire delay_mem_reg_8064_8191_14_14_n_0;
  wire delay_mem_reg_8064_8191_14_14_n_1;
  wire delay_mem_reg_8064_8191_15_15_n_0;
  wire delay_mem_reg_8064_8191_15_15_n_1;
  wire delay_mem_reg_8064_8191_16_16_i_1_n_0;
  wire delay_mem_reg_8064_8191_16_16_n_0;
  wire delay_mem_reg_8064_8191_16_16_n_1;
  wire delay_mem_reg_8064_8191_17_17_n_0;
  wire delay_mem_reg_8064_8191_17_17_n_1;
  wire delay_mem_reg_8064_8191_18_18_n_0;
  wire delay_mem_reg_8064_8191_18_18_n_1;
  wire delay_mem_reg_8064_8191_19_19_n_0;
  wire delay_mem_reg_8064_8191_19_19_n_1;
  wire delay_mem_reg_8064_8191_1_1_n_0;
  wire delay_mem_reg_8064_8191_1_1_n_1;
  wire delay_mem_reg_8064_8191_20_20_n_0;
  wire delay_mem_reg_8064_8191_20_20_n_1;
  wire delay_mem_reg_8064_8191_21_21_n_0;
  wire delay_mem_reg_8064_8191_21_21_n_1;
  wire delay_mem_reg_8064_8191_22_22_n_0;
  wire delay_mem_reg_8064_8191_22_22_n_1;
  wire delay_mem_reg_8064_8191_23_23_n_0;
  wire delay_mem_reg_8064_8191_23_23_n_1;
  wire delay_mem_reg_8064_8191_24_24_n_0;
  wire delay_mem_reg_8064_8191_24_24_n_1;
  wire delay_mem_reg_8064_8191_25_25_n_0;
  wire delay_mem_reg_8064_8191_25_25_n_1;
  wire delay_mem_reg_8064_8191_26_26_n_0;
  wire delay_mem_reg_8064_8191_26_26_n_1;
  wire delay_mem_reg_8064_8191_27_27_n_0;
  wire delay_mem_reg_8064_8191_27_27_n_1;
  wire delay_mem_reg_8064_8191_28_28_n_0;
  wire delay_mem_reg_8064_8191_28_28_n_1;
  wire delay_mem_reg_8064_8191_29_29_n_0;
  wire delay_mem_reg_8064_8191_29_29_n_1;
  wire delay_mem_reg_8064_8191_2_2_n_0;
  wire delay_mem_reg_8064_8191_2_2_n_1;
  wire delay_mem_reg_8064_8191_30_30_n_0;
  wire delay_mem_reg_8064_8191_30_30_n_1;
  wire delay_mem_reg_8064_8191_31_31_n_0;
  wire delay_mem_reg_8064_8191_31_31_n_1;
  wire delay_mem_reg_8064_8191_3_3_n_0;
  wire delay_mem_reg_8064_8191_3_3_n_1;
  wire delay_mem_reg_8064_8191_4_4_n_0;
  wire delay_mem_reg_8064_8191_4_4_n_1;
  wire delay_mem_reg_8064_8191_5_5_n_0;
  wire delay_mem_reg_8064_8191_5_5_n_1;
  wire delay_mem_reg_8064_8191_6_6_n_0;
  wire delay_mem_reg_8064_8191_6_6_n_1;
  wire delay_mem_reg_8064_8191_7_7_n_0;
  wire delay_mem_reg_8064_8191_7_7_n_1;
  wire delay_mem_reg_8064_8191_8_8_n_0;
  wire delay_mem_reg_8064_8191_8_8_n_1;
  wire delay_mem_reg_8064_8191_9_9_n_0;
  wire delay_mem_reg_8064_8191_9_9_n_1;
  wire delay_mem_reg_896_1023_0_0_i_1_n_0;
  wire delay_mem_reg_896_1023_0_0_i_2_n_0;
  wire delay_mem_reg_896_1023_0_0_n_0;
  wire delay_mem_reg_896_1023_0_0_n_1;
  wire delay_mem_reg_896_1023_10_10_n_0;
  wire delay_mem_reg_896_1023_10_10_n_1;
  wire delay_mem_reg_896_1023_11_11_n_0;
  wire delay_mem_reg_896_1023_11_11_n_1;
  wire delay_mem_reg_896_1023_12_12_n_0;
  wire delay_mem_reg_896_1023_12_12_n_1;
  wire delay_mem_reg_896_1023_13_13_n_0;
  wire delay_mem_reg_896_1023_13_13_n_1;
  wire delay_mem_reg_896_1023_14_14_n_0;
  wire delay_mem_reg_896_1023_14_14_n_1;
  wire delay_mem_reg_896_1023_15_15_n_0;
  wire delay_mem_reg_896_1023_15_15_n_1;
  wire delay_mem_reg_896_1023_16_16_i_1_n_0;
  wire delay_mem_reg_896_1023_16_16_n_0;
  wire delay_mem_reg_896_1023_16_16_n_1;
  wire delay_mem_reg_896_1023_17_17_n_0;
  wire delay_mem_reg_896_1023_17_17_n_1;
  wire delay_mem_reg_896_1023_18_18_n_0;
  wire delay_mem_reg_896_1023_18_18_n_1;
  wire delay_mem_reg_896_1023_19_19_n_0;
  wire delay_mem_reg_896_1023_19_19_n_1;
  wire delay_mem_reg_896_1023_1_1_n_0;
  wire delay_mem_reg_896_1023_1_1_n_1;
  wire delay_mem_reg_896_1023_20_20_n_0;
  wire delay_mem_reg_896_1023_20_20_n_1;
  wire delay_mem_reg_896_1023_21_21_n_0;
  wire delay_mem_reg_896_1023_21_21_n_1;
  wire delay_mem_reg_896_1023_22_22_n_0;
  wire delay_mem_reg_896_1023_22_22_n_1;
  wire delay_mem_reg_896_1023_23_23_n_0;
  wire delay_mem_reg_896_1023_23_23_n_1;
  wire delay_mem_reg_896_1023_24_24_n_0;
  wire delay_mem_reg_896_1023_24_24_n_1;
  wire delay_mem_reg_896_1023_25_25_n_0;
  wire delay_mem_reg_896_1023_25_25_n_1;
  wire delay_mem_reg_896_1023_26_26_n_0;
  wire delay_mem_reg_896_1023_26_26_n_1;
  wire delay_mem_reg_896_1023_27_27_n_0;
  wire delay_mem_reg_896_1023_27_27_n_1;
  wire delay_mem_reg_896_1023_28_28_n_0;
  wire delay_mem_reg_896_1023_28_28_n_1;
  wire delay_mem_reg_896_1023_29_29_n_0;
  wire delay_mem_reg_896_1023_29_29_n_1;
  wire delay_mem_reg_896_1023_2_2_n_0;
  wire delay_mem_reg_896_1023_2_2_n_1;
  wire delay_mem_reg_896_1023_30_30_n_0;
  wire delay_mem_reg_896_1023_30_30_n_1;
  wire delay_mem_reg_896_1023_31_31_n_0;
  wire delay_mem_reg_896_1023_31_31_n_1;
  wire delay_mem_reg_896_1023_3_3_n_0;
  wire delay_mem_reg_896_1023_3_3_n_1;
  wire delay_mem_reg_896_1023_4_4_n_0;
  wire delay_mem_reg_896_1023_4_4_n_1;
  wire delay_mem_reg_896_1023_5_5_n_0;
  wire delay_mem_reg_896_1023_5_5_n_1;
  wire delay_mem_reg_896_1023_6_6_n_0;
  wire delay_mem_reg_896_1023_6_6_n_1;
  wire delay_mem_reg_896_1023_7_7_n_0;
  wire delay_mem_reg_896_1023_7_7_n_1;
  wire delay_mem_reg_896_1023_8_8_n_0;
  wire delay_mem_reg_896_1023_8_8_n_1;
  wire delay_mem_reg_896_1023_9_9_n_0;
  wire delay_mem_reg_896_1023_9_9_n_1;
  wire idx_ctrl;
  wire idx_ctrl_i_1_n_0;
  wire p_1_out0;
  wire [15:0]sample;
  wire sample1;
  wire \sample[15]_i_1_n_0 ;
  wire [3:0]NLW_cidx_receive0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_cidx_receive0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_cidx_send0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_cidx_send0_carry__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[16]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[16]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[16]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_2 
       (.I0(\M_AXIS_TDATA_reg[16]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[16]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[16]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_28 
       (.I0(delay_mem_reg_6528_6655_0_0_n_0),
        .I1(delay_mem_reg_6400_6527_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6272_6399_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6144_6271_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_29 
       (.I0(delay_mem_reg_7040_7167_0_0_n_0),
        .I1(delay_mem_reg_6912_7039_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6784_6911_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6656_6783_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_3 
       (.I0(\M_AXIS_TDATA_reg[16]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[16]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[16]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_30 
       (.I0(delay_mem_reg_7552_7679_0_0_n_0),
        .I1(delay_mem_reg_7424_7551_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7296_7423_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7168_7295_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_31 
       (.I0(delay_mem_reg_8064_8191_0_0_n_0),
        .I1(delay_mem_reg_7936_8063_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7808_7935_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7680_7807_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_32 
       (.I0(delay_mem_reg_4480_4607_0_0_n_0),
        .I1(delay_mem_reg_4352_4479_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4224_4351_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4096_4223_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_33 
       (.I0(delay_mem_reg_4992_5119_0_0_n_0),
        .I1(delay_mem_reg_4864_4991_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4736_4863_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4608_4735_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_34 
       (.I0(delay_mem_reg_5504_5631_0_0_n_0),
        .I1(delay_mem_reg_5376_5503_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5248_5375_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5120_5247_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_35 
       (.I0(delay_mem_reg_6016_6143_0_0_n_0),
        .I1(delay_mem_reg_5888_6015_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5760_5887_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5632_5759_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_36 
       (.I0(delay_mem_reg_2432_2559_0_0_n_0),
        .I1(delay_mem_reg_2304_2431_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2176_2303_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2048_2175_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_37 
       (.I0(delay_mem_reg_2944_3071_0_0_n_0),
        .I1(delay_mem_reg_2816_2943_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2688_2815_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2560_2687_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_38 
       (.I0(delay_mem_reg_3456_3583_0_0_n_0),
        .I1(delay_mem_reg_3328_3455_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3200_3327_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3072_3199_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_39 
       (.I0(delay_mem_reg_3968_4095_0_0_n_0),
        .I1(delay_mem_reg_3840_3967_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3712_3839_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3584_3711_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_40 
       (.I0(delay_mem_reg_384_511_0_0_n_0),
        .I1(delay_mem_reg_256_383_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_128_255_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_0_127_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_41 
       (.I0(delay_mem_reg_896_1023_0_0_n_0),
        .I1(delay_mem_reg_768_895_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_640_767_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_512_639_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_42 
       (.I0(delay_mem_reg_1408_1535_0_0_n_0),
        .I1(delay_mem_reg_1280_1407_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1152_1279_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1024_1151_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_43 
       (.I0(delay_mem_reg_1920_2047_0_0_n_0),
        .I1(delay_mem_reg_1792_1919_0_0_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1664_1791_0_0_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1536_1663_0_0_n_0),
        .O(\M_AXIS_TDATA[16]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_44 
       (.I0(delay_mem_reg_6528_6655_16_16_n_0),
        .I1(delay_mem_reg_6400_6527_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6272_6399_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6144_6271_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_45 
       (.I0(delay_mem_reg_7040_7167_16_16_n_0),
        .I1(delay_mem_reg_6912_7039_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6784_6911_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6656_6783_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_46 
       (.I0(delay_mem_reg_7552_7679_16_16_n_0),
        .I1(delay_mem_reg_7424_7551_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7296_7423_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7168_7295_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_47 
       (.I0(delay_mem_reg_8064_8191_16_16_n_0),
        .I1(delay_mem_reg_7936_8063_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7808_7935_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7680_7807_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_48 
       (.I0(delay_mem_reg_4480_4607_16_16_n_0),
        .I1(delay_mem_reg_4352_4479_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4224_4351_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4096_4223_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_49 
       (.I0(delay_mem_reg_4992_5119_16_16_n_0),
        .I1(delay_mem_reg_4864_4991_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4736_4863_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4608_4735_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_50 
       (.I0(delay_mem_reg_5504_5631_16_16_n_0),
        .I1(delay_mem_reg_5376_5503_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5248_5375_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5120_5247_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_51 
       (.I0(delay_mem_reg_6016_6143_16_16_n_0),
        .I1(delay_mem_reg_5888_6015_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5760_5887_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5632_5759_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_52 
       (.I0(delay_mem_reg_2432_2559_16_16_n_0),
        .I1(delay_mem_reg_2304_2431_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2176_2303_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2048_2175_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_53 
       (.I0(delay_mem_reg_2944_3071_16_16_n_0),
        .I1(delay_mem_reg_2816_2943_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2688_2815_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2560_2687_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_54 
       (.I0(delay_mem_reg_3456_3583_16_16_n_0),
        .I1(delay_mem_reg_3328_3455_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3200_3327_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3072_3199_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_55 
       (.I0(delay_mem_reg_3968_4095_16_16_n_0),
        .I1(delay_mem_reg_3840_3967_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3712_3839_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3584_3711_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_56 
       (.I0(delay_mem_reg_384_511_16_16_n_0),
        .I1(delay_mem_reg_256_383_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_128_255_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_0_127_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_57 
       (.I0(delay_mem_reg_896_1023_16_16_n_0),
        .I1(delay_mem_reg_768_895_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_640_767_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_512_639_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_58 
       (.I0(delay_mem_reg_1408_1535_16_16_n_0),
        .I1(delay_mem_reg_1280_1407_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1152_1279_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1024_1151_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[16]_i_59 
       (.I0(delay_mem_reg_1920_2047_16_16_n_0),
        .I1(delay_mem_reg_1792_1919_16_16_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1664_1791_16_16_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1536_1663_16_16_n_0),
        .O(\M_AXIS_TDATA[16]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[17]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[17]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[17]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_2 
       (.I0(\M_AXIS_TDATA_reg[17]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[17]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[17]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_28 
       (.I0(delay_mem_reg_6528_6655_1_1_n_0),
        .I1(delay_mem_reg_6400_6527_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6272_6399_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6144_6271_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_29 
       (.I0(delay_mem_reg_7040_7167_1_1_n_0),
        .I1(delay_mem_reg_6912_7039_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6784_6911_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6656_6783_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_3 
       (.I0(\M_AXIS_TDATA_reg[17]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[17]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[17]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_30 
       (.I0(delay_mem_reg_7552_7679_1_1_n_0),
        .I1(delay_mem_reg_7424_7551_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7296_7423_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7168_7295_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_31 
       (.I0(delay_mem_reg_8064_8191_1_1_n_0),
        .I1(delay_mem_reg_7936_8063_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7808_7935_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7680_7807_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_32 
       (.I0(delay_mem_reg_4480_4607_1_1_n_0),
        .I1(delay_mem_reg_4352_4479_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4224_4351_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4096_4223_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_33 
       (.I0(delay_mem_reg_4992_5119_1_1_n_0),
        .I1(delay_mem_reg_4864_4991_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4736_4863_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4608_4735_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_34 
       (.I0(delay_mem_reg_5504_5631_1_1_n_0),
        .I1(delay_mem_reg_5376_5503_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5248_5375_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5120_5247_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_35 
       (.I0(delay_mem_reg_6016_6143_1_1_n_0),
        .I1(delay_mem_reg_5888_6015_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5760_5887_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5632_5759_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_36 
       (.I0(delay_mem_reg_2432_2559_1_1_n_0),
        .I1(delay_mem_reg_2304_2431_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2176_2303_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2048_2175_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_37 
       (.I0(delay_mem_reg_2944_3071_1_1_n_0),
        .I1(delay_mem_reg_2816_2943_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2688_2815_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2560_2687_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_38 
       (.I0(delay_mem_reg_3456_3583_1_1_n_0),
        .I1(delay_mem_reg_3328_3455_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3200_3327_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3072_3199_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_39 
       (.I0(delay_mem_reg_3968_4095_1_1_n_0),
        .I1(delay_mem_reg_3840_3967_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3712_3839_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3584_3711_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_40 
       (.I0(delay_mem_reg_384_511_1_1_n_0),
        .I1(delay_mem_reg_256_383_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_128_255_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_0_127_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_41 
       (.I0(delay_mem_reg_896_1023_1_1_n_0),
        .I1(delay_mem_reg_768_895_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_640_767_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_512_639_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_42 
       (.I0(delay_mem_reg_1408_1535_1_1_n_0),
        .I1(delay_mem_reg_1280_1407_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1152_1279_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1024_1151_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_43 
       (.I0(delay_mem_reg_1920_2047_1_1_n_0),
        .I1(delay_mem_reg_1792_1919_1_1_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1664_1791_1_1_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1536_1663_1_1_n_0),
        .O(\M_AXIS_TDATA[17]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_44 
       (.I0(delay_mem_reg_6528_6655_17_17_n_0),
        .I1(delay_mem_reg_6400_6527_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6272_6399_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6144_6271_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_45 
       (.I0(delay_mem_reg_7040_7167_17_17_n_0),
        .I1(delay_mem_reg_6912_7039_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6784_6911_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6656_6783_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_46 
       (.I0(delay_mem_reg_7552_7679_17_17_n_0),
        .I1(delay_mem_reg_7424_7551_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7296_7423_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7168_7295_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_47 
       (.I0(delay_mem_reg_8064_8191_17_17_n_0),
        .I1(delay_mem_reg_7936_8063_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7808_7935_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7680_7807_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_48 
       (.I0(delay_mem_reg_4480_4607_17_17_n_0),
        .I1(delay_mem_reg_4352_4479_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4224_4351_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4096_4223_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_49 
       (.I0(delay_mem_reg_4992_5119_17_17_n_0),
        .I1(delay_mem_reg_4864_4991_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4736_4863_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4608_4735_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_50 
       (.I0(delay_mem_reg_5504_5631_17_17_n_0),
        .I1(delay_mem_reg_5376_5503_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5248_5375_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5120_5247_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_51 
       (.I0(delay_mem_reg_6016_6143_17_17_n_0),
        .I1(delay_mem_reg_5888_6015_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5760_5887_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5632_5759_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_52 
       (.I0(delay_mem_reg_2432_2559_17_17_n_0),
        .I1(delay_mem_reg_2304_2431_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2176_2303_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2048_2175_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_53 
       (.I0(delay_mem_reg_2944_3071_17_17_n_0),
        .I1(delay_mem_reg_2816_2943_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2688_2815_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2560_2687_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_54 
       (.I0(delay_mem_reg_3456_3583_17_17_n_0),
        .I1(delay_mem_reg_3328_3455_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3200_3327_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3072_3199_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_55 
       (.I0(delay_mem_reg_3968_4095_17_17_n_0),
        .I1(delay_mem_reg_3840_3967_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3712_3839_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3584_3711_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_56 
       (.I0(delay_mem_reg_384_511_17_17_n_0),
        .I1(delay_mem_reg_256_383_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_128_255_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_0_127_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_57 
       (.I0(delay_mem_reg_896_1023_17_17_n_0),
        .I1(delay_mem_reg_768_895_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_640_767_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_512_639_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_58 
       (.I0(delay_mem_reg_1408_1535_17_17_n_0),
        .I1(delay_mem_reg_1280_1407_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1152_1279_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1024_1151_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[17]_i_59 
       (.I0(delay_mem_reg_1920_2047_17_17_n_0),
        .I1(delay_mem_reg_1792_1919_17_17_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1664_1791_17_17_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1536_1663_17_17_n_0),
        .O(\M_AXIS_TDATA[17]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[18]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[18]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[18]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_2 
       (.I0(\M_AXIS_TDATA_reg[18]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[18]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[18]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_28 
       (.I0(delay_mem_reg_6528_6655_2_2_n_0),
        .I1(delay_mem_reg_6400_6527_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6272_6399_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6144_6271_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_29 
       (.I0(delay_mem_reg_7040_7167_2_2_n_0),
        .I1(delay_mem_reg_6912_7039_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_6784_6911_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6656_6783_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_3 
       (.I0(\M_AXIS_TDATA_reg[18]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[18]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[18]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_30 
       (.I0(delay_mem_reg_7552_7679_2_2_n_0),
        .I1(delay_mem_reg_7424_7551_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7296_7423_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7168_7295_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_31 
       (.I0(delay_mem_reg_8064_8191_2_2_n_0),
        .I1(delay_mem_reg_7936_8063_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_7808_7935_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7680_7807_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_32 
       (.I0(delay_mem_reg_4480_4607_2_2_n_0),
        .I1(delay_mem_reg_4352_4479_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4224_4351_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4096_4223_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_33 
       (.I0(delay_mem_reg_4992_5119_2_2_n_0),
        .I1(delay_mem_reg_4864_4991_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_4736_4863_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4608_4735_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_34 
       (.I0(delay_mem_reg_5504_5631_2_2_n_0),
        .I1(delay_mem_reg_5376_5503_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5248_5375_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5120_5247_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_35 
       (.I0(delay_mem_reg_6016_6143_2_2_n_0),
        .I1(delay_mem_reg_5888_6015_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_5760_5887_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5632_5759_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_36 
       (.I0(delay_mem_reg_2432_2559_2_2_n_0),
        .I1(delay_mem_reg_2304_2431_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2176_2303_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2048_2175_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_37 
       (.I0(delay_mem_reg_2944_3071_2_2_n_0),
        .I1(delay_mem_reg_2816_2943_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_2688_2815_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2560_2687_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_38 
       (.I0(delay_mem_reg_3456_3583_2_2_n_0),
        .I1(delay_mem_reg_3328_3455_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3200_3327_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3072_3199_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_39 
       (.I0(delay_mem_reg_3968_4095_2_2_n_0),
        .I1(delay_mem_reg_3840_3967_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_3712_3839_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3584_3711_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_40 
       (.I0(delay_mem_reg_384_511_2_2_n_0),
        .I1(delay_mem_reg_256_383_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_128_255_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_0_127_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_41 
       (.I0(delay_mem_reg_896_1023_2_2_n_0),
        .I1(delay_mem_reg_768_895_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_640_767_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_512_639_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_42 
       (.I0(delay_mem_reg_1408_1535_2_2_n_0),
        .I1(delay_mem_reg_1280_1407_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1152_1279_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1024_1151_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_43 
       (.I0(delay_mem_reg_1920_2047_2_2_n_0),
        .I1(delay_mem_reg_1792_1919_2_2_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1664_1791_2_2_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1536_1663_2_2_n_0),
        .O(\M_AXIS_TDATA[18]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_44 
       (.I0(delay_mem_reg_6528_6655_18_18_n_0),
        .I1(delay_mem_reg_6400_6527_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6272_6399_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6144_6271_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_45 
       (.I0(delay_mem_reg_7040_7167_18_18_n_0),
        .I1(delay_mem_reg_6912_7039_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6784_6911_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6656_6783_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_46 
       (.I0(delay_mem_reg_7552_7679_18_18_n_0),
        .I1(delay_mem_reg_7424_7551_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7296_7423_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7168_7295_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_47 
       (.I0(delay_mem_reg_8064_8191_18_18_n_0),
        .I1(delay_mem_reg_7936_8063_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7808_7935_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7680_7807_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_48 
       (.I0(delay_mem_reg_4480_4607_18_18_n_0),
        .I1(delay_mem_reg_4352_4479_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4224_4351_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4096_4223_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_49 
       (.I0(delay_mem_reg_4992_5119_18_18_n_0),
        .I1(delay_mem_reg_4864_4991_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4736_4863_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4608_4735_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_50 
       (.I0(delay_mem_reg_5504_5631_18_18_n_0),
        .I1(delay_mem_reg_5376_5503_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5248_5375_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5120_5247_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_51 
       (.I0(delay_mem_reg_6016_6143_18_18_n_0),
        .I1(delay_mem_reg_5888_6015_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5760_5887_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5632_5759_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_52 
       (.I0(delay_mem_reg_2432_2559_18_18_n_0),
        .I1(delay_mem_reg_2304_2431_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2176_2303_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2048_2175_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_53 
       (.I0(delay_mem_reg_2944_3071_18_18_n_0),
        .I1(delay_mem_reg_2816_2943_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2688_2815_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2560_2687_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_54 
       (.I0(delay_mem_reg_3456_3583_18_18_n_0),
        .I1(delay_mem_reg_3328_3455_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3200_3327_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3072_3199_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_55 
       (.I0(delay_mem_reg_3968_4095_18_18_n_0),
        .I1(delay_mem_reg_3840_3967_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3712_3839_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3584_3711_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_56 
       (.I0(delay_mem_reg_384_511_18_18_n_0),
        .I1(delay_mem_reg_256_383_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_128_255_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_0_127_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_57 
       (.I0(delay_mem_reg_896_1023_18_18_n_0),
        .I1(delay_mem_reg_768_895_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_640_767_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_512_639_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_58 
       (.I0(delay_mem_reg_1408_1535_18_18_n_0),
        .I1(delay_mem_reg_1280_1407_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1152_1279_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1024_1151_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[18]_i_59 
       (.I0(delay_mem_reg_1920_2047_18_18_n_0),
        .I1(delay_mem_reg_1792_1919_18_18_n_0),
        .I2(\cidx_send_reg[8]_rep__0_n_0 ),
        .I3(delay_mem_reg_1664_1791_18_18_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1536_1663_18_18_n_0),
        .O(\M_AXIS_TDATA[18]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[19]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[19]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[19]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_2 
       (.I0(\M_AXIS_TDATA_reg[19]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[19]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[19]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_28 
       (.I0(delay_mem_reg_6528_6655_3_3_n_0),
        .I1(delay_mem_reg_6400_6527_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6272_6399_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6144_6271_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_29 
       (.I0(delay_mem_reg_7040_7167_3_3_n_0),
        .I1(delay_mem_reg_6912_7039_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6784_6911_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6656_6783_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_3 
       (.I0(\M_AXIS_TDATA_reg[19]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[19]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[19]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_30 
       (.I0(delay_mem_reg_7552_7679_3_3_n_0),
        .I1(delay_mem_reg_7424_7551_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7296_7423_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7168_7295_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_31 
       (.I0(delay_mem_reg_8064_8191_3_3_n_0),
        .I1(delay_mem_reg_7936_8063_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7808_7935_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7680_7807_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_32 
       (.I0(delay_mem_reg_4480_4607_3_3_n_0),
        .I1(delay_mem_reg_4352_4479_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4224_4351_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4096_4223_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_33 
       (.I0(delay_mem_reg_4992_5119_3_3_n_0),
        .I1(delay_mem_reg_4864_4991_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4736_4863_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4608_4735_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_34 
       (.I0(delay_mem_reg_5504_5631_3_3_n_0),
        .I1(delay_mem_reg_5376_5503_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5248_5375_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5120_5247_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_35 
       (.I0(delay_mem_reg_6016_6143_3_3_n_0),
        .I1(delay_mem_reg_5888_6015_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5760_5887_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5632_5759_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_36 
       (.I0(delay_mem_reg_2432_2559_3_3_n_0),
        .I1(delay_mem_reg_2304_2431_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2176_2303_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2048_2175_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_37 
       (.I0(delay_mem_reg_2944_3071_3_3_n_0),
        .I1(delay_mem_reg_2816_2943_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2688_2815_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2560_2687_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_38 
       (.I0(delay_mem_reg_3456_3583_3_3_n_0),
        .I1(delay_mem_reg_3328_3455_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3200_3327_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3072_3199_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_39 
       (.I0(delay_mem_reg_3968_4095_3_3_n_0),
        .I1(delay_mem_reg_3840_3967_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3712_3839_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3584_3711_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_40 
       (.I0(delay_mem_reg_384_511_3_3_n_0),
        .I1(delay_mem_reg_256_383_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_128_255_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_0_127_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_41 
       (.I0(delay_mem_reg_896_1023_3_3_n_0),
        .I1(delay_mem_reg_768_895_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_640_767_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_512_639_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_42 
       (.I0(delay_mem_reg_1408_1535_3_3_n_0),
        .I1(delay_mem_reg_1280_1407_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1152_1279_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1024_1151_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_43 
       (.I0(delay_mem_reg_1920_2047_3_3_n_0),
        .I1(delay_mem_reg_1792_1919_3_3_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1664_1791_3_3_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1536_1663_3_3_n_0),
        .O(\M_AXIS_TDATA[19]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_44 
       (.I0(delay_mem_reg_6528_6655_19_19_n_0),
        .I1(delay_mem_reg_6400_6527_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6272_6399_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6144_6271_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_45 
       (.I0(delay_mem_reg_7040_7167_19_19_n_0),
        .I1(delay_mem_reg_6912_7039_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6784_6911_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6656_6783_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_46 
       (.I0(delay_mem_reg_7552_7679_19_19_n_0),
        .I1(delay_mem_reg_7424_7551_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7296_7423_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7168_7295_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_47 
       (.I0(delay_mem_reg_8064_8191_19_19_n_0),
        .I1(delay_mem_reg_7936_8063_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7808_7935_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7680_7807_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_48 
       (.I0(delay_mem_reg_4480_4607_19_19_n_0),
        .I1(delay_mem_reg_4352_4479_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4224_4351_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4096_4223_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_49 
       (.I0(delay_mem_reg_4992_5119_19_19_n_0),
        .I1(delay_mem_reg_4864_4991_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4736_4863_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4608_4735_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_50 
       (.I0(delay_mem_reg_5504_5631_19_19_n_0),
        .I1(delay_mem_reg_5376_5503_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5248_5375_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5120_5247_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_51 
       (.I0(delay_mem_reg_6016_6143_19_19_n_0),
        .I1(delay_mem_reg_5888_6015_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5760_5887_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5632_5759_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_52 
       (.I0(delay_mem_reg_2432_2559_19_19_n_0),
        .I1(delay_mem_reg_2304_2431_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2176_2303_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2048_2175_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_53 
       (.I0(delay_mem_reg_2944_3071_19_19_n_0),
        .I1(delay_mem_reg_2816_2943_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2688_2815_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2560_2687_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_54 
       (.I0(delay_mem_reg_3456_3583_19_19_n_0),
        .I1(delay_mem_reg_3328_3455_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3200_3327_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3072_3199_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_55 
       (.I0(delay_mem_reg_3968_4095_19_19_n_0),
        .I1(delay_mem_reg_3840_3967_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3712_3839_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3584_3711_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_56 
       (.I0(delay_mem_reg_384_511_19_19_n_0),
        .I1(delay_mem_reg_256_383_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_128_255_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_0_127_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_57 
       (.I0(delay_mem_reg_896_1023_19_19_n_0),
        .I1(delay_mem_reg_768_895_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_640_767_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_512_639_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_58 
       (.I0(delay_mem_reg_1408_1535_19_19_n_0),
        .I1(delay_mem_reg_1280_1407_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1152_1279_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1024_1151_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[19]_i_59 
       (.I0(delay_mem_reg_1920_2047_19_19_n_0),
        .I1(delay_mem_reg_1792_1919_19_19_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1664_1791_19_19_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1536_1663_19_19_n_0),
        .O(\M_AXIS_TDATA[19]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[20]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[20]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[20]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_2 
       (.I0(\M_AXIS_TDATA_reg[20]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[20]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[20]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_28 
       (.I0(delay_mem_reg_6528_6655_4_4_n_0),
        .I1(delay_mem_reg_6400_6527_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6272_6399_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6144_6271_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_29 
       (.I0(delay_mem_reg_7040_7167_4_4_n_0),
        .I1(delay_mem_reg_6912_7039_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6784_6911_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6656_6783_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_3 
       (.I0(\M_AXIS_TDATA_reg[20]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[20]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[20]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_30 
       (.I0(delay_mem_reg_7552_7679_4_4_n_0),
        .I1(delay_mem_reg_7424_7551_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7296_7423_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7168_7295_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_31 
       (.I0(delay_mem_reg_8064_8191_4_4_n_0),
        .I1(delay_mem_reg_7936_8063_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7808_7935_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7680_7807_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_32 
       (.I0(delay_mem_reg_4480_4607_4_4_n_0),
        .I1(delay_mem_reg_4352_4479_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4224_4351_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4096_4223_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_33 
       (.I0(delay_mem_reg_4992_5119_4_4_n_0),
        .I1(delay_mem_reg_4864_4991_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4736_4863_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4608_4735_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_34 
       (.I0(delay_mem_reg_5504_5631_4_4_n_0),
        .I1(delay_mem_reg_5376_5503_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5248_5375_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5120_5247_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_35 
       (.I0(delay_mem_reg_6016_6143_4_4_n_0),
        .I1(delay_mem_reg_5888_6015_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5760_5887_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5632_5759_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_36 
       (.I0(delay_mem_reg_2432_2559_4_4_n_0),
        .I1(delay_mem_reg_2304_2431_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2176_2303_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2048_2175_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_37 
       (.I0(delay_mem_reg_2944_3071_4_4_n_0),
        .I1(delay_mem_reg_2816_2943_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2688_2815_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2560_2687_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_38 
       (.I0(delay_mem_reg_3456_3583_4_4_n_0),
        .I1(delay_mem_reg_3328_3455_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3200_3327_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3072_3199_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_39 
       (.I0(delay_mem_reg_3968_4095_4_4_n_0),
        .I1(delay_mem_reg_3840_3967_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3712_3839_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3584_3711_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_40 
       (.I0(delay_mem_reg_384_511_4_4_n_0),
        .I1(delay_mem_reg_256_383_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_128_255_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_0_127_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_41 
       (.I0(delay_mem_reg_896_1023_4_4_n_0),
        .I1(delay_mem_reg_768_895_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_640_767_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_512_639_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_42 
       (.I0(delay_mem_reg_1408_1535_4_4_n_0),
        .I1(delay_mem_reg_1280_1407_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1152_1279_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1024_1151_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_43 
       (.I0(delay_mem_reg_1920_2047_4_4_n_0),
        .I1(delay_mem_reg_1792_1919_4_4_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1664_1791_4_4_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1536_1663_4_4_n_0),
        .O(\M_AXIS_TDATA[20]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_44 
       (.I0(delay_mem_reg_6528_6655_20_20_n_0),
        .I1(delay_mem_reg_6400_6527_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6272_6399_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6144_6271_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_45 
       (.I0(delay_mem_reg_7040_7167_20_20_n_0),
        .I1(delay_mem_reg_6912_7039_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_6784_6911_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_6656_6783_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_46 
       (.I0(delay_mem_reg_7552_7679_20_20_n_0),
        .I1(delay_mem_reg_7424_7551_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7296_7423_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7168_7295_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_47 
       (.I0(delay_mem_reg_8064_8191_20_20_n_0),
        .I1(delay_mem_reg_7936_8063_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_7808_7935_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7680_7807_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_48 
       (.I0(delay_mem_reg_4480_4607_20_20_n_0),
        .I1(delay_mem_reg_4352_4479_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4224_4351_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4096_4223_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_49 
       (.I0(delay_mem_reg_4992_5119_20_20_n_0),
        .I1(delay_mem_reg_4864_4991_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4736_4863_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_4608_4735_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_50 
       (.I0(delay_mem_reg_5504_5631_20_20_n_0),
        .I1(delay_mem_reg_5376_5503_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5248_5375_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5120_5247_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_51 
       (.I0(delay_mem_reg_6016_6143_20_20_n_0),
        .I1(delay_mem_reg_5888_6015_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_5760_5887_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_5632_5759_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_52 
       (.I0(delay_mem_reg_2432_2559_20_20_n_0),
        .I1(delay_mem_reg_2304_2431_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2176_2303_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2048_2175_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_53 
       (.I0(delay_mem_reg_2944_3071_20_20_n_0),
        .I1(delay_mem_reg_2816_2943_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2688_2815_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_2560_2687_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_54 
       (.I0(delay_mem_reg_3456_3583_20_20_n_0),
        .I1(delay_mem_reg_3328_3455_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3200_3327_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3072_3199_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_55 
       (.I0(delay_mem_reg_3968_4095_20_20_n_0),
        .I1(delay_mem_reg_3840_3967_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3712_3839_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_3584_3711_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_56 
       (.I0(delay_mem_reg_384_511_20_20_n_0),
        .I1(delay_mem_reg_256_383_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_128_255_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_0_127_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_57 
       (.I0(delay_mem_reg_896_1023_20_20_n_0),
        .I1(delay_mem_reg_768_895_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_640_767_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_512_639_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_58 
       (.I0(delay_mem_reg_1408_1535_20_20_n_0),
        .I1(delay_mem_reg_1280_1407_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1152_1279_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1024_1151_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[20]_i_59 
       (.I0(delay_mem_reg_1920_2047_20_20_n_0),
        .I1(delay_mem_reg_1792_1919_20_20_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1664_1791_20_20_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_1536_1663_20_20_n_0),
        .O(\M_AXIS_TDATA[20]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[21]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[21]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[21]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_2 
       (.I0(\M_AXIS_TDATA_reg[21]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[21]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[21]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_28 
       (.I0(delay_mem_reg_6528_6655_5_5_n_0),
        .I1(delay_mem_reg_6400_6527_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6272_6399_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6144_6271_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_29 
       (.I0(delay_mem_reg_7040_7167_5_5_n_0),
        .I1(delay_mem_reg_6912_7039_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6784_6911_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6656_6783_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_3 
       (.I0(\M_AXIS_TDATA_reg[21]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[21]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[21]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_30 
       (.I0(delay_mem_reg_7552_7679_5_5_n_0),
        .I1(delay_mem_reg_7424_7551_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7296_7423_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7168_7295_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_31 
       (.I0(delay_mem_reg_8064_8191_5_5_n_0),
        .I1(delay_mem_reg_7936_8063_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7808_7935_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7680_7807_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_32 
       (.I0(delay_mem_reg_4480_4607_5_5_n_0),
        .I1(delay_mem_reg_4352_4479_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4224_4351_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4096_4223_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_33 
       (.I0(delay_mem_reg_4992_5119_5_5_n_0),
        .I1(delay_mem_reg_4864_4991_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_4736_4863_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4608_4735_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_34 
       (.I0(delay_mem_reg_5504_5631_5_5_n_0),
        .I1(delay_mem_reg_5376_5503_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5248_5375_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5120_5247_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_35 
       (.I0(delay_mem_reg_6016_6143_5_5_n_0),
        .I1(delay_mem_reg_5888_6015_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5760_5887_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5632_5759_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_36 
       (.I0(delay_mem_reg_2432_2559_5_5_n_0),
        .I1(delay_mem_reg_2304_2431_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2176_2303_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2048_2175_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_37 
       (.I0(delay_mem_reg_2944_3071_5_5_n_0),
        .I1(delay_mem_reg_2816_2943_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_2688_2815_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2560_2687_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_38 
       (.I0(delay_mem_reg_3456_3583_5_5_n_0),
        .I1(delay_mem_reg_3328_3455_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3200_3327_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3072_3199_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_39 
       (.I0(delay_mem_reg_3968_4095_5_5_n_0),
        .I1(delay_mem_reg_3840_3967_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_3712_3839_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3584_3711_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_40 
       (.I0(delay_mem_reg_384_511_5_5_n_0),
        .I1(delay_mem_reg_256_383_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_128_255_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_0_127_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_41 
       (.I0(delay_mem_reg_896_1023_5_5_n_0),
        .I1(delay_mem_reg_768_895_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_640_767_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_512_639_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_42 
       (.I0(delay_mem_reg_1408_1535_5_5_n_0),
        .I1(delay_mem_reg_1280_1407_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1152_1279_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1024_1151_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_43 
       (.I0(delay_mem_reg_1920_2047_5_5_n_0),
        .I1(delay_mem_reg_1792_1919_5_5_n_0),
        .I2(\cidx_send_reg[8]_rep__1_n_0 ),
        .I3(delay_mem_reg_1664_1791_5_5_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1536_1663_5_5_n_0),
        .O(\M_AXIS_TDATA[21]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_44 
       (.I0(delay_mem_reg_6528_6655_21_21_n_0),
        .I1(delay_mem_reg_6400_6527_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6272_6399_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6144_6271_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_45 
       (.I0(delay_mem_reg_7040_7167_21_21_n_0),
        .I1(delay_mem_reg_6912_7039_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6784_6911_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6656_6783_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_46 
       (.I0(delay_mem_reg_7552_7679_21_21_n_0),
        .I1(delay_mem_reg_7424_7551_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7296_7423_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7168_7295_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_47 
       (.I0(delay_mem_reg_8064_8191_21_21_n_0),
        .I1(delay_mem_reg_7936_8063_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7808_7935_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep__0_n_0 ),
        .I5(delay_mem_reg_7680_7807_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_48 
       (.I0(delay_mem_reg_4480_4607_21_21_n_0),
        .I1(delay_mem_reg_4352_4479_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4224_4351_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4096_4223_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_49 
       (.I0(delay_mem_reg_4992_5119_21_21_n_0),
        .I1(delay_mem_reg_4864_4991_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4736_4863_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4608_4735_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_50 
       (.I0(delay_mem_reg_5504_5631_21_21_n_0),
        .I1(delay_mem_reg_5376_5503_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5248_5375_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5120_5247_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_51 
       (.I0(delay_mem_reg_6016_6143_21_21_n_0),
        .I1(delay_mem_reg_5888_6015_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5760_5887_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5632_5759_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_52 
       (.I0(delay_mem_reg_2432_2559_21_21_n_0),
        .I1(delay_mem_reg_2304_2431_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2176_2303_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2048_2175_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_53 
       (.I0(delay_mem_reg_2944_3071_21_21_n_0),
        .I1(delay_mem_reg_2816_2943_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2688_2815_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2560_2687_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_54 
       (.I0(delay_mem_reg_3456_3583_21_21_n_0),
        .I1(delay_mem_reg_3328_3455_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3200_3327_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3072_3199_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_55 
       (.I0(delay_mem_reg_3968_4095_21_21_n_0),
        .I1(delay_mem_reg_3840_3967_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3712_3839_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3584_3711_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_56 
       (.I0(delay_mem_reg_384_511_21_21_n_0),
        .I1(delay_mem_reg_256_383_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_128_255_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_0_127_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_57 
       (.I0(delay_mem_reg_896_1023_21_21_n_0),
        .I1(delay_mem_reg_768_895_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_640_767_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_512_639_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_58 
       (.I0(delay_mem_reg_1408_1535_21_21_n_0),
        .I1(delay_mem_reg_1280_1407_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1152_1279_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1024_1151_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[21]_i_59 
       (.I0(delay_mem_reg_1920_2047_21_21_n_0),
        .I1(delay_mem_reg_1792_1919_21_21_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1664_1791_21_21_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1536_1663_21_21_n_0),
        .O(\M_AXIS_TDATA[21]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[22]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[22]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[22]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_2 
       (.I0(\M_AXIS_TDATA_reg[22]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[22]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[22]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_28 
       (.I0(delay_mem_reg_6528_6655_6_6_n_0),
        .I1(delay_mem_reg_6400_6527_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6272_6399_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6144_6271_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_29 
       (.I0(delay_mem_reg_7040_7167_6_6_n_0),
        .I1(delay_mem_reg_6912_7039_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6784_6911_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6656_6783_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_3 
       (.I0(\M_AXIS_TDATA_reg[22]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[22]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[22]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_30 
       (.I0(delay_mem_reg_7552_7679_6_6_n_0),
        .I1(delay_mem_reg_7424_7551_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7296_7423_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7168_7295_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_31 
       (.I0(delay_mem_reg_8064_8191_6_6_n_0),
        .I1(delay_mem_reg_7936_8063_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7808_7935_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7680_7807_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_32 
       (.I0(delay_mem_reg_4480_4607_6_6_n_0),
        .I1(delay_mem_reg_4352_4479_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4224_4351_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4096_4223_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_33 
       (.I0(delay_mem_reg_4992_5119_6_6_n_0),
        .I1(delay_mem_reg_4864_4991_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4736_4863_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4608_4735_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_34 
       (.I0(delay_mem_reg_5504_5631_6_6_n_0),
        .I1(delay_mem_reg_5376_5503_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5248_5375_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5120_5247_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_35 
       (.I0(delay_mem_reg_6016_6143_6_6_n_0),
        .I1(delay_mem_reg_5888_6015_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5760_5887_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5632_5759_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_36 
       (.I0(delay_mem_reg_2432_2559_6_6_n_0),
        .I1(delay_mem_reg_2304_2431_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2176_2303_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2048_2175_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_37 
       (.I0(delay_mem_reg_2944_3071_6_6_n_0),
        .I1(delay_mem_reg_2816_2943_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2688_2815_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2560_2687_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_38 
       (.I0(delay_mem_reg_3456_3583_6_6_n_0),
        .I1(delay_mem_reg_3328_3455_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3200_3327_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3072_3199_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_39 
       (.I0(delay_mem_reg_3968_4095_6_6_n_0),
        .I1(delay_mem_reg_3840_3967_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3712_3839_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3584_3711_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_40 
       (.I0(delay_mem_reg_384_511_6_6_n_0),
        .I1(delay_mem_reg_256_383_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_128_255_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_0_127_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_41 
       (.I0(delay_mem_reg_896_1023_6_6_n_0),
        .I1(delay_mem_reg_768_895_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_640_767_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_512_639_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_42 
       (.I0(delay_mem_reg_1408_1535_6_6_n_0),
        .I1(delay_mem_reg_1280_1407_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1152_1279_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1024_1151_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_43 
       (.I0(delay_mem_reg_1920_2047_6_6_n_0),
        .I1(delay_mem_reg_1792_1919_6_6_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1664_1791_6_6_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1536_1663_6_6_n_0),
        .O(\M_AXIS_TDATA[22]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_44 
       (.I0(delay_mem_reg_6528_6655_22_22_n_0),
        .I1(delay_mem_reg_6400_6527_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6272_6399_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6144_6271_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_45 
       (.I0(delay_mem_reg_7040_7167_22_22_n_0),
        .I1(delay_mem_reg_6912_7039_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6784_6911_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6656_6783_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_46 
       (.I0(delay_mem_reg_7552_7679_22_22_n_0),
        .I1(delay_mem_reg_7424_7551_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7296_7423_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7168_7295_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_47 
       (.I0(delay_mem_reg_8064_8191_22_22_n_0),
        .I1(delay_mem_reg_7936_8063_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7808_7935_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7680_7807_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_48 
       (.I0(delay_mem_reg_4480_4607_22_22_n_0),
        .I1(delay_mem_reg_4352_4479_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4224_4351_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4096_4223_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_49 
       (.I0(delay_mem_reg_4992_5119_22_22_n_0),
        .I1(delay_mem_reg_4864_4991_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4736_4863_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4608_4735_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_50 
       (.I0(delay_mem_reg_5504_5631_22_22_n_0),
        .I1(delay_mem_reg_5376_5503_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5248_5375_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5120_5247_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_51 
       (.I0(delay_mem_reg_6016_6143_22_22_n_0),
        .I1(delay_mem_reg_5888_6015_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5760_5887_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5632_5759_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_52 
       (.I0(delay_mem_reg_2432_2559_22_22_n_0),
        .I1(delay_mem_reg_2304_2431_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2176_2303_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2048_2175_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_53 
       (.I0(delay_mem_reg_2944_3071_22_22_n_0),
        .I1(delay_mem_reg_2816_2943_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2688_2815_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2560_2687_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_54 
       (.I0(delay_mem_reg_3456_3583_22_22_n_0),
        .I1(delay_mem_reg_3328_3455_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3200_3327_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3072_3199_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_55 
       (.I0(delay_mem_reg_3968_4095_22_22_n_0),
        .I1(delay_mem_reg_3840_3967_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3712_3839_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3584_3711_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_56 
       (.I0(delay_mem_reg_384_511_22_22_n_0),
        .I1(delay_mem_reg_256_383_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_128_255_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_0_127_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_57 
       (.I0(delay_mem_reg_896_1023_22_22_n_0),
        .I1(delay_mem_reg_768_895_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_640_767_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_512_639_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_58 
       (.I0(delay_mem_reg_1408_1535_22_22_n_0),
        .I1(delay_mem_reg_1280_1407_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1152_1279_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1024_1151_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[22]_i_59 
       (.I0(delay_mem_reg_1920_2047_22_22_n_0),
        .I1(delay_mem_reg_1792_1919_22_22_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1664_1791_22_22_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1536_1663_22_22_n_0),
        .O(\M_AXIS_TDATA[22]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[23]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[23]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[23]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_2 
       (.I0(\M_AXIS_TDATA_reg[23]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[23]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[23]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_28 
       (.I0(delay_mem_reg_6528_6655_7_7_n_0),
        .I1(delay_mem_reg_6400_6527_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6272_6399_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6144_6271_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_29 
       (.I0(delay_mem_reg_7040_7167_7_7_n_0),
        .I1(delay_mem_reg_6912_7039_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6784_6911_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6656_6783_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_3 
       (.I0(\M_AXIS_TDATA_reg[23]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[23]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[23]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_30 
       (.I0(delay_mem_reg_7552_7679_7_7_n_0),
        .I1(delay_mem_reg_7424_7551_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7296_7423_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7168_7295_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_31 
       (.I0(delay_mem_reg_8064_8191_7_7_n_0),
        .I1(delay_mem_reg_7936_8063_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7808_7935_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7680_7807_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_32 
       (.I0(delay_mem_reg_4480_4607_7_7_n_0),
        .I1(delay_mem_reg_4352_4479_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4224_4351_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4096_4223_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_33 
       (.I0(delay_mem_reg_4992_5119_7_7_n_0),
        .I1(delay_mem_reg_4864_4991_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4736_4863_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4608_4735_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_34 
       (.I0(delay_mem_reg_5504_5631_7_7_n_0),
        .I1(delay_mem_reg_5376_5503_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5248_5375_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5120_5247_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_35 
       (.I0(delay_mem_reg_6016_6143_7_7_n_0),
        .I1(delay_mem_reg_5888_6015_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5760_5887_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5632_5759_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_36 
       (.I0(delay_mem_reg_2432_2559_7_7_n_0),
        .I1(delay_mem_reg_2304_2431_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2176_2303_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2048_2175_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_37 
       (.I0(delay_mem_reg_2944_3071_7_7_n_0),
        .I1(delay_mem_reg_2816_2943_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2688_2815_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2560_2687_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_38 
       (.I0(delay_mem_reg_3456_3583_7_7_n_0),
        .I1(delay_mem_reg_3328_3455_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3200_3327_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3072_3199_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_39 
       (.I0(delay_mem_reg_3968_4095_7_7_n_0),
        .I1(delay_mem_reg_3840_3967_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3712_3839_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3584_3711_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_40 
       (.I0(delay_mem_reg_384_511_7_7_n_0),
        .I1(delay_mem_reg_256_383_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_128_255_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_0_127_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_41 
       (.I0(delay_mem_reg_896_1023_7_7_n_0),
        .I1(delay_mem_reg_768_895_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_640_767_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_512_639_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_42 
       (.I0(delay_mem_reg_1408_1535_7_7_n_0),
        .I1(delay_mem_reg_1280_1407_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1152_1279_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1024_1151_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_43 
       (.I0(delay_mem_reg_1920_2047_7_7_n_0),
        .I1(delay_mem_reg_1792_1919_7_7_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1664_1791_7_7_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1536_1663_7_7_n_0),
        .O(\M_AXIS_TDATA[23]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_44 
       (.I0(delay_mem_reg_6528_6655_23_23_n_0),
        .I1(delay_mem_reg_6400_6527_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6272_6399_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6144_6271_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_45 
       (.I0(delay_mem_reg_7040_7167_23_23_n_0),
        .I1(delay_mem_reg_6912_7039_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_6784_6911_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_6656_6783_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_46 
       (.I0(delay_mem_reg_7552_7679_23_23_n_0),
        .I1(delay_mem_reg_7424_7551_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7296_7423_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7168_7295_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_47 
       (.I0(delay_mem_reg_8064_8191_23_23_n_0),
        .I1(delay_mem_reg_7936_8063_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_7808_7935_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_7680_7807_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_48 
       (.I0(delay_mem_reg_4480_4607_23_23_n_0),
        .I1(delay_mem_reg_4352_4479_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4224_4351_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4096_4223_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_49 
       (.I0(delay_mem_reg_4992_5119_23_23_n_0),
        .I1(delay_mem_reg_4864_4991_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_4736_4863_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_4608_4735_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_50 
       (.I0(delay_mem_reg_5504_5631_23_23_n_0),
        .I1(delay_mem_reg_5376_5503_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5248_5375_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5120_5247_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_51 
       (.I0(delay_mem_reg_6016_6143_23_23_n_0),
        .I1(delay_mem_reg_5888_6015_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_5760_5887_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_5632_5759_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_52 
       (.I0(delay_mem_reg_2432_2559_23_23_n_0),
        .I1(delay_mem_reg_2304_2431_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2176_2303_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2048_2175_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_53 
       (.I0(delay_mem_reg_2944_3071_23_23_n_0),
        .I1(delay_mem_reg_2816_2943_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_2688_2815_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_2560_2687_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_54 
       (.I0(delay_mem_reg_3456_3583_23_23_n_0),
        .I1(delay_mem_reg_3328_3455_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3200_3327_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3072_3199_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_55 
       (.I0(delay_mem_reg_3968_4095_23_23_n_0),
        .I1(delay_mem_reg_3840_3967_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_3712_3839_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_3584_3711_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_56 
       (.I0(delay_mem_reg_384_511_23_23_n_0),
        .I1(delay_mem_reg_256_383_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_128_255_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_0_127_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_57 
       (.I0(delay_mem_reg_896_1023_23_23_n_0),
        .I1(delay_mem_reg_768_895_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_640_767_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_512_639_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_58 
       (.I0(delay_mem_reg_1408_1535_23_23_n_0),
        .I1(delay_mem_reg_1280_1407_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1152_1279_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1024_1151_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[23]_i_59 
       (.I0(delay_mem_reg_1920_2047_23_23_n_0),
        .I1(delay_mem_reg_1792_1919_23_23_n_0),
        .I2(\cidx_send_reg[8]_rep__2_n_0 ),
        .I3(delay_mem_reg_1664_1791_23_23_n_0),
        .I4(\cidx_send_reg[7]_rep_n_0 ),
        .I5(delay_mem_reg_1536_1663_23_23_n_0),
        .O(\M_AXIS_TDATA[23]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[24]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[24]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[24]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_2 
       (.I0(\M_AXIS_TDATA_reg[24]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[24]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[24]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_28 
       (.I0(delay_mem_reg_6528_6655_8_8_n_0),
        .I1(delay_mem_reg_6400_6527_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6144_6271_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_29 
       (.I0(delay_mem_reg_7040_7167_8_8_n_0),
        .I1(delay_mem_reg_6912_7039_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6656_6783_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_3 
       (.I0(\M_AXIS_TDATA_reg[24]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[24]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[24]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_30 
       (.I0(delay_mem_reg_7552_7679_8_8_n_0),
        .I1(delay_mem_reg_7424_7551_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7168_7295_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_31 
       (.I0(delay_mem_reg_8064_8191_8_8_n_0),
        .I1(delay_mem_reg_7936_8063_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_7680_7807_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_32 
       (.I0(delay_mem_reg_4480_4607_8_8_n_0),
        .I1(delay_mem_reg_4352_4479_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4096_4223_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_33 
       (.I0(delay_mem_reg_4992_5119_8_8_n_0),
        .I1(delay_mem_reg_4864_4991_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4608_4735_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_34 
       (.I0(delay_mem_reg_5504_5631_8_8_n_0),
        .I1(delay_mem_reg_5376_5503_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5120_5247_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_35 
       (.I0(delay_mem_reg_6016_6143_8_8_n_0),
        .I1(delay_mem_reg_5888_6015_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5632_5759_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_36 
       (.I0(delay_mem_reg_2432_2559_8_8_n_0),
        .I1(delay_mem_reg_2304_2431_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2048_2175_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_37 
       (.I0(delay_mem_reg_2944_3071_8_8_n_0),
        .I1(delay_mem_reg_2816_2943_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2560_2687_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_38 
       (.I0(delay_mem_reg_3456_3583_8_8_n_0),
        .I1(delay_mem_reg_3328_3455_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3072_3199_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_39 
       (.I0(delay_mem_reg_3968_4095_8_8_n_0),
        .I1(delay_mem_reg_3840_3967_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3584_3711_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_40 
       (.I0(delay_mem_reg_384_511_8_8_n_0),
        .I1(delay_mem_reg_256_383_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_0_127_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_41 
       (.I0(delay_mem_reg_896_1023_8_8_n_0),
        .I1(delay_mem_reg_768_895_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_512_639_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_42 
       (.I0(delay_mem_reg_1408_1535_8_8_n_0),
        .I1(delay_mem_reg_1280_1407_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1024_1151_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_43 
       (.I0(delay_mem_reg_1920_2047_8_8_n_0),
        .I1(delay_mem_reg_1792_1919_8_8_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_8_8_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1536_1663_8_8_n_0),
        .O(\M_AXIS_TDATA[24]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_44 
       (.I0(delay_mem_reg_6528_6655_24_24_n_0),
        .I1(delay_mem_reg_6400_6527_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6144_6271_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_45 
       (.I0(delay_mem_reg_7040_7167_24_24_n_0),
        .I1(delay_mem_reg_6912_7039_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_6656_6783_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_46 
       (.I0(delay_mem_reg_7552_7679_24_24_n_0),
        .I1(delay_mem_reg_7424_7551_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7168_7295_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_47 
       (.I0(delay_mem_reg_8064_8191_24_24_n_0),
        .I1(delay_mem_reg_7936_8063_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7680_7807_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_48 
       (.I0(delay_mem_reg_4480_4607_24_24_n_0),
        .I1(delay_mem_reg_4352_4479_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4096_4223_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_49 
       (.I0(delay_mem_reg_4992_5119_24_24_n_0),
        .I1(delay_mem_reg_4864_4991_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_4608_4735_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_50 
       (.I0(delay_mem_reg_5504_5631_24_24_n_0),
        .I1(delay_mem_reg_5376_5503_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5120_5247_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_51 
       (.I0(delay_mem_reg_6016_6143_24_24_n_0),
        .I1(delay_mem_reg_5888_6015_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_5632_5759_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_52 
       (.I0(delay_mem_reg_2432_2559_24_24_n_0),
        .I1(delay_mem_reg_2304_2431_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2048_2175_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_53 
       (.I0(delay_mem_reg_2944_3071_24_24_n_0),
        .I1(delay_mem_reg_2816_2943_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_2560_2687_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_54 
       (.I0(delay_mem_reg_3456_3583_24_24_n_0),
        .I1(delay_mem_reg_3328_3455_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3072_3199_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_55 
       (.I0(delay_mem_reg_3968_4095_24_24_n_0),
        .I1(delay_mem_reg_3840_3967_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_3584_3711_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_56 
       (.I0(delay_mem_reg_384_511_24_24_n_0),
        .I1(delay_mem_reg_256_383_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_0_127_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_57 
       (.I0(delay_mem_reg_896_1023_24_24_n_0),
        .I1(delay_mem_reg_768_895_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_512_639_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_58 
       (.I0(delay_mem_reg_1408_1535_24_24_n_0),
        .I1(delay_mem_reg_1280_1407_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1024_1151_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[24]_i_59 
       (.I0(delay_mem_reg_1920_2047_24_24_n_0),
        .I1(delay_mem_reg_1792_1919_24_24_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_24_24_n_0),
        .I4(\cidx_send_reg[7]_rep__1_n_0 ),
        .I5(delay_mem_reg_1536_1663_24_24_n_0),
        .O(\M_AXIS_TDATA[24]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[25]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[25]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[25]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_2 
       (.I0(\M_AXIS_TDATA_reg[25]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[25]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[25]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_28 
       (.I0(delay_mem_reg_6528_6655_9_9_n_0),
        .I1(delay_mem_reg_6400_6527_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6144_6271_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_29 
       (.I0(delay_mem_reg_7040_7167_9_9_n_0),
        .I1(delay_mem_reg_6912_7039_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6656_6783_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_3 
       (.I0(\M_AXIS_TDATA_reg[25]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[25]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[25]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_30 
       (.I0(delay_mem_reg_7552_7679_9_9_n_0),
        .I1(delay_mem_reg_7424_7551_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7168_7295_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_31 
       (.I0(delay_mem_reg_8064_8191_9_9_n_0),
        .I1(delay_mem_reg_7936_8063_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7680_7807_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_32 
       (.I0(delay_mem_reg_4480_4607_9_9_n_0),
        .I1(delay_mem_reg_4352_4479_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4096_4223_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_33 
       (.I0(delay_mem_reg_4992_5119_9_9_n_0),
        .I1(delay_mem_reg_4864_4991_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4608_4735_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_34 
       (.I0(delay_mem_reg_5504_5631_9_9_n_0),
        .I1(delay_mem_reg_5376_5503_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5120_5247_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_35 
       (.I0(delay_mem_reg_6016_6143_9_9_n_0),
        .I1(delay_mem_reg_5888_6015_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5632_5759_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_36 
       (.I0(delay_mem_reg_2432_2559_9_9_n_0),
        .I1(delay_mem_reg_2304_2431_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2048_2175_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_37 
       (.I0(delay_mem_reg_2944_3071_9_9_n_0),
        .I1(delay_mem_reg_2816_2943_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2560_2687_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_38 
       (.I0(delay_mem_reg_3456_3583_9_9_n_0),
        .I1(delay_mem_reg_3328_3455_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3072_3199_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_39 
       (.I0(delay_mem_reg_3968_4095_9_9_n_0),
        .I1(delay_mem_reg_3840_3967_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3584_3711_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_40 
       (.I0(delay_mem_reg_384_511_9_9_n_0),
        .I1(delay_mem_reg_256_383_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_0_127_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_41 
       (.I0(delay_mem_reg_896_1023_9_9_n_0),
        .I1(delay_mem_reg_768_895_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_512_639_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_42 
       (.I0(delay_mem_reg_1408_1535_9_9_n_0),
        .I1(delay_mem_reg_1280_1407_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1024_1151_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_43 
       (.I0(delay_mem_reg_1920_2047_9_9_n_0),
        .I1(delay_mem_reg_1792_1919_9_9_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_9_9_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1536_1663_9_9_n_0),
        .O(\M_AXIS_TDATA[25]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_44 
       (.I0(delay_mem_reg_6528_6655_25_25_n_0),
        .I1(delay_mem_reg_6400_6527_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6144_6271_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_45 
       (.I0(delay_mem_reg_7040_7167_25_25_n_0),
        .I1(delay_mem_reg_6912_7039_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6656_6783_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_46 
       (.I0(delay_mem_reg_7552_7679_25_25_n_0),
        .I1(delay_mem_reg_7424_7551_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7168_7295_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_47 
       (.I0(delay_mem_reg_8064_8191_25_25_n_0),
        .I1(delay_mem_reg_7936_8063_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7680_7807_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_48 
       (.I0(delay_mem_reg_4480_4607_25_25_n_0),
        .I1(delay_mem_reg_4352_4479_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4096_4223_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_49 
       (.I0(delay_mem_reg_4992_5119_25_25_n_0),
        .I1(delay_mem_reg_4864_4991_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4608_4735_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_50 
       (.I0(delay_mem_reg_5504_5631_25_25_n_0),
        .I1(delay_mem_reg_5376_5503_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5120_5247_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_51 
       (.I0(delay_mem_reg_6016_6143_25_25_n_0),
        .I1(delay_mem_reg_5888_6015_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5632_5759_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_52 
       (.I0(delay_mem_reg_2432_2559_25_25_n_0),
        .I1(delay_mem_reg_2304_2431_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2048_2175_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_53 
       (.I0(delay_mem_reg_2944_3071_25_25_n_0),
        .I1(delay_mem_reg_2816_2943_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2560_2687_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_54 
       (.I0(delay_mem_reg_3456_3583_25_25_n_0),
        .I1(delay_mem_reg_3328_3455_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3072_3199_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_55 
       (.I0(delay_mem_reg_3968_4095_25_25_n_0),
        .I1(delay_mem_reg_3840_3967_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3584_3711_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_56 
       (.I0(delay_mem_reg_384_511_25_25_n_0),
        .I1(delay_mem_reg_256_383_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_0_127_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_57 
       (.I0(delay_mem_reg_896_1023_25_25_n_0),
        .I1(delay_mem_reg_768_895_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_512_639_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_58 
       (.I0(delay_mem_reg_1408_1535_25_25_n_0),
        .I1(delay_mem_reg_1280_1407_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1024_1151_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[25]_i_59 
       (.I0(delay_mem_reg_1920_2047_25_25_n_0),
        .I1(delay_mem_reg_1792_1919_25_25_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_25_25_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1536_1663_25_25_n_0),
        .O(\M_AXIS_TDATA[25]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[26]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[26]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[26]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_2 
       (.I0(\M_AXIS_TDATA_reg[26]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[26]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[26]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_28 
       (.I0(delay_mem_reg_6528_6655_10_10_n_0),
        .I1(delay_mem_reg_6400_6527_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6144_6271_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_29 
       (.I0(delay_mem_reg_7040_7167_10_10_n_0),
        .I1(delay_mem_reg_6912_7039_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6656_6783_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_3 
       (.I0(\M_AXIS_TDATA_reg[26]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[26]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[26]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_30 
       (.I0(delay_mem_reg_7552_7679_10_10_n_0),
        .I1(delay_mem_reg_7424_7551_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7168_7295_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_31 
       (.I0(delay_mem_reg_8064_8191_10_10_n_0),
        .I1(delay_mem_reg_7936_8063_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7680_7807_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_32 
       (.I0(delay_mem_reg_4480_4607_10_10_n_0),
        .I1(delay_mem_reg_4352_4479_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4096_4223_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_33 
       (.I0(delay_mem_reg_4992_5119_10_10_n_0),
        .I1(delay_mem_reg_4864_4991_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4608_4735_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_34 
       (.I0(delay_mem_reg_5504_5631_10_10_n_0),
        .I1(delay_mem_reg_5376_5503_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5120_5247_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_35 
       (.I0(delay_mem_reg_6016_6143_10_10_n_0),
        .I1(delay_mem_reg_5888_6015_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5632_5759_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_36 
       (.I0(delay_mem_reg_2432_2559_10_10_n_0),
        .I1(delay_mem_reg_2304_2431_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2048_2175_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_37 
       (.I0(delay_mem_reg_2944_3071_10_10_n_0),
        .I1(delay_mem_reg_2816_2943_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2560_2687_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_38 
       (.I0(delay_mem_reg_3456_3583_10_10_n_0),
        .I1(delay_mem_reg_3328_3455_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3072_3199_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_39 
       (.I0(delay_mem_reg_3968_4095_10_10_n_0),
        .I1(delay_mem_reg_3840_3967_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3584_3711_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_40 
       (.I0(delay_mem_reg_384_511_10_10_n_0),
        .I1(delay_mem_reg_256_383_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_0_127_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_41 
       (.I0(delay_mem_reg_896_1023_10_10_n_0),
        .I1(delay_mem_reg_768_895_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_512_639_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_42 
       (.I0(delay_mem_reg_1408_1535_10_10_n_0),
        .I1(delay_mem_reg_1280_1407_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1024_1151_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_43 
       (.I0(delay_mem_reg_1920_2047_10_10_n_0),
        .I1(delay_mem_reg_1792_1919_10_10_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_10_10_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1536_1663_10_10_n_0),
        .O(\M_AXIS_TDATA[26]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_44 
       (.I0(delay_mem_reg_6528_6655_26_26_n_0),
        .I1(delay_mem_reg_6400_6527_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6144_6271_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_45 
       (.I0(delay_mem_reg_7040_7167_26_26_n_0),
        .I1(delay_mem_reg_6912_7039_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6656_6783_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_46 
       (.I0(delay_mem_reg_7552_7679_26_26_n_0),
        .I1(delay_mem_reg_7424_7551_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7168_7295_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_47 
       (.I0(delay_mem_reg_8064_8191_26_26_n_0),
        .I1(delay_mem_reg_7936_8063_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7680_7807_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_48 
       (.I0(delay_mem_reg_4480_4607_26_26_n_0),
        .I1(delay_mem_reg_4352_4479_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4096_4223_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_49 
       (.I0(delay_mem_reg_4992_5119_26_26_n_0),
        .I1(delay_mem_reg_4864_4991_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4608_4735_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_50 
       (.I0(delay_mem_reg_5504_5631_26_26_n_0),
        .I1(delay_mem_reg_5376_5503_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5120_5247_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_51 
       (.I0(delay_mem_reg_6016_6143_26_26_n_0),
        .I1(delay_mem_reg_5888_6015_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5632_5759_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_52 
       (.I0(delay_mem_reg_2432_2559_26_26_n_0),
        .I1(delay_mem_reg_2304_2431_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2048_2175_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_53 
       (.I0(delay_mem_reg_2944_3071_26_26_n_0),
        .I1(delay_mem_reg_2816_2943_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2560_2687_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_54 
       (.I0(delay_mem_reg_3456_3583_26_26_n_0),
        .I1(delay_mem_reg_3328_3455_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3072_3199_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_55 
       (.I0(delay_mem_reg_3968_4095_26_26_n_0),
        .I1(delay_mem_reg_3840_3967_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3584_3711_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_56 
       (.I0(delay_mem_reg_384_511_26_26_n_0),
        .I1(delay_mem_reg_256_383_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_0_127_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_57 
       (.I0(delay_mem_reg_896_1023_26_26_n_0),
        .I1(delay_mem_reg_768_895_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_512_639_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_58 
       (.I0(delay_mem_reg_1408_1535_26_26_n_0),
        .I1(delay_mem_reg_1280_1407_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1024_1151_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[26]_i_59 
       (.I0(delay_mem_reg_1920_2047_26_26_n_0),
        .I1(delay_mem_reg_1792_1919_26_26_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_26_26_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1536_1663_26_26_n_0),
        .O(\M_AXIS_TDATA[26]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[27]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[27]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[27]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_2 
       (.I0(\M_AXIS_TDATA_reg[27]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[27]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[27]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_28 
       (.I0(delay_mem_reg_6528_6655_11_11_n_0),
        .I1(delay_mem_reg_6400_6527_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6144_6271_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_29 
       (.I0(delay_mem_reg_7040_7167_11_11_n_0),
        .I1(delay_mem_reg_6912_7039_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6656_6783_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_3 
       (.I0(\M_AXIS_TDATA_reg[27]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[27]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[27]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_30 
       (.I0(delay_mem_reg_7552_7679_11_11_n_0),
        .I1(delay_mem_reg_7424_7551_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7168_7295_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_31 
       (.I0(delay_mem_reg_8064_8191_11_11_n_0),
        .I1(delay_mem_reg_7936_8063_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_7680_7807_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_32 
       (.I0(delay_mem_reg_4480_4607_11_11_n_0),
        .I1(delay_mem_reg_4352_4479_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4096_4223_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_33 
       (.I0(delay_mem_reg_4992_5119_11_11_n_0),
        .I1(delay_mem_reg_4864_4991_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4608_4735_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_34 
       (.I0(delay_mem_reg_5504_5631_11_11_n_0),
        .I1(delay_mem_reg_5376_5503_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5120_5247_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_35 
       (.I0(delay_mem_reg_6016_6143_11_11_n_0),
        .I1(delay_mem_reg_5888_6015_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5632_5759_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_36 
       (.I0(delay_mem_reg_2432_2559_11_11_n_0),
        .I1(delay_mem_reg_2304_2431_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2048_2175_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_37 
       (.I0(delay_mem_reg_2944_3071_11_11_n_0),
        .I1(delay_mem_reg_2816_2943_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2560_2687_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_38 
       (.I0(delay_mem_reg_3456_3583_11_11_n_0),
        .I1(delay_mem_reg_3328_3455_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3072_3199_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_39 
       (.I0(delay_mem_reg_3968_4095_11_11_n_0),
        .I1(delay_mem_reg_3840_3967_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3584_3711_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_40 
       (.I0(delay_mem_reg_384_511_11_11_n_0),
        .I1(delay_mem_reg_256_383_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_0_127_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_41 
       (.I0(delay_mem_reg_896_1023_11_11_n_0),
        .I1(delay_mem_reg_768_895_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_512_639_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_42 
       (.I0(delay_mem_reg_1408_1535_11_11_n_0),
        .I1(delay_mem_reg_1280_1407_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1024_1151_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_43 
       (.I0(delay_mem_reg_1920_2047_11_11_n_0),
        .I1(delay_mem_reg_1792_1919_11_11_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_11_11_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1536_1663_11_11_n_0),
        .O(\M_AXIS_TDATA[27]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_44 
       (.I0(delay_mem_reg_6528_6655_27_27_n_0),
        .I1(delay_mem_reg_6400_6527_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6272_6399_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6144_6271_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_45 
       (.I0(delay_mem_reg_7040_7167_27_27_n_0),
        .I1(delay_mem_reg_6912_7039_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_6784_6911_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_6656_6783_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_46 
       (.I0(delay_mem_reg_7552_7679_27_27_n_0),
        .I1(delay_mem_reg_7424_7551_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7296_7423_27_27_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_47 
       (.I0(delay_mem_reg_8064_8191_27_27_n_0),
        .I1(delay_mem_reg_7936_8063_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_7808_7935_27_27_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_48 
       (.I0(delay_mem_reg_4480_4607_27_27_n_0),
        .I1(delay_mem_reg_4352_4479_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4224_4351_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4096_4223_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_49 
       (.I0(delay_mem_reg_4992_5119_27_27_n_0),
        .I1(delay_mem_reg_4864_4991_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_4736_4863_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_4608_4735_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_50 
       (.I0(delay_mem_reg_5504_5631_27_27_n_0),
        .I1(delay_mem_reg_5376_5503_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5248_5375_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5120_5247_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_51 
       (.I0(delay_mem_reg_6016_6143_27_27_n_0),
        .I1(delay_mem_reg_5888_6015_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_5760_5887_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_5632_5759_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_52 
       (.I0(delay_mem_reg_2432_2559_27_27_n_0),
        .I1(delay_mem_reg_2304_2431_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2176_2303_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2048_2175_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_53 
       (.I0(delay_mem_reg_2944_3071_27_27_n_0),
        .I1(delay_mem_reg_2816_2943_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_2688_2815_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_2560_2687_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_54 
       (.I0(delay_mem_reg_3456_3583_27_27_n_0),
        .I1(delay_mem_reg_3328_3455_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3200_3327_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3072_3199_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_55 
       (.I0(delay_mem_reg_3968_4095_27_27_n_0),
        .I1(delay_mem_reg_3840_3967_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_3712_3839_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_3584_3711_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_56 
       (.I0(delay_mem_reg_384_511_27_27_n_0),
        .I1(delay_mem_reg_256_383_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_128_255_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_0_127_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_57 
       (.I0(delay_mem_reg_896_1023_27_27_n_0),
        .I1(delay_mem_reg_768_895_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_640_767_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_512_639_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_58 
       (.I0(delay_mem_reg_1408_1535_27_27_n_0),
        .I1(delay_mem_reg_1280_1407_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1152_1279_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1024_1151_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[27]_i_59 
       (.I0(delay_mem_reg_1920_2047_27_27_n_0),
        .I1(delay_mem_reg_1792_1919_27_27_n_0),
        .I2(\cidx_send_reg[8]_rep_n_0 ),
        .I3(delay_mem_reg_1664_1791_27_27_n_0),
        .I4(\cidx_send_reg[7]_rep__2_n_0 ),
        .I5(delay_mem_reg_1536_1663_27_27_n_0),
        .O(\M_AXIS_TDATA[27]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[28]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[28]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[28]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_2 
       (.I0(\M_AXIS_TDATA_reg[28]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[28]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[28]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_28 
       (.I0(delay_mem_reg_6528_6655_12_12_n_0),
        .I1(delay_mem_reg_6400_6527_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_29 
       (.I0(delay_mem_reg_7040_7167_12_12_n_0),
        .I1(delay_mem_reg_6912_7039_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_3 
       (.I0(\M_AXIS_TDATA_reg[28]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[28]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[28]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_30 
       (.I0(delay_mem_reg_7552_7679_12_12_n_0),
        .I1(delay_mem_reg_7424_7551_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_31 
       (.I0(delay_mem_reg_8064_8191_12_12_n_0),
        .I1(delay_mem_reg_7936_8063_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_32 
       (.I0(delay_mem_reg_4480_4607_12_12_n_0),
        .I1(delay_mem_reg_4352_4479_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_33 
       (.I0(delay_mem_reg_4992_5119_12_12_n_0),
        .I1(delay_mem_reg_4864_4991_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_34 
       (.I0(delay_mem_reg_5504_5631_12_12_n_0),
        .I1(delay_mem_reg_5376_5503_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_35 
       (.I0(delay_mem_reg_6016_6143_12_12_n_0),
        .I1(delay_mem_reg_5888_6015_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_36 
       (.I0(delay_mem_reg_2432_2559_12_12_n_0),
        .I1(delay_mem_reg_2304_2431_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_37 
       (.I0(delay_mem_reg_2944_3071_12_12_n_0),
        .I1(delay_mem_reg_2816_2943_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_38 
       (.I0(delay_mem_reg_3456_3583_12_12_n_0),
        .I1(delay_mem_reg_3328_3455_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_39 
       (.I0(delay_mem_reg_3968_4095_12_12_n_0),
        .I1(delay_mem_reg_3840_3967_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_40 
       (.I0(delay_mem_reg_384_511_12_12_n_0),
        .I1(delay_mem_reg_256_383_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_41 
       (.I0(delay_mem_reg_896_1023_12_12_n_0),
        .I1(delay_mem_reg_768_895_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_42 
       (.I0(delay_mem_reg_1408_1535_12_12_n_0),
        .I1(delay_mem_reg_1280_1407_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_43 
       (.I0(delay_mem_reg_1920_2047_12_12_n_0),
        .I1(delay_mem_reg_1792_1919_12_12_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_12_12_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_12_12_n_0),
        .O(\M_AXIS_TDATA[28]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_44 
       (.I0(delay_mem_reg_6528_6655_28_28_n_0),
        .I1(delay_mem_reg_6400_6527_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_45 
       (.I0(delay_mem_reg_7040_7167_28_28_n_0),
        .I1(delay_mem_reg_6912_7039_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_46 
       (.I0(delay_mem_reg_7552_7679_28_28_n_0),
        .I1(delay_mem_reg_7424_7551_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_47 
       (.I0(delay_mem_reg_8064_8191_28_28_n_0),
        .I1(delay_mem_reg_7936_8063_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_48 
       (.I0(delay_mem_reg_4480_4607_28_28_n_0),
        .I1(delay_mem_reg_4352_4479_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_49 
       (.I0(delay_mem_reg_4992_5119_28_28_n_0),
        .I1(delay_mem_reg_4864_4991_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_50 
       (.I0(delay_mem_reg_5504_5631_28_28_n_0),
        .I1(delay_mem_reg_5376_5503_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_51 
       (.I0(delay_mem_reg_6016_6143_28_28_n_0),
        .I1(delay_mem_reg_5888_6015_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_52 
       (.I0(delay_mem_reg_2432_2559_28_28_n_0),
        .I1(delay_mem_reg_2304_2431_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_53 
       (.I0(delay_mem_reg_2944_3071_28_28_n_0),
        .I1(delay_mem_reg_2816_2943_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_54 
       (.I0(delay_mem_reg_3456_3583_28_28_n_0),
        .I1(delay_mem_reg_3328_3455_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_55 
       (.I0(delay_mem_reg_3968_4095_28_28_n_0),
        .I1(delay_mem_reg_3840_3967_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_56 
       (.I0(delay_mem_reg_384_511_28_28_n_0),
        .I1(delay_mem_reg_256_383_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_57 
       (.I0(delay_mem_reg_896_1023_28_28_n_0),
        .I1(delay_mem_reg_768_895_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_58 
       (.I0(delay_mem_reg_1408_1535_28_28_n_0),
        .I1(delay_mem_reg_1280_1407_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[28]_i_59 
       (.I0(delay_mem_reg_1920_2047_28_28_n_0),
        .I1(delay_mem_reg_1792_1919_28_28_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_28_28_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_28_28_n_0),
        .O(\M_AXIS_TDATA[28]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[29]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[29]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[29]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_2 
       (.I0(\M_AXIS_TDATA_reg[29]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[29]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[29]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_28 
       (.I0(delay_mem_reg_6528_6655_13_13_n_0),
        .I1(delay_mem_reg_6400_6527_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_29 
       (.I0(delay_mem_reg_7040_7167_13_13_n_0),
        .I1(delay_mem_reg_6912_7039_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_3 
       (.I0(\M_AXIS_TDATA_reg[29]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[29]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[29]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_30 
       (.I0(delay_mem_reg_7552_7679_13_13_n_0),
        .I1(delay_mem_reg_7424_7551_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_31 
       (.I0(delay_mem_reg_8064_8191_13_13_n_0),
        .I1(delay_mem_reg_7936_8063_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_32 
       (.I0(delay_mem_reg_4480_4607_13_13_n_0),
        .I1(delay_mem_reg_4352_4479_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_33 
       (.I0(delay_mem_reg_4992_5119_13_13_n_0),
        .I1(delay_mem_reg_4864_4991_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_34 
       (.I0(delay_mem_reg_5504_5631_13_13_n_0),
        .I1(delay_mem_reg_5376_5503_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_35 
       (.I0(delay_mem_reg_6016_6143_13_13_n_0),
        .I1(delay_mem_reg_5888_6015_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_36 
       (.I0(delay_mem_reg_2432_2559_13_13_n_0),
        .I1(delay_mem_reg_2304_2431_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_37 
       (.I0(delay_mem_reg_2944_3071_13_13_n_0),
        .I1(delay_mem_reg_2816_2943_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_38 
       (.I0(delay_mem_reg_3456_3583_13_13_n_0),
        .I1(delay_mem_reg_3328_3455_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_39 
       (.I0(delay_mem_reg_3968_4095_13_13_n_0),
        .I1(delay_mem_reg_3840_3967_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_40 
       (.I0(delay_mem_reg_384_511_13_13_n_0),
        .I1(delay_mem_reg_256_383_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_41 
       (.I0(delay_mem_reg_896_1023_13_13_n_0),
        .I1(delay_mem_reg_768_895_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_42 
       (.I0(delay_mem_reg_1408_1535_13_13_n_0),
        .I1(delay_mem_reg_1280_1407_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_43 
       (.I0(delay_mem_reg_1920_2047_13_13_n_0),
        .I1(delay_mem_reg_1792_1919_13_13_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_13_13_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_13_13_n_0),
        .O(\M_AXIS_TDATA[29]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_44 
       (.I0(delay_mem_reg_6528_6655_29_29_n_0),
        .I1(delay_mem_reg_6400_6527_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_45 
       (.I0(delay_mem_reg_7040_7167_29_29_n_0),
        .I1(delay_mem_reg_6912_7039_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_46 
       (.I0(delay_mem_reg_7552_7679_29_29_n_0),
        .I1(delay_mem_reg_7424_7551_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_47 
       (.I0(delay_mem_reg_8064_8191_29_29_n_0),
        .I1(delay_mem_reg_7936_8063_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_48 
       (.I0(delay_mem_reg_4480_4607_29_29_n_0),
        .I1(delay_mem_reg_4352_4479_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_49 
       (.I0(delay_mem_reg_4992_5119_29_29_n_0),
        .I1(delay_mem_reg_4864_4991_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_50 
       (.I0(delay_mem_reg_5504_5631_29_29_n_0),
        .I1(delay_mem_reg_5376_5503_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_51 
       (.I0(delay_mem_reg_6016_6143_29_29_n_0),
        .I1(delay_mem_reg_5888_6015_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_52 
       (.I0(delay_mem_reg_2432_2559_29_29_n_0),
        .I1(delay_mem_reg_2304_2431_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_53 
       (.I0(delay_mem_reg_2944_3071_29_29_n_0),
        .I1(delay_mem_reg_2816_2943_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_54 
       (.I0(delay_mem_reg_3456_3583_29_29_n_0),
        .I1(delay_mem_reg_3328_3455_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_55 
       (.I0(delay_mem_reg_3968_4095_29_29_n_0),
        .I1(delay_mem_reg_3840_3967_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_56 
       (.I0(delay_mem_reg_384_511_29_29_n_0),
        .I1(delay_mem_reg_256_383_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_57 
       (.I0(delay_mem_reg_896_1023_29_29_n_0),
        .I1(delay_mem_reg_768_895_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_58 
       (.I0(delay_mem_reg_1408_1535_29_29_n_0),
        .I1(delay_mem_reg_1280_1407_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[29]_i_59 
       (.I0(delay_mem_reg_1920_2047_29_29_n_0),
        .I1(delay_mem_reg_1792_1919_29_29_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_29_29_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_29_29_n_0),
        .O(\M_AXIS_TDATA[29]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[30]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[30]_i_2_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[30]_i_3_n_0 ),
        .O(\M_AXIS_TDATA[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_2 
       (.I0(\M_AXIS_TDATA_reg[30]_i_4_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_5_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[30]_i_6_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[30]_i_7_n_0 ),
        .O(\M_AXIS_TDATA[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_28 
       (.I0(delay_mem_reg_6528_6655_14_14_n_0),
        .I1(delay_mem_reg_6400_6527_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_29 
       (.I0(delay_mem_reg_7040_7167_14_14_n_0),
        .I1(delay_mem_reg_6912_7039_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_3 
       (.I0(\M_AXIS_TDATA_reg[30]_i_8_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_9_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[30]_i_10_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[30]_i_11_n_0 ),
        .O(\M_AXIS_TDATA[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_30 
       (.I0(delay_mem_reg_7552_7679_14_14_n_0),
        .I1(delay_mem_reg_7424_7551_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_31 
       (.I0(delay_mem_reg_8064_8191_14_14_n_0),
        .I1(delay_mem_reg_7936_8063_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_32 
       (.I0(delay_mem_reg_4480_4607_14_14_n_0),
        .I1(delay_mem_reg_4352_4479_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_33 
       (.I0(delay_mem_reg_4992_5119_14_14_n_0),
        .I1(delay_mem_reg_4864_4991_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_34 
       (.I0(delay_mem_reg_5504_5631_14_14_n_0),
        .I1(delay_mem_reg_5376_5503_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_35 
       (.I0(delay_mem_reg_6016_6143_14_14_n_0),
        .I1(delay_mem_reg_5888_6015_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_36 
       (.I0(delay_mem_reg_2432_2559_14_14_n_0),
        .I1(delay_mem_reg_2304_2431_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_37 
       (.I0(delay_mem_reg_2944_3071_14_14_n_0),
        .I1(delay_mem_reg_2816_2943_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_38 
       (.I0(delay_mem_reg_3456_3583_14_14_n_0),
        .I1(delay_mem_reg_3328_3455_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_39 
       (.I0(delay_mem_reg_3968_4095_14_14_n_0),
        .I1(delay_mem_reg_3840_3967_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_40 
       (.I0(delay_mem_reg_384_511_14_14_n_0),
        .I1(delay_mem_reg_256_383_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_41 
       (.I0(delay_mem_reg_896_1023_14_14_n_0),
        .I1(delay_mem_reg_768_895_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_42 
       (.I0(delay_mem_reg_1408_1535_14_14_n_0),
        .I1(delay_mem_reg_1280_1407_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_43 
       (.I0(delay_mem_reg_1920_2047_14_14_n_0),
        .I1(delay_mem_reg_1792_1919_14_14_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_14_14_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_14_14_n_0),
        .O(\M_AXIS_TDATA[30]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_44 
       (.I0(delay_mem_reg_6528_6655_30_30_n_0),
        .I1(delay_mem_reg_6400_6527_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_45 
       (.I0(delay_mem_reg_7040_7167_30_30_n_0),
        .I1(delay_mem_reg_6912_7039_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_46 
       (.I0(delay_mem_reg_7552_7679_30_30_n_0),
        .I1(delay_mem_reg_7424_7551_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_47 
       (.I0(delay_mem_reg_8064_8191_30_30_n_0),
        .I1(delay_mem_reg_7936_8063_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_48 
       (.I0(delay_mem_reg_4480_4607_30_30_n_0),
        .I1(delay_mem_reg_4352_4479_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_49 
       (.I0(delay_mem_reg_4992_5119_30_30_n_0),
        .I1(delay_mem_reg_4864_4991_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_50 
       (.I0(delay_mem_reg_5504_5631_30_30_n_0),
        .I1(delay_mem_reg_5376_5503_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_51 
       (.I0(delay_mem_reg_6016_6143_30_30_n_0),
        .I1(delay_mem_reg_5888_6015_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_52 
       (.I0(delay_mem_reg_2432_2559_30_30_n_0),
        .I1(delay_mem_reg_2304_2431_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_53 
       (.I0(delay_mem_reg_2944_3071_30_30_n_0),
        .I1(delay_mem_reg_2816_2943_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_54 
       (.I0(delay_mem_reg_3456_3583_30_30_n_0),
        .I1(delay_mem_reg_3328_3455_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_55 
       (.I0(delay_mem_reg_3968_4095_30_30_n_0),
        .I1(delay_mem_reg_3840_3967_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_56 
       (.I0(delay_mem_reg_384_511_30_30_n_0),
        .I1(delay_mem_reg_256_383_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_57 
       (.I0(delay_mem_reg_896_1023_30_30_n_0),
        .I1(delay_mem_reg_768_895_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_58 
       (.I0(delay_mem_reg_1408_1535_30_30_n_0),
        .I1(delay_mem_reg_1280_1407_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[30]_i_59 
       (.I0(delay_mem_reg_1920_2047_30_30_n_0),
        .I1(delay_mem_reg_1792_1919_30_30_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_30_30_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_30_30_n_0),
        .O(\M_AXIS_TDATA[30]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \M_AXIS_TDATA[31]_i_1 
       (.I0(M_AXIS_TVALID_reg_0),
        .O(\M_AXIS_TDATA[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \M_AXIS_TDATA[31]_i_2 
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(\M_AXIS_TDATA[31]_i_3_n_0 ),
        .I2(M_AXIS_TLAST_reg_0),
        .I3(\M_AXIS_TDATA[31]_i_4_n_0 ),
        .O(\M_AXIS_TDATA[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_29 
       (.I0(delay_mem_reg_6528_6655_15_15_n_0),
        .I1(delay_mem_reg_6400_6527_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_3 
       (.I0(\M_AXIS_TDATA_reg[31]_i_5_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_6_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[31]_i_7_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[31]_i_8_n_0 ),
        .O(\M_AXIS_TDATA[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_30 
       (.I0(delay_mem_reg_7040_7167_15_15_n_0),
        .I1(delay_mem_reg_6912_7039_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_31 
       (.I0(delay_mem_reg_7552_7679_15_15_n_0),
        .I1(delay_mem_reg_7424_7551_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_32 
       (.I0(delay_mem_reg_8064_8191_15_15_n_0),
        .I1(delay_mem_reg_7936_8063_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_33 
       (.I0(delay_mem_reg_4480_4607_15_15_n_0),
        .I1(delay_mem_reg_4352_4479_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_34 
       (.I0(delay_mem_reg_4992_5119_15_15_n_0),
        .I1(delay_mem_reg_4864_4991_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_35 
       (.I0(delay_mem_reg_5504_5631_15_15_n_0),
        .I1(delay_mem_reg_5376_5503_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_36 
       (.I0(delay_mem_reg_6016_6143_15_15_n_0),
        .I1(delay_mem_reg_5888_6015_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_37 
       (.I0(delay_mem_reg_2432_2559_15_15_n_0),
        .I1(delay_mem_reg_2304_2431_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_38 
       (.I0(delay_mem_reg_2944_3071_15_15_n_0),
        .I1(delay_mem_reg_2816_2943_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_39 
       (.I0(delay_mem_reg_3456_3583_15_15_n_0),
        .I1(delay_mem_reg_3328_3455_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_4 
       (.I0(\M_AXIS_TDATA_reg[31]_i_9_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_10_n_0 ),
        .I2(cidx_send_reg_rep__0[12]),
        .I3(\M_AXIS_TDATA_reg[31]_i_11_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(\M_AXIS_TDATA_reg[31]_i_12_n_0 ),
        .O(\M_AXIS_TDATA[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_40 
       (.I0(delay_mem_reg_3968_4095_15_15_n_0),
        .I1(delay_mem_reg_3840_3967_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_41 
       (.I0(delay_mem_reg_384_511_15_15_n_0),
        .I1(delay_mem_reg_256_383_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_42 
       (.I0(delay_mem_reg_896_1023_15_15_n_0),
        .I1(delay_mem_reg_768_895_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_43 
       (.I0(delay_mem_reg_1408_1535_15_15_n_0),
        .I1(delay_mem_reg_1280_1407_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_44 
       (.I0(delay_mem_reg_1920_2047_15_15_n_0),
        .I1(delay_mem_reg_1792_1919_15_15_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_15_15_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_15_15_n_0),
        .O(\M_AXIS_TDATA[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_45 
       (.I0(delay_mem_reg_6528_6655_31_31_n_0),
        .I1(delay_mem_reg_6400_6527_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6272_6399_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6144_6271_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_46 
       (.I0(delay_mem_reg_7040_7167_31_31_n_0),
        .I1(delay_mem_reg_6912_7039_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_6784_6911_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_6656_6783_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_47 
       (.I0(delay_mem_reg_7552_7679_31_31_n_0),
        .I1(delay_mem_reg_7424_7551_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7296_7423_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7168_7295_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_48 
       (.I0(delay_mem_reg_8064_8191_31_31_n_0),
        .I1(delay_mem_reg_7936_8063_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_7808_7935_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_7680_7807_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_49 
       (.I0(delay_mem_reg_4480_4607_31_31_n_0),
        .I1(delay_mem_reg_4352_4479_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4224_4351_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4096_4223_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_50 
       (.I0(delay_mem_reg_4992_5119_31_31_n_0),
        .I1(delay_mem_reg_4864_4991_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_4736_4863_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_4608_4735_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_51 
       (.I0(delay_mem_reg_5504_5631_31_31_n_0),
        .I1(delay_mem_reg_5376_5503_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5248_5375_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5120_5247_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_52 
       (.I0(delay_mem_reg_6016_6143_31_31_n_0),
        .I1(delay_mem_reg_5888_6015_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_5760_5887_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_5632_5759_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_53 
       (.I0(delay_mem_reg_2432_2559_31_31_n_0),
        .I1(delay_mem_reg_2304_2431_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2176_2303_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2048_2175_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_54 
       (.I0(delay_mem_reg_2944_3071_31_31_n_0),
        .I1(delay_mem_reg_2816_2943_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_2688_2815_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_2560_2687_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_55 
       (.I0(delay_mem_reg_3456_3583_31_31_n_0),
        .I1(delay_mem_reg_3328_3455_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3200_3327_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3072_3199_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_56 
       (.I0(delay_mem_reg_3968_4095_31_31_n_0),
        .I1(delay_mem_reg_3840_3967_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_3712_3839_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_3584_3711_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_57 
       (.I0(delay_mem_reg_384_511_31_31_n_0),
        .I1(delay_mem_reg_256_383_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_128_255_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_0_127_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_58 
       (.I0(delay_mem_reg_896_1023_31_31_n_0),
        .I1(delay_mem_reg_768_895_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_640_767_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_512_639_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_59 
       (.I0(delay_mem_reg_1408_1535_31_31_n_0),
        .I1(delay_mem_reg_1280_1407_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1152_1279_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1024_1151_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \M_AXIS_TDATA[31]_i_60 
       (.I0(delay_mem_reg_1920_2047_31_31_n_0),
        .I1(delay_mem_reg_1792_1919_31_31_n_0),
        .I2(cidx_send_reg_rep__0[8]),
        .I3(delay_mem_reg_1664_1791_31_31_n_0),
        .I4(cidx_send_reg_rep__0[7]),
        .I5(delay_mem_reg_1536_1663_31_31_n_0),
        .O(\M_AXIS_TDATA[31]_i_60_n_0 ));
  FDRE \M_AXIS_TDATA_reg[16] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[16]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[0]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_10 
       (.I0(\M_AXIS_TDATA_reg[16]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_11 
       (.I0(\M_AXIS_TDATA_reg[16]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_12 
       (.I0(\M_AXIS_TDATA[16]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_13 
       (.I0(\M_AXIS_TDATA[16]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_14 
       (.I0(\M_AXIS_TDATA[16]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_15 
       (.I0(\M_AXIS_TDATA[16]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_16 
       (.I0(\M_AXIS_TDATA[16]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_17 
       (.I0(\M_AXIS_TDATA[16]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_18 
       (.I0(\M_AXIS_TDATA[16]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_19 
       (.I0(\M_AXIS_TDATA[16]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_20 
       (.I0(\M_AXIS_TDATA[16]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_21 
       (.I0(\M_AXIS_TDATA[16]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_22 
       (.I0(\M_AXIS_TDATA[16]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_23 
       (.I0(\M_AXIS_TDATA[16]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_24 
       (.I0(\M_AXIS_TDATA[16]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_25 
       (.I0(\M_AXIS_TDATA[16]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_26 
       (.I0(\M_AXIS_TDATA[16]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[16]_i_27 
       (.I0(\M_AXIS_TDATA[16]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[16]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_4 
       (.I0(\M_AXIS_TDATA_reg[16]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_5 
       (.I0(\M_AXIS_TDATA_reg[16]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_6 
       (.I0(\M_AXIS_TDATA_reg[16]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_7 
       (.I0(\M_AXIS_TDATA_reg[16]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_8 
       (.I0(\M_AXIS_TDATA_reg[16]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[16]_i_9 
       (.I0(\M_AXIS_TDATA_reg[16]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[16]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[16]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[17] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[17]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[1]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_10 
       (.I0(\M_AXIS_TDATA_reg[17]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_11 
       (.I0(\M_AXIS_TDATA_reg[17]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_12 
       (.I0(\M_AXIS_TDATA[17]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_13 
       (.I0(\M_AXIS_TDATA[17]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_14 
       (.I0(\M_AXIS_TDATA[17]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_15 
       (.I0(\M_AXIS_TDATA[17]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_16 
       (.I0(\M_AXIS_TDATA[17]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_17 
       (.I0(\M_AXIS_TDATA[17]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_18 
       (.I0(\M_AXIS_TDATA[17]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_19 
       (.I0(\M_AXIS_TDATA[17]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_20 
       (.I0(\M_AXIS_TDATA[17]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_21 
       (.I0(\M_AXIS_TDATA[17]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_22 
       (.I0(\M_AXIS_TDATA[17]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_23 
       (.I0(\M_AXIS_TDATA[17]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_24 
       (.I0(\M_AXIS_TDATA[17]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_25 
       (.I0(\M_AXIS_TDATA[17]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_26 
       (.I0(\M_AXIS_TDATA[17]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[17]_i_27 
       (.I0(\M_AXIS_TDATA[17]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[17]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_4 
       (.I0(\M_AXIS_TDATA_reg[17]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_5 
       (.I0(\M_AXIS_TDATA_reg[17]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_6 
       (.I0(\M_AXIS_TDATA_reg[17]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_7 
       (.I0(\M_AXIS_TDATA_reg[17]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_8 
       (.I0(\M_AXIS_TDATA_reg[17]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[17]_i_9 
       (.I0(\M_AXIS_TDATA_reg[17]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[17]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[17]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[18] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[18]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[2]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_10 
       (.I0(\M_AXIS_TDATA_reg[18]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_11 
       (.I0(\M_AXIS_TDATA_reg[18]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_12 
       (.I0(\M_AXIS_TDATA[18]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_13 
       (.I0(\M_AXIS_TDATA[18]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_14 
       (.I0(\M_AXIS_TDATA[18]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_15 
       (.I0(\M_AXIS_TDATA[18]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_16 
       (.I0(\M_AXIS_TDATA[18]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_17 
       (.I0(\M_AXIS_TDATA[18]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_18 
       (.I0(\M_AXIS_TDATA[18]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_19 
       (.I0(\M_AXIS_TDATA[18]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_20 
       (.I0(\M_AXIS_TDATA[18]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_21 
       (.I0(\M_AXIS_TDATA[18]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_22 
       (.I0(\M_AXIS_TDATA[18]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_23 
       (.I0(\M_AXIS_TDATA[18]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_24 
       (.I0(\M_AXIS_TDATA[18]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_25 
       (.I0(\M_AXIS_TDATA[18]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_26 
       (.I0(\M_AXIS_TDATA[18]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[18]_i_27 
       (.I0(\M_AXIS_TDATA[18]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[18]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_4 
       (.I0(\M_AXIS_TDATA_reg[18]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_5 
       (.I0(\M_AXIS_TDATA_reg[18]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_6 
       (.I0(\M_AXIS_TDATA_reg[18]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_7 
       (.I0(\M_AXIS_TDATA_reg[18]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_8 
       (.I0(\M_AXIS_TDATA_reg[18]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[18]_i_9 
       (.I0(\M_AXIS_TDATA_reg[18]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[18]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[18]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[19] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[19]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[3]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_10 
       (.I0(\M_AXIS_TDATA_reg[19]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_11 
       (.I0(\M_AXIS_TDATA_reg[19]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_12 
       (.I0(\M_AXIS_TDATA[19]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_13 
       (.I0(\M_AXIS_TDATA[19]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_14 
       (.I0(\M_AXIS_TDATA[19]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_15 
       (.I0(\M_AXIS_TDATA[19]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_16 
       (.I0(\M_AXIS_TDATA[19]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_17 
       (.I0(\M_AXIS_TDATA[19]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_18 
       (.I0(\M_AXIS_TDATA[19]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_19 
       (.I0(\M_AXIS_TDATA[19]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_20 
       (.I0(\M_AXIS_TDATA[19]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_21 
       (.I0(\M_AXIS_TDATA[19]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_22 
       (.I0(\M_AXIS_TDATA[19]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_23 
       (.I0(\M_AXIS_TDATA[19]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_24 
       (.I0(\M_AXIS_TDATA[19]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_25 
       (.I0(\M_AXIS_TDATA[19]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_26 
       (.I0(\M_AXIS_TDATA[19]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[19]_i_27 
       (.I0(\M_AXIS_TDATA[19]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[19]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_4 
       (.I0(\M_AXIS_TDATA_reg[19]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_5 
       (.I0(\M_AXIS_TDATA_reg[19]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_6 
       (.I0(\M_AXIS_TDATA_reg[19]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_7 
       (.I0(\M_AXIS_TDATA_reg[19]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_8 
       (.I0(\M_AXIS_TDATA_reg[19]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[19]_i_9 
       (.I0(\M_AXIS_TDATA_reg[19]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[19]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[19]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[20] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[20]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[4]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_10 
       (.I0(\M_AXIS_TDATA_reg[20]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_11 
       (.I0(\M_AXIS_TDATA_reg[20]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_12 
       (.I0(\M_AXIS_TDATA[20]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_13 
       (.I0(\M_AXIS_TDATA[20]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_14 
       (.I0(\M_AXIS_TDATA[20]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_15 
       (.I0(\M_AXIS_TDATA[20]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_16 
       (.I0(\M_AXIS_TDATA[20]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_17 
       (.I0(\M_AXIS_TDATA[20]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_18 
       (.I0(\M_AXIS_TDATA[20]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_19 
       (.I0(\M_AXIS_TDATA[20]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_20 
       (.I0(\M_AXIS_TDATA[20]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_21 
       (.I0(\M_AXIS_TDATA[20]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_22 
       (.I0(\M_AXIS_TDATA[20]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_23 
       (.I0(\M_AXIS_TDATA[20]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_24 
       (.I0(\M_AXIS_TDATA[20]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_25 
       (.I0(\M_AXIS_TDATA[20]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_26 
       (.I0(\M_AXIS_TDATA[20]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[20]_i_27 
       (.I0(\M_AXIS_TDATA[20]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[20]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_4 
       (.I0(\M_AXIS_TDATA_reg[20]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_5 
       (.I0(\M_AXIS_TDATA_reg[20]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_6 
       (.I0(\M_AXIS_TDATA_reg[20]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_7 
       (.I0(\M_AXIS_TDATA_reg[20]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_8 
       (.I0(\M_AXIS_TDATA_reg[20]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[20]_i_9 
       (.I0(\M_AXIS_TDATA_reg[20]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[20]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[20]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[21] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[21]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[5]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_10 
       (.I0(\M_AXIS_TDATA_reg[21]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_11 
       (.I0(\M_AXIS_TDATA_reg[21]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_12 
       (.I0(\M_AXIS_TDATA[21]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_13 
       (.I0(\M_AXIS_TDATA[21]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_14 
       (.I0(\M_AXIS_TDATA[21]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_15 
       (.I0(\M_AXIS_TDATA[21]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_16 
       (.I0(\M_AXIS_TDATA[21]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_17 
       (.I0(\M_AXIS_TDATA[21]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_18 
       (.I0(\M_AXIS_TDATA[21]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_19 
       (.I0(\M_AXIS_TDATA[21]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_20 
       (.I0(\M_AXIS_TDATA[21]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_21 
       (.I0(\M_AXIS_TDATA[21]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_22 
       (.I0(\M_AXIS_TDATA[21]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_23 
       (.I0(\M_AXIS_TDATA[21]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_24 
       (.I0(\M_AXIS_TDATA[21]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_25 
       (.I0(\M_AXIS_TDATA[21]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_26 
       (.I0(\M_AXIS_TDATA[21]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[21]_i_27 
       (.I0(\M_AXIS_TDATA[21]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[21]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_4 
       (.I0(\M_AXIS_TDATA_reg[21]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_5 
       (.I0(\M_AXIS_TDATA_reg[21]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_6 
       (.I0(\M_AXIS_TDATA_reg[21]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_7 
       (.I0(\M_AXIS_TDATA_reg[21]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_8 
       (.I0(\M_AXIS_TDATA_reg[21]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[21]_i_9 
       (.I0(\M_AXIS_TDATA_reg[21]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[21]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[21]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[22] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[22]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[6]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_10 
       (.I0(\M_AXIS_TDATA_reg[22]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_11 
       (.I0(\M_AXIS_TDATA_reg[22]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_12 
       (.I0(\M_AXIS_TDATA[22]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_13 
       (.I0(\M_AXIS_TDATA[22]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_14 
       (.I0(\M_AXIS_TDATA[22]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_15 
       (.I0(\M_AXIS_TDATA[22]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_16 
       (.I0(\M_AXIS_TDATA[22]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_17 
       (.I0(\M_AXIS_TDATA[22]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_18 
       (.I0(\M_AXIS_TDATA[22]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_19 
       (.I0(\M_AXIS_TDATA[22]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_20 
       (.I0(\M_AXIS_TDATA[22]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_21 
       (.I0(\M_AXIS_TDATA[22]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_22 
       (.I0(\M_AXIS_TDATA[22]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_23 
       (.I0(\M_AXIS_TDATA[22]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_24 
       (.I0(\M_AXIS_TDATA[22]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_25 
       (.I0(\M_AXIS_TDATA[22]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_26 
       (.I0(\M_AXIS_TDATA[22]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[22]_i_27 
       (.I0(\M_AXIS_TDATA[22]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[22]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_4 
       (.I0(\M_AXIS_TDATA_reg[22]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_5 
       (.I0(\M_AXIS_TDATA_reg[22]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_6 
       (.I0(\M_AXIS_TDATA_reg[22]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_7 
       (.I0(\M_AXIS_TDATA_reg[22]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_8 
       (.I0(\M_AXIS_TDATA_reg[22]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[22]_i_9 
       (.I0(\M_AXIS_TDATA_reg[22]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[22]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[22]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[23] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[23]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[7]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_10 
       (.I0(\M_AXIS_TDATA_reg[23]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_11 
       (.I0(\M_AXIS_TDATA_reg[23]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_12 
       (.I0(\M_AXIS_TDATA[23]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_12_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_13 
       (.I0(\M_AXIS_TDATA[23]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_13_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_14 
       (.I0(\M_AXIS_TDATA[23]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_14_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_15 
       (.I0(\M_AXIS_TDATA[23]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_15_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_16 
       (.I0(\M_AXIS_TDATA[23]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_16_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_17 
       (.I0(\M_AXIS_TDATA[23]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_17_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_18 
       (.I0(\M_AXIS_TDATA[23]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_18_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_19 
       (.I0(\M_AXIS_TDATA[23]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_19_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_20 
       (.I0(\M_AXIS_TDATA[23]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_20_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_21 
       (.I0(\M_AXIS_TDATA[23]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_21_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_22 
       (.I0(\M_AXIS_TDATA[23]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_22_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_23 
       (.I0(\M_AXIS_TDATA[23]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_23_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_24 
       (.I0(\M_AXIS_TDATA[23]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_24_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_25 
       (.I0(\M_AXIS_TDATA[23]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_25_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_26 
       (.I0(\M_AXIS_TDATA[23]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_26_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF7 \M_AXIS_TDATA_reg[23]_i_27 
       (.I0(\M_AXIS_TDATA[23]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[23]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_27_n_0 ),
        .S(\cidx_send_reg[9]_rep_n_0 ));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_4 
       (.I0(\M_AXIS_TDATA_reg[23]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_5 
       (.I0(\M_AXIS_TDATA_reg[23]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_6 
       (.I0(\M_AXIS_TDATA_reg[23]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_7 
       (.I0(\M_AXIS_TDATA_reg[23]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_8 
       (.I0(\M_AXIS_TDATA_reg[23]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[23]_i_9 
       (.I0(\M_AXIS_TDATA_reg[23]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[23]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[23]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[24] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[24]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[8]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_10 
       (.I0(\M_AXIS_TDATA_reg[24]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_11 
       (.I0(\M_AXIS_TDATA_reg[24]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_12 
       (.I0(\M_AXIS_TDATA[24]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_13 
       (.I0(\M_AXIS_TDATA[24]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_14 
       (.I0(\M_AXIS_TDATA[24]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_15 
       (.I0(\M_AXIS_TDATA[24]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_16 
       (.I0(\M_AXIS_TDATA[24]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_17 
       (.I0(\M_AXIS_TDATA[24]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_18 
       (.I0(\M_AXIS_TDATA[24]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_19 
       (.I0(\M_AXIS_TDATA[24]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_20 
       (.I0(\M_AXIS_TDATA[24]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_21 
       (.I0(\M_AXIS_TDATA[24]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_22 
       (.I0(\M_AXIS_TDATA[24]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_23 
       (.I0(\M_AXIS_TDATA[24]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_24 
       (.I0(\M_AXIS_TDATA[24]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_25 
       (.I0(\M_AXIS_TDATA[24]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_26 
       (.I0(\M_AXIS_TDATA[24]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[24]_i_27 
       (.I0(\M_AXIS_TDATA[24]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[24]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_4 
       (.I0(\M_AXIS_TDATA_reg[24]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_5 
       (.I0(\M_AXIS_TDATA_reg[24]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_6 
       (.I0(\M_AXIS_TDATA_reg[24]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_7 
       (.I0(\M_AXIS_TDATA_reg[24]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_8 
       (.I0(\M_AXIS_TDATA_reg[24]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[24]_i_9 
       (.I0(\M_AXIS_TDATA_reg[24]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[24]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[24]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[25] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[25]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[9]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_10 
       (.I0(\M_AXIS_TDATA_reg[25]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_11 
       (.I0(\M_AXIS_TDATA_reg[25]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_12 
       (.I0(\M_AXIS_TDATA[25]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_13 
       (.I0(\M_AXIS_TDATA[25]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_14 
       (.I0(\M_AXIS_TDATA[25]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_15 
       (.I0(\M_AXIS_TDATA[25]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_16 
       (.I0(\M_AXIS_TDATA[25]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_17 
       (.I0(\M_AXIS_TDATA[25]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_18 
       (.I0(\M_AXIS_TDATA[25]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_19 
       (.I0(\M_AXIS_TDATA[25]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_20 
       (.I0(\M_AXIS_TDATA[25]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_21 
       (.I0(\M_AXIS_TDATA[25]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_22 
       (.I0(\M_AXIS_TDATA[25]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_23 
       (.I0(\M_AXIS_TDATA[25]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_24 
       (.I0(\M_AXIS_TDATA[25]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_25 
       (.I0(\M_AXIS_TDATA[25]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_26 
       (.I0(\M_AXIS_TDATA[25]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[25]_i_27 
       (.I0(\M_AXIS_TDATA[25]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[25]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_4 
       (.I0(\M_AXIS_TDATA_reg[25]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_5 
       (.I0(\M_AXIS_TDATA_reg[25]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_6 
       (.I0(\M_AXIS_TDATA_reg[25]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_7 
       (.I0(\M_AXIS_TDATA_reg[25]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_8 
       (.I0(\M_AXIS_TDATA_reg[25]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[25]_i_9 
       (.I0(\M_AXIS_TDATA_reg[25]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[25]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[25]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[26] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[26]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[10]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_10 
       (.I0(\M_AXIS_TDATA_reg[26]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_11 
       (.I0(\M_AXIS_TDATA_reg[26]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_12 
       (.I0(\M_AXIS_TDATA[26]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_13 
       (.I0(\M_AXIS_TDATA[26]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_14 
       (.I0(\M_AXIS_TDATA[26]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_15 
       (.I0(\M_AXIS_TDATA[26]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_16 
       (.I0(\M_AXIS_TDATA[26]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_17 
       (.I0(\M_AXIS_TDATA[26]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_18 
       (.I0(\M_AXIS_TDATA[26]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_19 
       (.I0(\M_AXIS_TDATA[26]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_20 
       (.I0(\M_AXIS_TDATA[26]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_21 
       (.I0(\M_AXIS_TDATA[26]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_22 
       (.I0(\M_AXIS_TDATA[26]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_23 
       (.I0(\M_AXIS_TDATA[26]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_24 
       (.I0(\M_AXIS_TDATA[26]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_25 
       (.I0(\M_AXIS_TDATA[26]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_26 
       (.I0(\M_AXIS_TDATA[26]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[26]_i_27 
       (.I0(\M_AXIS_TDATA[26]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[26]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_4 
       (.I0(\M_AXIS_TDATA_reg[26]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_5 
       (.I0(\M_AXIS_TDATA_reg[26]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_6 
       (.I0(\M_AXIS_TDATA_reg[26]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_7 
       (.I0(\M_AXIS_TDATA_reg[26]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_8 
       (.I0(\M_AXIS_TDATA_reg[26]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[26]_i_9 
       (.I0(\M_AXIS_TDATA_reg[26]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[26]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[26]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[27] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[27]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[11]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_10 
       (.I0(\M_AXIS_TDATA_reg[27]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_11 
       (.I0(\M_AXIS_TDATA_reg[27]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_12 
       (.I0(\M_AXIS_TDATA[27]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_13 
       (.I0(\M_AXIS_TDATA[27]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_14 
       (.I0(\M_AXIS_TDATA[27]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_15 
       (.I0(\M_AXIS_TDATA[27]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_16 
       (.I0(\M_AXIS_TDATA[27]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_17 
       (.I0(\M_AXIS_TDATA[27]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_18 
       (.I0(\M_AXIS_TDATA[27]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_19 
       (.I0(\M_AXIS_TDATA[27]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_20 
       (.I0(\M_AXIS_TDATA[27]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_21 
       (.I0(\M_AXIS_TDATA[27]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_22 
       (.I0(\M_AXIS_TDATA[27]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_23 
       (.I0(\M_AXIS_TDATA[27]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_24 
       (.I0(\M_AXIS_TDATA[27]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_25 
       (.I0(\M_AXIS_TDATA[27]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_26 
       (.I0(\M_AXIS_TDATA[27]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[27]_i_27 
       (.I0(\M_AXIS_TDATA[27]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[27]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_4 
       (.I0(\M_AXIS_TDATA_reg[27]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_5 
       (.I0(\M_AXIS_TDATA_reg[27]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_6 
       (.I0(\M_AXIS_TDATA_reg[27]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_7 
       (.I0(\M_AXIS_TDATA_reg[27]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_8 
       (.I0(\M_AXIS_TDATA_reg[27]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[27]_i_9 
       (.I0(\M_AXIS_TDATA_reg[27]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[27]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[27]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[28] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[28]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[12]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_10 
       (.I0(\M_AXIS_TDATA_reg[28]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_11 
       (.I0(\M_AXIS_TDATA_reg[28]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_12 
       (.I0(\M_AXIS_TDATA[28]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_13 
       (.I0(\M_AXIS_TDATA[28]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_14 
       (.I0(\M_AXIS_TDATA[28]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_15 
       (.I0(\M_AXIS_TDATA[28]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_16 
       (.I0(\M_AXIS_TDATA[28]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_17 
       (.I0(\M_AXIS_TDATA[28]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_18 
       (.I0(\M_AXIS_TDATA[28]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_19 
       (.I0(\M_AXIS_TDATA[28]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_20 
       (.I0(\M_AXIS_TDATA[28]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_21 
       (.I0(\M_AXIS_TDATA[28]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_22 
       (.I0(\M_AXIS_TDATA[28]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_23 
       (.I0(\M_AXIS_TDATA[28]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_24 
       (.I0(\M_AXIS_TDATA[28]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_25 
       (.I0(\M_AXIS_TDATA[28]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_26 
       (.I0(\M_AXIS_TDATA[28]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[28]_i_27 
       (.I0(\M_AXIS_TDATA[28]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[28]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_4 
       (.I0(\M_AXIS_TDATA_reg[28]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_5 
       (.I0(\M_AXIS_TDATA_reg[28]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_6 
       (.I0(\M_AXIS_TDATA_reg[28]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_7 
       (.I0(\M_AXIS_TDATA_reg[28]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_8 
       (.I0(\M_AXIS_TDATA_reg[28]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[28]_i_9 
       (.I0(\M_AXIS_TDATA_reg[28]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[28]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[28]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[29] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[29]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[13]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_10 
       (.I0(\M_AXIS_TDATA_reg[29]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_11 
       (.I0(\M_AXIS_TDATA_reg[29]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_12 
       (.I0(\M_AXIS_TDATA[29]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_13 
       (.I0(\M_AXIS_TDATA[29]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_14 
       (.I0(\M_AXIS_TDATA[29]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_15 
       (.I0(\M_AXIS_TDATA[29]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_16 
       (.I0(\M_AXIS_TDATA[29]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_17 
       (.I0(\M_AXIS_TDATA[29]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_18 
       (.I0(\M_AXIS_TDATA[29]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_19 
       (.I0(\M_AXIS_TDATA[29]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_20 
       (.I0(\M_AXIS_TDATA[29]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_21 
       (.I0(\M_AXIS_TDATA[29]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_22 
       (.I0(\M_AXIS_TDATA[29]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_23 
       (.I0(\M_AXIS_TDATA[29]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_24 
       (.I0(\M_AXIS_TDATA[29]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_25 
       (.I0(\M_AXIS_TDATA[29]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_26 
       (.I0(\M_AXIS_TDATA[29]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[29]_i_27 
       (.I0(\M_AXIS_TDATA[29]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[29]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_4 
       (.I0(\M_AXIS_TDATA_reg[29]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_5 
       (.I0(\M_AXIS_TDATA_reg[29]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_6 
       (.I0(\M_AXIS_TDATA_reg[29]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_7 
       (.I0(\M_AXIS_TDATA_reg[29]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_8 
       (.I0(\M_AXIS_TDATA_reg[29]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[29]_i_9 
       (.I0(\M_AXIS_TDATA_reg[29]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[29]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[29]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[30] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[30]_i_1_n_0 ),
        .Q(M_AXIS_TDATA[14]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_10 
       (.I0(\M_AXIS_TDATA_reg[30]_i_24_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_25_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_11 
       (.I0(\M_AXIS_TDATA_reg[30]_i_26_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_27_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_12 
       (.I0(\M_AXIS_TDATA[30]_i_28_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_29_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_13 
       (.I0(\M_AXIS_TDATA[30]_i_30_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_31_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_14 
       (.I0(\M_AXIS_TDATA[30]_i_32_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_33_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_15 
       (.I0(\M_AXIS_TDATA[30]_i_34_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_35_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_16 
       (.I0(\M_AXIS_TDATA[30]_i_36_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_37_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_17 
       (.I0(\M_AXIS_TDATA[30]_i_38_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_39_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_18 
       (.I0(\M_AXIS_TDATA[30]_i_40_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_41_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_19 
       (.I0(\M_AXIS_TDATA[30]_i_42_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_43_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_20 
       (.I0(\M_AXIS_TDATA[30]_i_44_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_45_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_21 
       (.I0(\M_AXIS_TDATA[30]_i_46_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_47_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_22 
       (.I0(\M_AXIS_TDATA[30]_i_48_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_49_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_23 
       (.I0(\M_AXIS_TDATA[30]_i_50_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_51_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_24 
       (.I0(\M_AXIS_TDATA[30]_i_52_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_53_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_25 
       (.I0(\M_AXIS_TDATA[30]_i_54_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_55_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_26 
       (.I0(\M_AXIS_TDATA[30]_i_56_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_57_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[30]_i_27 
       (.I0(\M_AXIS_TDATA[30]_i_58_n_0 ),
        .I1(\M_AXIS_TDATA[30]_i_59_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_4 
       (.I0(\M_AXIS_TDATA_reg[30]_i_12_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_13_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_4_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_5 
       (.I0(\M_AXIS_TDATA_reg[30]_i_14_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_15_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_6 
       (.I0(\M_AXIS_TDATA_reg[30]_i_16_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_17_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_7 
       (.I0(\M_AXIS_TDATA_reg[30]_i_18_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_19_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_8 
       (.I0(\M_AXIS_TDATA_reg[30]_i_20_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_21_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[30]_i_9 
       (.I0(\M_AXIS_TDATA_reg[30]_i_22_n_0 ),
        .I1(\M_AXIS_TDATA_reg[30]_i_23_n_0 ),
        .O(\M_AXIS_TDATA_reg[30]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  FDRE \M_AXIS_TDATA_reg[31] 
       (.C(ACLK),
        .CE(\M_AXIS_TDATA[31]_i_1_n_0 ),
        .D(\M_AXIS_TDATA[31]_i_2_n_0 ),
        .Q(M_AXIS_TDATA[15]),
        .R(p_1_out0));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_10 
       (.I0(\M_AXIS_TDATA_reg[31]_i_23_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_24_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_10_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_11 
       (.I0(\M_AXIS_TDATA_reg[31]_i_25_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_26_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_11_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_12 
       (.I0(\M_AXIS_TDATA_reg[31]_i_27_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_28_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_12_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_13 
       (.I0(\M_AXIS_TDATA[31]_i_29_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_30_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_13_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_14 
       (.I0(\M_AXIS_TDATA[31]_i_31_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_32_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_14_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_15 
       (.I0(\M_AXIS_TDATA[31]_i_33_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_34_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_15_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_16 
       (.I0(\M_AXIS_TDATA[31]_i_35_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_36_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_16_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_17 
       (.I0(\M_AXIS_TDATA[31]_i_37_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_38_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_17_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_18 
       (.I0(\M_AXIS_TDATA[31]_i_39_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_40_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_18_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_19 
       (.I0(\M_AXIS_TDATA[31]_i_41_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_42_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_19_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_20 
       (.I0(\M_AXIS_TDATA[31]_i_43_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_44_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_20_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_21 
       (.I0(\M_AXIS_TDATA[31]_i_45_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_46_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_21_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_22 
       (.I0(\M_AXIS_TDATA[31]_i_47_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_48_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_22_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_23 
       (.I0(\M_AXIS_TDATA[31]_i_49_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_50_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_23_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_24 
       (.I0(\M_AXIS_TDATA[31]_i_51_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_52_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_24_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_25 
       (.I0(\M_AXIS_TDATA[31]_i_53_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_54_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_25_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_26 
       (.I0(\M_AXIS_TDATA[31]_i_55_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_56_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_26_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_27 
       (.I0(\M_AXIS_TDATA[31]_i_57_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_58_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_27_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF7 \M_AXIS_TDATA_reg[31]_i_28 
       (.I0(\M_AXIS_TDATA[31]_i_59_n_0 ),
        .I1(\M_AXIS_TDATA[31]_i_60_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_28_n_0 ),
        .S(cidx_send_reg_rep__0[9]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_5 
       (.I0(\M_AXIS_TDATA_reg[31]_i_13_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_14_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_5_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_6 
       (.I0(\M_AXIS_TDATA_reg[31]_i_15_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_16_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_6_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_7 
       (.I0(\M_AXIS_TDATA_reg[31]_i_17_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_18_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_7_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_8 
       (.I0(\M_AXIS_TDATA_reg[31]_i_19_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_20_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_8_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  MUXF8 \M_AXIS_TDATA_reg[31]_i_9 
       (.I0(\M_AXIS_TDATA_reg[31]_i_21_n_0 ),
        .I1(\M_AXIS_TDATA_reg[31]_i_22_n_0 ),
        .O(\M_AXIS_TDATA_reg[31]_i_9_n_0 ),
        .S(cidx_send_reg_rep__0[10]));
  LUT2 #(
    .INIT(4'h9)) 
    M_AXIS_TLAST_i_1
       (.I0(M_AXIS_TVALID_reg_0),
        .I1(M_AXIS_TLAST_reg_0),
        .O(M_AXIS_TLAST_i_1_n_0));
  FDSE M_AXIS_TLAST_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(M_AXIS_TLAST_i_1_n_0),
        .Q(M_AXIS_TLAST_reg_0),
        .S(p_1_out0));
  LUT1 #(
    .INIT(2'h1)) 
    M_AXIS_TVALID_i_1
       (.I0(ARESETN),
        .O(p_1_out0));
  LUT2 #(
    .INIT(4'h7)) 
    M_AXIS_TVALID_i_2
       (.I0(M_AXIS_TREADY),
        .I1(M_AXIS_TVALID_reg_0),
        .O(M_AXIS_TVALID_i_2_n_0));
  FDRE M_AXIS_TVALID_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(M_AXIS_TVALID_i_2_n_0),
        .Q(M_AXIS_TVALID_reg_0),
        .R(p_1_out0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    S_AXIS_TREADY_i_1
       (.I0(S_AXIS_TREADY),
        .O(S_AXIS_TREADY_i_1_n_0));
  FDRE S_AXIS_TREADY_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(S_AXIS_TREADY_i_1_n_0),
        .Q(S_AXIS_TREADY),
        .R(p_1_out0));
  CARRY4 cidx_receive0_carry
       (.CI(1'b0),
        .CO({cidx_receive0_carry_n_0,cidx_receive0_carry_n_1,cidx_receive0_carry_n_2,cidx_receive0_carry_n_3}),
        .CYINIT(\cidx_receive_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({cidx_receive0_carry_n_4,cidx_receive0_carry_n_5,cidx_receive0_carry_n_6,cidx_receive0_carry_n_7}),
        .S({\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] }));
  CARRY4 cidx_receive0_carry__0
       (.CI(cidx_receive0_carry_n_0),
        .CO({cidx_receive0_carry__0_n_0,cidx_receive0_carry__0_n_1,cidx_receive0_carry__0_n_2,cidx_receive0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({cidx_receive0_carry__0_n_4,cidx_receive0_carry__0_n_5,cidx_receive0_carry__0_n_6,cidx_receive0_carry__0_n_7}),
        .S({\cidx_receive_reg_n_0_[8] ,\cidx_receive_reg_n_0_[7] ,\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] }));
  CARRY4 cidx_receive0_carry__1
       (.CI(cidx_receive0_carry__0_n_0),
        .CO({cidx_receive0_carry__1_n_0,cidx_receive0_carry__1_n_1,cidx_receive0_carry__1_n_2,cidx_receive0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({cidx_receive0_carry__1_n_4,cidx_receive0_carry__1_n_5,cidx_receive0_carry__1_n_6,cidx_receive0_carry__1_n_7}),
        .S({\cidx_receive_reg_n_0_[12] ,\cidx_receive_reg_n_0_[11] ,\cidx_receive_reg_n_0_[10] ,\cidx_receive_reg_n_0_[9] }));
  CARRY4 cidx_receive0_carry__2
       (.CI(cidx_receive0_carry__1_n_0),
        .CO(NLW_cidx_receive0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cidx_receive0_carry__2_O_UNCONNECTED[3:1],cidx_receive0_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\cidx_receive_reg_n_0_[13] }));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cidx_receive[0]_i_1 
       (.I0(\cidx_receive[13]_i_3_n_0 ),
        .I1(\cidx_receive_reg_n_0_[0] ),
        .O(\cidx_receive[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[10]_i_1 
       (.I0(cidx_receive0_carry__1_n_6),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[11]_i_1 
       (.I0(cidx_receive0_carry__1_n_5),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[12]_i_1 
       (.I0(cidx_receive0_carry__1_n_4),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \cidx_receive[13]_i_1 
       (.I0(S_AXIS_TREADY),
        .I1(S_AXIS_TVALID),
        .I2(idx_ctrl),
        .O(\cidx_receive[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[13]_i_2 
       (.I0(cidx_receive0_carry__2_n_7),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[13]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \cidx_receive[13]_i_3 
       (.I0(\cidx_receive[13]_i_4_n_0 ),
        .I1(\cidx_receive[13]_i_5_n_0 ),
        .I2(\cidx_receive_reg_n_0_[6] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[4] ),
        .I5(\cidx_receive_reg_n_0_[5] ),
        .O(\cidx_receive[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cidx_receive[13]_i_4 
       (.I0(\cidx_receive_reg_n_0_[0] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(\cidx_receive_reg_n_0_[8] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(\cidx_receive[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \cidx_receive[13]_i_5 
       (.I0(\cidx_receive_reg_n_0_[2] ),
        .I1(\cidx_receive_reg_n_0_[3] ),
        .I2(\cidx_receive_reg_n_0_[1] ),
        .I3(\cidx_receive_reg_n_0_[13] ),
        .O(\cidx_receive[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[1]_i_1 
       (.I0(cidx_receive0_carry_n_7),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[2]_i_1 
       (.I0(cidx_receive0_carry_n_6),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[3]_i_1 
       (.I0(cidx_receive0_carry_n_5),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[4]_i_1 
       (.I0(cidx_receive0_carry_n_4),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[5]_i_1 
       (.I0(cidx_receive0_carry__0_n_7),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[6]_i_1 
       (.I0(cidx_receive0_carry__0_n_6),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[7]_i_1 
       (.I0(cidx_receive0_carry__0_n_5),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[8]_i_1 
       (.I0(cidx_receive0_carry__0_n_4),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_receive[9]_i_1 
       (.I0(cidx_receive0_carry__1_n_7),
        .I1(\cidx_receive[13]_i_3_n_0 ),
        .O(cidx_receive[9]));
  FDRE \cidx_receive_reg[0] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(\cidx_receive[0]_i_1_n_0 ),
        .Q(\cidx_receive_reg_n_0_[0] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[10] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[10]),
        .Q(\cidx_receive_reg_n_0_[10] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[11] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[11]),
        .Q(\cidx_receive_reg_n_0_[11] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[12] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[12]),
        .Q(\cidx_receive_reg_n_0_[12] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[13] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[13]),
        .Q(\cidx_receive_reg_n_0_[13] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[1] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[1]),
        .Q(\cidx_receive_reg_n_0_[1] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[2] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[2]),
        .Q(\cidx_receive_reg_n_0_[2] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[3] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[3]),
        .Q(\cidx_receive_reg_n_0_[3] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[4] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[4]),
        .Q(\cidx_receive_reg_n_0_[4] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[5] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[5]),
        .Q(\cidx_receive_reg_n_0_[5] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[6] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[6]),
        .Q(\cidx_receive_reg_n_0_[6] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[7] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[7]),
        .Q(\cidx_receive_reg_n_0_[7] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[8] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[8]),
        .Q(\cidx_receive_reg_n_0_[8] ),
        .R(p_1_out0));
  FDRE \cidx_receive_reg[9] 
       (.C(ACLK),
        .CE(\cidx_receive[13]_i_1_n_0 ),
        .D(cidx_receive[9]),
        .Q(\cidx_receive_reg_n_0_[9] ),
        .R(p_1_out0));
  CARRY4 cidx_send0_carry
       (.CI(1'b0),
        .CO({cidx_send0_carry_n_0,cidx_send0_carry_n_1,cidx_send0_carry_n_2,cidx_send0_carry_n_3}),
        .CYINIT(cidx_send[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(cidx_send[4:1]));
  CARRY4 cidx_send0_carry__0
       (.CI(cidx_send0_carry_n_0),
        .CO({cidx_send0_carry__0_n_0,cidx_send0_carry__0_n_1,cidx_send0_carry__0_n_2,cidx_send0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\cidx_send_reg[8]_rep__0_n_0 ,\cidx_send_reg[7]_rep_n_0 ,cidx_send[6:5]}));
  CARRY4 cidx_send0_carry__1
       (.CI(cidx_send0_carry__0_n_0),
        .CO({cidx_send0_carry__1_n_0,cidx_send0_carry__1_n_1,cidx_send0_carry__1_n_2,cidx_send0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(cidx_send_reg_rep__0[12:9]));
  CARRY4 cidx_send0_carry__2
       (.CI(cidx_send0_carry__1_n_0),
        .CO(NLW_cidx_send0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cidx_send0_carry__2_O_UNCONNECTED[3:1],data0[13]}),
        .S({1'b0,1'b0,1'b0,cidx_send[13]}));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cidx_send[0]_i_1 
       (.I0(\cidx_send[13]_i_3_n_0 ),
        .I1(cidx_send[0]),
        .O(\cidx_send[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[10]_i_1 
       (.I0(data0[10]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[11]_i_1 
       (.I0(data0[11]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[12]_i_1 
       (.I0(data0[12]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[12]));
  LUT3 #(
    .INIT(8'h08)) 
    \cidx_send[13]_i_1 
       (.I0(S_AXIS_TREADY),
        .I1(S_AXIS_TVALID),
        .I2(idx_ctrl),
        .O(\cidx_send[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[13]_i_2 
       (.I0(data0[13]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send__0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \cidx_send[13]_i_3 
       (.I0(\cidx_send[13]_i_4_n_0 ),
        .I1(\cidx_send[13]_i_5_n_0 ),
        .I2(cidx_send[6]),
        .I3(\cidx_send_reg[7]_rep_n_0 ),
        .I4(cidx_send[4]),
        .I5(cidx_send[5]),
        .O(\cidx_send[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cidx_send[13]_i_4 
       (.I0(cidx_send[0]),
        .I1(cidx_send_reg_rep__0[12]),
        .I2(cidx_send_reg_rep__0[9]),
        .I3(\cidx_send_reg[8]_rep__0_n_0 ),
        .I4(cidx_send_reg_rep__0[11]),
        .I5(cidx_send_reg_rep__0[10]),
        .O(\cidx_send[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \cidx_send[13]_i_5 
       (.I0(cidx_send[2]),
        .I1(cidx_send[3]),
        .I2(cidx_send[1]),
        .I3(cidx_send[13]),
        .O(\cidx_send[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[1]_i_1 
       (.I0(data0[1]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[2]_i_1 
       (.I0(data0[2]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[3]_i_1 
       (.I0(data0[3]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[4]_i_1 
       (.I0(data0[4]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[5]_i_1 
       (.I0(data0[5]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[6]_i_1 
       (.I0(data0[6]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[7]_i_1 
       (.I0(data0[7]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[7]_rep_i_1 
       (.I0(data0[7]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[7]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[7]_rep_i_1__0 
       (.I0(data0[7]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[7]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[7]_rep_i_1__1 
       (.I0(data0[7]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[7]_rep_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[7]_rep_i_1__2 
       (.I0(data0[7]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[7]_rep_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[8]_i_1 
       (.I0(data0[8]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[8]_rep_i_1 
       (.I0(data0[8]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[8]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[8]_rep_i_1__0 
       (.I0(data0[8]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[8]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[8]_rep_i_1__1 
       (.I0(data0[8]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[8]_rep_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[8]_rep_i_1__2 
       (.I0(data0[8]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[8]_rep_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[9]_i_1 
       (.I0(data0[9]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(cidx_send_0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \cidx_send[9]_rep_i_1 
       (.I0(data0[9]),
        .I1(\cidx_send[13]_i_3_n_0 ),
        .O(\cidx_send[9]_rep_i_1_n_0 ));
  FDRE \cidx_send_reg[0] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[0]_i_1_n_0 ),
        .Q(cidx_send[0]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[10] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[10]),
        .Q(cidx_send_reg_rep__0[10]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[11] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[11]),
        .Q(cidx_send_reg_rep__0[11]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[12] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[12]),
        .Q(cidx_send_reg_rep__0[12]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[13] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send__0),
        .Q(cidx_send[13]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[1] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[1]),
        .Q(cidx_send[1]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[2] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[2]),
        .Q(cidx_send[2]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[3] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[3]),
        .Q(cidx_send[3]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[4] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[4]),
        .Q(cidx_send[4]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[5] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[5]),
        .Q(cidx_send[5]),
        .R(p_1_out0));
  FDRE \cidx_send_reg[6] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[6]),
        .Q(cidx_send[6]),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[7]" *) 
  FDRE \cidx_send_reg[7] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[7]),
        .Q(cidx_send_reg_rep__0[7]),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[7]" *) 
  FDRE \cidx_send_reg[7]_rep 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[7]_rep_i_1_n_0 ),
        .Q(\cidx_send_reg[7]_rep_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[7]" *) 
  FDRE \cidx_send_reg[7]_rep__0 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[7]_rep_i_1__0_n_0 ),
        .Q(\cidx_send_reg[7]_rep__0_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[7]" *) 
  FDRE \cidx_send_reg[7]_rep__1 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[7]_rep_i_1__1_n_0 ),
        .Q(\cidx_send_reg[7]_rep__1_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[7]" *) 
  FDRE \cidx_send_reg[7]_rep__2 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[7]_rep_i_1__2_n_0 ),
        .Q(\cidx_send_reg[7]_rep__2_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[8]" *) 
  FDRE \cidx_send_reg[8] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[8]),
        .Q(cidx_send_reg_rep__0[8]),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[8]" *) 
  FDRE \cidx_send_reg[8]_rep 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[8]_rep_i_1_n_0 ),
        .Q(\cidx_send_reg[8]_rep_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[8]" *) 
  FDRE \cidx_send_reg[8]_rep__0 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[8]_rep_i_1__0_n_0 ),
        .Q(\cidx_send_reg[8]_rep__0_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[8]" *) 
  FDRE \cidx_send_reg[8]_rep__1 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[8]_rep_i_1__1_n_0 ),
        .Q(\cidx_send_reg[8]_rep__1_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[8]" *) 
  FDRE \cidx_send_reg[8]_rep__2 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[8]_rep_i_1__2_n_0 ),
        .Q(\cidx_send_reg[8]_rep__2_n_0 ),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[9]" *) 
  FDRE \cidx_send_reg[9] 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(cidx_send_0[9]),
        .Q(cidx_send_reg_rep__0[9]),
        .R(p_1_out0));
  (* ORIG_CELL_NAME = "cidx_send_reg[9]" *) 
  FDRE \cidx_send_reg[9]_rep 
       (.C(ACLK),
        .CE(\cidx_send[13]_i_1_n_0 ),
        .D(\cidx_send[9]_rep_i_1_n_0 ),
        .Q(\cidx_send_reg[9]_rep_n_0 ),
        .R(p_1_out0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_0_127_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_0_127_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    delay_mem_reg_0_127_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    delay_mem_reg_0_127_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .O(delay_mem_reg_0_127_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_0_127_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_0_127_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_0_127_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_0_127_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_0_127_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_0_127_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_0_127_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_0_127_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_0_127_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_0_127_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_0_127_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_0_127_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_0_127_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_0_127_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    delay_mem_reg_0_127_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_0_127_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_0_127_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_0_127_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_0_127_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_0_127_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_0_127_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_0_127_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_0_127_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_0_127_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_0_127_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_0_127_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_0_127_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_0_127_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_0_127_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_0_127_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_0_127_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_0_127_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_0_127_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_0_127_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_0_127_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_0_127_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_0_127_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_0_127_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_0_127_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_0_127_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_0_127_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_0_127_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_0_127_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_0_127_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_0_127_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_0_127_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_0_127_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_0_127_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_0_127_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_0_127_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_0_127_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_0_127_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_0_127_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_0_127_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_0_127_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_0_127_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_0_127_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_0_127_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_0_127_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_0_127_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_0_127_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_0_127_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_0_127_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_0_127_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1024_1151_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1024_1151_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_1024_1151_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(sample1),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1024_1151_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1024_1151_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1024_1151_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1024_1151_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1024_1151_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1024_1151_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1024_1151_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1024_1151_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1024_1151_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1024_1151_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1024_1151_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1024_1151_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1024_1151_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1024_1151_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_1024_1151_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1024_1151_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1024_1151_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1024_1151_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1024_1151_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1024_1151_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1024_1151_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1024_1151_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1024_1151_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1024_1151_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1024_1151_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1024_1151_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1024_1151_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1024_1151_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1024_1151_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1024_1151_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1024_1151_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1024_1151_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1024_1151_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1024_1151_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1024_1151_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1024_1151_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1024_1151_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1024_1151_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1024_1151_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1024_1151_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1024_1151_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1024_1151_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1024_1151_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1024_1151_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1024_1151_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1024_1151_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1024_1151_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1024_1151_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1024_1151_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1024_1151_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1024_1151_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1024_1151_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1024_1151_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1024_1151_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1024_1151_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1024_1151_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1024_1151_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1024_1151_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1024_1151_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1024_1151_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1024_1151_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1024_1151_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1024_1151_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1024_1151_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1024_1151_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1152_1279_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1152_1279_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_1152_1279_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(sample1),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[8] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1152_1279_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1152_1279_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1152_1279_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1152_1279_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1152_1279_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1152_1279_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1152_1279_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1152_1279_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1152_1279_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1152_1279_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1152_1279_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1152_1279_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1152_1279_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1152_1279_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_1152_1279_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[8] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1152_1279_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1152_1279_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1152_1279_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1152_1279_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1152_1279_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1152_1279_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1152_1279_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1152_1279_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1152_1279_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1152_1279_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1152_1279_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1152_1279_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1152_1279_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1152_1279_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1152_1279_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1152_1279_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1152_1279_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1152_1279_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1152_1279_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1152_1279_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1152_1279_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1152_1279_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1152_1279_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1152_1279_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1152_1279_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1152_1279_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1152_1279_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1152_1279_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1152_1279_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1152_1279_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1152_1279_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1152_1279_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1152_1279_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1152_1279_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1152_1279_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1152_1279_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1152_1279_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1152_1279_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1152_1279_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1152_1279_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1152_1279_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1152_1279_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1152_1279_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1152_1279_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1152_1279_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1152_1279_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1152_1279_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1152_1279_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1152_1279_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1152_1279_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1280_1407_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1280_1407_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_1280_1407_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(sample1),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[7] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1280_1407_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1280_1407_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1280_1407_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1280_1407_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1280_1407_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1280_1407_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1280_1407_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1280_1407_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1280_1407_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1280_1407_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1280_1407_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1280_1407_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1280_1407_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1280_1407_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_1280_1407_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[7] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1280_1407_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1280_1407_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1280_1407_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1280_1407_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1280_1407_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1280_1407_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1280_1407_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1280_1407_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1280_1407_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1280_1407_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1280_1407_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1280_1407_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1280_1407_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1280_1407_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1280_1407_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1280_1407_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1280_1407_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1280_1407_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1280_1407_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1280_1407_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1280_1407_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1280_1407_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1280_1407_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1280_1407_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1280_1407_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1280_1407_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1280_1407_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1280_1407_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1280_1407_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1280_1407_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1280_1407_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1280_1407_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1280_1407_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1280_1407_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1280_1407_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1280_1407_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1280_1407_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1280_1407_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1280_1407_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1280_1407_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1280_1407_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1280_1407_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1280_1407_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1280_1407_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1280_1407_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1280_1407_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1280_1407_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1280_1407_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1280_1407_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1280_1407_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_128_255_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_128_255_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_128_255_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_128_255_0_0_i_2_n_0),
        .O(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    delay_mem_reg_128_255_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[8] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_128_255_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_128_255_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_128_255_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_128_255_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_128_255_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_128_255_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_128_255_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_128_255_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_128_255_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_128_255_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_128_255_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_128_255_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_128_255_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_128_255_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_128_255_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    delay_mem_reg_128_255_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_128_255_0_0_i_2_n_0),
        .O(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_128_255_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_128_255_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_128_255_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_128_255_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_128_255_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_128_255_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_128_255_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_128_255_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_128_255_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_128_255_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_128_255_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_128_255_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_128_255_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_128_255_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_128_255_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_128_255_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_128_255_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_128_255_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_128_255_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_128_255_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_128_255_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_128_255_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_128_255_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_128_255_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_128_255_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_128_255_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_128_255_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_128_255_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_128_255_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_128_255_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_128_255_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_128_255_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_128_255_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_128_255_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_128_255_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_128_255_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_128_255_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_128_255_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_128_255_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_128_255_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_128_255_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_128_255_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_128_255_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_128_255_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_128_255_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_128_255_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_128_255_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_128_255_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_128_255_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1408_1535_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1408_1535_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_1408_1535_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1408_1535_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1408_1535_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1408_1535_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1408_1535_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1408_1535_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1408_1535_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1408_1535_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1408_1535_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1408_1535_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1408_1535_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1408_1535_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1408_1535_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1408_1535_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1408_1535_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_1408_1535_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1408_1535_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1408_1535_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1408_1535_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1408_1535_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1408_1535_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1408_1535_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1408_1535_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1408_1535_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1408_1535_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1408_1535_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1408_1535_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1408_1535_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1408_1535_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1408_1535_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1408_1535_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1408_1535_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1408_1535_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1408_1535_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1408_1535_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1408_1535_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1408_1535_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1408_1535_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1408_1535_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1408_1535_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1408_1535_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1408_1535_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1408_1535_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1408_1535_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1408_1535_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1408_1535_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1408_1535_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1408_1535_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1408_1535_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1408_1535_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1408_1535_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1408_1535_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1408_1535_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1408_1535_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1408_1535_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1408_1535_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1408_1535_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1408_1535_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1408_1535_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1408_1535_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1408_1535_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1408_1535_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1408_1535_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1408_1535_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1408_1535_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1408_1535_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1536_1663_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1536_1663_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_1536_1663_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(sample1),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[7] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1536_1663_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1536_1663_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1536_1663_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1536_1663_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1536_1663_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1536_1663_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1536_1663_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1536_1663_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1536_1663_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1536_1663_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1536_1663_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1536_1663_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1536_1663_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1536_1663_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_1536_1663_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[7] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1536_1663_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1536_1663_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1536_1663_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1536_1663_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1536_1663_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1536_1663_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1536_1663_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1536_1663_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1536_1663_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1536_1663_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1536_1663_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1536_1663_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1536_1663_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1536_1663_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1536_1663_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1536_1663_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1536_1663_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1536_1663_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1536_1663_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1536_1663_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1536_1663_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1536_1663_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1536_1663_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1536_1663_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1536_1663_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1536_1663_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1536_1663_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1536_1663_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1536_1663_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1536_1663_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1536_1663_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1536_1663_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1536_1663_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1536_1663_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1536_1663_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1536_1663_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1536_1663_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1536_1663_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1536_1663_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1536_1663_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1536_1663_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1536_1663_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1536_1663_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1536_1663_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1536_1663_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1536_1663_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1536_1663_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1536_1663_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1536_1663_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1536_1663_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1664_1791_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1664_1791_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_1664_1791_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    delay_mem_reg_1664_1791_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_1664_1791_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1664_1791_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1664_1791_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1664_1791_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1664_1791_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1664_1791_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1664_1791_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1664_1791_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1664_1791_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1664_1791_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1664_1791_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1664_1791_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1664_1791_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1664_1791_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1664_1791_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_1664_1791_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1664_1791_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1664_1791_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1664_1791_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1664_1791_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1664_1791_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1664_1791_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1664_1791_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1664_1791_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1664_1791_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1664_1791_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1664_1791_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1664_1791_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1664_1791_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1664_1791_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1664_1791_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1664_1791_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1664_1791_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1664_1791_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1664_1791_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1664_1791_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1664_1791_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1664_1791_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1664_1791_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1664_1791_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1664_1791_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1664_1791_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1664_1791_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1664_1791_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1664_1791_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1664_1791_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1664_1791_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1664_1791_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1664_1791_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1664_1791_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1664_1791_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1664_1791_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1664_1791_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1664_1791_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1664_1791_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1664_1791_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1664_1791_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1664_1791_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1664_1791_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1664_1791_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1664_1791_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1664_1791_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1664_1791_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1664_1791_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1664_1791_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1664_1791_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1792_1919_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1792_1919_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_1792_1919_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    delay_mem_reg_1792_1919_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_1792_1919_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1792_1919_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1792_1919_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1792_1919_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1792_1919_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1792_1919_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1792_1919_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1792_1919_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1792_1919_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1792_1919_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1792_1919_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1792_1919_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1792_1919_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1792_1919_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1792_1919_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_1792_1919_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1792_1919_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1792_1919_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1792_1919_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1792_1919_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1792_1919_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1792_1919_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1792_1919_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1792_1919_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1792_1919_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1792_1919_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1792_1919_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1792_1919_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1792_1919_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1792_1919_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1792_1919_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1792_1919_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1792_1919_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1792_1919_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1792_1919_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1792_1919_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1792_1919_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1792_1919_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1792_1919_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1792_1919_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1792_1919_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1792_1919_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1792_1919_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1792_1919_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1792_1919_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1792_1919_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1792_1919_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1792_1919_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1792_1919_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1792_1919_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1792_1919_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1792_1919_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1792_1919_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1792_1919_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1792_1919_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1792_1919_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1792_1919_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1792_1919_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1792_1919_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1792_1919_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1792_1919_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1792_1919_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1792_1919_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1792_1919_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1792_1919_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1792_1919_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_1920_2047_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1920_2047_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_1920_2047_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_1920_2047_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1920_2047_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_1920_2047_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1920_2047_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_1920_2047_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1920_2047_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_1920_2047_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1920_2047_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_1920_2047_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1920_2047_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_1920_2047_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1920_2047_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_1920_2047_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_1920_2047_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_1920_2047_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_1920_2047_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1920_2047_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_1920_2047_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1920_2047_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_1920_2047_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1920_2047_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_1920_2047_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_1920_2047_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_1920_2047_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1920_2047_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_1920_2047_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1920_2047_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_1920_2047_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1920_2047_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_1920_2047_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1920_2047_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_1920_2047_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1920_2047_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_1920_2047_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1920_2047_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_1920_2047_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_1920_2047_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_1920_2047_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_1920_2047_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_1920_2047_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_1920_2047_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_1920_2047_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_1920_2047_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_1920_2047_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_1920_2047_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_1920_2047_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_1920_2047_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_1920_2047_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_1920_2047_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_1920_2047_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_1920_2047_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_1920_2047_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_1920_2047_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_1920_2047_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_1920_2047_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_1920_2047_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_1920_2047_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_1920_2047_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_1920_2047_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_1920_2047_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_1920_2047_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_1920_2047_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_1920_2047_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_1920_2047_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_1920_2047_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2048_2175_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2048_2175_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_2048_2175_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2048_2175_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2048_2175_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2048_2175_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2048_2175_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2048_2175_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2048_2175_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2048_2175_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2048_2175_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2048_2175_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2048_2175_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2048_2175_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2048_2175_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2048_2175_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2048_2175_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    delay_mem_reg_2048_2175_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2048_2175_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2048_2175_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2048_2175_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2048_2175_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2048_2175_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2048_2175_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2048_2175_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2048_2175_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2048_2175_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2048_2175_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2048_2175_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2048_2175_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2048_2175_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2048_2175_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2048_2175_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2048_2175_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2048_2175_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2048_2175_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2048_2175_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2048_2175_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2048_2175_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2048_2175_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2048_2175_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2048_2175_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2048_2175_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2048_2175_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2048_2175_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2048_2175_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2048_2175_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2048_2175_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2048_2175_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2048_2175_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2048_2175_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2048_2175_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2048_2175_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2048_2175_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2048_2175_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2048_2175_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2048_2175_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2048_2175_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2048_2175_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2048_2175_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2048_2175_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2048_2175_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2048_2175_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2048_2175_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2048_2175_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2048_2175_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2048_2175_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2048_2175_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2176_2303_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2176_2303_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_2176_2303_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(sample1),
        .I3(delay_mem_reg_2176_2303_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    delay_mem_reg_2176_2303_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .O(delay_mem_reg_2176_2303_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2176_2303_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2176_2303_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2176_2303_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2176_2303_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2176_2303_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2176_2303_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2176_2303_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2176_2303_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2176_2303_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2176_2303_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2176_2303_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2176_2303_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2176_2303_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2176_2303_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_2176_2303_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_2176_2303_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2176_2303_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2176_2303_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2176_2303_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2176_2303_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2176_2303_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2176_2303_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2176_2303_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2176_2303_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2176_2303_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2176_2303_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2176_2303_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2176_2303_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2176_2303_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2176_2303_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2176_2303_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2176_2303_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2176_2303_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2176_2303_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2176_2303_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2176_2303_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2176_2303_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2176_2303_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2176_2303_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2176_2303_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2176_2303_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2176_2303_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2176_2303_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2176_2303_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2176_2303_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2176_2303_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2176_2303_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2176_2303_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2176_2303_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2176_2303_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2176_2303_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2176_2303_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2176_2303_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2176_2303_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2176_2303_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2176_2303_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2176_2303_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2176_2303_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2176_2303_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2176_2303_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2176_2303_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2176_2303_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2176_2303_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2176_2303_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2176_2303_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2176_2303_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2304_2431_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2304_2431_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_2304_2431_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(sample1),
        .I3(delay_mem_reg_2304_2431_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    delay_mem_reg_2304_2431_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .O(delay_mem_reg_2304_2431_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2304_2431_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2304_2431_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2304_2431_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2304_2431_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2304_2431_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2304_2431_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2304_2431_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2304_2431_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2304_2431_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2304_2431_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2304_2431_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2304_2431_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2304_2431_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2304_2431_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_2304_2431_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_2304_2431_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2304_2431_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2304_2431_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2304_2431_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2304_2431_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2304_2431_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2304_2431_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2304_2431_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2304_2431_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2304_2431_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2304_2431_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2304_2431_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2304_2431_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2304_2431_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2304_2431_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2304_2431_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2304_2431_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2304_2431_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2304_2431_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2304_2431_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2304_2431_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2304_2431_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2304_2431_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2304_2431_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2304_2431_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2304_2431_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2304_2431_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2304_2431_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2304_2431_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2304_2431_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2304_2431_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2304_2431_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2304_2431_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2304_2431_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2304_2431_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2304_2431_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2304_2431_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2304_2431_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2304_2431_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2304_2431_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2304_2431_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2304_2431_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2304_2431_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2304_2431_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2304_2431_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2304_2431_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2304_2431_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2304_2431_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2304_2431_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2304_2431_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2304_2431_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2432_2559_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2432_2559_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_2432_2559_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2432_2559_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2432_2559_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2432_2559_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2432_2559_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2432_2559_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2432_2559_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2432_2559_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2432_2559_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2432_2559_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2432_2559_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2432_2559_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2432_2559_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2432_2559_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2432_2559_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_2432_2559_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2432_2559_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2432_2559_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2432_2559_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2432_2559_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2432_2559_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2432_2559_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2432_2559_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2432_2559_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2432_2559_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2432_2559_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2432_2559_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2432_2559_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2432_2559_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2432_2559_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2432_2559_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2432_2559_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2432_2559_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2432_2559_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2432_2559_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2432_2559_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2432_2559_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2432_2559_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2432_2559_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2432_2559_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2432_2559_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2432_2559_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2432_2559_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2432_2559_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2432_2559_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2432_2559_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2432_2559_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2432_2559_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2432_2559_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2432_2559_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2432_2559_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2432_2559_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2432_2559_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2432_2559_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2432_2559_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2432_2559_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2432_2559_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2432_2559_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2432_2559_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2432_2559_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2432_2559_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2432_2559_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2432_2559_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2432_2559_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2432_2559_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2432_2559_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2560_2687_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2560_2687_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_2560_2687_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(sample1),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2560_2687_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2560_2687_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2560_2687_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2560_2687_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2560_2687_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2560_2687_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2560_2687_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2560_2687_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2560_2687_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2560_2687_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2560_2687_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2560_2687_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2560_2687_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2560_2687_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_2560_2687_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2560_2687_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2560_2687_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2560_2687_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2560_2687_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2560_2687_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2560_2687_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2560_2687_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2560_2687_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2560_2687_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2560_2687_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2560_2687_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2560_2687_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2560_2687_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2560_2687_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2560_2687_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2560_2687_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2560_2687_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2560_2687_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2560_2687_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2560_2687_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2560_2687_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2560_2687_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2560_2687_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2560_2687_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2560_2687_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2560_2687_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2560_2687_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2560_2687_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2560_2687_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2560_2687_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2560_2687_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2560_2687_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2560_2687_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2560_2687_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2560_2687_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2560_2687_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2560_2687_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2560_2687_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2560_2687_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2560_2687_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2560_2687_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2560_2687_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2560_2687_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2560_2687_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2560_2687_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2560_2687_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2560_2687_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2560_2687_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2560_2687_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2560_2687_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_256_383_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_256_383_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_256_383_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_256_383_0_0_i_2_n_0),
        .O(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    delay_mem_reg_256_383_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_256_383_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_256_383_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_256_383_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_256_383_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_256_383_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_256_383_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_256_383_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_256_383_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_256_383_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_256_383_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_256_383_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_256_383_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_256_383_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_256_383_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_256_383_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    delay_mem_reg_256_383_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_256_383_0_0_i_2_n_0),
        .O(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_256_383_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_256_383_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_256_383_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_256_383_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_256_383_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_256_383_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_256_383_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_256_383_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_256_383_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_256_383_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_256_383_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_256_383_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_256_383_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_256_383_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_256_383_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_256_383_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_256_383_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_256_383_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_256_383_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_256_383_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_256_383_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_256_383_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_256_383_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_256_383_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_256_383_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_256_383_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_256_383_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_256_383_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_256_383_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_256_383_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_256_383_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_256_383_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_256_383_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_256_383_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_256_383_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_256_383_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_256_383_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_256_383_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_256_383_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_256_383_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_256_383_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_256_383_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_256_383_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_256_383_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_256_383_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_256_383_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_256_383_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_256_383_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_256_383_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2688_2815_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2688_2815_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_2688_2815_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2688_2815_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2688_2815_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2688_2815_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2688_2815_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2688_2815_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2688_2815_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2688_2815_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2688_2815_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2688_2815_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2688_2815_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2688_2815_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2688_2815_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2688_2815_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2688_2815_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_2688_2815_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2688_2815_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2688_2815_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2688_2815_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2688_2815_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2688_2815_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2688_2815_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2688_2815_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2688_2815_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2688_2815_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2688_2815_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2688_2815_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2688_2815_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2688_2815_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2688_2815_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2688_2815_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2688_2815_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2688_2815_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2688_2815_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2688_2815_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2688_2815_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2688_2815_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2688_2815_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2688_2815_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2688_2815_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2688_2815_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2688_2815_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2688_2815_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2688_2815_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2688_2815_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2688_2815_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2688_2815_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2688_2815_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2688_2815_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2688_2815_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2688_2815_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2688_2815_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2688_2815_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2688_2815_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2688_2815_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2688_2815_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2688_2815_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2688_2815_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2688_2815_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2688_2815_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2688_2815_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2688_2815_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2688_2815_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2688_2815_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2688_2815_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2688_2815_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2816_2943_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2816_2943_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_2816_2943_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2816_2943_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2816_2943_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2816_2943_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2816_2943_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2816_2943_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2816_2943_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2816_2943_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2816_2943_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2816_2943_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2816_2943_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2816_2943_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2816_2943_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2816_2943_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2816_2943_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_2816_2943_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2816_2943_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2816_2943_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2816_2943_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2816_2943_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2816_2943_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2816_2943_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2816_2943_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2816_2943_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2816_2943_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2816_2943_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2816_2943_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2816_2943_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2816_2943_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2816_2943_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2816_2943_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2816_2943_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2816_2943_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2816_2943_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2816_2943_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2816_2943_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2816_2943_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2816_2943_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2816_2943_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2816_2943_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2816_2943_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2816_2943_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2816_2943_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2816_2943_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2816_2943_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2816_2943_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2816_2943_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2816_2943_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2816_2943_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2816_2943_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2816_2943_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2816_2943_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2816_2943_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2816_2943_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2816_2943_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2816_2943_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2816_2943_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2816_2943_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2816_2943_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2816_2943_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2816_2943_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2816_2943_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2816_2943_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2816_2943_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2816_2943_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2816_2943_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_2944_3071_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2944_3071_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_2944_3071_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_2944_3071_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2944_3071_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_2944_3071_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2944_3071_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_2944_3071_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2944_3071_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_2944_3071_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2944_3071_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_2944_3071_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2944_3071_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_2944_3071_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2944_3071_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_2944_3071_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_2944_3071_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_2944_3071_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_2944_3071_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2944_3071_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_2944_3071_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2944_3071_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_2944_3071_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2944_3071_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_2944_3071_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_2944_3071_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_2944_3071_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2944_3071_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_2944_3071_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2944_3071_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_2944_3071_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2944_3071_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_2944_3071_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2944_3071_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_2944_3071_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2944_3071_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_2944_3071_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2944_3071_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_2944_3071_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_2944_3071_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_2944_3071_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_2944_3071_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_2944_3071_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_2944_3071_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_2944_3071_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_2944_3071_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_2944_3071_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_2944_3071_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_2944_3071_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_2944_3071_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_2944_3071_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_2944_3071_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_2944_3071_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_2944_3071_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_2944_3071_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_2944_3071_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_2944_3071_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_2944_3071_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_2944_3071_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_2944_3071_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_2944_3071_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_2944_3071_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_2944_3071_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_2944_3071_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_2944_3071_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_2944_3071_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_2944_3071_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_2944_3071_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3072_3199_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3072_3199_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_3072_3199_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(sample1),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3072_3199_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3072_3199_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3072_3199_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3072_3199_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3072_3199_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3072_3199_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3072_3199_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3072_3199_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3072_3199_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3072_3199_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3072_3199_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3072_3199_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3072_3199_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3072_3199_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_3072_3199_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[12] ),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3072_3199_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3072_3199_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3072_3199_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3072_3199_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3072_3199_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3072_3199_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3072_3199_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3072_3199_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3072_3199_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3072_3199_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3072_3199_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3072_3199_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3072_3199_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3072_3199_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3072_3199_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3072_3199_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3072_3199_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3072_3199_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3072_3199_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3072_3199_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3072_3199_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3072_3199_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3072_3199_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3072_3199_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3072_3199_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3072_3199_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3072_3199_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3072_3199_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3072_3199_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3072_3199_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3072_3199_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3072_3199_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3072_3199_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3072_3199_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3072_3199_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3072_3199_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3072_3199_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3072_3199_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3072_3199_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3072_3199_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3072_3199_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3072_3199_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3072_3199_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3072_3199_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3072_3199_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3072_3199_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3072_3199_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3072_3199_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3072_3199_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3072_3199_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3200_3327_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3200_3327_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_3200_3327_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_3200_3327_0_0_i_2_n_0),
        .O(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    delay_mem_reg_3200_3327_0_0_i_2
       (.I0(S_AXIS_TLAST),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TREADY),
        .I3(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3200_3327_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3200_3327_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3200_3327_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3200_3327_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3200_3327_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3200_3327_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3200_3327_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3200_3327_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3200_3327_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3200_3327_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3200_3327_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3200_3327_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3200_3327_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3200_3327_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3200_3327_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_3200_3327_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_3200_3327_16_16_i_2_n_0),
        .O(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    delay_mem_reg_3200_3327_16_16_i_2
       (.I0(S_AXIS_TREADY),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TLAST),
        .I3(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3200_3327_16_16_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3200_3327_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3200_3327_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3200_3327_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3200_3327_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3200_3327_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3200_3327_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3200_3327_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3200_3327_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3200_3327_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3200_3327_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3200_3327_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3200_3327_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3200_3327_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3200_3327_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3200_3327_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3200_3327_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3200_3327_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3200_3327_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3200_3327_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3200_3327_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3200_3327_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3200_3327_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3200_3327_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3200_3327_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3200_3327_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3200_3327_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3200_3327_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3200_3327_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3200_3327_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3200_3327_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3200_3327_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3200_3327_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3200_3327_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3200_3327_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3200_3327_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3200_3327_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3200_3327_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3200_3327_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3200_3327_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3200_3327_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3200_3327_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3200_3327_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3200_3327_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3200_3327_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3200_3327_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3200_3327_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3200_3327_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3200_3327_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3200_3327_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3200_3327_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3328_3455_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3328_3455_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_3328_3455_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_3200_3327_0_0_i_2_n_0),
        .O(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3328_3455_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3328_3455_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3328_3455_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3328_3455_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3328_3455_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3328_3455_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3328_3455_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3328_3455_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3328_3455_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3328_3455_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3328_3455_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3328_3455_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3328_3455_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3328_3455_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_3328_3455_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_3200_3327_16_16_i_2_n_0),
        .O(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3328_3455_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3328_3455_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3328_3455_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3328_3455_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3328_3455_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3328_3455_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3328_3455_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3328_3455_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3328_3455_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3328_3455_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3328_3455_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3328_3455_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3328_3455_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3328_3455_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3328_3455_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3328_3455_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3328_3455_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3328_3455_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3328_3455_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3328_3455_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3328_3455_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3328_3455_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3328_3455_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3328_3455_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3328_3455_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3328_3455_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3328_3455_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3328_3455_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3328_3455_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3328_3455_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3328_3455_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3328_3455_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3328_3455_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3328_3455_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3328_3455_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3328_3455_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3328_3455_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3328_3455_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3328_3455_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3328_3455_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3328_3455_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3328_3455_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3328_3455_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3328_3455_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3328_3455_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3328_3455_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3328_3455_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3328_3455_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3328_3455_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3328_3455_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3456_3583_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3456_3583_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_3456_3583_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3456_3583_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3456_3583_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3456_3583_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3456_3583_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3456_3583_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3456_3583_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3456_3583_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3456_3583_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3456_3583_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3456_3583_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3456_3583_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3456_3583_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3456_3583_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3456_3583_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_3456_3583_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3456_3583_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3456_3583_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3456_3583_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3456_3583_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3456_3583_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3456_3583_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3456_3583_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3456_3583_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3456_3583_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3456_3583_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3456_3583_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3456_3583_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3456_3583_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3456_3583_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3456_3583_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3456_3583_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3456_3583_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3456_3583_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3456_3583_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3456_3583_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3456_3583_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3456_3583_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3456_3583_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3456_3583_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3456_3583_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3456_3583_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3456_3583_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3456_3583_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3456_3583_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3456_3583_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3456_3583_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3456_3583_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3456_3583_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3456_3583_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3456_3583_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3456_3583_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3456_3583_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3456_3583_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3456_3583_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3456_3583_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3456_3583_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3456_3583_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3456_3583_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3456_3583_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3456_3583_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3456_3583_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3456_3583_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3456_3583_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3456_3583_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3456_3583_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3584_3711_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3584_3711_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_3584_3711_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_3200_3327_0_0_i_2_n_0),
        .O(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3584_3711_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3584_3711_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3584_3711_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3584_3711_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3584_3711_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3584_3711_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3584_3711_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3584_3711_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3584_3711_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3584_3711_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3584_3711_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3584_3711_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3584_3711_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3584_3711_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_3584_3711_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_3200_3327_16_16_i_2_n_0),
        .O(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3584_3711_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3584_3711_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3584_3711_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3584_3711_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3584_3711_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3584_3711_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3584_3711_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3584_3711_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3584_3711_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3584_3711_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3584_3711_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3584_3711_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3584_3711_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3584_3711_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3584_3711_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3584_3711_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3584_3711_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3584_3711_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3584_3711_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3584_3711_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3584_3711_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3584_3711_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3584_3711_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3584_3711_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3584_3711_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3584_3711_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3584_3711_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3584_3711_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3584_3711_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3584_3711_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3584_3711_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3584_3711_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3584_3711_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3584_3711_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3584_3711_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3584_3711_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3584_3711_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3584_3711_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3584_3711_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3584_3711_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3584_3711_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3584_3711_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3584_3711_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3584_3711_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3584_3711_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3584_3711_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3584_3711_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3584_3711_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3584_3711_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3584_3711_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3712_3839_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3712_3839_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_3712_3839_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3712_3839_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3712_3839_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3712_3839_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3712_3839_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3712_3839_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3712_3839_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3712_3839_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3712_3839_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3712_3839_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3712_3839_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3712_3839_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3712_3839_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3712_3839_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3712_3839_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_3712_3839_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3712_3839_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3712_3839_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3712_3839_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3712_3839_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3712_3839_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3712_3839_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3712_3839_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3712_3839_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3712_3839_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3712_3839_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3712_3839_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3712_3839_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3712_3839_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3712_3839_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3712_3839_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3712_3839_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3712_3839_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3712_3839_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3712_3839_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3712_3839_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3712_3839_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3712_3839_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3712_3839_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3712_3839_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3712_3839_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3712_3839_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3712_3839_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3712_3839_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3712_3839_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3712_3839_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3712_3839_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3712_3839_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3712_3839_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3712_3839_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3712_3839_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3712_3839_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3712_3839_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3712_3839_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3712_3839_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3712_3839_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3712_3839_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3712_3839_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3712_3839_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3712_3839_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3712_3839_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3712_3839_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3712_3839_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3712_3839_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3712_3839_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3712_3839_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3840_3967_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3840_3967_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_3840_3967_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3840_3967_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3840_3967_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3840_3967_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3840_3967_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3840_3967_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3840_3967_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3840_3967_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3840_3967_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3840_3967_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3840_3967_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3840_3967_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3840_3967_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3840_3967_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3840_3967_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_3840_3967_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3840_3967_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3840_3967_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3840_3967_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3840_3967_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3840_3967_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3840_3967_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3840_3967_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3840_3967_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3840_3967_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3840_3967_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3840_3967_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3840_3967_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3840_3967_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3840_3967_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3840_3967_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3840_3967_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3840_3967_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3840_3967_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3840_3967_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3840_3967_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3840_3967_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3840_3967_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3840_3967_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3840_3967_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3840_3967_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3840_3967_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3840_3967_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3840_3967_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3840_3967_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3840_3967_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3840_3967_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3840_3967_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3840_3967_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3840_3967_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3840_3967_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3840_3967_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3840_3967_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3840_3967_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3840_3967_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3840_3967_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3840_3967_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3840_3967_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3840_3967_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3840_3967_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3840_3967_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3840_3967_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3840_3967_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3840_3967_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3840_3967_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3840_3967_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_384_511_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_384_511_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_384_511_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(sample1),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_384_511_0_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    delay_mem_reg_384_511_0_0_i_2
       (.I0(S_AXIS_TREADY),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TLAST),
        .O(sample1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    delay_mem_reg_384_511_0_0_i_3
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_384_511_0_0_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_384_511_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_384_511_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_384_511_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_384_511_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_384_511_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_384_511_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_384_511_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_384_511_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_384_511_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_384_511_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_384_511_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_384_511_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_384_511_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_384_511_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_384_511_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_384_511_16_16_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    delay_mem_reg_384_511_16_16_i_2
       (.I0(S_AXIS_TLAST),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TREADY),
        .O(delay_mem_reg_384_511_16_16_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_384_511_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_384_511_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_384_511_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_384_511_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_384_511_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_384_511_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_384_511_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_384_511_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_384_511_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_384_511_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_384_511_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_384_511_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_384_511_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_384_511_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_384_511_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_384_511_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_384_511_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_384_511_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_384_511_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_384_511_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_384_511_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_384_511_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_384_511_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_384_511_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_384_511_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_384_511_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_384_511_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_384_511_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_384_511_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_384_511_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_384_511_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_384_511_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_384_511_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_384_511_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_384_511_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_384_511_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_384_511_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_384_511_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_384_511_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_384_511_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_384_511_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_384_511_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_384_511_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_384_511_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_384_511_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_384_511_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_384_511_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_384_511_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_384_511_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_3968_4095_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3968_4095_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    delay_mem_reg_3968_4095_0_0_i_1
       (.I0(sample1),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_3968_4095_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3968_4095_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_3968_4095_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3968_4095_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_3968_4095_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3968_4095_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_3968_4095_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3968_4095_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_3968_4095_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3968_4095_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_3968_4095_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3968_4095_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_3968_4095_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_3968_4095_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    delay_mem_reg_3968_4095_16_16_i_1
       (.I0(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_3968_4095_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3968_4095_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_3968_4095_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3968_4095_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_3968_4095_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3968_4095_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_3968_4095_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_3968_4095_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_3968_4095_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3968_4095_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_3968_4095_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3968_4095_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_3968_4095_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3968_4095_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_3968_4095_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3968_4095_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_3968_4095_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3968_4095_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_3968_4095_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3968_4095_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_3968_4095_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_3968_4095_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_3968_4095_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_3968_4095_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_3968_4095_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_3968_4095_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_3968_4095_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_3968_4095_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_3968_4095_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_3968_4095_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_3968_4095_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_3968_4095_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_3968_4095_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_3968_4095_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_3968_4095_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_3968_4095_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_3968_4095_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_3968_4095_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_3968_4095_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_3968_4095_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_3968_4095_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_3968_4095_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_3968_4095_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_3968_4095_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_3968_4095_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_3968_4095_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_3968_4095_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_3968_4095_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_3968_4095_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_3968_4095_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4096_4223_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4096_4223_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_4096_4223_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4096_4223_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4096_4223_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4096_4223_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4096_4223_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4096_4223_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4096_4223_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4096_4223_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4096_4223_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4096_4223_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4096_4223_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4096_4223_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4096_4223_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4096_4223_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4096_4223_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    delay_mem_reg_4096_4223_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4096_4223_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4096_4223_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4096_4223_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4096_4223_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4096_4223_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4096_4223_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4096_4223_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4096_4223_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4096_4223_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4096_4223_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4096_4223_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4096_4223_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4096_4223_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4096_4223_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4096_4223_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4096_4223_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4096_4223_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4096_4223_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4096_4223_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4096_4223_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4096_4223_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4096_4223_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4096_4223_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4096_4223_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4096_4223_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4096_4223_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4096_4223_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4096_4223_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4096_4223_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4096_4223_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4096_4223_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4096_4223_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4096_4223_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4096_4223_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4096_4223_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4096_4223_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4096_4223_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4096_4223_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4096_4223_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4096_4223_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4096_4223_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4096_4223_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4096_4223_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4096_4223_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4096_4223_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4096_4223_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4096_4223_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4096_4223_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4096_4223_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4096_4223_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4224_4351_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4224_4351_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_4224_4351_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_128_255_0_0_i_2_n_0),
        .O(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4224_4351_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4224_4351_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4224_4351_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4224_4351_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4224_4351_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4224_4351_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4224_4351_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4224_4351_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4224_4351_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4224_4351_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4224_4351_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4224_4351_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4224_4351_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4224_4351_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    delay_mem_reg_4224_4351_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_128_255_0_0_i_2_n_0),
        .O(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4224_4351_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4224_4351_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4224_4351_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4224_4351_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4224_4351_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4224_4351_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4224_4351_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4224_4351_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4224_4351_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4224_4351_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4224_4351_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4224_4351_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4224_4351_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4224_4351_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4224_4351_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4224_4351_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4224_4351_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4224_4351_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4224_4351_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4224_4351_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4224_4351_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4224_4351_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4224_4351_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4224_4351_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4224_4351_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4224_4351_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4224_4351_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4224_4351_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4224_4351_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4224_4351_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4224_4351_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4224_4351_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4224_4351_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4224_4351_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4224_4351_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4224_4351_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4224_4351_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4224_4351_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4224_4351_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4224_4351_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4224_4351_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4224_4351_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4224_4351_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4224_4351_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4224_4351_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4224_4351_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4224_4351_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4224_4351_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4224_4351_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4224_4351_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4352_4479_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4352_4479_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_4352_4479_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_256_383_0_0_i_2_n_0),
        .O(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4352_4479_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4352_4479_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4352_4479_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4352_4479_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4352_4479_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4352_4479_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4352_4479_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4352_4479_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4352_4479_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4352_4479_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4352_4479_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4352_4479_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4352_4479_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4352_4479_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    delay_mem_reg_4352_4479_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_256_383_0_0_i_2_n_0),
        .O(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4352_4479_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4352_4479_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4352_4479_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4352_4479_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4352_4479_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4352_4479_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4352_4479_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4352_4479_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4352_4479_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4352_4479_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4352_4479_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4352_4479_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4352_4479_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4352_4479_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4352_4479_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4352_4479_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4352_4479_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4352_4479_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4352_4479_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4352_4479_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4352_4479_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4352_4479_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4352_4479_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4352_4479_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4352_4479_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4352_4479_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4352_4479_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4352_4479_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4352_4479_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4352_4479_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4352_4479_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4352_4479_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4352_4479_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4352_4479_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4352_4479_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4352_4479_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4352_4479_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4352_4479_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4352_4479_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4352_4479_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4352_4479_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4352_4479_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4352_4479_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4352_4479_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4352_4479_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4352_4479_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4352_4479_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4352_4479_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4352_4479_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4352_4479_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4480_4607_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4480_4607_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_4480_4607_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[8] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    delay_mem_reg_4480_4607_0_0_i_2
       (.I0(S_AXIS_TLAST),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TREADY),
        .I3(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_4480_4607_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4480_4607_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4480_4607_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4480_4607_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4480_4607_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4480_4607_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4480_4607_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4480_4607_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4480_4607_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4480_4607_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4480_4607_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4480_4607_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4480_4607_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4480_4607_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4480_4607_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_4480_4607_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[8] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    delay_mem_reg_4480_4607_16_16_i_2
       (.I0(S_AXIS_TREADY),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TLAST),
        .I3(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_4480_4607_16_16_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4480_4607_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4480_4607_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4480_4607_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4480_4607_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4480_4607_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4480_4607_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4480_4607_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4480_4607_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4480_4607_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4480_4607_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4480_4607_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4480_4607_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4480_4607_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4480_4607_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4480_4607_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4480_4607_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4480_4607_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4480_4607_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4480_4607_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4480_4607_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4480_4607_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4480_4607_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4480_4607_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4480_4607_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4480_4607_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4480_4607_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4480_4607_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4480_4607_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4480_4607_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4480_4607_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4480_4607_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4480_4607_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4480_4607_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4480_4607_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4480_4607_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4480_4607_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4480_4607_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4480_4607_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4480_4607_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4480_4607_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4480_4607_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4480_4607_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4480_4607_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4480_4607_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4480_4607_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4480_4607_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4480_4607_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4480_4607_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4480_4607_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4480_4607_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4608_4735_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4608_4735_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_4608_4735_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(sample1),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4608_4735_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4608_4735_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4608_4735_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4608_4735_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4608_4735_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4608_4735_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4608_4735_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4608_4735_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4608_4735_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4608_4735_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4608_4735_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4608_4735_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4608_4735_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4608_4735_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_4608_4735_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4608_4735_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4608_4735_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4608_4735_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4608_4735_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4608_4735_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4608_4735_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4608_4735_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4608_4735_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4608_4735_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4608_4735_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4608_4735_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4608_4735_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4608_4735_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4608_4735_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4608_4735_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4608_4735_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4608_4735_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4608_4735_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4608_4735_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4608_4735_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4608_4735_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4608_4735_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4608_4735_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4608_4735_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4608_4735_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4608_4735_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4608_4735_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4608_4735_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4608_4735_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4608_4735_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4608_4735_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4608_4735_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4608_4735_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4608_4735_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4608_4735_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4608_4735_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4608_4735_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4608_4735_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4608_4735_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4608_4735_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4608_4735_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4608_4735_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4608_4735_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4608_4735_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4608_4735_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4608_4735_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4608_4735_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4608_4735_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4608_4735_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4608_4735_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4736_4863_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4736_4863_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_4736_4863_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4736_4863_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4736_4863_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4736_4863_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4736_4863_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4736_4863_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4736_4863_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4736_4863_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4736_4863_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4736_4863_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4736_4863_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4736_4863_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4736_4863_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4736_4863_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4736_4863_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_4736_4863_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4736_4863_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4736_4863_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4736_4863_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4736_4863_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4736_4863_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4736_4863_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4736_4863_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4736_4863_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4736_4863_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4736_4863_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4736_4863_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4736_4863_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4736_4863_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4736_4863_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4736_4863_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4736_4863_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4736_4863_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4736_4863_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4736_4863_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4736_4863_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4736_4863_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4736_4863_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4736_4863_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4736_4863_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4736_4863_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4736_4863_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4736_4863_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4736_4863_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4736_4863_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4736_4863_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4736_4863_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4736_4863_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4736_4863_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4736_4863_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4736_4863_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4736_4863_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4736_4863_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4736_4863_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4736_4863_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4736_4863_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4736_4863_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4736_4863_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4736_4863_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4736_4863_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4736_4863_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4736_4863_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4736_4863_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4736_4863_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4736_4863_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4736_4863_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4864_4991_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4864_4991_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_4864_4991_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4864_4991_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4864_4991_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4864_4991_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4864_4991_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4864_4991_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4864_4991_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4864_4991_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4864_4991_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4864_4991_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4864_4991_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4864_4991_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4864_4991_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4864_4991_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4864_4991_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_4864_4991_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4864_4991_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4864_4991_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4864_4991_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4864_4991_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4864_4991_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4864_4991_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4864_4991_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4864_4991_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4864_4991_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4864_4991_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4864_4991_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4864_4991_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4864_4991_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4864_4991_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4864_4991_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4864_4991_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4864_4991_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4864_4991_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4864_4991_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4864_4991_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4864_4991_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4864_4991_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4864_4991_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4864_4991_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4864_4991_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4864_4991_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4864_4991_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4864_4991_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4864_4991_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4864_4991_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4864_4991_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4864_4991_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4864_4991_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4864_4991_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4864_4991_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4864_4991_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4864_4991_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4864_4991_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4864_4991_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4864_4991_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4864_4991_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4864_4991_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4864_4991_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4864_4991_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4864_4991_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4864_4991_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4864_4991_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4864_4991_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4864_4991_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4864_4991_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_4992_5119_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4992_5119_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_4992_5119_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_4992_5119_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4992_5119_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_4992_5119_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4992_5119_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_4992_5119_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4992_5119_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_4992_5119_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4992_5119_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_4992_5119_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4992_5119_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_4992_5119_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4992_5119_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_4992_5119_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_4992_5119_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_4992_5119_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_4992_5119_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4992_5119_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_4992_5119_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4992_5119_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_4992_5119_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4992_5119_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_4992_5119_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_4992_5119_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_4992_5119_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4992_5119_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_4992_5119_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4992_5119_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_4992_5119_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4992_5119_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_4992_5119_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4992_5119_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_4992_5119_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4992_5119_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_4992_5119_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4992_5119_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_4992_5119_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_4992_5119_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_4992_5119_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_4992_5119_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_4992_5119_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_4992_5119_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_4992_5119_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_4992_5119_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_4992_5119_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_4992_5119_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_4992_5119_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_4992_5119_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_4992_5119_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_4992_5119_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_4992_5119_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_4992_5119_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_4992_5119_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_4992_5119_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_4992_5119_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_4992_5119_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_4992_5119_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_4992_5119_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_4992_5119_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_4992_5119_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_4992_5119_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_4992_5119_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_4992_5119_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_4992_5119_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_4992_5119_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_4992_5119_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5120_5247_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5120_5247_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_5120_5247_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(sample1),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5120_5247_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5120_5247_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5120_5247_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5120_5247_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5120_5247_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5120_5247_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5120_5247_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5120_5247_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5120_5247_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5120_5247_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5120_5247_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5120_5247_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5120_5247_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5120_5247_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_5120_5247_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5120_5247_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5120_5247_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5120_5247_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5120_5247_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5120_5247_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5120_5247_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5120_5247_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5120_5247_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5120_5247_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5120_5247_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5120_5247_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5120_5247_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5120_5247_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5120_5247_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5120_5247_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5120_5247_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5120_5247_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5120_5247_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5120_5247_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5120_5247_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5120_5247_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5120_5247_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5120_5247_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5120_5247_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5120_5247_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5120_5247_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5120_5247_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5120_5247_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5120_5247_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5120_5247_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5120_5247_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5120_5247_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5120_5247_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5120_5247_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5120_5247_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5120_5247_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5120_5247_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5120_5247_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5120_5247_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5120_5247_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5120_5247_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5120_5247_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5120_5247_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5120_5247_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5120_5247_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5120_5247_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5120_5247_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5120_5247_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5120_5247_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5120_5247_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_512_639_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_512_639_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_512_639_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(sample1),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_512_639_0_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    delay_mem_reg_512_639_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .O(delay_mem_reg_512_639_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_512_639_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_512_639_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_512_639_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_512_639_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_512_639_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_512_639_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_512_639_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_512_639_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_512_639_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_512_639_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_512_639_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_512_639_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_512_639_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_512_639_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    delay_mem_reg_512_639_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(delay_mem_reg_512_639_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_512_639_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_512_639_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_512_639_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_512_639_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_512_639_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_512_639_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_512_639_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_512_639_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_512_639_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_512_639_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_512_639_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_512_639_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_512_639_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_512_639_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_512_639_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_512_639_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_512_639_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_512_639_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_512_639_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_512_639_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_512_639_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_512_639_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_512_639_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_512_639_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_512_639_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_512_639_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_512_639_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_512_639_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_512_639_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_512_639_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_512_639_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_512_639_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_512_639_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_512_639_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_512_639_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_512_639_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_512_639_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_512_639_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_512_639_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_512_639_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_512_639_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_512_639_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_512_639_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_512_639_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_512_639_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_512_639_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_512_639_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_512_639_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_512_639_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5248_5375_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5248_5375_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_5248_5375_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5248_5375_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5248_5375_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5248_5375_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5248_5375_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5248_5375_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5248_5375_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5248_5375_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5248_5375_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5248_5375_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5248_5375_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5248_5375_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5248_5375_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5248_5375_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5248_5375_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_5248_5375_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5248_5375_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5248_5375_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5248_5375_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5248_5375_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5248_5375_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5248_5375_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5248_5375_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5248_5375_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5248_5375_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5248_5375_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5248_5375_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5248_5375_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5248_5375_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5248_5375_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5248_5375_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5248_5375_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5248_5375_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5248_5375_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5248_5375_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5248_5375_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5248_5375_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5248_5375_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5248_5375_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5248_5375_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5248_5375_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5248_5375_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5248_5375_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5248_5375_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5248_5375_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5248_5375_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5248_5375_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5248_5375_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5248_5375_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5248_5375_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5248_5375_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5248_5375_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5248_5375_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5248_5375_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5248_5375_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5248_5375_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5248_5375_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5248_5375_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5248_5375_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5248_5375_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5248_5375_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5248_5375_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5248_5375_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5248_5375_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5248_5375_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5248_5375_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5376_5503_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5376_5503_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_5376_5503_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5376_5503_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5376_5503_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5376_5503_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5376_5503_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5376_5503_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5376_5503_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5376_5503_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5376_5503_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5376_5503_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5376_5503_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5376_5503_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5376_5503_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5376_5503_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5376_5503_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_5376_5503_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5376_5503_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5376_5503_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5376_5503_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5376_5503_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5376_5503_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5376_5503_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5376_5503_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5376_5503_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5376_5503_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5376_5503_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5376_5503_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5376_5503_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5376_5503_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5376_5503_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5376_5503_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5376_5503_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5376_5503_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5376_5503_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5376_5503_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5376_5503_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5376_5503_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5376_5503_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5376_5503_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5376_5503_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5376_5503_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5376_5503_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5376_5503_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5376_5503_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5376_5503_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5376_5503_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5376_5503_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5376_5503_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5376_5503_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5376_5503_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5376_5503_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5376_5503_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5376_5503_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5376_5503_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5376_5503_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5376_5503_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5376_5503_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5376_5503_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5376_5503_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5376_5503_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5376_5503_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5376_5503_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5376_5503_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5376_5503_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5376_5503_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5376_5503_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5504_5631_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5504_5631_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_5504_5631_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5504_5631_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5504_5631_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5504_5631_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5504_5631_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5504_5631_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5504_5631_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5504_5631_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5504_5631_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5504_5631_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5504_5631_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5504_5631_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5504_5631_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5504_5631_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5504_5631_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_5504_5631_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5504_5631_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5504_5631_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5504_5631_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5504_5631_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5504_5631_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5504_5631_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5504_5631_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5504_5631_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5504_5631_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5504_5631_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5504_5631_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5504_5631_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5504_5631_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5504_5631_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5504_5631_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5504_5631_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5504_5631_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5504_5631_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5504_5631_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5504_5631_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5504_5631_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5504_5631_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5504_5631_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5504_5631_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5504_5631_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5504_5631_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5504_5631_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5504_5631_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5504_5631_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5504_5631_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5504_5631_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5504_5631_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5504_5631_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5504_5631_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5504_5631_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5504_5631_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5504_5631_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5504_5631_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5504_5631_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5504_5631_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5504_5631_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5504_5631_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5504_5631_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5504_5631_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5504_5631_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5504_5631_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5504_5631_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5504_5631_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5504_5631_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5504_5631_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5632_5759_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5632_5759_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_5632_5759_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5632_5759_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5632_5759_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5632_5759_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5632_5759_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5632_5759_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5632_5759_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5632_5759_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5632_5759_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5632_5759_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5632_5759_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5632_5759_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5632_5759_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5632_5759_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5632_5759_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_5632_5759_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5632_5759_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5632_5759_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5632_5759_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5632_5759_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5632_5759_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5632_5759_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5632_5759_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5632_5759_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5632_5759_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5632_5759_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5632_5759_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5632_5759_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5632_5759_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5632_5759_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5632_5759_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5632_5759_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5632_5759_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5632_5759_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5632_5759_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5632_5759_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5632_5759_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5632_5759_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5632_5759_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5632_5759_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5632_5759_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5632_5759_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5632_5759_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5632_5759_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5632_5759_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5632_5759_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5632_5759_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5632_5759_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5632_5759_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5632_5759_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5632_5759_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5632_5759_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5632_5759_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5632_5759_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5632_5759_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5632_5759_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5632_5759_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5632_5759_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5632_5759_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5632_5759_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5632_5759_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5632_5759_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5632_5759_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5632_5759_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5632_5759_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5632_5759_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5760_5887_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5760_5887_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_5760_5887_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5760_5887_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5760_5887_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5760_5887_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5760_5887_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5760_5887_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5760_5887_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5760_5887_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5760_5887_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5760_5887_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5760_5887_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5760_5887_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5760_5887_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5760_5887_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5760_5887_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_5760_5887_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5760_5887_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5760_5887_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5760_5887_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5760_5887_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5760_5887_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5760_5887_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5760_5887_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5760_5887_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5760_5887_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5760_5887_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5760_5887_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5760_5887_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5760_5887_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5760_5887_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5760_5887_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5760_5887_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5760_5887_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5760_5887_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5760_5887_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5760_5887_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5760_5887_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5760_5887_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5760_5887_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5760_5887_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5760_5887_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5760_5887_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5760_5887_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5760_5887_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5760_5887_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5760_5887_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5760_5887_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5760_5887_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5760_5887_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5760_5887_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5760_5887_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5760_5887_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5760_5887_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5760_5887_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5760_5887_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5760_5887_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5760_5887_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5760_5887_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5760_5887_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5760_5887_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5760_5887_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5760_5887_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5760_5887_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5760_5887_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5760_5887_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5760_5887_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_5888_6015_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5888_6015_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_5888_6015_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_5888_6015_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5888_6015_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_5888_6015_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5888_6015_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_5888_6015_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5888_6015_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_5888_6015_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5888_6015_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_5888_6015_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5888_6015_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_5888_6015_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5888_6015_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_5888_6015_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_5888_6015_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_5888_6015_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[11] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_5888_6015_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5888_6015_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_5888_6015_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5888_6015_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_5888_6015_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5888_6015_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_5888_6015_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_5888_6015_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_5888_6015_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5888_6015_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_5888_6015_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5888_6015_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_5888_6015_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5888_6015_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_5888_6015_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5888_6015_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_5888_6015_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5888_6015_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_5888_6015_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5888_6015_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_5888_6015_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_5888_6015_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_5888_6015_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_5888_6015_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_5888_6015_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_5888_6015_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_5888_6015_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_5888_6015_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_5888_6015_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_5888_6015_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_5888_6015_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_5888_6015_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_5888_6015_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_5888_6015_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_5888_6015_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_5888_6015_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_5888_6015_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_5888_6015_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_5888_6015_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_5888_6015_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_5888_6015_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_5888_6015_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_5888_6015_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_5888_6015_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_5888_6015_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_5888_6015_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_5888_6015_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_5888_6015_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_5888_6015_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_5888_6015_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6016_6143_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6016_6143_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_6016_6143_0_0_i_1
       (.I0(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6016_6143_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6016_6143_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6016_6143_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6016_6143_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6016_6143_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6016_6143_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6016_6143_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6016_6143_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6016_6143_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6016_6143_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6016_6143_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6016_6143_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6016_6143_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6016_6143_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_6016_6143_16_16_i_1
       (.I0(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6016_6143_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6016_6143_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6016_6143_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6016_6143_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6016_6143_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6016_6143_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6016_6143_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6016_6143_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6016_6143_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6016_6143_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6016_6143_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6016_6143_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6016_6143_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6016_6143_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6016_6143_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6016_6143_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6016_6143_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6016_6143_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6016_6143_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6016_6143_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6016_6143_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6016_6143_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6016_6143_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6016_6143_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6016_6143_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6016_6143_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6016_6143_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6016_6143_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6016_6143_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6016_6143_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6016_6143_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6016_6143_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6016_6143_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6016_6143_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6016_6143_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6016_6143_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6016_6143_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6016_6143_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6016_6143_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6016_6143_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6016_6143_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6016_6143_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6016_6143_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6016_6143_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6016_6143_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6016_6143_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6016_6143_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6016_6143_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6016_6143_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6016_6143_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6144_6271_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6144_6271_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    delay_mem_reg_6144_6271_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TLAST),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6144_6271_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6144_6271_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6144_6271_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6144_6271_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6144_6271_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6144_6271_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6144_6271_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6144_6271_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6144_6271_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6144_6271_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6144_6271_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6144_6271_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6144_6271_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6144_6271_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    delay_mem_reg_6144_6271_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[12] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(S_AXIS_TLAST),
        .I3(S_AXIS_TVALID),
        .I4(S_AXIS_TREADY),
        .I5(delay_mem_reg_0_127_0_0_i_2_n_0),
        .O(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6144_6271_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6144_6271_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6144_6271_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6144_6271_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6144_6271_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6144_6271_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6144_6271_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6144_6271_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6144_6271_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6144_6271_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6144_6271_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6144_6271_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6144_6271_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6144_6271_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6144_6271_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6144_6271_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6144_6271_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6144_6271_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6144_6271_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6144_6271_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6144_6271_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6144_6271_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6144_6271_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6144_6271_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6144_6271_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6144_6271_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6144_6271_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6144_6271_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6144_6271_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6144_6271_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6144_6271_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6144_6271_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6144_6271_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6144_6271_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6144_6271_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6144_6271_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6144_6271_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6144_6271_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6144_6271_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6144_6271_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6144_6271_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6144_6271_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6144_6271_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6144_6271_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6144_6271_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6144_6271_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6144_6271_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6144_6271_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6144_6271_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6144_6271_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6272_6399_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6272_6399_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_6272_6399_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6272_6399_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6272_6399_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6272_6399_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6272_6399_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6272_6399_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6272_6399_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6272_6399_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6272_6399_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6272_6399_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6272_6399_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6272_6399_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6272_6399_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6272_6399_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6272_6399_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_6272_6399_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6272_6399_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6272_6399_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6272_6399_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6272_6399_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6272_6399_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6272_6399_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6272_6399_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6272_6399_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6272_6399_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6272_6399_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6272_6399_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6272_6399_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6272_6399_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6272_6399_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6272_6399_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6272_6399_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6272_6399_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6272_6399_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6272_6399_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6272_6399_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6272_6399_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6272_6399_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6272_6399_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6272_6399_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6272_6399_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6272_6399_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6272_6399_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6272_6399_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6272_6399_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6272_6399_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6272_6399_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6272_6399_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6272_6399_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6272_6399_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6272_6399_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6272_6399_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6272_6399_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6272_6399_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6272_6399_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6272_6399_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6272_6399_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6272_6399_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6272_6399_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6272_6399_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6272_6399_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6272_6399_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6272_6399_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6272_6399_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6272_6399_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6272_6399_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6400_6527_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6400_6527_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_6400_6527_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6400_6527_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6400_6527_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6400_6527_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6400_6527_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6400_6527_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6400_6527_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6400_6527_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6400_6527_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6400_6527_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6400_6527_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6400_6527_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6400_6527_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6400_6527_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6400_6527_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_6400_6527_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6400_6527_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6400_6527_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6400_6527_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6400_6527_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6400_6527_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6400_6527_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6400_6527_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6400_6527_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6400_6527_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6400_6527_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6400_6527_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6400_6527_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6400_6527_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6400_6527_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6400_6527_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6400_6527_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6400_6527_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6400_6527_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6400_6527_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6400_6527_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6400_6527_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6400_6527_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6400_6527_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6400_6527_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6400_6527_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6400_6527_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6400_6527_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6400_6527_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6400_6527_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6400_6527_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6400_6527_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6400_6527_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6400_6527_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6400_6527_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6400_6527_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6400_6527_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6400_6527_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6400_6527_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6400_6527_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6400_6527_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6400_6527_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6400_6527_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6400_6527_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6400_6527_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6400_6527_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6400_6527_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6400_6527_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6400_6527_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6400_6527_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6400_6527_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_640_767_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_640_767_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_640_767_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(sample1),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[8] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_640_767_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_640_767_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_640_767_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_640_767_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_640_767_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_640_767_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_640_767_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_640_767_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_640_767_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_640_767_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_640_767_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_640_767_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_640_767_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_640_767_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_640_767_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[8] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_640_767_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_640_767_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_640_767_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_640_767_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_640_767_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_640_767_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_640_767_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_640_767_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_640_767_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_640_767_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_640_767_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_640_767_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_640_767_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_640_767_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_640_767_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_640_767_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_640_767_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_640_767_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_640_767_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_640_767_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_640_767_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_640_767_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_640_767_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_640_767_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_640_767_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_640_767_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_640_767_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_640_767_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_640_767_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_640_767_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_640_767_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_640_767_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_640_767_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_640_767_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_640_767_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_640_767_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_640_767_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_640_767_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_640_767_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_640_767_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_640_767_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_640_767_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_640_767_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_640_767_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_640_767_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_640_767_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_640_767_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_640_767_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_640_767_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6528_6655_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6528_6655_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_6528_6655_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6528_6655_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6528_6655_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6528_6655_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6528_6655_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6528_6655_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6528_6655_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6528_6655_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6528_6655_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6528_6655_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6528_6655_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6528_6655_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6528_6655_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6528_6655_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6528_6655_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_6528_6655_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6528_6655_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6528_6655_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6528_6655_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6528_6655_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6528_6655_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6528_6655_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6528_6655_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6528_6655_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6528_6655_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6528_6655_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6528_6655_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6528_6655_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6528_6655_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6528_6655_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6528_6655_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6528_6655_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6528_6655_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6528_6655_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6528_6655_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6528_6655_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6528_6655_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6528_6655_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6528_6655_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6528_6655_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6528_6655_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6528_6655_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6528_6655_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6528_6655_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6528_6655_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6528_6655_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6528_6655_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6528_6655_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6528_6655_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6528_6655_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6528_6655_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6528_6655_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6528_6655_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6528_6655_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6528_6655_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6528_6655_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6528_6655_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6528_6655_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6528_6655_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6528_6655_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6528_6655_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6528_6655_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6528_6655_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6528_6655_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6528_6655_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6528_6655_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6656_6783_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6656_6783_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_6656_6783_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6656_6783_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6656_6783_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6656_6783_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6656_6783_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6656_6783_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6656_6783_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6656_6783_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6656_6783_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6656_6783_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6656_6783_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6656_6783_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6656_6783_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6656_6783_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6656_6783_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_6656_6783_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6656_6783_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6656_6783_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6656_6783_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6656_6783_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6656_6783_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6656_6783_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6656_6783_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6656_6783_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6656_6783_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6656_6783_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6656_6783_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6656_6783_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6656_6783_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6656_6783_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6656_6783_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6656_6783_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6656_6783_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6656_6783_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6656_6783_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6656_6783_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6656_6783_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6656_6783_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6656_6783_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6656_6783_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6656_6783_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6656_6783_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6656_6783_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6656_6783_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6656_6783_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6656_6783_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6656_6783_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6656_6783_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6656_6783_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6656_6783_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6656_6783_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6656_6783_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6656_6783_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6656_6783_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6656_6783_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6656_6783_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6656_6783_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6656_6783_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6656_6783_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6656_6783_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6656_6783_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6656_6783_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6656_6783_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6656_6783_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6656_6783_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6656_6783_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6784_6911_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6784_6911_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_6784_6911_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6784_6911_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6784_6911_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6784_6911_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6784_6911_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6784_6911_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6784_6911_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6784_6911_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6784_6911_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6784_6911_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6784_6911_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6784_6911_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6784_6911_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6784_6911_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6784_6911_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_6784_6911_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(delay_mem_reg_1664_1791_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6784_6911_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6784_6911_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6784_6911_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6784_6911_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6784_6911_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6784_6911_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6784_6911_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6784_6911_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6784_6911_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6784_6911_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6784_6911_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6784_6911_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6784_6911_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6784_6911_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6784_6911_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6784_6911_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6784_6911_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6784_6911_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6784_6911_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6784_6911_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6784_6911_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6784_6911_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6784_6911_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6784_6911_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6784_6911_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6784_6911_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6784_6911_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6784_6911_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6784_6911_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6784_6911_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6784_6911_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6784_6911_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6784_6911_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6784_6911_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6784_6911_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6784_6911_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6784_6911_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6784_6911_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6784_6911_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6784_6911_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6784_6911_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6784_6911_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6784_6911_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6784_6911_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6784_6911_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6784_6911_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6784_6911_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6784_6911_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6784_6911_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6784_6911_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_6912_7039_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6912_7039_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_6912_7039_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_6912_7039_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6912_7039_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_6912_7039_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6912_7039_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_6912_7039_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6912_7039_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_6912_7039_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6912_7039_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_6912_7039_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6912_7039_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_6912_7039_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6912_7039_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_6912_7039_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_6912_7039_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    delay_mem_reg_6912_7039_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[10] ),
        .I3(delay_mem_reg_1792_1919_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_6912_7039_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6912_7039_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_6912_7039_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6912_7039_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_6912_7039_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6912_7039_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_6912_7039_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_6912_7039_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_6912_7039_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6912_7039_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_6912_7039_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6912_7039_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_6912_7039_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6912_7039_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_6912_7039_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6912_7039_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_6912_7039_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6912_7039_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_6912_7039_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6912_7039_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_6912_7039_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_6912_7039_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_6912_7039_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_6912_7039_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_6912_7039_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_6912_7039_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_6912_7039_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_6912_7039_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_6912_7039_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_6912_7039_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_6912_7039_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_6912_7039_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_6912_7039_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_6912_7039_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_6912_7039_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_6912_7039_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_6912_7039_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_6912_7039_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_6912_7039_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_6912_7039_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_6912_7039_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_6912_7039_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_6912_7039_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_6912_7039_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_6912_7039_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_6912_7039_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_6912_7039_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_6912_7039_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_6912_7039_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_6912_7039_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7040_7167_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7040_7167_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7040_7167_0_0_i_1
       (.I0(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7040_7167_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7040_7167_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7040_7167_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7040_7167_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7040_7167_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7040_7167_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7040_7167_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7040_7167_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7040_7167_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7040_7167_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7040_7167_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7040_7167_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7040_7167_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7040_7167_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7040_7167_16_16_i_1
       (.I0(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[10] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7040_7167_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7040_7167_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7040_7167_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7040_7167_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7040_7167_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7040_7167_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7040_7167_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7040_7167_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7040_7167_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7040_7167_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7040_7167_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7040_7167_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7040_7167_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7040_7167_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7040_7167_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7040_7167_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7040_7167_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7040_7167_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7040_7167_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7040_7167_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7040_7167_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7040_7167_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7040_7167_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7040_7167_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7040_7167_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7040_7167_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7040_7167_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7040_7167_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7040_7167_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7040_7167_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7040_7167_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7040_7167_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7040_7167_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7040_7167_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7040_7167_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7040_7167_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7040_7167_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7040_7167_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7040_7167_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7040_7167_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7040_7167_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7040_7167_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7040_7167_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7040_7167_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7040_7167_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7040_7167_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7040_7167_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7040_7167_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7040_7167_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7040_7167_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7168_7295_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7168_7295_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_7168_7295_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[9] ),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .O(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7168_7295_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7168_7295_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7168_7295_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7168_7295_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7168_7295_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7168_7295_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7168_7295_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7168_7295_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7168_7295_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7168_7295_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7168_7295_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7168_7295_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7168_7295_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7168_7295_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    delay_mem_reg_7168_7295_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[9] ),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[11] ),
        .I5(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .O(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7168_7295_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7168_7295_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7168_7295_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7168_7295_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7168_7295_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7168_7295_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7168_7295_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7168_7295_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7168_7295_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7168_7295_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7168_7295_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7168_7295_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7168_7295_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7168_7295_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7168_7295_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7168_7295_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7168_7295_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7168_7295_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7168_7295_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7168_7295_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7168_7295_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7168_7295_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7168_7295_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7168_7295_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7168_7295_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7168_7295_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7168_7295_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7168_7295_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7168_7295_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7168_7295_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7168_7295_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7168_7295_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7168_7295_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7168_7295_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7168_7295_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7168_7295_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7168_7295_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7168_7295_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7168_7295_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7168_7295_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7168_7295_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7168_7295_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7168_7295_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7168_7295_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7168_7295_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7168_7295_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7168_7295_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7168_7295_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7168_7295_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7168_7295_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7296_7423_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7296_7423_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    delay_mem_reg_7296_7423_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[9] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_7296_7423_0_0_i_2_n_0),
        .O(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    delay_mem_reg_7296_7423_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[11] ),
        .I1(\cidx_receive_reg_n_0_[12] ),
        .O(delay_mem_reg_7296_7423_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7296_7423_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7296_7423_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7296_7423_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7296_7423_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7296_7423_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7296_7423_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7296_7423_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7296_7423_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7296_7423_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7296_7423_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7296_7423_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7296_7423_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7296_7423_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7296_7423_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    delay_mem_reg_7296_7423_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[8] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[9] ),
        .I3(\cidx_receive_reg_n_0_[7] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_7296_7423_0_0_i_2_n_0),
        .O(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7296_7423_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7296_7423_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7296_7423_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7296_7423_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7296_7423_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7296_7423_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7296_7423_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7296_7423_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7296_7423_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7296_7423_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7296_7423_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7296_7423_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7296_7423_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7296_7423_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7296_7423_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7296_7423_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7296_7423_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7296_7423_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7296_7423_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7296_7423_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7296_7423_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7296_7423_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7296_7423_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7296_7423_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7296_7423_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7296_7423_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7296_7423_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7296_7423_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7296_7423_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7296_7423_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7296_7423_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7296_7423_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7296_7423_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7296_7423_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7296_7423_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7296_7423_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7296_7423_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7296_7423_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7296_7423_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7296_7423_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7296_7423_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7296_7423_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7296_7423_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7296_7423_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7296_7423_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7296_7423_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7296_7423_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7296_7423_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7296_7423_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7296_7423_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7424_7551_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7424_7551_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    delay_mem_reg_7424_7551_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[9] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_7296_7423_0_0_i_2_n_0),
        .O(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7424_7551_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7424_7551_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7424_7551_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7424_7551_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7424_7551_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7424_7551_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7424_7551_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7424_7551_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7424_7551_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7424_7551_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7424_7551_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7424_7551_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7424_7551_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7424_7551_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    delay_mem_reg_7424_7551_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[9] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_7296_7423_0_0_i_2_n_0),
        .O(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7424_7551_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7424_7551_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7424_7551_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7424_7551_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7424_7551_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7424_7551_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7424_7551_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7424_7551_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7424_7551_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7424_7551_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7424_7551_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7424_7551_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7424_7551_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7424_7551_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7424_7551_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7424_7551_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7424_7551_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7424_7551_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7424_7551_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7424_7551_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7424_7551_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7424_7551_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7424_7551_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7424_7551_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7424_7551_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7424_7551_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7424_7551_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7424_7551_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7424_7551_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7424_7551_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7424_7551_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7424_7551_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7424_7551_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7424_7551_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7424_7551_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7424_7551_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7424_7551_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7424_7551_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7424_7551_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7424_7551_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7424_7551_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7424_7551_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7424_7551_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7424_7551_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7424_7551_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7424_7551_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7424_7551_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7424_7551_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7424_7551_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7424_7551_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7552_7679_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7552_7679_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7552_7679_0_0_i_1
       (.I0(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7552_7679_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7552_7679_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7552_7679_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7552_7679_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7552_7679_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7552_7679_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7552_7679_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7552_7679_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7552_7679_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7552_7679_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7552_7679_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7552_7679_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7552_7679_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7552_7679_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7552_7679_16_16_i_1
       (.I0(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[9] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[8] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7552_7679_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7552_7679_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7552_7679_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7552_7679_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7552_7679_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7552_7679_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7552_7679_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7552_7679_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7552_7679_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7552_7679_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7552_7679_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7552_7679_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7552_7679_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7552_7679_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7552_7679_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7552_7679_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7552_7679_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7552_7679_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7552_7679_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7552_7679_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7552_7679_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7552_7679_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7552_7679_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7552_7679_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7552_7679_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7552_7679_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7552_7679_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7552_7679_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7552_7679_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7552_7679_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7552_7679_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7552_7679_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7552_7679_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7552_7679_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7552_7679_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7552_7679_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7552_7679_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7552_7679_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7552_7679_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7552_7679_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7552_7679_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7552_7679_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7552_7679_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7552_7679_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7552_7679_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7552_7679_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7552_7679_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7552_7679_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7552_7679_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7552_7679_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7680_7807_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7680_7807_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    delay_mem_reg_7680_7807_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(sample1),
        .I2(\cidx_receive_reg_n_0_[8] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_7296_7423_0_0_i_2_n_0),
        .O(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7680_7807_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7680_7807_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7680_7807_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7680_7807_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7680_7807_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7680_7807_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7680_7807_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7680_7807_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7680_7807_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7680_7807_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7680_7807_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7680_7807_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7680_7807_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7680_7807_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    delay_mem_reg_7680_7807_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I2(\cidx_receive_reg_n_0_[8] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(delay_mem_reg_7296_7423_0_0_i_2_n_0),
        .O(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7680_7807_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7680_7807_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7680_7807_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7680_7807_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7680_7807_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7680_7807_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7680_7807_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7680_7807_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7680_7807_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7680_7807_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7680_7807_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7680_7807_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7680_7807_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7680_7807_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7680_7807_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7680_7807_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7680_7807_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7680_7807_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7680_7807_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7680_7807_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7680_7807_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7680_7807_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7680_7807_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7680_7807_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7680_7807_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7680_7807_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7680_7807_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7680_7807_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7680_7807_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7680_7807_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7680_7807_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7680_7807_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7680_7807_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7680_7807_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7680_7807_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7680_7807_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7680_7807_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7680_7807_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7680_7807_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7680_7807_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7680_7807_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7680_7807_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7680_7807_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7680_7807_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7680_7807_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7680_7807_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7680_7807_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7680_7807_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7680_7807_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7680_7807_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_768_895_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_768_895_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_768_895_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(sample1),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[7] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_768_895_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_768_895_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_768_895_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_768_895_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_768_895_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_768_895_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_768_895_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_768_895_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_768_895_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_768_895_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_768_895_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_768_895_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_768_895_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_768_895_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    delay_mem_reg_768_895_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[9] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I3(\cidx_receive_reg_n_0_[10] ),
        .I4(\cidx_receive_reg_n_0_[7] ),
        .I5(delay_mem_reg_384_511_0_0_i_3_n_0),
        .O(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_768_895_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_768_895_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_768_895_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_768_895_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_768_895_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_768_895_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_768_895_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_768_895_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_768_895_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_768_895_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_768_895_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_768_895_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_768_895_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_768_895_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_768_895_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_768_895_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_768_895_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_768_895_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_768_895_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_768_895_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_768_895_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_768_895_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_768_895_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_768_895_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_768_895_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_768_895_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_768_895_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_768_895_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_768_895_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_768_895_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_768_895_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_768_895_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_768_895_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_768_895_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_768_895_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_768_895_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_768_895_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_768_895_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_768_895_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_768_895_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_768_895_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_768_895_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_768_895_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_768_895_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_768_895_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_768_895_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_768_895_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_768_895_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_768_895_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_768_895_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7808_7935_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7808_7935_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7808_7935_0_0_i_1
       (.I0(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7808_7935_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7808_7935_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7808_7935_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7808_7935_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7808_7935_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7808_7935_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7808_7935_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7808_7935_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7808_7935_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7808_7935_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7808_7935_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7808_7935_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7808_7935_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7808_7935_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7808_7935_16_16_i_1
       (.I0(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .I2(\cidx_receive_reg_n_0_[7] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7808_7935_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7808_7935_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7808_7935_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7808_7935_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7808_7935_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7808_7935_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7808_7935_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7808_7935_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7808_7935_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7808_7935_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7808_7935_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7808_7935_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7808_7935_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7808_7935_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7808_7935_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7808_7935_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7808_7935_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7808_7935_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7808_7935_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7808_7935_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7808_7935_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7808_7935_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7808_7935_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7808_7935_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7808_7935_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7808_7935_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7808_7935_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7808_7935_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7808_7935_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7808_7935_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7808_7935_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7808_7935_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7808_7935_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7808_7935_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7808_7935_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7808_7935_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7808_7935_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7808_7935_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7808_7935_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7808_7935_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7808_7935_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7808_7935_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7808_7935_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7808_7935_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7808_7935_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7808_7935_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7808_7935_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7808_7935_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7808_7935_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7808_7935_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_7936_8063_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7936_8063_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7936_8063_0_0_i_1
       (.I0(delay_mem_reg_4480_4607_0_0_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(\cidx_receive_reg_n_0_[8] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_7936_8063_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7936_8063_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_7936_8063_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7936_8063_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_7936_8063_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7936_8063_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_7936_8063_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7936_8063_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_7936_8063_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7936_8063_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_7936_8063_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7936_8063_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_7936_8063_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_7936_8063_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    delay_mem_reg_7936_8063_16_16_i_1
       (.I0(delay_mem_reg_4480_4607_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[7] ),
        .I2(\cidx_receive_reg_n_0_[8] ),
        .I3(\cidx_receive_reg_n_0_[9] ),
        .I4(\cidx_receive_reg_n_0_[10] ),
        .I5(\cidx_receive_reg_n_0_[11] ),
        .O(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_7936_8063_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7936_8063_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_7936_8063_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7936_8063_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_7936_8063_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7936_8063_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_7936_8063_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_7936_8063_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_7936_8063_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7936_8063_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_7936_8063_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7936_8063_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_7936_8063_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7936_8063_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_7936_8063_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7936_8063_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_7936_8063_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7936_8063_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_7936_8063_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7936_8063_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_7936_8063_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_7936_8063_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_7936_8063_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_7936_8063_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_7936_8063_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_7936_8063_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_7936_8063_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_7936_8063_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_7936_8063_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_7936_8063_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_7936_8063_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_7936_8063_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_7936_8063_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_7936_8063_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_7936_8063_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_7936_8063_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_7936_8063_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_7936_8063_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_7936_8063_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_7936_8063_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_7936_8063_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_7936_8063_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_7936_8063_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_7936_8063_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_7936_8063_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_7936_8063_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_7936_8063_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_7936_8063_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_7936_8063_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_7936_8063_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_8064_8191_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_8064_8191_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    delay_mem_reg_8064_8191_0_0_i_1
       (.I0(sample1),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_8064_8191_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_8064_8191_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_8064_8191_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_8064_8191_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_8064_8191_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_8064_8191_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_8064_8191_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_8064_8191_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_8064_8191_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_8064_8191_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_8064_8191_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_8064_8191_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_8064_8191_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_8064_8191_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    delay_mem_reg_8064_8191_16_16_i_1
       (.I0(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(\cidx_receive_reg_n_0_[9] ),
        .I5(\cidx_receive_reg_n_0_[10] ),
        .O(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_8064_8191_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_8064_8191_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_8064_8191_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_8064_8191_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_8064_8191_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_8064_8191_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_8064_8191_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_8064_8191_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_8064_8191_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_8064_8191_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_8064_8191_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_8064_8191_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_8064_8191_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_8064_8191_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_8064_8191_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_8064_8191_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_8064_8191_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_8064_8191_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_8064_8191_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_8064_8191_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_8064_8191_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_8064_8191_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_8064_8191_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_8064_8191_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_8064_8191_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_8064_8191_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_8064_8191_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_8064_8191_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_8064_8191_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_8064_8191_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_8064_8191_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_8064_8191_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_8064_8191_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_8064_8191_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_8064_8191_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_8064_8191_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_8064_8191_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_8064_8191_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_8064_8191_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_8064_8191_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_8064_8191_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_8064_8191_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_8064_8191_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_8064_8191_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_8064_8191_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_8064_8191_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_8064_8191_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_8064_8191_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_8064_8191_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_8064_8191_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D delay_mem_reg_896_1023_0_0
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_896_1023_0_0_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_0_0_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_896_1023_0_0_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(sample1),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    delay_mem_reg_896_1023_0_0_i_2
       (.I0(\cidx_receive_reg_n_0_[7] ),
        .I1(\cidx_receive_reg_n_0_[8] ),
        .O(delay_mem_reg_896_1023_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D delay_mem_reg_896_1023_10_10
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_896_1023_10_10_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_10_10_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D delay_mem_reg_896_1023_11_11
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_896_1023_11_11_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_11_11_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D delay_mem_reg_896_1023_12_12
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_896_1023_12_12_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_12_12_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D delay_mem_reg_896_1023_13_13
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_896_1023_13_13_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_13_13_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D delay_mem_reg_896_1023_14_14
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_896_1023_14_14_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_14_14_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D delay_mem_reg_896_1023_15_15
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_896_1023_15_15_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_15_15_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D delay_mem_reg_896_1023_16_16
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[0]),
        .DPO(delay_mem_reg_896_1023_16_16_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_16_16_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    delay_mem_reg_896_1023_16_16_i_1
       (.I0(\cidx_receive_reg_n_0_[10] ),
        .I1(\cidx_receive_reg_n_0_[11] ),
        .I2(\cidx_receive_reg_n_0_[12] ),
        .I3(delay_mem_reg_896_1023_0_0_i_2_n_0),
        .I4(delay_mem_reg_384_511_16_16_i_2_n_0),
        .I5(\cidx_receive_reg_n_0_[9] ),
        .O(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D delay_mem_reg_896_1023_17_17
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_896_1023_17_17_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_17_17_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D delay_mem_reg_896_1023_18_18
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_896_1023_18_18_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_18_18_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D delay_mem_reg_896_1023_19_19
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_896_1023_19_19_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_19_19_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D delay_mem_reg_896_1023_1_1
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[1]),
        .DPO(delay_mem_reg_896_1023_1_1_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_1_1_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D delay_mem_reg_896_1023_20_20
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_896_1023_20_20_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_20_20_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D delay_mem_reg_896_1023_21_21
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_896_1023_21_21_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_21_21_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D delay_mem_reg_896_1023_22_22
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_896_1023_22_22_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_22_22_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D delay_mem_reg_896_1023_23_23
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_896_1023_23_23_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_23_23_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D delay_mem_reg_896_1023_24_24
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_896_1023_24_24_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_24_24_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D delay_mem_reg_896_1023_25_25
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_896_1023_25_25_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_25_25_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D delay_mem_reg_896_1023_26_26
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[10]),
        .DPO(delay_mem_reg_896_1023_26_26_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_26_26_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D delay_mem_reg_896_1023_27_27
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[11]),
        .DPO(delay_mem_reg_896_1023_27_27_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_27_27_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D delay_mem_reg_896_1023_28_28
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[12]),
        .DPO(delay_mem_reg_896_1023_28_28_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_28_28_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D delay_mem_reg_896_1023_29_29
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[13]),
        .DPO(delay_mem_reg_896_1023_29_29_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_29_29_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D delay_mem_reg_896_1023_2_2
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[2]),
        .DPO(delay_mem_reg_896_1023_2_2_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_2_2_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D delay_mem_reg_896_1023_30_30
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[14]),
        .DPO(delay_mem_reg_896_1023_30_30_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_30_30_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D delay_mem_reg_896_1023_31_31
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[15]),
        .DPO(delay_mem_reg_896_1023_31_31_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_31_31_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_16_16_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D delay_mem_reg_896_1023_3_3
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[3]),
        .DPO(delay_mem_reg_896_1023_3_3_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_3_3_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D delay_mem_reg_896_1023_4_4
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[4]),
        .DPO(delay_mem_reg_896_1023_4_4_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_4_4_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D delay_mem_reg_896_1023_5_5
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[5]),
        .DPO(delay_mem_reg_896_1023_5_5_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_5_5_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D delay_mem_reg_896_1023_6_6
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[6]),
        .DPO(delay_mem_reg_896_1023_6_6_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_6_6_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D delay_mem_reg_896_1023_7_7
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[7]),
        .DPO(delay_mem_reg_896_1023_7_7_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_7_7_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D delay_mem_reg_896_1023_8_8
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[8]),
        .DPO(delay_mem_reg_896_1023_8_8_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_8_8_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D delay_mem_reg_896_1023_9_9
       (.A({\cidx_receive_reg_n_0_[6] ,\cidx_receive_reg_n_0_[5] ,\cidx_receive_reg_n_0_[4] ,\cidx_receive_reg_n_0_[3] ,\cidx_receive_reg_n_0_[2] ,\cidx_receive_reg_n_0_[1] ,\cidx_receive_reg_n_0_[0] }),
        .D(S_AXIS_TDATA[9]),
        .DPO(delay_mem_reg_896_1023_9_9_n_0),
        .DPRA(cidx_send[6:0]),
        .SPO(delay_mem_reg_896_1023_9_9_n_1),
        .WCLK(ACLK),
        .WE(delay_mem_reg_896_1023_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    idx_ctrl_i_1
       (.I0(S_AXIS_TREADY),
        .I1(S_AXIS_TVALID),
        .I2(idx_ctrl),
        .O(idx_ctrl_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idx_ctrl_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(idx_ctrl_i_1_n_0),
        .Q(idx_ctrl),
        .R(p_1_out0));
  LUT2 #(
    .INIT(4'h8)) 
    \sample[15]_i_1 
       (.I0(S_AXIS_TVALID),
        .I1(S_AXIS_TREADY),
        .O(\sample[15]_i_1_n_0 ));
  FDRE \sample_reg[0] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[0]),
        .Q(sample[0]),
        .R(1'b0));
  FDRE \sample_reg[10] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[10]),
        .Q(sample[10]),
        .R(1'b0));
  FDRE \sample_reg[11] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[11]),
        .Q(sample[11]),
        .R(1'b0));
  FDRE \sample_reg[12] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[12]),
        .Q(sample[12]),
        .R(1'b0));
  FDRE \sample_reg[13] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[13]),
        .Q(sample[13]),
        .R(1'b0));
  FDRE \sample_reg[14] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[14]),
        .Q(sample[14]),
        .R(1'b0));
  FDRE \sample_reg[15] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[15]),
        .Q(sample[15]),
        .R(1'b0));
  FDRE \sample_reg[1] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[1]),
        .Q(sample[1]),
        .R(1'b0));
  FDRE \sample_reg[2] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[2]),
        .Q(sample[2]),
        .R(1'b0));
  FDRE \sample_reg[3] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[3]),
        .Q(sample[3]),
        .R(1'b0));
  FDRE \sample_reg[4] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[4]),
        .Q(sample[4]),
        .R(1'b0));
  FDRE \sample_reg[5] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[5]),
        .Q(sample[5]),
        .R(1'b0));
  FDRE \sample_reg[6] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[6]),
        .Q(sample[6]),
        .R(1'b0));
  FDRE \sample_reg[7] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[7]),
        .Q(sample[7]),
        .R(1'b0));
  FDRE \sample_reg[8] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[8]),
        .Q(sample[8]),
        .R(1'b0));
  FDRE \sample_reg[9] 
       (.C(ACLK),
        .CE(\sample[15]_i_1_n_0 ),
        .D(S_AXIS_TDATA[9]),
        .Q(sample[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
