
---------- Begin Simulation Statistics ----------
final_tick                                99008414000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651528                       # Number of bytes of host memory used
host_op_rate                                   179459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   558.32                       # Real time elapsed on the host
host_tick_rate                              177331628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099008                       # Number of seconds simulated
sim_ticks                                 99008414000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.980168                       # CPI: cycles per instruction
system.cpu.discardedOps                        189887                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        64132256                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.505008                       # IPC: instructions per cycle
system.cpu.numCycles                        198016828                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133884572                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       368749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2745                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1294732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2590224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6116                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485965                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735558                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103949                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101945                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904751                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65396                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                290                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              409                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50732243                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50732243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50732605                       # number of overall hits
system.cpu.dcache.overall_hits::total        50732605                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1359714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1359714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1367768                       # number of overall misses
system.cpu.dcache.overall_misses::total       1367768                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47742898988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47742898988                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47742898988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47742898988                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52091957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52091957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52100373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52100373                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026253                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026253                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35112.456728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35112.456728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34905.699642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34905.699642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       205188                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7515                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.303792                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1143366                       # number of writebacks
system.cpu.dcache.writebacks::total           1143366                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        73008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        73008                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73008                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1286706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1286706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1294756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1294756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44665454994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44665454994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45279470492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45279470492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024851                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34713.023017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34713.023017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34971.431291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34971.431291                       # average overall mshr miss latency
system.cpu.dcache.replacements                1294500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40310408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40310408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       832467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        832467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23026418997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23026418997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41142875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41142875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27660.458609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27660.458609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       826357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       826357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22068959497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22068959497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26706.326076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26706.326076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10421835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10421835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       527247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       527247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24716479991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24716479991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46878.370083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46878.370083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        66898                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66898                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       460349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       460349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22596495497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22596495497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49085.575285                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49085.575285                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          362                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           362                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8054                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8054                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.956987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.956987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    614015498                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    614015498                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.956511                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.956511                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76275.217143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76275.217143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.945689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1294756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.183198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.945689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53395205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53395205                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686985                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43476059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025334                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10279272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10279272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10279272                       # number of overall hits
system.cpu.icache.overall_hits::total        10279272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53695500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53695500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53695500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53695500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10280009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10280009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10280009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10280009                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72856.852103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72856.852103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72856.852103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72856.852103                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.icache.writebacks::total               231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52958500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52958500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71856.852103                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71856.852103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71856.852103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71856.852103                       # average overall mshr miss latency
system.cpu.icache.replacements                    231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10279272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10279272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53695500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53695500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10280009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10280009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72856.852103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72856.852103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71856.852103                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71856.852103                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.496170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10280009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13948.451832                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.496170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.402828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.402828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280746                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  99008414000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   68                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               922071                       # number of demand (read+write) hits
system.l2.demand_hits::total                   922139                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  68                       # number of overall hits
system.l2.overall_hits::.cpu.data              922071                       # number of overall hits
system.l2.overall_hits::total                  922139                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372685                       # number of demand (read+write) misses
system.l2.demand_misses::total                 373354                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            372685                       # number of overall misses
system.l2.overall_misses::total                373354                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33129044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33180164000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51119500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33129044500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33180164000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1294756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1295493                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1294756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1295493                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.907734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.287842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.288195                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.907734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.287842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.288195                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76411.808670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88892.884071                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88870.519668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76411.808670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88892.884071                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88870.519668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281960                       # number of writebacks
system.l2.writebacks::total                    281960                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            373349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           373349                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29401913000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29446342500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29401913000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29446342500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.907734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.287838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.288191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.907734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.287838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.288191                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66411.808670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78893.187185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78870.821939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66411.808670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78893.187185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78870.821939                       # average overall mshr miss latency
system.l2.replacements                         374462                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1143366                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1143366                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1143366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1143366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          222                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              222                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          222                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          374                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           374                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            252649                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                252649                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          208237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208237                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19058374000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19058374000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        460886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            460886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.451819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.451819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91522.515211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91522.515211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       208237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16976004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16976004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.451819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81522.515211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81522.515211                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.907734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76411.808670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76411.808670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.907734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.907734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66411.808670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66411.808670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        669422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            669422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       164448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14070670500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14070670500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       833870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        833870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.197211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.197211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85563.038164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85563.038164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       164443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12425909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12425909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.197205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.197205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75563.623870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75563.623870                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4035.930335                       # Cycle average of tags in use
system.l2.tags.total_refs                     2587100                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    378558                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.834091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.287912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.226101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3994.416322                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985335                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5553516                       # Number of tag accesses
system.l2.tags.data_accesses                  5553516                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    281781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    368365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013929832500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16705                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16705                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1023273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             265472                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      373349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281960                       # Number of write requests accepted
system.mem_ctrls.readBursts                    373349                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281960                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4315                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   179                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                373349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281960                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.087459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.382804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.995960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16658     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16705                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.866268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.831924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.089814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9940     59.50%     59.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              257      1.54%     61.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5352     32.04%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1120      6.70%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16705                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  276160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23894336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18045440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    241.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   99008270000                       # Total gap between requests
system.mem_ctrls.avgGap                     151086.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23575360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18032064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 432448.094764956040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 238114712.149615883827                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 182126581.686279714108                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       372680                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       281960                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17010500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14077446750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2379381089000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25426.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37773.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8438718.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     23851520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23894336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18045440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18045440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       372680                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         373349                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       281960                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        281960                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       432448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    240903970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        241336418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       432448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       432448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    182261681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       182261681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    182261681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       432448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    240903970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       423598099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               369034                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              281751                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        25637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        17576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        17655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        17914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        19258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        20389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        19882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        20667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        17655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        17015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        16659                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7175069750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1845170000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14094457250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19442.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38192.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              167265                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             127527                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            45.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       355982                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   116.996657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.732799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.362879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       274977     77.24%     77.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        53018     14.89%     92.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5958      1.67%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3264      0.92%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10035      2.82%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          701      0.20%     97.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          573      0.16%     97.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          646      0.18%     98.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6810      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       355982                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23618176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18032064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              238.547160                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              182.126582                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               45.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1250663820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       664724610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1304934960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     724744800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7815147600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  31824000030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11220073440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54804289260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.531635                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  28846615000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3305900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66855899000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1291126200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       686227080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1329967800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     745995420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7815147600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31116802170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11815608480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54800874750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.497148                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30397993500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3305900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  65304520500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             165112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281960                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86760                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208237                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        165112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1115418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1115418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     41939776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                41939776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              373349                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1939558500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2036530750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            834607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1425326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          243636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           460886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          460886                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       833870                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3884012                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3885717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    156039808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              156101760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          374462                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18045440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1669955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072703                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1661093     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8858      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1669955                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  99008414000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2438709000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1942136495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
