typedef enum logic [3:0] {ADD, SUB} ALU_func_t;

module ALU(
input logic [31:0] r1, r2,
input ALU_func_t ALU_func,
output logic [31:0] rout);

always_comb
	case(ALU_func)
		ADD: rout = r1 + r2;
		SUB: rout = r1 - r2;
		default: rout = 0;
	endcase
end

endmodule

