0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.srcs/sim_1/new/module_testbench.v,1711798873,verilog,,,,module_testbench,,,,,,,,
C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.srcs/sources_1/new/module_design.v,1711798749,verilog,,C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.srcs/sim_1/new/module_testbench.v,,module_design,,,,,,,,
