// Seed: 1585950615
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign module_1.type_7 = 0;
  id_7(
      .id_0(1), .id_1(1)
  );
  wire id_8;
  assign id_0 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output wand id_3,
    input tri1 id_4,
    input wire id_5,
    output wand id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    output uwire id_12,
    input tri id_13
);
  assign id_8 = id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9,
      id_5,
      id_8
  );
  assign id_8 = id_1 == id_1;
endmodule
