

================================================================
== Vivado HLS Report for 'BlackScholes'
================================================================
* Date:           Wed Dec 17 05:27:33 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+----------+
        |                       |             |  Latency  |  Interval | Pipeline |
        |        Instance       |    Module   | min | max | min | max |   Type   |
        +-----------------------+-------------+-----+-----+-----+-----+----------+
        |grp_rand_uint32_fu_25  |rand_uint32  |    2|    2|    1|    1| function |
        +-----------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      -|     122|    410|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      0|     124|    412|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+-----+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+-------------+---------+-------+-----+-----+
    |grp_rand_uint32_fu_25  |rand_uint32  |       12|      0|  122|  410|
    +-----------------------+-------------+---------+-------+-----+-----+
    |Total                  |             |       12|      0|  122|  410|
    +-----------------------+-------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   2|          4|    2|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   2|          4|    2|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_start  |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_done   | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_idle   | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_ready  | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_ce     |  in |    1| ap_ctrl_hs | BlackScholes | return value |
+----------+-----+-----+------------+--------------+--------------+

