module alu_4bit(
    input [3:0] a,
    input [3:0] b,
    input [2:0] sel,
    output reg [3:0]result,
    output reg carry );
    
    always @(*) begin
    carry = 0;
    result = 4'b0000;
        case(sel)
            3'b000 : {carry,result} = a+b;
            3'b001 : {carry,result} = a-b;
            3'b010 : result = a&b;
            3'b011: result = a | b;
            3'b100: result = a ^ b;
            3'b101 : result = ~a;
            3'b110 : result = a<<1;
            3'b111 : result = a>>1;
            
        endcase
    end
    
    endmodule