// Seed: 1427548692
module module_0 (
    output tri id_0,
    input wand id_1,
    input wand id_2
    , id_7,
    input supply0 id_3,
    output uwire id_4#(
        .id_8 (1),
        .id_9 (1),
        .id_10(-1)
    ),
    output supply0 id_5
);
  logic [7:0][-1 : 1] id_11, id_12 = -1;
  wire [-1 'd0 : -1] id_13, id_14, id_15;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    output uwire id_3,
    input wand id_4
);
  bit [1 'b0 : -1] id_6;
  always id_6 = id_1 * ~-1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_1,
      id_1,
      id_0,
      id_3
  );
  logic id_7 = -1;
endmodule
