I 000045 55 2939          1644514955239 lock
(_unit VHDL(lock 0 29(lock 0 55))
	(_version ve4)
	(_time 1644514955242 2022.02.10 18:42:35)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 1a4a1b1d1d4d4d0c411b59401d1c191c481c491c4c)
	(_ent
		(_time 1644514955233)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 61(_arch(_uni((i 2))))))
		(_type(_int stan 0 63(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 64(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 86(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 87(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 87(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 88(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 88(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 89(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 90(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 90(_prcs 1(_string \"000"\))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_trgt(17))(_sens(0)(2)(3)(18))(_dssslsensitivity 2))))
			(line__84(_arch 1 0 84(_prcs(_simple)(_trgt(8)(10)(11)(12)(13)(15)(16)(18))(_sens(0)(1)(4)(5)(17))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__175(_arch 2 0 175(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__176(_arch 3 0 176(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000045 55 2939          1644515318104 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644515318105 2022.02.10 18:48:38)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 8688d188d6d1d190dd87c5dc81808580d480d580d0)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1(_string \"000"\))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__160(_arch 2 0 160(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__161(_arch 3 0 161(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3266          1644515318566 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644515318567 2022.02.10 18:48:38)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 4b451e494f1c1c5d4b470d101e4d494d184d1d4d48)
	(_ent
		(_time 1644515318559)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((BACK)(BACK))
				((CLK)(CLK))
				((CE)(CE))
				((DATA)(DATA))
				((PUSH)(PUSH))
				((OK)(OK))
				((WRONG)(WRONG))
				((JAKI_STAN)(JAKI_STAN))
				((ILE_PROB)(ILE_PROB))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLR -1 0 33(_arch(_uni))))
		(_sig(_int CLK -1 0 34(_arch(_uni))))
		(_sig(_int BACK -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 4 0 37(_arch(_uni))))
		(_sig(_int PUSH -1 0 38(_arch(_uni))))
		(_sig(_int OK -1 0 40(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 41(_arch(_uni))))
		(_sig(_int WRONG -1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 44(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 5 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 6 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 47(_array -1((_dto i 15 i 0)))))
		(_sig(_int Q 7 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 50(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 74(_prcs(_wait_for)(_trgt(0)(12)))))
			(CLOCK_CLK(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)(3))(_read(12)))))
			(DATA_STIMULUS(_arch 2 0 108(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 134(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 177(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000045 55 2939          1644515388557 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644515388558 2022.02.10 18:49:48)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code bbb4efefbfececade0baf8e1bcbdb8bde9bde8bded)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1(_string \"000"\))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__160(_arch 2 0 160(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__161(_arch 3 0 161(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3200          1644515445982 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644515445983 2022.02.10 18:50:45)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 0908520f565e5e1f080e4f525c0f0b0f5a0f5f0f0a)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644515446013 2022.02.10 18:50:46)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 2828242c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2939          1644515451229 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644515451230 2022.02.10 18:50:51)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 8b858b858fdcdc9dd08ac8d18c8d888dd98dd88ddd)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1(_string \"000"\))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__160(_arch 2 0 160(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__161(_arch 3 0 161(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3200          1644515451607 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644515451608 2022.02.10 18:50:51)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 020c04045655551403054459570400045104540401)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644515451620 2022.02.10 18:50:51)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 111e4016154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3216          1644515869922 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644515869923 2022.02.10 18:57:49)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 0a5a590c0d5d5d1c0b0d4c515f0c080c590c5c0c09)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644515869940 2022.02.10 18:57:49)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 1a4b1e1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2939          1644515884415 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644515884416 2022.02.10 18:58:04)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code aeaaf5f9adf9f9b8f5afedf4a9a8ada8fca8fda8f8)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1(_string \"000"\))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__160(_arch 2 0 160(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__161(_arch 3 0 161(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3216          1644515884811 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644515884812 2022.02.10 18:58:04)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 35313730666262233432736e603337336633633336)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644515884825 2022.02.10 18:58:04)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 44411146451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644516244070 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644516244071 2022.02.10 19:04:04)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 96c1c099c6c1c180cd99d5cc91909590c490c590c0)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000045 55 2941          1644516253411 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644516253412 2022.02.10 19:04:13)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 16431411464141004d19554c111015104410451040)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3216          1644516253820 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516253821 2022.02.10 19:04:13)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code acf9adfba9fbfbbaadabeaf7f9aaaeaaffaafaaaaf)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644516253839 2022.02.10 19:04:13)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code bce8eae8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3216          1644516535273 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516535274 2022.02.10 19:08:55)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 1a1d4e1d1d4d4d0c1b1d5c414f1c181c491c4c1c19)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644516535302 2022.02.10 19:08:55)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 393f3a3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644516559389 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644516559390 2022.02.10 19:09:19)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 47461145161010511c48041d404144411541144111)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3216          1644516559762 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516559763 2022.02.10 19:09:19)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code bebfebeabde9e9a8bfb9f8e5ebb8bcb8edb8e8b8bd)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 143(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 186(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 197 (lock_tb))
	(_version ve4)
	(_time 1644516559776 2022.02.10 19:09:19)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code cececc9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3230          1644517779905 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644517779906 2022.02.10 19:29:39)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code ebecbcb8efbcbcfdedbbadb0beede9edb8edbdede8)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 151(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 210(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644517779940 2022.02.10 19:29:39)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 0a0c0b0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3230          1644517828321 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644517828322 2022.02.10 19:30:28)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 10424117464747061640564b451612164316461613)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 151(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 210(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644517828357 2022.02.10 19:30:28)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 30633635356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644517837650 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644517837651 2022.02.10 19:30:37)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 81d1d48fd6d6d697da8ec2db86878287d387d287d7)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3230          1644517838041 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644517838042 2022.02.10 19:30:38)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 07575c01565050110157415c520105015401510104)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 151(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 210(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644517838055 2022.02.10 19:30:38)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 17461b10154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644518080668 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644518080669 2022.02.10 19:34:40)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code c89fc99d969f9fde93c78b92cfcecbce9ace9bce9e)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3230          1644518081297 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644518081298 2022.02.10 19:34:41)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 396e3f3c666e6e2f3f697f626c3f3b3f6a3f6f3f3a)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 151(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 210(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644518081311 2022.02.10 19:34:41)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 491f184b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644518405883 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644518405884 2022.02.10 19:40:05)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 2b7c7a2f2f7c7c3d702468712c2d282d792d782d7d)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3230          1644518406759 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644518406760 2022.02.10 19:40:06)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 96c1c099c6c1c18090c5d0cdc3909490c590c09095)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 151(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 210(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 226 (lock_tb))
	(_version ve4)
	(_time 1644518406798 2022.02.10 19:40:06)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code b5e3b4e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3230          1644518466853 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644518466854 2022.02.10 19:41:06)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 545b0757060303425204120f015256520752025257)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 150(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 209(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644518466892 2022.02.10 19:41:06)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 737d777275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644520284505 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644520284506 2022.02.10 20:11:24)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 8c8e8c8289dbdb9ad783cfd68b8a8f8ade8adf8ada)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000045 55 2941          1644520296119 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644520296120 2022.02.10 20:11:36)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code e5e4bfb6b6b2b2f3beeaa6bfe2e3e6e3b7e3b6e3b3)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(3)(18))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(15)(16)(18))(_sens(0)(1)(4)(5)(17))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3230          1644520296847 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644520296848 2022.02.10 20:11:36)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code b4b5b4e0e6e3e3a2b2e4f2efe1b2b6b2e7b2e2b2b7)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 150(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 209(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644520296861 2022.02.10 20:11:36)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code c4c49391c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 3010          1644523397156 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644523397157 2022.02.10 21:03:17)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 4d184c4f4f1a1a5b161a0e174a4b4e4b1f4b1e4b1b)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))(2)))))
			(line__162(_arch 2 0 162(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__163(_arch 3 0 163(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000045 55 3010          1644523407958 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644523407959 2022.02.10 21:03:27)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 89d9df87d6dede9fd286cad38e8f8a8fdb8fda8fdf)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))(2)))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000045 55 3010          1644523411346 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644523411347 2022.02.10 21:03:31)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code b8bee9ece6efefaee3b7fbe2bfbebbbeeabeebbeee)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(3)(18))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(15)(16)(18))(_sens(0)(1)(4)(5)(17))(_read(2)(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__161(_arch 2 0 161(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__162(_arch 3 0 162(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3230          1644523412803 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644523412804 2022.02.10 21:03:32)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 75732e74262222637325332e207377732673237376)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 150(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 209(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644523412840 2022.02.10 21:03:32)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 9493989b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2941          1644524372778 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644524372779 2022.02.10 21:19:32)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code baefbbeebdededace1edf9e0bdbcb9bce8bce9bcec)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__162(_arch 2 0 162(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__163(_arch 3 0 163(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000045 55 2941          1644524375258 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644524375259 2022.02.10 21:19:35)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 6e3c386e6d39397835392d3469686d683c683d6838)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_type(_int stan 0 48(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 4 0 49(_arch(_uni))))
		(_sig(_int stan_nastepny 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 5 0 71(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 6 0 72(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 7 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 8 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_var(_int ILE_PROB_temp 9 0 75(_prcs 1((_others(i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(17))(_sens(0)(2)(18)(3))(_dssslsensitivity 2))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(15)(16)(18)(8)(9)(10)(11)(12)(13))(_sens(17)(0)(1)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))))))
			(line__162(_arch 2 0 162(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__163(_arch 3 0 163(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
	)
	(_model . lock 4 -1)
)
I 000056 55 3230          1644524375503 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644524375504 2022.02.10 21:19:35)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 683a3d68363f3f7e6e382e333d6e6a6e3b6e3e6e6b)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 150(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 209(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644524375509 2022.02.10 21:19:35)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 683b6a68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 3047          1644524987913 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644524987914 2022.02.10 21:29:47)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 9e9a98919dc9c9889d9addc499989d98cc98cd98c8)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int Bylo -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB_temp 4 0 48(_arch(_uni(_string \"001"\)))))
		(_type(_int stan 0 50(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 5 0 51(_arch(_uni))))
		(_sig(_int stan_nastepny 5 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 6 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 7 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 8 0 75(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 76(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 9 0 76(_prcs 1((_others(i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_trgt(19))(_sens(0)(2)(20)(3))(_dssslsensitivity 2))))
			(line__71(_arch 1 0 71(_prcs(_simple)(_trgt(15)(16)(17)(18)(20)(8)(9)(10)(11)(12)(13))(_sens(19)(1)(2)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))(17)(18)))))
			(line__170(_arch 2 0 170(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__171(_arch 3 0 171(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
		(197122)
		(197378)
		(197379)
	)
	(_model . lock 4 -1)
)
I 000045 55 3047          1644524998546 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644524998547 2022.02.10 21:29:58)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 1f1c44181f4848091c1b5c4518191c194d194c1949)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int Bylo -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB_temp 4 0 48(_arch(_uni(_string \"001"\)))))
		(_type(_int stan 0 50(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 5 0 51(_arch(_uni))))
		(_sig(_int stan_nastepny 5 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 6 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 7 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 8 0 75(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 76(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 9 0 76(_prcs 1((_others(i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_trgt(19))(_sens(0)(2)(20)(3))(_dssslsensitivity 2))))
			(line__71(_arch 1 0 71(_prcs(_simple)(_trgt(15)(16)(17)(18)(20)(8)(9)(10)(11)(12)(13))(_sens(19)(1)(2)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))(17)(18)))))
			(line__170(_arch 2 0 170(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__171(_arch 3 0 171(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
		(197122)
		(197378)
		(197379)
	)
	(_model . lock 4 -1)
)
V 000056 55 3230          1644524998778 TB_ARCHITECTURE
(_unit VHDL(lock_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644524998779 2022.02.10 21:29:58)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 0a09500c0d5d5d1c0c5a4c515f0c080c590c5c0c09)
	(_ent
		(_time 1644515318558)
	)
	(_comp
		(lock
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int BACK -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int PUSH -1 0 19(_ent (_in))))
				(_port(_int OK -1 0 21(_ent (_out))))
				(_port(_int WRONG -1 0 23(_ent (_out))))
				(_port(_int JAKI_STAN 1 0 25(_ent (_out))))
				(_port(_int ILE_PROB 2 0 26(_ent (_out))))
				(_port(_int Q0 0 0 28(_ent (_out))))
				(_port(_int Q1 0 0 29(_ent (_out))))
				(_port(_int Q2 0 0 30(_ent (_out))))
				(_port(_int Q3 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp lock)
		(_port
			((CLR)(CLR))
			((BACK)(BACK))
			((CLK)(CLK))
			((CE)(CE))
			((DATA)(DATA))
			((PUSH)(PUSH))
			((OK)(OK))
			((WRONG)(WRONG))
			((JAKI_STAN)(JAKI_STAN))
			((ILE_PROB)(ILE_PROB))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
		)
		(_use(_ent . lock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 36(_arch(_uni))))
		(_sig(_int CLK -1 0 37(_arch(_uni))))
		(_sig(_int BACK -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 3 0 40(_arch(_uni))))
		(_sig(_int PUSH -1 0 41(_arch(_uni))))
		(_sig(_int OK -1 0 43(_arch(_uni))))
		(_sig(_int NOT_OK -1 0 44(_arch(_uni))))
		(_sig(_int WRONG -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int JAKI_STAN 4 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q0 3 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q1 3 0 51(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q2 3 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q3 3 0 53(_arch(_uni((_others(i 2)))))))
		(_sig(_int END_SIM -2 0 56(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 83(_prcs(_wait_for)(_trgt(0)(15)))))
			(CLOCK_CLK(_arch 1 0 97(_prcs(_wait_for)(_trgt(1)(3))(_read(15)))))
			(DATA_STIMULUS(_arch 2 0 117(_prcs(_wait_for)(_trgt(4)))))
			(PUSH_STIMULUS(_arch 3 0 150(_prcs(_wait_for)(_trgt(5)))))
			(BACK_STIMULUS(_arch 4 0 209(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027)
		(50528771)
		(33686019)
		(50529027)
		(50529027)
		(50529026)
		(50463490)
		(50529027)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
V 000037 55 388 0 testbench_for_lock
(_configuration VHDL (testbench_for_lock 0 225 (lock_tb))
	(_version ve4)
	(_time 1644524998782 2022.02.10 21:29:58)
	(_source(\../src/TestBench/lock_TB.vhd\))
	(_parameters tan)
	(_code 0a08070c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . lock lock
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 3047          1644525426605 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644525426606 2022.02.10 21:37:06)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 3e6d6d3b3d6969283d3b7d6439383d386c386d3868)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int Bylo -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB_temp 4 0 48(_arch(_uni(_string \"001"\)))))
		(_type(_int stan 0 50(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 5 0 51(_arch(_uni))))
		(_sig(_int stan_nastepny 5 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 6 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 7 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 8 0 75(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 76(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 9 0 76(_prcs 1((_others(i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_trgt(19))(_sens(0)(2)(20)(3))(_dssslsensitivity 2))))
			(line__71(_arch 1 0 71(_prcs(_simple)(_trgt(15)(16)(17)(18)(20)(8)(9)(10)(11)(12)(13))(_sens(19)(1)(2)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))(17)(18)))))
			(line__171(_arch 2 0 171(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__172(_arch 3 0 172(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
		(197122)
		(197378)
		(197379)
	)
	(_model . lock 4 -1)
)
V 000045 55 3047          1644525458933 lock
(_unit VHDL(lock 0 29(lock 0 40))
	(_version ve4)
	(_time 1644525458934 2022.02.10 21:37:38)
	(_source(\../src/lock.vhd\))
	(_parameters tan)
	(_code 86858088d6d1d1908582c5dc81808580d480d580d0)
	(_ent
		(_time 1644514955232)
	)
	(_object
		(_port(_int CLR -1 0 31(_ent(_in)(_event))))
		(_port(_int BACK -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 35(_ent(_in))))
		(_port(_int PUSH -1 0 36(_ent(_in))))
		(_port(_int OK -1 0 38(_ent(_out))))
		(_port(_int WRONG -1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1((_dto i 4 i 0)))))
		(_port(_int JAKI_STAN 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int ILE_PROB 2 0 42(_ent(_out))))
		(_port(_int Q0 0 0 44(_ent(_out))))
		(_port(_int Q1 0 0 45(_ent(_out))))
		(_port(_int Q2 0 0 46(_ent(_out))))
		(_port(_int Q3 0 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int PASSCODE 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int OK_temp -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int WRONG_temp -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int Bylo -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int ILE_PROB_temp 4 0 48(_arch(_uni(_string \"001"\)))))
		(_type(_int stan 0 50(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 5 0 51(_arch(_uni))))
		(_sig(_int stan_nastepny 5 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 73(_array -1((_dto i 3 i 0)))))
		(_var(_int Q0_temp 6 0 73(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1((_dto i 3 i 0)))))
		(_var(_int Q1_temp 7 0 74(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int Q2_temp 8 0 75(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 76(_array -1((_dto i 3 i 0)))))
		(_var(_int Q3_temp 9 0 76(_prcs 1((_others(i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_trgt(19))(_sens(0)(2)(20)(3))(_dssslsensitivity 2))))
			(line__71(_arch 1 0 71(_prcs(_simple)(_trgt(15)(16)(17)(18)(20)(8)(9)(10)(11)(12)(13))(_sens(19)(1)(2)(4)(5))(_read(14(d_15_12))(14(d_11_8))(14(d_7_4))(14(d_3_0))(17)(18)))))
			(line__170(_arch 2 0 170(_assignment(_alias((OK)(OK_temp)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
			(line__171(_arch 3 0 171(_assignment(_alias((WRONG)(WRONG_temp)))(_simpleassign BUF)(_trgt(7))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
		(33686019 2)
		(197122)
		(197378)
		(197379)
	)
	(_model . lock 4 -1)
)
