// Seed: 1137415100
module module_0;
  logic id_1, id_2, id_3;
  assign id_2 = id_3;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd38,
    parameter id_6 = 32'd89
) (
    input tri id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output uwire id_4,
    input wand _id_5,
    input tri1 _id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9
);
  wire [-1 : 1] id_11[1 : id_6  +  id_5], id_12, id_13;
  module_0 modCall_1 ();
  wire id_14, id_15;
endmodule
