// Seed: 1988626649
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wire id_6;
  id_7(
      .id_0(id_4), .id_1(1), .id_2(id_3), .id_3(id_2), .id_4(id_6), .id_5(1), .id_6(1), .id_7(id_4)
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    output supply1 id_12
);
  supply0 id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14
  );
  wire id_18, id_19, id_20;
  xor primCall (id_6, id_4, id_15, id_1, id_17, id_8, id_9, id_7, id_16, id_0);
endmodule
