# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do elevador_5_pisos_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Quartus\ Projects/Sistemas_en_chip/elevador_5_pisos {C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos/elevador_5_pisos.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:16:15 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos" C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos/elevador_5_pisos.v 
# -- Compiling module elevador_5_pisos
# 
# Top level modules:
# 	elevador_5_pisos
# End time: 11:16:15 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Quartus\ Projects/Sistemas_en_chip/elevador_5_pisos {C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos/doors_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:16:15 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos" C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos/doors_tb.v 
# -- Compiling module doors_tb
# 
# Top level modules:
# 	doors_tb
# End time: 11:16:15 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  doors_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" doors_tb 
# Start time: 11:16:15 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "elevador_5_pisos(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.doors_tb(fast)
# Loading work.elevador_5_pisos(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos/doors_tb.v(37)
#    Time: 620 ps  Iteration: 0  Instance: /doors_tb
# Break in Module doors_tb at C:/Users/PC/Quartus Projects/Sistemas_en_chip/elevador_5_pisos/doors_tb.v line 37
# End time: 11:17:15 on Feb 26,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 1
