$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:45:17 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module IntervalRegisterTester $end
   $var wire  1 # clock $end
   $var wire  4 % counter [3:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000 %
#1
1#
b1111 %
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
b0000 %
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
#21
1#
b0001 %
#22
#23
#24
#25
#26
0#
#27
#28
#29
#30
#31
1#
b0010 %
#32
#33
#34
#35
#36
0#
#37
#38
#39
#40
#41
1#
b0011 %
#42
#43
#44
#45
#46
0#
#47
#48
#49
#50
#51
1#
b0100 %
#52
#53
#54
#55
#56
0#
#57
#58
#59
#60
#61
1#
b0101 %
#62
#63
#64
#65
#66
0#
#67
#68
#69
#70
