$date
	Thu Mar 20 18:46:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " ovf $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$scope module dut $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 1 " ovf $end
$var wire 8 ' sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b1 $
b1 &
b10 !
b10 '
b1 #
b1 %
#20
1"
b10000000 !
b10000000 '
b1111111 #
b1111111 %
#30
b10000000 $
b10000000 &
b0 !
b0 '
b10000000 #
b10000000 %
#40
0"
b11111111 !
b11111111 '
b1111111 $
b1111111 &
#60
