

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26'
================================================================
* Date:           Fri Mar 28 16:44:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  90.000 ns|  90.000 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_2  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/awq_macro.cpp:154]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_s = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [src/awq_macro.cpp:324]   --->   Operation 14 'read' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_1677_partselect_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_1677_partselect" [src/awq_macro.cpp:324]   --->   Operation 15 'read' 'p_0_0_1677_partselect_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_2678_partselect_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_2678_partselect" [src/awq_macro.cpp:324]   --->   Operation 16 'read' 'p_0_0_2678_partselect_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_3679_partselect_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_3679_partselect" [src/awq_macro.cpp:324]   --->   Operation 17 'read' 'p_0_0_3679_partselect_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln154 = store i5 0, i5 %j" [src/awq_macro.cpp:154]   --->   Operation 18 'store' 'store_ln154' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28.i567"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [src/awq_macro.cpp:159]   --->   Operation 20 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln154 = icmp_eq  i5 %j_2, i5 16" [src/awq_macro.cpp:154]   --->   Operation 21 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln154 = add i5 %j_2, i5 1" [src/awq_macro.cpp:154]   --->   Operation 22 'add' 'add_ln154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.body28.i567.split, void %for.inc52.exitStub" [src/awq_macro.cpp:154]   --->   Operation 23 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:155]   --->   Operation 24 'specpipeline' 'specpipeline_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln154 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/awq_macro.cpp:154]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/awq_macro.cpp:154]   --->   Operation 26 'specloopname' 'specloopname_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i5 %j_2" [src/awq_macro.cpp:159]   --->   Operation 27 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln159, void %branch24, void %branch28" [src/awq_macro.cpp:160]   --->   Operation 28 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln159, void %branch17, void %branch21" [src/awq_macro.cpp:160]   --->   Operation 29 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln159, void %branch10, void %branch14" [src/awq_macro.cpp:160]   --->   Operation 30 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln160_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln159, i2 3" [src/awq_macro.cpp:160]   --->   Operation 31 'bitconcatenate' 'or_ln160_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%icmp_ln160 = icmp_eq  i3 %or_ln160_3, i3 3" [src/awq_macro.cpp:160]   --->   Operation 32 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %branch7, void %branch3" [src/awq_macro.cpp:160]   --->   Operation 33 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln154 = store i5 %add_ln154, i5 %j" [src/awq_macro.cpp:154]   --->   Operation 34 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.body28.i567" [src/awq_macro.cpp:154]   --->   Operation 35 'br' 'br_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 36 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_0, i32 %p_s" [src/awq_macro.cpp:160]   --->   Operation 36 'write' 'write_ln160' <Predicate = (!trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split191" [src/awq_macro.cpp:160]   --->   Operation 37 'br' 'br_ln160' <Predicate = (!trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_4, i32 %p_s" [src/awq_macro.cpp:160]   --->   Operation 38 'write' 'write_ln160' <Predicate = (trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split191" [src/awq_macro.cpp:160]   --->   Operation 39 'br' 'br_ln160' <Predicate = (trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_1, i32 %p_0_0_1677_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 40 'write' 'write_ln160' <Predicate = (!trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split182" [src/awq_macro.cpp:160]   --->   Operation 41 'br' 'br_ln160' <Predicate = (!trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_5, i32 %p_0_0_1677_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 42 'write' 'write_ln160' <Predicate = (trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split182" [src/awq_macro.cpp:160]   --->   Operation 43 'br' 'br_ln160' <Predicate = (trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_2, i32 %p_0_0_2678_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 44 'write' 'write_ln160' <Predicate = (!trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split173" [src/awq_macro.cpp:160]   --->   Operation 45 'br' 'br_ln160' <Predicate = (!trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_6, i32 %p_0_0_2678_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 46 'write' 'write_ln160' <Predicate = (trunc_ln159)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split173" [src/awq_macro.cpp:160]   --->   Operation 47 'br' 'br_ln160' <Predicate = (trunc_ln159)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_7, i32 %p_0_0_3679_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 48 'write' 'write_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split164" [src/awq_macro.cpp:160]   --->   Operation 49 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mro3_s_M_elems_V_3, i32 %p_0_0_3679_partselect_read" [src/awq_macro.cpp:160]   --->   Operation 50 'write' 'write_ln160' <Predicate = (icmp_ln160)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body28.i567.split164" [src/awq_macro.cpp:160]   --->   Operation 51 'br' 'br_ln160' <Predicate = (icmp_ln160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.643ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln154', src/awq_macro.cpp:154) of constant 0 on local variable 'j', src/awq_macro.cpp:154 [26]  (0.427 ns)
	'load' operation 5 bit ('j', src/awq_macro.cpp:159) on local variable 'j', src/awq_macro.cpp:154 [29]  (0.000 ns)
	'add' operation 5 bit ('add_ln154', src/awq_macro.cpp:154) [31]  (0.789 ns)
	'store' operation 0 bit ('store_ln154', src/awq_macro.cpp:154) of variable 'add_ln154', src/awq_macro.cpp:154 on local variable 'j', src/awq_macro.cpp:154 [72]  (0.427 ns)

 <State 2>: 1.825ns
The critical path consists of the following:
	fifo write operation ('write_ln160', src/awq_macro.cpp:160) on port 'mro3_s_M_elems_V_0' (src/awq_macro.cpp:160) [40]  (1.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
