<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: X86InstrInfo.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dc/dc8/X86InstrInfo_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dc/dc8/X86InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the X86 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef X86INSTRUCTIONINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define X86INSTRUCTIONINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/d9e/X86BaseInfo_8h.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/d57/X86RegisterInfo_8h.html">X86RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/d73/DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d44/TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../dc/dc8/X86InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   22</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>X86RegisterInfo;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>X86Subtarget;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span>X86 {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// X86 specific condition code. These correspond to X86_*_COND in</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// X86InstrInfo.td. They must be kept in synch.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">   32</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> {</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">   33</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">COND_A</a>  = 0,</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">   34</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">COND_AE</a> = 1,</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">   35</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">COND_B</a>  = 2,</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">   36</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">COND_BE</a> = 3,</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">   37</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">COND_E</a>  = 4,</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">   38</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">COND_G</a>  = 5,</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">   39</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">COND_GE</a> = 6,</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">   40</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">COND_L</a>  = 7,</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">   41</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">COND_LE</a> = 8,</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">   42</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">COND_NE</a> = 9,</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">   43</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">COND_NO</a> = 10,</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">   44</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">COND_NP</a> = 11,</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">   45</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">COND_NS</a> = 12,</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">   46</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">COND_O</a>  = 13,</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">   47</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">COND_P</a>  = 14,</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">   48</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">COND_S</a>  = 15,</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75">   49</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75">LAST_VALID_COND</a> = <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">COND_S</a>,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// Artificial condition codes. These are used by AnalyzeBranch</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// to indicate a block terminated with two conditional branches to</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// the same location. This occurs in code using FCMP_OEQ or FCMP_UNE,</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="comment">// which can&#39;t be represented on x86 with a single condition. These</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// are never used in MachineInstrs.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">   56</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">COND_NE_OR_P</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb">   57</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb">COND_NP_OR_E</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">   59</a></span>&#160;    <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">COND_INVALID</a></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  };</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// Turn condition code into conditional branch opcode.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a86ce19a71e97672e370db2d9164f9c2a">GetCondBranchFromCond</a>(<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> CC);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// \brief Return a set opcode for the given condition and whether it has</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// a memory operand.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a108b3584b0a20c9024379179a5612b7a">getSETFromCond</a>(<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> CC, <span class="keywordtype">bool</span> HasMemoryOperand = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// \brief Return a cmov opcode for the given condition, register size in</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// bytes, and operand type.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a92dfe1c6887254b2b4db89fae71f6103">getCMovFromCond</a>(<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> CC, <span class="keywordtype">unsigned</span> RegBytes,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                           <span class="keywordtype">bool</span> HasMemoryOperand = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Turn CMov opcode into condition code.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a33c661f2e48a170073eca27c2875c1bb">getCondFromCMovOpc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// GetOppositeBranchCondition - Return the inverse of the specified cond,</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// e.g. turning COND_E to COND_NE.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span>  <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">GetOppositeBranchCondition</a>(<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> CC);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}  <span class="comment">// end namespace X86;</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// isGlobalStubReference - Return true if the specified TargetFlag operand is</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// a reference to a stub for a global, not the global itself.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">   85</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">isGlobalStubReference</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TargetFlag) {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">switch</span> (TargetFlag) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044">X86II::MO_DLLIMPORT</a>: <span class="comment">// dllimport stub.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">X86II::MO_GOTPCREL</a>:  <span class="comment">// rip-relative GOT reference.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">X86II::MO_GOT</a>:       <span class="comment">// normal GOT reference.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>:        <span class="comment">// Normal $non_lazy_ptr ref.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">X86II::MO_DARWIN_NONLAZY</a>:                 <span class="comment">// Normal $non_lazy_ptr ref.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558">X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE</a>: <span class="comment">// Hidden $non_lazy_ptr ref.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// isGlobalRelativeToPICBase - Return true if the specified global value</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// is true, the addressing mode has the PIC base register added in (e.g. EBX).</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">  102</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">isGlobalRelativeToPICBase</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TargetFlag) {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">switch</span> (TargetFlag) {</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">X86II::MO_GOTOFF</a>:                         <span class="comment">// isPICStyleGOT: local global.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">X86II::MO_GOT</a>:                            <span class="comment">// isPICStyleGOT: other global.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">X86II::MO_PIC_BASE_OFFSET</a>:                <span class="comment">// Darwin local global.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>:        <span class="comment">// Darwin/32 external global.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558">X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE</a>: <span class="comment">// Darwin/32 hidden global.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">X86II::MO_TLVP</a>:                           <span class="comment">// ??? Pretty sure..</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  }</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">  116</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">isScale</a>(<span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 1 || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 2 ||</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;     MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 4 || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 8);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">  122</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">isLeaMem</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">return</span> Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a> &lt;= MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &amp;&amp;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">isScale</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>)) &amp;&amp;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() ||</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;     MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a58048141ed81d581f3fb9a797f3186ee">isGlobal</a>() ||</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;     MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2a6233524fe8cf33f83fe27d3673412c">isCPI</a>() ||</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;     MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#af19a512f40c1e9247796ad8cee70884b">isJTI</a>());</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a4d4191a557764471c0f130506c25e5ef">  134</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a4d4191a557764471c0f130506c25e5ef">isMem</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a> &lt;= MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &amp;&amp;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">isLeaMem</a>(MI, Op);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html">  141</a></span>&#160;<span class="keyword">class </span><a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> final : <span class="keyword">public</span> X86GenInstrInfo {</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa91c1f046162e418112ecaa122a4369b">  142</a></span>&#160;  <a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;<a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa91c1f046162e418112ecaa122a4369b">Subtarget</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4080c58bc3167031741c06fdb9433fdc">  143</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d3/ded/classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4080c58bc3167031741c06fdb9433fdc">RI</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// RegOp2MemOpTable3Addr, RegOp2MemOpTable0, RegOp2MemOpTable1,</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// RegOp2MemOpTable2, RegOp2MemOpTable3 - Load / store folding opcode maps.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt;unsigned,</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae48ace085f99cc8311840b2e1fecc870">  149</a></span>&#160;                   std::pair&lt;unsigned, unsigned&gt; &gt; <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae48ace085f99cc8311840b2e1fecc870">RegOp2MemOpTableType</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4c53d342bd031752ed2b7500b35e2de0">  150</a></span>&#160;  <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4c53d342bd031752ed2b7500b35e2de0">RegOp2MemOpTable2Addr</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#af55751cb7fc19a3784a80d126c119345">  151</a></span>&#160;  <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#af55751cb7fc19a3784a80d126c119345">RegOp2MemOpTable0</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae35a4fcc47a7cddb437210e268685065">  152</a></span>&#160;  <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae35a4fcc47a7cddb437210e268685065">RegOp2MemOpTable1</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a85078308490efc03b8984408a9ac4984">  153</a></span>&#160;  <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a85078308490efc03b8984408a9ac4984">RegOp2MemOpTable2</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9952e18f871ef3585330050bf34fc39c">  154</a></span>&#160;  <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9952e18f871ef3585330050bf34fc39c">RegOp2MemOpTable3</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// MemOp2RegOpTable - Load / store unfolding opcode map.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt;unsigned,</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a98f82e12f230914529ebc0bcdf7e00c4">  159</a></span>&#160;                   std::pair&lt;unsigned, unsigned&gt; &gt; <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a98f82e12f230914529ebc0bcdf7e00c4">MemOp2RegOpTableType</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa99beeb850476da1057157774527f24b">  160</a></span>&#160;  <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">MemOp2RegOpTableType</a> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa99beeb850476da1057157774527f24b">MemOp2RegOpTable</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a19e05665de7173448f823a5df3020c64">AddTableEntry</a>(<a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a> &amp;R2MTable,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                            <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">MemOp2RegOpTableType</a> &amp;M2RTable,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                            <span class="keywordtype">unsigned</span> RegOp, <span class="keywordtype">unsigned</span> MemOp, <span class="keywordtype">unsigned</span> <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a6aa44b57a2108166bda3cac603b5f81c">anchor</a>();</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">X86InstrInfo</a>(<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a02929a7afeaf522dbc3fb2cb59ce095f">  175</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="../../d3/ded/classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> &amp;<a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a02929a7afeaf522dbc3fb2cb59ce095f">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4080c58bc3167031741c06fdb9433fdc">RI</a>; }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot;</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// extension instruction. That is, it&#39;s like a copy where it&#39;s legal for the</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// true, then it&#39;s expected the pre-extension value is available as a subreg</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// of the result register. This also returns the sub-register index in</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// SubIdx.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a1b17bc26eb067bce2cf4f0ba80088a25">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#af8419ddec5773ebe3b7909a523850835">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// reliable for correctness.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a1f2791cf21dd910b9bbfc30b19d17796">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                     <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ac1baf4f850e992603b627c69125ca4c7">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// reliable for correctness.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a14d5492ccec8e04c90e373501f8c51c2">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                    <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a69398684f46df0bf1804557c0c93e098">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                         <a class="code" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a31cb0dccd28f4c69c436979be403d471">reMaterialize</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                     <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                     <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// Given an operand within a MachineInstr, insert preceding code to put it</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// into the right format for a particular kind of LEA instruction. This may</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// involve using an appropriate super-register instead (with an implicit use</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// of the original) or creating a new virtual register and inserting COPY</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// instructions to get the data into the right class.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// Reference parameters are set to indicate how caller should add this</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// operand to the LEA instruction.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a0290546aa7ece78ad9e0ab0816133b4a">classifyLEAReg</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                      <span class="keywordtype">unsigned</span> LEAOpcode, <span class="keywordtype">bool</span> AllowSP,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;NewSrc, <span class="keywordtype">bool</span> &amp;isKill,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                      <span class="keywordtype">bool</span> &amp;isUndef, <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImplicitOp) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// convertToThreeAddress - This method must be implemented by targets that</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  /// may be able to convert a two-address instruction into a true</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// three-address instruction on demand.  This allows the X86 target (for</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// would require register copies due to two-addressness.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// performed, otherwise it returns the new instruction.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span>  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a002318dacea32fdd7b5b64013753cd8b">convertToThreeAddress</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                      <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                      <a class="code" href="../../d1/d14/classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// commuteInstruction - We have a few instructions that must be hacked on to</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// commute them.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a7e1ae38f5f9d3893a11b30bfdaa378f6">commuteInstruction</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">bool</span> NewMI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a723c901eee5166c2a45d83c61ccd17fb">findCommutedOpIndices</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ac53413a33c8941a656286d31942d4066">isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5961dd6c8d06c25ba76f03218c41703a">AnalyzeBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                     <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                     <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a6c494b375ec83fefaf0c607b0710ea09">RemoveBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abdc13385657702011876e24ef40122b8">InsertBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                        <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                        <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                        <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa455babfa0f55054004ce1516a43bb27">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>&amp;,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                       <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                       <span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>, <span class="keywordtype">int</span>&amp;, <span class="keywordtype">int</span>&amp;, <span class="keywordtype">int</span>&amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ac5843c45ca0debb3e7a5ffb5bd40bfbc">insertSelect</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                    <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                    <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                    <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a7d34438ba67590df0654a7af13b35e08">copyPhysReg</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                   <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                   <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9dd118773db4c3ae8f680afe955ec3cc">storeRegToStackSlot</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                           <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a655f4e255237fb10af91f7ebb4e73633">storeRegToAddr</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                      <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Addr,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                      <a class="code" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOBegin,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                      <a class="code" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOEnd,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                      <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a630026d03cddcfe75d74e19372b870db">loadRegFromStackSlot</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                            <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a83521d375ab6fa527d0b6106664ca029">loadRegFromAddr</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                       <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Addr,</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                       <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                       <a class="code" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOBegin,</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                       <a class="code" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOEnd,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                       <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a8726f89912bd302fc9ebfaf59a8aa6a9">expandPostRAPseudo</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// foldMemoryOperand - If this target supports it, fold a load or store of</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// the specified stack slot into the specified machine instruction for the</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// specified operand(s).  If this is possible, the target should perform the</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// folding and return true, otherwise it should return false.  If it folds</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// the instruction, it is likely that the MachineInstruction the iterator</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// references has been changed.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abbb6c512ce36c110686c84d23159a5f4">foldMemoryOperandImpl</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// foldMemoryOperand - Same as the previous version except it allows folding</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// of any load and store from / to any address, not just from a specific</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// stack slot.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span>  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abbb6c512ce36c110686c84d23159a5f4">foldMemoryOperandImpl</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* LoadMI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// canFoldMemoryOperand - Returns true if the specified load / store is</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// folding is possible.</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5b45c20d8338db1767b7dca887d4b498">canFoldMemoryOperand</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>*,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a37af9e2e54b70b59e6096aecc4aebf72">unfoldMemoryOperand</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                         <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                         <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a37af9e2e54b70b59e6096aecc4aebf72">unfoldMemoryOperand</a>(<a class="code" href="../../db/d9c/classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                           <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode*&gt;</a> &amp;NewNodes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// value.</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                              <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                              <span class="keywordtype">unsigned</span> *LoadRegIndex = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  /// to determine if two loads are loading from the same base address. It</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// should only return true if the base pointers are the same and the</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// only differences between the two addresses are the offset. It also returns</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  /// the offsets by reference.</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">areLoadsFromSameBasePtr</a>(<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1,</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                               int64_t &amp;Offset2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// be scheduled togther. On some targets if two loads are loading from</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">shouldScheduleLoadsNear</a>(<a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                               int64_t Offset1, int64_t Offset2,</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                               <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a846bc50f9dc174001f3b45c1ea5b4901">shouldScheduleAdjacent</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* First,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                              <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Second) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5d940a897be6b7f171e79c6faef7f0c1">getNoopForMachoTarget</a>(<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abcd88c2974c8bc01d490fdc47d985c38">ReverseBranchCondition</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  /// isSafeToMoveRegClassDefs - Return true if it&#39;s safe to move a machine</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  /// instruction that defines the specified register class.</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// isSafeToClobberEFLAGS - Return true if it&#39;s safe insert an instruction tha</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// would clobber the EFLAGS condition register. Note the result may be</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// conservative. If it cannot definitely determine the safety after visiting</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// a few instructions in each direction it assumes it&#39;s not safe.</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aeebff6c77118282915f9f936207eb229">isSafeToClobberEFLAGS</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                             <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa325e63e4b657e5d8b4cd718bc4dc01f">  379</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa325e63e4b657e5d8b4cd718bc4dc01f">isX86_64ExtendedReg</a>(<span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  }</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  /// getGlobalBaseReg - Return a virtual register initialized with the</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  /// the global base register value. Output instructions required to</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  /// initialize the register in the function entry block, if necessary.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a52e85681cc881f82b53bd2506abd7a66">getGlobalBaseReg</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  std::pair&lt;uint16_t, uint16_t&gt;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae498b6f4f7ba22398b22cdecddd1a278">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ad1f20560da2a5fee7cf1b778030bf276">setExecutionDomain</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Domain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a3dd6c8ced4f433b5d7ce50fd48b932ca">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aafaad3c2200bbef059d80e84090fe2d5">getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> &amp;OpNum,</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a3c136fad411f764d4650f919594cd08f">breakPartialRegDependency</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abbb6c512ce36c110686c84d23159a5f4">foldMemoryOperandImpl</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                      <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;MOs,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                      <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> Alignment) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordtype">void</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9cc95f51c5a490d73db9642f4787b1db">getUnconditionalBranch</a>(<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="../../de/d6e/namespacellvm_1_1MCID.html#a8b4809c6a85f035770c6b8b5df19c7a1a359237c780f7c8e40645575826da8a3c">Branch</a>,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                         <span class="keyword">const</span> <a class="code" href="../../d7/d6e/classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *BranchTarget) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aebaf0d4933b02a7e891cd7e94b2fdf8d">getTrap</a>(<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">isHighLatencyDef</a>(<span class="keywordtype">int</span> opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a3983c5cc61513a38de0753834fd6c8bf">hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                             <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                             <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                             <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                             <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// can be analyzed.</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a8187267207271adf51d117e7cedb6554">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                      <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  /// optimizeCompareInstr - Check if there exists an earlier instruction that</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// operates on the same source operands and sets flags in the same way as</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// Compare; remove Compare if possible.</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a32469a3f922e768baf46c98fd736fab1">optimizeCompareInstr</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  /// optimizeLoadInstr - Try to remove the load by folding it to a register</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  /// operand at the use. We fold the load instructions if and only if the</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  /// the machine instruction generated due to folding.</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span>  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4d3d87b9602b9675879972d928dc3d1a">optimizeLoadInstr</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                  <span class="keywordtype">unsigned</span> &amp;FoldAsLoadDefReg,</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;DefMI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5051a3cfa4f7fa5a5611c553bc6ed08a">convertToThreeAddressWithLEA</a>(<span class="keywordtype">unsigned</span> MIOpc,</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                              <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                              <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                              <a class="code" href="../../d1/d14/classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  /// isFrameOperand - Return true and the FrameIndex if the specified</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  /// operand and follow operands form a reference to the stack frame.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abef12f60c956e1d91abb1bc2641faeb8">isFrameOperand</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> Op,</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                      <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;};</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ac5843c45ca0debb3e7a5ffb5bd40bfbc"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ac5843c45ca0debb3e7a5ffb5bd40bfbc">llvm::X86InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DstReg, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03007">X86InstrInfo.cpp:3007</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a02929a7afeaf522dbc3fb2cb59ce095f"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a02929a7afeaf522dbc3fb2cb59ce095f">llvm::X86InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const X86RegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00175">X86InstrInfo.h:175</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00204">SIInstrInfo.h:204</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a86ce19a71e97672e370db2d9164f9c2a"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a86ce19a71e97672e370db2d9164f9c2a">llvm::X86::GetCondBranchFromCond</a></div><div class="ttdeci">unsigned GetCondBranchFromCond(CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02606">X86InstrInfo.cpp:2606</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">llvm::X86::COND_NO</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00043">X86InstrInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a31cb0dccd28f4c69c436979be403d471"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a31cb0dccd28f4c69c436979be403d471">llvm::X86InstrInfo::reMaterialize</a></div><div class="ttdeci">void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr *Orig, const TargetRegisterInfo &amp;TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01807">X86InstrInfo.cpp:1807</a></div></div>
<div class="ttc" id="namespacellvm_html_a8e3efa3451510c4dd3b0360251dd5128"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">llvm::isScale</a></div><div class="ttdeci">static bool isScale(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00116">X86InstrInfo.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="../../d1/d14/classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d77/LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_abdc13385657702011876e24ef40122b8"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abdc13385657702011876e24ef40122b8">llvm::X86InstrInfo::InsertBranch</a></div><div class="ttdeci">unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02922">X86InstrInfo.cpp:2922</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a655f4e255237fb10af91f7ebb4e73633"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a655f4e255237fb10af91f7ebb4e73633">llvm::X86InstrInfo::storeRegToAddr</a></div><div class="ttdeci">void storeRegToAddr(MachineFunction &amp;MF, unsigned SrcReg, bool isKill, SmallVectorImpl&lt; MachineOperand &gt; &amp;Addr, const TargetRegisterClass *RC, MachineInstr::mmo_iterator MMOBegin, MachineInstr::mmo_iterator MMOEnd, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03299">X86InstrInfo.cpp:3299</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">llvm::X86::COND_A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00033">X86InstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2d2ea6e61626afee21fc7752c9affa05"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">llvm::X86InstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04830">X86InstrInfo.cpp:4830</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a85078308490efc03b8984408a9ac4984"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a85078308490efc03b8984408a9ac4984">llvm::X86InstrInfo::RegOp2MemOpTable2</a></div><div class="ttdeci">RegOp2MemOpTableType RegOp2MemOpTable2</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00153">X86InstrInfo.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00141">X86InstrInfo.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ad1f20560da2a5fee7cf1b778030bf276"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ad1f20560da2a5fee7cf1b778030bf276">llvm::X86InstrInfo::setExecutionDomain</a></div><div class="ttdeci">void setExecutionDomain(MachineInstr *MI, unsigned Domain) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05283">X86InstrInfo.cpp:5283</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a33c661f2e48a170073eca27c2875c1bb"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a33c661f2e48a170073eca27c2875c1bb">llvm::X86::getCondFromCMovOpc</a></div><div class="ttdeci">CondCode getCondFromCMovOpc(unsigned Opc)</div><div class="ttdoc">getCondFromCmovOpc - return condition code of a CMov opcode. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02552">X86InstrInfo.cpp:2552</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="../../d5/d64/classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00529">DenseMap.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aec70b28b64b3aa57dc8cc1820113bc15"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">llvm::X86InstrInfo::isHighLatencyDef</a></div><div class="ttdeci">bool isHighLatencyDef(int opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05312">X86InstrInfo.cpp:5312</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af8419ddec5773ebe3b7909a523850835"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#af8419ddec5773ebe3b7909a523850835">llvm::X86InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01588">X86InstrInfo.cpp:1588</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb">llvm::X86::COND_NP_OR_E</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00057">X86InstrInfo.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">llvm::X86II::MO_GOTPCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00087">X86BaseInfo.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a3983c5cc61513a38de0753834fd6c8bf"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a3983c5cc61513a38de0753834fd6c8bf">llvm::X86InstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">bool hasHighOperandLatency(const InstrItineraryData *ItinData, const MachineRegisterInfo *MRI, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05390">X86InstrInfo.cpp:5390</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00035">X86InstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a98f82e12f230914529ebc0bcdf7e00c4"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a98f82e12f230914529ebc0bcdf7e00c4">llvm::X86InstrInfo::MemOp2RegOpTableType</a></div><div class="ttdeci">DenseMap&lt; unsigned, std::pair&lt; unsigned, unsigned &gt; &gt; MemOp2RegOpTableType</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00159">X86InstrInfo.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aafaad3c2200bbef059d80e84090fe2d5"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aafaad3c2200bbef059d80e84090fe2d5">llvm::X86InstrInfo::getUndefRegClearance</a></div><div class="ttdeci">unsigned getUndefRegClearance(const MachineInstr *MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04291">X86InstrInfo.cpp:4291</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a4d3d87b9602b9675879972d928dc3d1a"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4d3d87b9602b9675879972d928dc3d1a">llvm::X86InstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">MachineInstr * optimizeLoadInstr(MachineInstr *MI, const MachineRegisterInfo *MRI, unsigned &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03872">X86InstrInfo.cpp:3872</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af19a512f40c1e9247796ad8cee70884b"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#af19a512f40c1e9247796ad8cee70884b">llvm::MachineOperand::isJTI</a></div><div class="ttdeci">bool isJTI() const </div><div class="ttdoc">isJTI - Tests if this is a MO_JumpTableIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00243">MachineOperand.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">llvm::X86::COND_P</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00047">X86InstrInfo.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00192">X86BaseInfo.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="../../d8/da9/classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/df3/MachineMemOperand_8h_source.html#l00090">MachineMemOperand.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">llvm::X86::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00037">X86InstrInfo.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">llvm::X86::COND_O</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00046">X86InstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ac53413a33c8941a656286d31942d4066"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ac53413a33c8941a656286d31942d4066">llvm::X86InstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">bool isUnpredicatedTerminator(const MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02746">X86InstrInfo.cpp:2746</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae35a4fcc47a7cddb437210e268685065"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae35a4fcc47a7cddb437210e268685065">llvm::X86InstrInfo::RegOp2MemOpTable1</a></div><div class="ttdeci">RegOp2MemOpTableType RegOp2MemOpTable1</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00152">X86InstrInfo.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">llvm::X86::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00041">X86InstrInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aebaf0d4933b02a7e891cd7e94b2fdf8d"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aebaf0d4933b02a7e891cd7e94b2fdf8d">llvm::X86InstrInfo::getTrap</a></div><div class="ttdeci">void getTrap(MCInst &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05308">X86InstrInfo.cpp:5308</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="namespacellvm_html_a029305779c4671cfa47263aae5ed18cc"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">llvm::isGlobalStubReference</a></div><div class="ttdeci">static bool isGlobalStubReference(unsigned char TargetFlag)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00085">X86InstrInfo.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="../../d4/d31/classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d70/AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html"><div class="ttname"><a href="../../d7/d6e/classllvm_1_1MCSymbolRefExpr.html">llvm::MCSymbolRefExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d7b/MCExpr_8h_source.html#l00152">MCExpr.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a1b17bc26eb067bce2cf4f0ba80088a25"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a1b17bc26eb067bce2cf4f0ba80088a25">llvm::X86InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01463">X86InstrInfo.cpp:1463</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae72eac92efac9eb39757874451949d8f"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">llvm::X86InstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05157">X86InstrInfo.cpp:5157</a></div></div>
<div class="ttc" id="namespacellvm_html_aa2193538a19d33f9a3035f4f5b9f88fd"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">llvm::isLeaMem</a></div><div class="ttdeci">static bool isLeaMem(const MachineInstr *MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00122">X86InstrInfo.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2a6233524fe8cf33f83fe27d3673412c"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2a6233524fe8cf33f83fe27d3673412c">llvm::MachineOperand::isCPI</a></div><div class="ttdeci">bool isCPI() const </div><div class="ttdoc">isCPI - Tests if this is a MO_ConstantPoolIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00239">MachineOperand.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a58048141ed81d581f3fb9a797f3186ee"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a58048141ed81d581f3fb9a797f3186ee">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const </div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00245">MachineOperand.h:245</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a17fba293567ee7ac6bb0ff0843d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">llvm::isGlobalRelativeToPICBase</a></div><div class="ttdeci">static bool isGlobalRelativeToPICBase(unsigned char TargetFlag)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00102">X86InstrInfo.h:102</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d5ec413fa43a1e470dafb6cafda9b5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const </div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00237">MachineOperand.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a14d5492ccec8e04c90e373501f8c51c2"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a14d5492ccec8e04c90e373501f8c51c2">llvm::X86InstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreToStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01618">X86InstrInfo.cpp:1618</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">llvm::X86II::MO_GOT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00072">X86BaseInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a72ba34ed2a0e75181bfecf7d463156f8"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">llvm::X86InstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04935">X86InstrInfo.cpp:4935</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a32469a3f922e768baf46c98fd736fab1"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a32469a3f922e768baf46c98fd736fab1">llvm::X86InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03580">X86InstrInfo.cpp:3580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_abbb6c512ce36c110686c84d23159a5f4"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abbb6c512ce36c110686c84d23159a5f4">llvm::X86InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04334">X86InstrInfo.cpp:4334</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">llvm::X86::COND_NE_OR_P</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00056">X86InstrInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5b45c20d8338db1767b7dca887d4b498"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5b45c20d8338db1767b7dca887d4b498">llvm::X86InstrInfo::canFoldMemoryOperand</a></div><div class="ttdeci">bool canFoldMemoryOperand(const MachineInstr *, const SmallVectorImpl&lt; unsigned &gt; &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04524">X86InstrInfo.cpp:4524</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">llvm::X86II::MO_DARWIN_NONLAZY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00187">X86BaseInfo.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558">llvm::X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00198">X86BaseInfo.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a273963344455b1333c817d916548c926"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">llvm::X86II::isX86_64ExtendedReg</a></div><div class="ttdeci">bool isX86_64ExtendedReg(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00720">X86BaseInfo.h:720</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aa455babfa0f55054004ce1516a43bb27"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa455babfa0f55054004ce1516a43bb27">llvm::X86InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02971">X86InstrInfo.cpp:2971</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a3c136fad411f764d4650f919594cd08f"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a3c136fad411f764d4650f919594cd08f">llvm::X86InstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">void breakPartialRegDependency(MachineBasicBlock::iterator MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04308">X86InstrInfo.cpp:4308</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a8187267207271adf51d117e7cedb6554"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a8187267207271adf51d117e7cedb6554">llvm::X86InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03354">X86InstrInfo.cpp:3354</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a9cc95f51c5a490d73db9642f4787b1db"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9cc95f51c5a490d73db9642f4787b1db">llvm::X86InstrInfo::getUnconditionalBranch</a></div><div class="ttdeci">void getUnconditionalBranch(MCInst &amp;Branch, const MCSymbolRefExpr *BranchTarget) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05302">X86InstrInfo.cpp:5302</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aa99beeb850476da1057157774527f24b"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa99beeb850476da1057157774527f24b">llvm::X86InstrInfo::MemOp2RegOpTable</a></div><div class="ttdeci">MemOp2RegOpTableType MemOp2RegOpTable</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00160">X86InstrInfo.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a723c901eee5166c2a45d83c61ccd17fb"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a723c901eee5166c2a45d83c61ccd17fb">llvm::X86InstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(MachineInstr *MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02471">X86InstrInfo.cpp:2471</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae498b6f4f7ba22398b22cdecddd1a278"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae498b6f4f7ba22398b22cdecddd1a278">llvm::X86InstrInfo::getExecutionDomain</a></div><div class="ttdeci">std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05272">X86InstrInfo.cpp:5272</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a9952e18f871ef3585330050bf34fc39c"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9952e18f871ef3585330050bf34fc39c">llvm::X86InstrInfo::RegOp2MemOpTable3</a></div><div class="ttdeci">RegOp2MemOpTableType RegOp2MemOpTable3</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00154">X86InstrInfo.h:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691">llvm::X86::AddrNumOperands</a></div><div class="ttdoc">AddrNumOperands - Total number of operands in a memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00042">X86BaseInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a1f2791cf21dd910b9bbfc30b19d17796"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a1f2791cf21dd910b9bbfc30b19d17796">llvm::X86InstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01596">X86InstrInfo.cpp:1596</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">llvm::X86II::MO_TLVP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00204">X86BaseInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="../../d9/d44/TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aa325e63e4b657e5d8b4cd718bc4dc01f"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa325e63e4b657e5d8b4cd718bc4dc01f">llvm::X86InstrInfo::isX86_64ExtendedReg</a></div><div class="ttdeci">static bool isX86_64ExtendedReg(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00379">X86InstrInfo.h:379</a></div></div>
<div class="ttc" id="X86RegisterInfo_8h_html"><div class="ttname"><a href="../../d2/d57/X86RegisterInfo_8h.html">X86RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5a4eef9d22e5039b95e52892c6656f95"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">llvm::X86InstrInfo::X86InstrInfo</a></div><div class="ttdeci">X86InstrInfo(X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00101">X86InstrInfo.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00047">X86Subtarget.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ac1baf4f850e992603b627c69125ca4c7"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ac1baf4f850e992603b627c69125ca4c7">llvm::X86InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01609">X86InstrInfo.cpp:1609</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a37af9e2e54b70b59e6096aecc4aebf72"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a37af9e2e54b70b59e6096aecc4aebf72">llvm::X86InstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04580">X86InstrInfo.cpp:4580</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a7d34438ba67590df0654a7af13b35e08"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a7d34438ba67590df0654a7af13b35e08">llvm::X86InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03101">X86InstrInfo.cpp:3101</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">llvm::X86::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00039">X86InstrInfo.h:39</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="../../dc/d73/DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a6c494b375ec83fefaf0c607b0710ea09"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a6c494b375ec83fefaf0c607b0710ea09">llvm::X86InstrInfo::RemoveBranch</a></div><div class="ttdeci">unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02901">X86InstrInfo.cpp:2901</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a0290546aa7ece78ad9e0ab0816133b4a"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a0290546aa7ece78ad9e0ab0816133b4a">llvm::X86InstrInfo::classifyLEAReg</a></div><div class="ttdeci">bool classifyLEAReg(MachineInstr *MI, const MachineOperand &amp;Src, unsigned LEAOpcode, bool AllowSP, unsigned &amp;NewSrc, bool &amp;isKill, bool &amp;isUndef, MachineOperand &amp;ImplicitOp) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01862">X86InstrInfo.cpp:1862</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae48ace085f99cc8311840b2e1fecc870"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#ae48ace085f99cc8311840b2e1fecc870">llvm::X86InstrInfo::RegOp2MemOpTableType</a></div><div class="ttdeci">DenseMap&lt; unsigned, std::pair&lt; unsigned, unsigned &gt; &gt; RegOp2MemOpTableType</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00149">X86InstrInfo.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a108b3584b0a20c9024379179a5612b7a"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a108b3584b0a20c9024379179a5612b7a">llvm::X86::getSETFromCond</a></div><div class="ttdeci">unsigned getSETFromCond(CondCode CC, bool HasMemoryOperand=false)</div><div class="ttdoc">Return a set opcode for the given condition and whether it has a memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02673">X86InstrInfo.cpp:2673</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aeebff6c77118282915f9f936207eb229"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aeebff6c77118282915f9f936207eb229">llvm::X86InstrInfo::isSafeToClobberEFLAGS</a></div><div class="ttdeci">bool isSafeToClobberEFLAGS(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01729">X86InstrInfo.cpp:1729</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">llvm::X86::COND_AE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00034">X86InstrInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a846bc50f9dc174001f3b45c1ea5b4901"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a846bc50f9dc174001f3b45c1ea5b4901">llvm::X86InstrInfo::shouldScheduleAdjacent</a></div><div class="ttdeci">bool shouldScheduleAdjacent(MachineInstr *First, MachineInstr *Second) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04983">X86InstrInfo.cpp:4983</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aa91c1f046162e418112ecaa122a4369b"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#aa91c1f046162e418112ecaa122a4369b">llvm::X86InstrInfo::Subtarget</a></div><div class="ttdeci">X86Subtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00142">X86InstrInfo.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8b4809c6a85f035770c6b8b5df19c7a1a359237c780f7c8e40645575826da8a3c"><div class="ttname"><a href="../../de/d6e/namespacellvm_1_1MCID.html#a8b4809c6a85f035770c6b8b5df19c7a1a359237c780f7c8e40645575826da8a3c">llvm::MCID::Branch</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00108">MCInstrDesc.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">llvm::X86::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00059">X86InstrInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">llvm::X86::COND_BE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00036">X86InstrInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">llvm::X86::COND_S</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00048">X86InstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="../../db/d9c/classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/SelectionDAG_8h_source.html#l00167">SelectionDAG.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html"><div class="ttname"><a href="../../d3/ded/classllvm_1_1X86RegisterInfo.html">llvm::X86RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d57/X86RegisterInfo_8h_source.html#l00027">X86RegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a5c06f5a972e8a78052103840a8c98a3f"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">llvm::X86::GetOppositeBranchCondition</a></div><div class="ttdeci">CondCode GetOppositeBranchCondition(CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02630">X86InstrInfo.cpp:2630</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a4080c58bc3167031741c06fdb9433fdc"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4080c58bc3167031741c06fdb9433fdc">llvm::X86InstrInfo::RI</a></div><div class="ttdeci">const X86RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00143">X86InstrInfo.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a52e85681cc881f82b53bd2506abd7a66"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a52e85681cc881f82b53bd2506abd7a66">llvm::X86InstrInfo::getGlobalBaseReg</a></div><div class="ttdeci">unsigned getGlobalBaseReg(MachineFunction *MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05170">X86InstrInfo.cpp:5170</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5d940a897be6b7f171e79c6faef7f0c1"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5d940a897be6b7f171e79c6faef7f0c1">llvm::X86InstrInfo::getNoopForMachoTarget</a></div><div class="ttdeci">void getNoopForMachoTarget(MCInst &amp;NopInst) const override</div><div class="ttdoc">getNoopForMachoTarget - Return the noop instruction to use for a noop. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05298">X86InstrInfo.cpp:5298</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">llvm::X86::COND_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00040">X86InstrInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a7e1ae38f5f9d3893a11b30bfdaa378f6"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a7e1ae38f5f9d3893a11b30bfdaa378f6">llvm::X86InstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02361">X86InstrInfo.cpp:2361</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">llvm::X86::COND_G</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00038">X86InstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a002318dacea32fdd7b5b64013753cd8b"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a002318dacea32fdd7b5b64013753cd8b">llvm::X86InstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02056">X86InstrInfo.cpp:2056</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a92dfe1c6887254b2b4db89fae71f6103"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a92dfe1c6887254b2b4db89fae71f6103">llvm::X86::getCMovFromCond</a></div><div class="ttdeci">unsigned getCMovFromCond(CondCode CC, unsigned RegBytes, bool HasMemoryOperand=false)</div><div class="ttdoc">Return a cmov opcode for the given condition, register size in bytes, and operand type...</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02699">X86InstrInfo.cpp:2699</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a19e05665de7173448f823a5df3020c64"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a19e05665de7173448f823a5df3020c64">llvm::X86InstrInfo::AddTableEntry</a></div><div class="ttdeci">static void AddTableEntry(RegOp2MemOpTableType &amp;R2MTable, MemOp2RegOpTableType &amp;M2RTable, unsigned RegOp, unsigned MemOp, unsigned Flags)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01448">X86InstrInfo.cpp:1448</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a9dd118773db4c3ae8f680afe955ec3cc"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a9dd118773db4c3ae8f680afe955ec3cc">llvm::X86InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03281">X86InstrInfo.cpp:3281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">llvm::X86II::MO_GOTOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00079">X86BaseInfo.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a93474770cf1401679ba37e1833632e58"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a93474770cf1401679ba37e1833632e58">llvm::X86::AddrDisp</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00036">X86BaseInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a8fed367c46e025e4269e9725a94391b6"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a8fed367c46e025e4269e9725a94391b6">llvm::X86::AddrSegmentReg</a></div><div class="ttdoc">AddrSegmentReg - The operand # of the segment in the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00039">X86BaseInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5051a3cfa4f7fa5a5611c553bc6ed08a"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5051a3cfa4f7fa5a5611c553bc6ed08a">llvm::X86InstrInfo::convertToThreeAddressWithLEA</a></div><div class="ttdeci">MachineInstr * convertToThreeAddressWithLEA(unsigned MIOpc, MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01938">X86InstrInfo.cpp:1938</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a3dd6c8ced4f433b5d7ce50fd48b932ca"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a3dd6c8ced4f433b5d7ce50fd48b932ca">llvm::X86InstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">unsigned getPartialRegUpdateClearance(const MachineInstr *MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04221">X86InstrInfo.cpp:4221</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a353f20f0404222671129b3d31f7ffc7b"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a353f20f0404222671129b3d31f7ffc7b">llvm::X86::AddrScaleAmt</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a4c53d342bd031752ed2b7500b35e2de0"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a4c53d342bd031752ed2b7500b35e2de0">llvm::X86InstrInfo::RegOp2MemOpTable2Addr</a></div><div class="ttdeci">RegOp2MemOpTableType RegOp2MemOpTable2Addr</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00150">X86InstrInfo.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2e"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">llvm::X86::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00032">X86InstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d4191a557764471c0f130506c25e5ef"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a4d4191a557764471c0f130506c25e5ef">llvm::isMem</a></div><div class="ttdeci">static bool isMem(const MachineInstr *MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00134">X86InstrInfo.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a83521d375ab6fa527d0b6106664ca029"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a83521d375ab6fa527d0b6106664ca029">llvm::X86InstrInfo::loadRegFromAddr</a></div><div class="ttdeci">void loadRegFromAddr(MachineFunction &amp;MF, unsigned DestReg, SmallVectorImpl&lt; MachineOperand &gt; &amp;Addr, const TargetRegisterClass *RC, MachineInstr::mmo_iterator MMOBegin, MachineInstr::mmo_iterator MMOEnd, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03335">X86InstrInfo.cpp:3335</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">llvm::X86::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00042">X86InstrInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a6aa44b57a2108166bda3cac603b5f81c"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a6aa44b57a2108166bda3cac603b5f81c">llvm::X86InstrInfo::anchor</a></div><div class="ttdeci">virtual void anchor()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l00099">X86InstrInfo.cpp:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75">llvm::X86::LAST_VALID_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00049">X86InstrInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00300">MachineFunction.h:300</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">llvm::X86II::MO_PIC_BASE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00065">X86BaseInfo.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">llvm::X86::COND_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00045">X86InstrInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5961dd6c8d06c25ba76f03218c41703a"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a5961dd6c8d06c25ba76f03218c41703a">llvm::X86InstrInfo::AnalyzeBranch</a></div><div class="ttdeci">bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l02757">X86InstrInfo.cpp:2757</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a630026d03cddcfe75d74e19372b870db"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a630026d03cddcfe75d74e19372b870db">llvm::X86InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03320">X86InstrInfo.cpp:3320</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a8726f89912bd302fc9ebfaf59a8aa6a9"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a8726f89912bd302fc9ebfaf59a8aa6a9">llvm::X86InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l03964">X86InstrInfo.cpp:3964</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2bd8dfcca0e920d494a5d995bdb5001b"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l04811">X86InstrInfo.cpp:4811</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">llvm::X86::COND_NP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00044">X86InstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af55751cb7fc19a3784a80d126c119345"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#af55751cb7fc19a3784a80d126c119345">llvm::X86InstrInfo::RegOp2MemOpTable0</a></div><div class="ttdeci">RegOp2MemOpTableType RegOp2MemOpTable0</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00151">X86InstrInfo.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044">llvm::X86II::MO_DLLIMPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00177">X86BaseInfo.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a69398684f46df0bf1804557c0c93e098"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#a69398684f46df0bf1804557c0c93e098">llvm::X86InstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr *MI, AliasAnalysis *AA) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01650">X86InstrInfo.cpp:1650</a></div></div>
<div class="ttc" id="X86BaseInfo_8h_html"><div class="ttname"><a href="../../d4/d9e/X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_abcd88c2974c8bc01d490fdc47d985c38"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abcd88c2974c8bc01d490fdc47d985c38">llvm::X86InstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l05147">X86InstrInfo.cpp:5147</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_abef12f60c956e1d91abb1bc2641faeb8"><div class="ttname"><a href="../../d1/df6/classllvm_1_1X86InstrInfo.html#abef12f60c956e1d91abb1bc2641faeb8">llvm::X86InstrInfo::isFrameOperand</a></div><div class="ttdeci">bool isFrameOperand(const MachineInstr *MI, unsigned int Op, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d72/X86InstrInfo_8cpp_source.html#l01512">X86InstrInfo.cpp:1512</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_bf355c3ebf279712eb91ee41a0c69784.html">X86</a></li><li class="navelem"><a class="el" href="../../dc/dc8/X86InstrInfo_8h.html">X86InstrInfo.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:42:24 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
