
14_InputCapture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001f0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000320  08000320  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000320  08000320  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000320  08000320  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000320  08000320  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000320  08000320  00010320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000324  08000324  00010324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  0800032c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  0800032c  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000054d  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000174  00000000  00000000  0002057a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  000206f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00020768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000102b  00000000  00000000  000207b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000c9e  00000000  00000000  000217e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056f02  00000000  00000000  00022481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00079383  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  000793d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000004 	.word	0x20000004
 800014c:	00000000 	.word	0x00000000
 8000150:	08000308 	.word	0x08000308

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000008 	.word	0x20000008
 800016c:	08000308 	.word	0x08000308

08000170 <main>:
#include "systick.h"
#include "tim.h"

int timestamp = 1;

int main(void){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0

	//uart2_tx_init();
	tim2_PA0_output_compare();
 8000174:	f000 f814 	bl	80001a0 <tim2_PA0_output_compare>
	tim3_pa6_input_capture();
 8000178:	f000 f854 	bl	8000224 <tim3_pa6_input_capture>
	while(1){
		while(!(TIM3->SR & SR_CC1IF)){
 800017c:	e004      	b.n	8000188 <main+0x18>
			timestamp = TIM3->CCR1;
 800017e:	4b06      	ldr	r3, [pc, #24]	; (8000198 <main+0x28>)
 8000180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000182:	461a      	mov	r2, r3
 8000184:	4b05      	ldr	r3, [pc, #20]	; (800019c <main+0x2c>)
 8000186:	601a      	str	r2, [r3, #0]
		while(!(TIM3->SR & SR_CC1IF)){
 8000188:	4b03      	ldr	r3, [pc, #12]	; (8000198 <main+0x28>)
 800018a:	691b      	ldr	r3, [r3, #16]
 800018c:	f003 0302 	and.w	r3, r3, #2
 8000190:	2b00      	cmp	r3, #0
 8000192:	d0f4      	beq.n	800017e <main+0xe>
 8000194:	e7f8      	b.n	8000188 <main+0x18>
 8000196:	bf00      	nop
 8000198:	40000400 	.word	0x40000400
 800019c:	20000000 	.word	0x20000000

080001a0 <tim2_PA0_output_compare>:
	TIM2->CNT = 0;
//	Enable timer
	TIM2->CR1 = CR1_CEN;
}

void tim2_PA0_output_compare(void){
 80001a0:	b480      	push	{r7}
 80001a2:	af00      	add	r7, sp, #0
//	enable clk to GPIOA
	RCC->APB2ENR |= RCC_IOPAEN;
 80001a4:	4b1d      	ldr	r3, [pc, #116]	; (800021c <tim2_PA0_output_compare+0x7c>)
 80001a6:	699b      	ldr	r3, [r3, #24]
 80001a8:	4a1c      	ldr	r2, [pc, #112]	; (800021c <tim2_PA0_output_compare+0x7c>)
 80001aa:	f043 0304 	orr.w	r3, r3, #4
 80001ae:	6193      	str	r3, [r2, #24]
//	Set pa0 to alternate function
//	GPIOA->CRL = (GPIOA->CRL|(0x2<<2)|(0x3<<0));
	GPIOA->CRL = (GPIOA->CRL | (1U<<3)|(1U<<1)|(1U<<0))&~(1U<<2);
 80001b0:	4b1b      	ldr	r3, [pc, #108]	; (8000220 <tim2_PA0_output_compare+0x80>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	f023 030f 	bic.w	r3, r3, #15
 80001b8:	4a19      	ldr	r2, [pc, #100]	; (8000220 <tim2_PA0_output_compare+0x80>)
 80001ba:	f043 030b 	orr.w	r3, r3, #11
 80001be:	6013      	str	r3, [r2, #0]
//	Set alternate function type to TIM2_CH1
//	enable clock access to TIM2
	RCC->APB1ENR |= TIM2EN;
 80001c0:	4b16      	ldr	r3, [pc, #88]	; (800021c <tim2_PA0_output_compare+0x7c>)
 80001c2:	69db      	ldr	r3, [r3, #28]
 80001c4:	4a15      	ldr	r2, [pc, #84]	; (800021c <tim2_PA0_output_compare+0x7c>)
 80001c6:	f043 0301 	orr.w	r3, r3, #1
 80001ca:	61d3      	str	r3, [r2, #28]
//	Set prescaler val
	TIM2->PSC = 800 - 1; // 8MHz / 800 = 10 k
 80001cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001d0:	f240 321f 	movw	r2, #799	; 0x31f
 80001d4:	629a      	str	r2, [r3, #40]	; 0x28
//	Set autoreload val
	TIM2->ARR = 10000 - 1;
 80001d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001da:	f242 720f 	movw	r2, #9999	; 0x270f
 80001de:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 10000 - 1;
 80001e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001e4:	f242 720f 	movw	r2, #9999	; 0x270f
 80001e8:	635a      	str	r2, [r3, #52]	; 0x34

//	Set output compare toggle mode
	TIM2->CCMR1 = CCMR1_OC1M_TOGGLE;
 80001ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001ee:	2230      	movs	r2, #48	; 0x30
 80001f0:	619a      	str	r2, [r3, #24]
//	Enable tim2 channel 1 (PA0)
	TIM2->CCER |= CCER_CC1E;
 80001f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001f6:	6a1b      	ldr	r3, [r3, #32]
 80001f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001fc:	f043 0301 	orr.w	r3, r3, #1
 8000200:	6213      	str	r3, [r2, #32]
//	Clear counter
	TIM2->CNT = 0;
 8000202:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000206:	2200      	movs	r2, #0
 8000208:	625a      	str	r2, [r3, #36]	; 0x24
//	Enable timer
	TIM2->CR1 = CR1_CEN;
 800020a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800020e:	2201      	movs	r2, #1
 8000210:	601a      	str	r2, [r3, #0]
}
 8000212:	bf00      	nop
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	40021000 	.word	0x40021000
 8000220:	40010800 	.word	0x40010800

08000224 <tim3_pa6_input_capture>:

void tim3_pa6_input_capture(void){
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_IOPAEN;
 8000228:	4b0e      	ldr	r3, [pc, #56]	; (8000264 <tim3_pa6_input_capture+0x40>)
 800022a:	699b      	ldr	r3, [r3, #24]
 800022c:	4a0d      	ldr	r2, [pc, #52]	; (8000264 <tim3_pa6_input_capture+0x40>)
 800022e:	f043 0304 	orr.w	r3, r3, #4
 8000232:	6193      	str	r3, [r2, #24]
	//	Set pa6 to alternate function
	//GPIOA->CRL = ((((GPIOA->CRL &~(1U<<26))&~(1U<<25))&~(1U<<24))&~(1U<<27));
	//	enable clock access to TIM3
	RCC->APB1ENR |= TIM3EN;
 8000234:	4b0b      	ldr	r3, [pc, #44]	; (8000264 <tim3_pa6_input_capture+0x40>)
 8000236:	69db      	ldr	r3, [r3, #28]
 8000238:	4a0a      	ldr	r2, [pc, #40]	; (8000264 <tim3_pa6_input_capture+0x40>)
 800023a:	f043 0302 	orr.w	r3, r3, #2
 800023e:	61d3      	str	r3, [r2, #28]
	//set prescaler
	TIM3->PSC = 4000 - 1; // 8MHz / 800 = 10 k
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <tim3_pa6_input_capture+0x44>)
 8000242:	f640 729f 	movw	r2, #3999	; 0xf9f
 8000246:	629a      	str	r2, [r3, #40]	; 0x28
	//set CH1 to input mode
	TIM3->CCMR1 = CCER_CC1S;// 01: CC1 channel is configured as input, IC1 is mapped on TI1.
 8000248:	4b07      	ldr	r3, [pc, #28]	; (8000268 <tim3_pa6_input_capture+0x44>)
 800024a:	2201      	movs	r2, #1
 800024c:	619a      	str	r2, [r3, #24]
	//set CH1 to capture at rising edge
	TIM3->CCER = CCER_CC1E; //1: Capture enabled.
 800024e:	4b06      	ldr	r3, [pc, #24]	; (8000268 <tim3_pa6_input_capture+0x44>)
 8000250:	2201      	movs	r2, #1
 8000252:	621a      	str	r2, [r3, #32]
	//Enable TIM3
	TIM3->CR1 = CR1_CEN; //1: Counter enabled
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <tim3_pa6_input_capture+0x44>)
 8000256:	2201      	movs	r2, #1
 8000258:	601a      	str	r2, [r3, #0]
}
 800025a:	bf00      	nop
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	40021000 	.word	0x40021000
 8000268:	40000400 	.word	0x40000400

0800026c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800026c:	480d      	ldr	r0, [pc, #52]	; (80002a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800026e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000270:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000274:	480c      	ldr	r0, [pc, #48]	; (80002a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000276:	490d      	ldr	r1, [pc, #52]	; (80002ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000278:	4a0d      	ldr	r2, [pc, #52]	; (80002b0 <LoopForever+0xe>)
  movs r3, #0
 800027a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800027c:	e002      	b.n	8000284 <LoopCopyDataInit>

0800027e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800027e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000282:	3304      	adds	r3, #4

08000284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000288:	d3f9      	bcc.n	800027e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800028a:	4a0a      	ldr	r2, [pc, #40]	; (80002b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800028c:	4c0a      	ldr	r4, [pc, #40]	; (80002b8 <LoopForever+0x16>)
  movs r3, #0
 800028e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000290:	e001      	b.n	8000296 <LoopFillZerobss>

08000292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000294:	3204      	adds	r2, #4

08000296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000298:	d3fb      	bcc.n	8000292 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800029a:	f000 f811 	bl	80002c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800029e:	f7ff ff67 	bl	8000170 <main>

080002a2 <LoopForever>:

LoopForever:
    b LoopForever
 80002a2:	e7fe      	b.n	80002a2 <LoopForever>
  ldr   r0, =_estack
 80002a4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002ac:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80002b0:	08000328 	.word	0x08000328
  ldr r2, =_sbss
 80002b4:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80002b8:	20000020 	.word	0x20000020

080002bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002bc:	e7fe      	b.n	80002bc <ADC1_2_IRQHandler>
	...

080002c0 <__libc_init_array>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	2600      	movs	r6, #0
 80002c4:	4d0c      	ldr	r5, [pc, #48]	; (80002f8 <__libc_init_array+0x38>)
 80002c6:	4c0d      	ldr	r4, [pc, #52]	; (80002fc <__libc_init_array+0x3c>)
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	10a4      	asrs	r4, r4, #2
 80002cc:	42a6      	cmp	r6, r4
 80002ce:	d109      	bne.n	80002e4 <__libc_init_array+0x24>
 80002d0:	f000 f81a 	bl	8000308 <_init>
 80002d4:	2600      	movs	r6, #0
 80002d6:	4d0a      	ldr	r5, [pc, #40]	; (8000300 <__libc_init_array+0x40>)
 80002d8:	4c0a      	ldr	r4, [pc, #40]	; (8000304 <__libc_init_array+0x44>)
 80002da:	1b64      	subs	r4, r4, r5
 80002dc:	10a4      	asrs	r4, r4, #2
 80002de:	42a6      	cmp	r6, r4
 80002e0:	d105      	bne.n	80002ee <__libc_init_array+0x2e>
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80002e8:	4798      	blx	r3
 80002ea:	3601      	adds	r6, #1
 80002ec:	e7ee      	b.n	80002cc <__libc_init_array+0xc>
 80002ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80002f2:	4798      	blx	r3
 80002f4:	3601      	adds	r6, #1
 80002f6:	e7f2      	b.n	80002de <__libc_init_array+0x1e>
 80002f8:	08000320 	.word	0x08000320
 80002fc:	08000320 	.word	0x08000320
 8000300:	08000320 	.word	0x08000320
 8000304:	08000324 	.word	0x08000324

08000308 <_init>:
 8000308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030a:	bf00      	nop
 800030c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030e:	bc08      	pop	{r3}
 8000310:	469e      	mov	lr, r3
 8000312:	4770      	bx	lr

08000314 <_fini>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr
