$date
	Tue Dec 02 22:16:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mod_n_counter_tb $end
$var wire 4 ! q [3:0] $end
$var parameter 32 " N $end
$var parameter 32 # W $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var parameter 32 & N $end
$var parameter 32 ' W $end
$var reg 4 ( q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b110 &
b100 #
b110 "
$end
#0
$dumpvars
b0 (
1%
0$
b0 !
$end
#5000
1$
#10000
0$
#12000
0%
#15000
b1 !
b1 (
1$
#20000
0$
#25000
b10 !
b10 (
1$
#30000
0$
#35000
b11 !
b11 (
1$
#40000
0$
#45000
b100 !
b100 (
1$
#50000
0$
#55000
b101 !
b101 (
1$
#60000
0$
#65000
b0 !
b0 (
1$
#70000
0$
#75000
b1 !
b1 (
1$
#80000
0$
#85000
b10 !
b10 (
1$
#90000
0$
#95000
b11 !
b11 (
1$
#100000
0$
#105000
b100 !
b100 (
1$
#110000
0$
#112000
