Catherine Dezan , Ciprian Teodorov , Loïc Lagadec , Michael Leuchtenburg , Teng Wang , Pritish Narayanan , Andras Moritz, Towards a framework for designing applications onto hybrid nano/CMOS fabrics, Microelectronics Journal, v.40 n.4-5, p.656-664, April, 2009
Mustafa Altun , Marc D. Riedel , Claudia Neuhauser, Nanoscale digital computation through percolation, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Mingjie Lin, The amorphous FPGA architecture, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA
Mian Dong , Lin Zhong, Logic synthesis with nanowire crossbar: reality check and standard cell-based integration, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Masoud Zamani , Mehdi B. Tahoori, Self-timed nano-PLA, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.78-85, June 08-09, 2011
Yehua Su , Wenjing Rao, Defect-tolerant logic hardening for crossbar-based nanosystems, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Weiguo Tang , Lei Wang , Fabrizio Lombardi, A defect/error-tolerant nanosystem architecture for DSP, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-22, November 2009
Masoud Zamani , Mehdi B. Tahoori, Reliable logic mapping on Nano-PLA architectures, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA
Eduardo Luis Rhod , Luigi Carro, An efficient test and characterization approach for nanowire-based architectures, Proceedings of the 21st annual symposium on Integrated circuits and system design, September 01-04, 2008, Gramado, Brazil
Chen Dong , Scott Chilstedt , Deming Chen, Reconfigurable circuit design with nanomaterials, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Muzaffer O. Simsir , Srihari Cadambi , Franjo Ivančić , Martin Roetteler , Niraj K. Jha, A hybrid nano-CMOS architecture for defect and fault tolerance, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.3, p.1-26, August 2009
Scott Chilstedt , Chen Dong , Deming Chen, Design and evaluation of a carbon nanotube-based programmable architecture, International Journal of Parallel Programming, v.37 n.4, p.389-416, August 2009
Shuo Wang , Lei Wang , Faquir Jain, Towards achieving reliable and high-performance nanocomputing via dynamic redundancy allocation, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.1, p.1-21, January 2009
Masoud Zamani , Mehdi B. Tahoori, Variation-aware logic mapping for crossbar nano-architectures, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.317-322, January 25-28, 2011, Yokohama, Japan
Timothy J. Dysart , Peter M. Kogge, Analyzing the inherent reliability of moderately sized magnetic and electrostatic QCA circuits via probabilistic transfer matrices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.507-516, April 2009
Eric Rachlin , John E. Savage, Nanowire addressing with randomized-contact decoders, Theoretical Computer Science, v.408 n.2-3, p.241-261, November, 2008
Weikang Qian , Marc D. Riedel, The synthesis of robust polynomial arithmetic with stochastic logic, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California
Chen Dong , Scott Chilstedt , Deming Chen, FPCNA: a field programmable carbon nanotube array, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA
Masoud Zamani , Mehdi Baradaran Tahoori, Variation-immune quasi delay-insensitive implementation on nano-crossbar arrays, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland
Masoud Zamani , Hanieh Mirzaei , Mehdi B. Tahoori, ILP formulations for variation/defect-tolerant logic mapping on crossbar nano-architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-21, September 2013
Renu Kumawat , Vineet Sahula , Manoj S. Gaur, Probabilistic modeling and analysis of molecular memory, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.11 n.1, p.1-16, September 2014
Shuo Wang , Jianwei Dai , Lei Wang, Hybrid Redundancy for Defect Tolerance in Molecular Crossbar Memory, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.1, p.1-18, February 2013
Muzaffer O. Simsir , Niraj K. Jha, NanoV: nanowire-based VLSI design, Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, June 17-18, 2010, Anaheim, California
Helia Naeimi , André DeHon, Fault secure encoder and decoder for nanomemory applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.473-486, April 2009
Eric Rachlin , John E. Savage, Nanowire addressing with randomized-contact decoders, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
Yehua Su , Wenjing Rao, Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Reza M.P. Rad , Mohammad Tehranipoor, Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.15-es, November 2007
Wei Zhang , Niraj K. Jha , Li Shang, Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-27, November 2009
Yehua Su , Wenjing Rao, Runtime analysis for defect-tolerant logic mapping on nanoscale crossbar architectures, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.75-78, July 30-31, 2009
Helia Naeimi , Andre DeHon, Fault tolerant nano-memory with fault secure encoder and decoder, Proceedings of the 2nd international conference on Nano-Networks, September 24-26, 2007, Catania, Italy
Atif Hashmi , Hugues Berry , Olivier Temam , Mikko Lipasti, Automatic abstraction and fault tolerance in cortical microachitectures, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011
Vikram Suresh , Akshaya Shanmugam , Lekshmi Krishnan , Avinash Bijjal , Mostafizur Rahman , Andras Moritz, Design of 8T-nanowire RAM array, Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, July 15-17, 2013, New York, New York
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Towards Nanoelectronics Processor Architectures, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.235-254, June      2007
Chen Dong , Deming Chen , Sansiri Tanachutiwat , Wei Wang, Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
S. Frache , D. Chiabrando , M. Graziano , F. Riente , G. Turvani , M. Zamboni, ToPoliNano: nanoarchitectures design made real, Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, July 04-06, 2012, Amsterdam, The Netherlands
Sezer Gören , H. Fatih Ugurdag , Okan Palaz, Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.3, p.1-16, August 2011
Mariagrazia Graziano , Stefano Frache , Maurizio Zamboni, A Hardware Viewpoint on Biosequence Analysis: What’s Next?, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.4, p.1-21, November 2013
Stefano Frache , Mariagrazia Graziano , Maurizio Zamboni, Nanoarray architectures multilevel simulation, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.1, p.1-20, January 2014
Bo Yuan , Bin Li, A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-19, April 2014
Eric Rachlin , John E. Savage, Stochastic nanoscale addressing for logic, Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, June 17-18, 2010, Anaheim, California
M. Haykel Ben Jamaa , David Atienza , Yusuf Leblebici , Giovanni De Micheli, A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Mian Dong , Lin Zhong, Nanowire crossbar logic and standard cell-based integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.8, p.997-1007, August 2009
Jacek Flak , Mika Laiho, Fault-tolerant programmable logic array for nanoelectronics, International Journal of Circuit Theory and Applications, v.40 n.12, p.1233-1247, December 2012
Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA
Hugues Berry , Olivier Temam, Modeling self-developing biological neural networks, Neurocomputing, v.70 n.16-18, p.2723-2734, October, 2007
Michael Crocker , Michael Niemier , X. Sharon Hu, A Reconfigurable PLA Architecture for Nanomagnet Logic, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-25, February 2012
Fugui Zhong , Bo Yuan , Bin Li, A hybrid evolutionary algorithm for multiobjective variation tolerant logic mapping on nanoscale crossbar architectures, Applied Soft Computing, v.38 n.C, p.955-966, January 2016
Stefano Frache , Luca Gaetano Amaru , Mariagrazia Graziano , Maurizio Zamboni, Nanofabric power analysis: Biosequence alignment case study, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.91-98, June 08-09, 2011
K. M.  M. Habib , A. Khitun , A. A. Balandin , R. K. Lake, Graphene nanoribbon crossbar nanomesh, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.86-90, June 08-09, 2011
Wei Wang , Ming Liu , Andrew Hsu, Hybrid nanoelectronics: future of computer technology, Journal of Computer Science and Technology, v.21 n.6, p.871-886, November 2006
Ian Kuon , Russell Tessier , Jonathan Rose, FPGA Architecture: Survey and Challenges, Foundations and Trends in Electronic Design Automation, v.2 n.2, p.135-253, February 2008
Said Hamdioui , Lei Xie , Hoang Anh Du Nguyen , Mottaqiallah Taouil , Koen Bertels , Henk Corporaal , Hailong Jiao , Francky Catthoor , Dirk Wouters , Linn Eike , Jan van Lunteren, Memristor based computation-in-memory architecture for data-intensive applications, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
Scott Hauck , Andre DeHon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
