// Seed: 476521591
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    output supply0 id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10
);
  wor id_12;
  for (id_13 = 1; id_12; id_9 = id_0) assign id_3 = id_12;
  assign module_1.id_1 = 0;
  assign id_10 = !{id_2{id_0}};
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2
    , id_6,
    output tri   id_3,
    input  uwire id_4
);
  assign id_6 = id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_3,
      id_1,
      id_4,
      id_2,
      id_4,
      id_3,
      id_0
  );
  wire id_9;
endmodule
