Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jun 10 17:21:10 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1920 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clkout (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fpgaagc/traya/a24/NOR49204/y_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6588 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.916        0.000                      0                26038        0.188        0.000                      0                25982        3.000        0.000                       0                 13668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider                          {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider                          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider                                0.916        0.000                      0                13922        0.188        0.000                      0                13922        9.266        0.000                       0                 13664  
  clkfbout_prop_clock_divider                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        2.055        0.000                      0                12060        1.040        0.000                      0                12060  
**default**                                                                                998.500        0.000                      0                   56                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
  To Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42156/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.580ns (6.590%)  route 8.221ns (93.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 11.626 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          8.221    10.474    fpgaagc/traya/a14/NOR42156/c
    SLICE_X107Y146       LUT5 (Prop_lut5_I2_O)        0.124    10.598 r  fpgaagc/traya/a14/NOR42156/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.598    fpgaagc/traya/a14/NOR42156/next_val0
    SLICE_X107Y146       FDCE                                         r  fpgaagc/traya/a14/NOR42156/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.860    11.626    fpgaagc/traya/a14/NOR42156/prop_clk
    SLICE_X107Y146       FDCE                                         r  fpgaagc/traya/a14/NOR42156/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.626    
                         clock uncertainty           -0.144    11.482    
    SLICE_X107Y146       FDCE (Setup_fdce_C_D)        0.032    11.514    fpgaagc/traya/a14/NOR42156/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42235/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.580ns (6.594%)  route 8.216ns (93.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.630 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          8.216    10.469    fpgaagc/traya/a14/NOR42235/b
    SLICE_X113Y149       LUT5 (Prop_lut5_I3_O)        0.124    10.593 r  fpgaagc/traya/a14/NOR42235/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.593    fpgaagc/traya/a14/NOR42235/next_val0
    SLICE_X113Y149       FDCE                                         r  fpgaagc/traya/a14/NOR42235/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.864    11.630    fpgaagc/traya/a14/NOR42235/prop_clk
    SLICE_X113Y149       FDCE                                         r  fpgaagc/traya/a14/NOR42235/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.144    11.486    
    SLICE_X113Y149       FDCE (Setup_fdce_C_D)        0.032    11.518    fpgaagc/traya/a14/NOR42235/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37428/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48359/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.580ns (6.943%)  route 7.774ns (93.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 11.460 - 9.766 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       2.059     2.059    fpgaagc/traya/a02/NOR37428/prop_clk
    SLICE_X109Y102       FDPE                                         r  fpgaagc/traya/a02/NOR37428/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDPE (Prop_fdpe_C_Q)         0.456     2.515 f  fpgaagc/traya/a02/NOR37428/y_reg/Q
                         net (fo=26, routed)          7.774    10.289    fpgaagc/traya/a23/NOR48359/a
    SLICE_X113Y14        LUT4 (Prop_lut4_I3_O)        0.124    10.413 r  fpgaagc/traya/a23/NOR48359/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.413    fpgaagc/traya/a23/NOR48359/next_val0
    SLICE_X113Y14        FDCE                                         r  fpgaagc/traya/a23/NOR48359/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.694    11.460    fpgaagc/traya/a23/NOR48359/prop_clk
    SLICE_X113Y14        FDCE                                         r  fpgaagc/traya/a23/NOR48359/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.460    
                         clock uncertainty           -0.144    11.316    
    SLICE_X113Y14        FDCE (Setup_fdce_C_D)        0.032    11.348    fpgaagc/traya/a23/NOR48359/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42226/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 0.580ns (6.605%)  route 8.201ns (93.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          8.201    10.454    fpgaagc/traya/a14/NOR42226/c
    SLICE_X107Y149       LUT5 (Prop_lut5_I2_O)        0.124    10.578 r  fpgaagc/traya/a14/NOR42226/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.578    fpgaagc/traya/a14/NOR42226/next_val0
    SLICE_X107Y149       FDCE                                         r  fpgaagc/traya/a14/NOR42226/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.861    11.627    fpgaagc/traya/a14/NOR42226/prop_clk
    SLICE_X107Y149       FDCE                                         r  fpgaagc/traya/a14/NOR42226/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.627    
                         clock uncertainty           -0.144    11.483    
    SLICE_X107Y149       FDCE (Setup_fdce_C_D)        0.032    11.515    fpgaagc/traya/a14/NOR42226/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.515    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37348/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.580ns (6.617%)  route 8.186ns (93.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 11.614 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          8.186    10.439    fpgaagc/traya/a02/NOR37348/a
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124    10.563 r  fpgaagc/traya/a02/NOR37348/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.563    fpgaagc/traya/a02/NOR37348/next_val0
    SLICE_X111Y126       FDCE                                         r  fpgaagc/traya/a02/NOR37348/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.848    11.614    fpgaagc/traya/a02/NOR37348/prop_clk
    SLICE_X111Y126       FDCE                                         r  fpgaagc/traya/a02/NOR37348/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.614    
                         clock uncertainty           -0.144    11.470    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.032    11.502    fpgaagc/traya/a02/NOR37348/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37416/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42224/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 0.580ns (6.665%)  route 8.122ns (93.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 11.626 - 9.766 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.861     1.861    fpgaagc/traya/a02/NOR37416/prop_clk
    SLICE_X107Y27        FDPE                                         r  fpgaagc/traya/a02/NOR37416/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDPE (Prop_fdpe_C_Q)         0.456     2.317 f  fpgaagc/traya/a02/NOR37416/y_reg/Q
                         net (fo=35, routed)          8.122    10.439    fpgaagc/traya/a14/NOR42224/a
    SLICE_X106Y146       LUT4 (Prop_lut4_I3_O)        0.124    10.563 r  fpgaagc/traya/a14/NOR42224/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.563    fpgaagc/traya/a14/NOR42224/next_val0
    SLICE_X106Y146       FDCE                                         r  fpgaagc/traya/a14/NOR42224/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.860    11.626    fpgaagc/traya/a14/NOR42224/prop_clk
    SLICE_X106Y146       FDCE                                         r  fpgaagc/traya/a14/NOR42224/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.626    
                         clock uncertainty           -0.144    11.482    
    SLICE_X106Y146       FDCE (Setup_fdce_C_D)        0.032    11.514    fpgaagc/traya/a14/NOR42224/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33416/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52425/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 0.580ns (6.710%)  route 8.063ns (93.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.487 - 9.766 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.799     1.799    fpgaagc/traya/a07/NOR33416/prop_clk
    SLICE_X101Y3         FDPE                                         r  fpgaagc/traya/a07/NOR33416/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y3         FDPE (Prop_fdpe_C_Q)         0.456     2.255 f  fpgaagc/traya/a07/NOR33416/y_reg/Q
                         net (fo=16, routed)          8.063    10.318    fpgaagc/traya/a09/NOR52425/b
    SLICE_X86Y139        LUT4 (Prop_lut4_I2_O)        0.124    10.442 r  fpgaagc/traya/a09/NOR52425/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.442    fpgaagc/traya/a09/NOR52425/next_val0
    SLICE_X86Y139        FDCE                                         r  fpgaagc/traya/a09/NOR52425/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.721    11.487    fpgaagc/traya/a09/NOR52425/prop_clk
    SLICE_X86Y139        FDCE                                         r  fpgaagc/traya/a09/NOR52425/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.144    11.343    
    SLICE_X86Y139        FDCE (Setup_fdce_C_D)        0.082    11.425    fpgaagc/traya/a09/NOR52425/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35318/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 0.580ns (6.765%)  route 7.994ns (93.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.480 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          7.994    10.247    fpgaagc/traya/a15/NOR35318/c
    SLICE_X56Y103        LUT5 (Prop_lut5_I2_O)        0.124    10.371 r  fpgaagc/traya/a15/NOR35318/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.371    fpgaagc/traya/a15/NOR35318/next_val0
    SLICE_X56Y103        FDCE                                         r  fpgaagc/traya/a15/NOR35318/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.714    11.480    fpgaagc/traya/a15/NOR35318/prop_clk
    SLICE_X56Y103        FDCE                                         r  fpgaagc/traya/a15/NOR35318/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.480    
                         clock uncertainty           -0.144    11.336    
    SLICE_X56Y103        FDCE (Setup_fdce_C_D)        0.032    11.368    fpgaagc/traya/a15/NOR35318/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42146/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 0.580ns (6.765%)  route 7.993ns (93.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.487 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          7.993    10.246    fpgaagc/traya/a14/NOR42146/c
    SLICE_X80Y141        LUT5 (Prop_lut5_I2_O)        0.124    10.370 r  fpgaagc/traya/a14/NOR42146/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.370    fpgaagc/traya/a14/NOR42146/next_val0
    SLICE_X80Y141        FDCE                                         r  fpgaagc/traya/a14/NOR42146/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.721    11.487    fpgaagc/traya/a14/NOR42146/prop_clk
    SLICE_X80Y141        FDCE                                         r  fpgaagc/traya/a14/NOR42146/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.144    11.343    
    SLICE_X80Y141        FDCE (Setup_fdce_C_D)        0.032    11.375    fpgaagc/traya/a14/NOR42146/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35341/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 0.580ns (6.945%)  route 7.771ns (93.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.306 - 9.766 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.797     1.797    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X97Y39         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.253 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          7.771    10.024    fpgaagc/traya/a15/NOR35341/c
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.124    10.148 r  fpgaagc/traya/a15/NOR35341/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.148    fpgaagc/traya/a15/NOR35341/next_val0
    SLICE_X60Y90         FDCE                                         r  fpgaagc/traya/a15/NOR35341/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.541    11.306    fpgaagc/traya/a15/NOR35341/prop_clk
    SLICE_X60Y90         FDCE                                         r  fpgaagc/traya/a15/NOR35341/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.306    
                         clock uncertainty           -0.144    11.163    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.032    11.195    fpgaagc/traya/a15/NOR35341/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  1.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.639     0.639    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X109Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fpgaagc/trayb/b08alarm/delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.136     0.915    fpgaagc/trayb/b08alarm/delay_counter[0]
    SLICE_X108Y44        LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  fpgaagc/trayb/b08alarm/delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.960    fpgaagc/trayb/b08alarm/delay_counter[2]_i_1_n_0
    SLICE_X108Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.910     0.910    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X108Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[2]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.121     0.773    fpgaagc/trayb/b08alarm/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.639     0.639    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X108Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.148     0.787 r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/Q
                         net (fo=4, routed)           0.089     0.876    fpgaagc/trayb/b08alarm/delay_counter[5]
    SLICE_X108Y44        LUT6 (Prop_lut6_I1_O)        0.098     0.974 r  fpgaagc/trayb/b08alarm/delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.974    fpgaagc/trayb/b08alarm/delay_counter[3]_i_1_n_0
    SLICE_X108Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.910     0.910    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X108Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.120     0.759    fpgaagc/trayb/b08alarm/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a11/NOR54250/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.209ns (35.299%)  route 0.383ns (64.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.680     0.680    fpgaagc/traya/a11/NOR54250/prop_clk
    SLICE_X92Y121        FDCE                                         r  fpgaagc/traya/a11/NOR54250/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDCE (Prop_fdce_C_Q)         0.164     0.844 r  fpgaagc/traya/a11/NOR54250/y_reg/Q
                         net (fo=3, routed)           0.165     1.009    fpgaagc/trayb/b12erasablememory/GEM14
    SLICE_X91Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.054 r  fpgaagc/trayb/b12erasablememory/ram_i_3/O
                         net (fo=1, routed)           0.218     1.272    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB36_X4Y23         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.997     0.997    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.238     0.760    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.056    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.689%)  route 0.136ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.628     0.628    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X113Y26        FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDCE (Prop_fdce_C_Q)         0.141     0.769 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/Q
                         net (fo=4, routed)           0.136     0.905    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]
    SLICE_X113Y26        LUT6 (Prop_lut6_I3_O)        0.045     0.950 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.950    fpgaagc/trayb/b07oscillator/agc_clk_div/p_0_in[4]
    SLICE_X113Y26        FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.896     0.896    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X113Y26        FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]/C
                         clock pessimism             -0.268     0.628    
    SLICE_X113Y26        FDCE (Hold_fdce_C_D)         0.092     0.720    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.628     0.628    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X113Y26        FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDCE (Prop_fdce_C_Q)         0.128     0.756 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[1]/Q
                         net (fo=4, routed)           0.096     0.852    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg_n_0_[1]
    SLICE_X113Y26        LUT6 (Prop_lut6_I0_O)        0.099     0.951 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.951    fpgaagc/trayb/b07oscillator/agc_clk_div/p_0_in[3]
    SLICE_X113Y26        FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.896     0.896    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X113Y26        FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]/C
                         clock pessimism             -0.268     0.628    
    SLICE_X113Y26        FDCE (Hold_fdce_C_D)         0.092     0.720    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a05/NOR39236/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a05/NOR39236/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.822%)  route 0.167ns (54.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.607     0.607    fpgaagc/traya/a05/NOR39236/prop_clk
    SLICE_X97Y36         FDCE                                         r  fpgaagc/traya/a05/NOR39236/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y36         FDCE (Prop_fdce_C_Q)         0.141     0.748 r  fpgaagc/traya/a05/NOR39236/y_reg/Q
                         net (fo=3, routed)           0.167     0.914    fpgaagc/traya/a05/NOR39236/y
    SLICE_X97Y36         FDCE                                         r  fpgaagc/traya/a05/NOR39236/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.876     0.876    fpgaagc/traya/a05/NOR39236/prop_clk
    SLICE_X97Y36         FDCE                                         r  fpgaagc/traya/a05/NOR39236/prev_val_reg/C
                         clock pessimism             -0.269     0.607    
    SLICE_X97Y36         FDCE (Hold_fdce_C_D)         0.057     0.664    fpgaagc/traya/a05/NOR39236/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR45410/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a18/NOR45410/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.572     0.572    fpgaagc/traya/a18/NOR45410/prop_clk
    SLICE_X27Y62         FDCE                                         r  fpgaagc/traya/a18/NOR45410/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_fdce_C_Q)         0.141     0.713 r  fpgaagc/traya/a18/NOR45410/y_reg/Q
                         net (fo=5, routed)           0.181     0.894    fpgaagc/traya/a18/NOR45410/y
    SLICE_X27Y62         FDCE                                         r  fpgaagc/traya/a18/NOR45410/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.841     0.841    fpgaagc/traya/a18/NOR45410/prop_clk
    SLICE_X27Y62         FDCE                                         r  fpgaagc/traya/a18/NOR45410/prev_val_reg/C
                         clock pessimism             -0.269     0.572    
    SLICE_X27Y62         FDCE (Hold_fdce_C_D)         0.070     0.642    fpgaagc/traya/a18/NOR45410/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a19/NOR46304/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a19/NOR46304/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.569     0.569    fpgaagc/traya/a19/NOR46304/prop_clk
    SLICE_X27Y82         FDCE                                         r  fpgaagc/traya/a19/NOR46304/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  fpgaagc/traya/a19/NOR46304/y_reg/Q
                         net (fo=3, routed)           0.181     0.891    fpgaagc/traya/a19/NOR46304/y
    SLICE_X27Y82         FDCE                                         r  fpgaagc/traya/a19/NOR46304/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.837     0.837    fpgaagc/traya/a19/NOR46304/prop_clk
    SLICE_X27Y82         FDCE                                         r  fpgaagc/traya/a19/NOR46304/prev_val_reg/C
                         clock pessimism             -0.268     0.569    
    SLICE_X27Y82         FDCE (Hold_fdce_C_D)         0.070     0.639    fpgaagc/traya/a19/NOR46304/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a21/NOR32067/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32067/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.647     0.647    fpgaagc/traya/a21/NOR32067/prop_clk
    SLICE_X27Y127        FDCE                                         r  fpgaagc/traya/a21/NOR32067/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDCE (Prop_fdce_C_Q)         0.141     0.788 r  fpgaagc/traya/a21/NOR32067/y_reg/Q
                         net (fo=3, routed)           0.181     0.969    fpgaagc/traya/a21/NOR32067/y
    SLICE_X27Y127        FDCE                                         r  fpgaagc/traya/a21/NOR32067/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.918     0.918    fpgaagc/traya/a21/NOR32067/prop_clk
    SLICE_X27Y127        FDCE                                         r  fpgaagc/traya/a21/NOR32067/prev_val_reg/C
                         clock pessimism             -0.271     0.647    
    SLICE_X27Y127        FDCE (Hold_fdce_C_D)         0.070     0.717    fpgaagc/traya/a21/NOR32067/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a01/NOR38445/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a01/NOR38445/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.786%)  route 0.181ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.563     0.563    fpgaagc/traya/a01/NOR38445/prop_clk
    SLICE_X27Y76         FDCE                                         r  fpgaagc/traya/a01/NOR38445/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  fpgaagc/traya/a01/NOR38445/y_reg/Q
                         net (fo=5, routed)           0.181     0.885    fpgaagc/traya/a01/NOR38445/y
    SLICE_X27Y76         FDCE                                         r  fpgaagc/traya/a01/NOR38445/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.830     0.830    fpgaagc/traya/a01/NOR38445/prop_clk
    SLICE_X27Y76         FDCE                                         r  fpgaagc/traya/a01/NOR38445/prev_val_reg/C
                         clock pessimism             -0.267     0.563    
    SLICE_X27Y76         FDCE (Hold_fdce_C_D)         0.070     0.633    fpgaagc/traya/a01/NOR38445/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y38     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y38     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y18     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y18     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y17     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y17     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y17     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y17     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y30     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y30     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y17    fpgaagc/traya/a06/NOR40312/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y17    fpgaagc/traya/a06/NOR40312/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X28Y73     fpgaagc/traya/a19/NOR46239/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X28Y73     fpgaagc/traya/a19/NOR46239/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X45Y68     fpgaagc/traya/a16/NOR43257/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X45Y68     fpgaagc/traya/a16/NOR43257/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y79     fpgaagc/traya/a16/NOR43328/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y79     fpgaagc/traya/a16/NOR43328/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a16/NOR43433/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a16/NOR43433/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y17    fpgaagc/traya/a06/NOR40312/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X29Y73     fpgaagc/traya/a19/NOR46239/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X44Y68     fpgaagc/traya/a16/NOR43257/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y80     fpgaagc/traya/a16/NOR43431/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y80     fpgaagc/traya/a16/NOR43433/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X84Y74     fpgaagc/traya/a07/NOR33214/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X47Y81     fpgaagc/traya/a17/NOR44129/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X31Y76     fpgaagc/traya/a01/NOR38445/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X83Y74     fpgaagc/traya/a04/NOR36319/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y79     fpgaagc/traya/a17/NOR44234/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32542/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 0.704ns (9.835%)  route 6.454ns (90.165%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.465 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.829     8.121    fpgaagc/traya/a21/NOR32542/power
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.124     8.245 f  fpgaagc/traya/a21/NOR32542/y_i_1/O
                         net (fo=3, routed)           0.633     8.878    fpgaagc/traya/a21/NOR32542/vrst
    SLICE_X29Y138        FDCE                                         f  fpgaagc/traya/a21/NOR32542/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.699    11.465    fpgaagc/traya/a21/NOR32542/prop_clk
    SLICE_X29Y138        FDCE                                         r  fpgaagc/traya/a21/NOR32542/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.479    
                         clock uncertainty           -0.144    11.335    
    SLICE_X29Y138        FDCE (Recov_fdce_C_CLR)     -0.402    10.933    fpgaagc/traya/a21/NOR32542/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32525/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.704ns (9.900%)  route 6.407ns (90.100%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.423 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.785     8.078    fpgaagc/traya/a21/NOR32525/power
    SLICE_X33Y147        LUT2 (Prop_lut2_I1_O)        0.124     8.202 f  fpgaagc/traya/a21/NOR32525/y_i_1/O
                         net (fo=3, routed)           0.629     8.831    fpgaagc/traya/a21/NOR32525/vrst
    SLICE_X33Y147        FDCE                                         f  fpgaagc/traya/a21/NOR32525/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.657    11.423    fpgaagc/traya/a21/NOR32525/prop_clk
    SLICE_X33Y147        FDCE                                         r  fpgaagc/traya/a21/NOR32525/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.437    
                         clock uncertainty           -0.144    11.293    
    SLICE_X33Y147        FDCE (Recov_fdce_C_CLR)     -0.402    10.891    fpgaagc/traya/a21/NOR32525/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35429/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.704ns (9.910%)  route 6.400ns (90.090%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.423 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.775     8.067    fpgaagc/traya/a15/NOR35429/power
    SLICE_X35Y146        LUT2 (Prop_lut2_I1_O)        0.124     8.191 f  fpgaagc/traya/a15/NOR35429/y_i_1/O
                         net (fo=3, routed)           0.633     8.824    fpgaagc/traya/a15/NOR35429/vrst
    SLICE_X35Y146        FDCE                                         f  fpgaagc/traya/a15/NOR35429/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.657    11.423    fpgaagc/traya/a15/NOR35429/prop_clk
    SLICE_X35Y146        FDCE                                         r  fpgaagc/traya/a15/NOR35429/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.437    
                         clock uncertainty           -0.144    11.293    
    SLICE_X35Y146        FDCE (Recov_fdce_C_CLR)     -0.402    10.891    fpgaagc/traya/a15/NOR35429/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31458/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.704ns (9.915%)  route 6.396ns (90.085%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.421 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.783     8.076    fpgaagc/traya/a20/NOR31458/power
    SLICE_X33Y141        LUT2 (Prop_lut2_I1_O)        0.124     8.200 f  fpgaagc/traya/a20/NOR31458/y_i_1/O
                         net (fo=3, routed)           0.621     8.820    fpgaagc/traya/a20/NOR31458/vrst
    SLICE_X33Y141        FDCE                                         f  fpgaagc/traya/a20/NOR31458/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.655    11.421    fpgaagc/traya/a20/NOR31458/prop_clk
    SLICE_X33Y141        FDCE                                         r  fpgaagc/traya/a20/NOR31458/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.435    
                         clock uncertainty           -0.144    11.291    
    SLICE_X33Y141        FDCE (Recov_fdce_C_CLR)     -0.402    10.889    fpgaagc/traya/a20/NOR31458/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32541/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 0.704ns (9.978%)  route 6.351ns (90.022%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.461 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.862     8.155    fpgaagc/traya/a21/NOR32541/power
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.124     8.279 f  fpgaagc/traya/a21/NOR32541/y_i_1/O
                         net (fo=3, routed)           0.497     8.775    fpgaagc/traya/a21/NOR32541/vrst
    SLICE_X27Y138        FDCE                                         f  fpgaagc/traya/a21/NOR32541/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.695    11.461    fpgaagc/traya/a21/NOR32541/prop_clk
    SLICE_X27Y138        FDCE                                         r  fpgaagc/traya/a21/NOR32541/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.475    
                         clock uncertainty           -0.144    11.331    
    SLICE_X27Y138        FDCE (Recov_fdce_C_CLR)     -0.402    10.929    fpgaagc/traya/a21/NOR32541/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31248/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.704ns (10.047%)  route 6.303ns (89.953%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.421 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.690     7.982    fpgaagc/traya/a20/NOR31248/power
    SLICE_X47Y143        LUT2 (Prop_lut2_I1_O)        0.124     8.106 f  fpgaagc/traya/a20/NOR31248/y_i_1/O
                         net (fo=3, routed)           0.621     8.727    fpgaagc/traya/a20/NOR31248/vrst
    SLICE_X47Y143        FDCE                                         f  fpgaagc/traya/a20/NOR31248/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.655    11.421    fpgaagc/traya/a20/NOR31248/prop_clk
    SLICE_X47Y143        FDCE                                         r  fpgaagc/traya/a20/NOR31248/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.435    
                         clock uncertainty           -0.144    11.291    
    SLICE_X47Y143        FDCE (Recov_fdce_C_CLR)     -0.402    10.889    fpgaagc/traya/a20/NOR31248/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35457/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.704ns (10.056%)  route 6.296ns (89.944%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.423 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.664     7.957    fpgaagc/traya/a15/NOR35457/power
    SLICE_X35Y143        LUT2 (Prop_lut2_I1_O)        0.124     8.081 f  fpgaagc/traya/a15/NOR35457/y_i_1/O
                         net (fo=3, routed)           0.640     8.720    fpgaagc/traya/a15/NOR35457/vrst
    SLICE_X35Y143        FDCE                                         f  fpgaagc/traya/a15/NOR35457/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.657    11.423    fpgaagc/traya/a15/NOR35457/prop_clk
    SLICE_X35Y143        FDCE                                         r  fpgaagc/traya/a15/NOR35457/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.437    
                         clock uncertainty           -0.144    11.293    
    SLICE_X35Y143        FDCE (Recov_fdce_C_CLR)     -0.402    10.891    fpgaagc/traya/a15/NOR35457/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35421/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.704ns (10.069%)  route 6.288ns (89.931%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.422 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.667     7.959    fpgaagc/traya/a15/NOR35421/power
    SLICE_X37Y146        LUT2 (Prop_lut2_I1_O)        0.124     8.083 f  fpgaagc/traya/a15/NOR35421/y_i_1/O
                         net (fo=3, routed)           0.629     8.712    fpgaagc/traya/a15/NOR35421/vrst
    SLICE_X37Y146        FDCE                                         f  fpgaagc/traya/a15/NOR35421/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.656    11.422    fpgaagc/traya/a15/NOR35421/prop_clk
    SLICE_X37Y146        FDCE                                         r  fpgaagc/traya/a15/NOR35421/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.436    
                         clock uncertainty           -0.144    11.292    
    SLICE_X37Y146        FDCE (Recov_fdce_C_CLR)     -0.402    10.890    fpgaagc/traya/a15/NOR35421/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31339/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.704ns (10.010%)  route 6.329ns (89.990%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.418 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.710     8.002    fpgaagc/traya/a20/NOR31339/power
    SLICE_X33Y137        LUT2 (Prop_lut2_I1_O)        0.124     8.126 f  fpgaagc/traya/a20/NOR31339/y_i_1/O
                         net (fo=3, routed)           0.627     8.753    fpgaagc/traya/a20/NOR31339/vrst
    SLICE_X33Y137        FDPE                                         f  fpgaagc/traya/a20/NOR31339/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.652    11.418    fpgaagc/traya/a20/NOR31339/prop_clk
    SLICE_X33Y137        FDPE                                         r  fpgaagc/traya/a20/NOR31339/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.432    
                         clock uncertainty           -0.144    11.288    
    SLICE_X33Y137        FDPE (Recov_fdpe_C_PRE)     -0.356    10.932    fpgaagc/traya/a20/NOR31339/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31342/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.704ns (10.013%)  route 6.327ns (89.987%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.464 - 9.766 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.720     1.720    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     2.176 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.993     3.169    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        4.713     8.006    fpgaagc/traya/a20/NOR31342/power
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.124     8.130 f  fpgaagc/traya/a20/NOR31342/y_i_1/O
                         net (fo=3, routed)           0.621     8.751    fpgaagc/traya/a20/NOR31342/vrst
    SLICE_X31Y137        FDCE                                         f  fpgaagc/traya/a20/NOR31342/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       1.698    11.464    fpgaagc/traya/a20/NOR31342/prop_clk
    SLICE_X31Y137        FDCE                                         r  fpgaagc/traya/a20/NOR31342/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.478    
                         clock uncertainty           -0.144    11.334    
    SLICE_X31Y137        FDCE (Recov_fdce_C_CLR)     -0.402    10.932    fpgaagc/traya/a20/NOR31342/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  2.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30322/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.231ns (23.823%)  route 0.739ns (76.177%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.194     1.386    fpgaagc/traya/a03/NOR30322/power
    SLICE_X81Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.431 f  fpgaagc/traya/a03/NOR30322/y_i_1/O
                         net (fo=3, routed)           0.121     1.551    fpgaagc/traya/a03/NOR30322/vrst
    SLICE_X80Y75         FDCE                                         f  fpgaagc/traya/a03/NOR30322/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.838     0.838    fpgaagc/traya/a03/NOR30322/prop_clk
    SLICE_X80Y75         FDCE                                         r  fpgaagc/traya/a03/NOR30322/prev_val_reg/C
                         clock pessimism             -0.234     0.604    
    SLICE_X80Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.512    fpgaagc/traya/a03/NOR30322/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30322/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.231ns (23.823%)  route 0.739ns (76.177%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.194     1.386    fpgaagc/traya/a03/NOR30322/power
    SLICE_X81Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.431 f  fpgaagc/traya/a03/NOR30322/y_i_1/O
                         net (fo=3, routed)           0.121     1.551    fpgaagc/traya/a03/NOR30322/vrst
    SLICE_X80Y75         FDCE                                         f  fpgaagc/traya/a03/NOR30322/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.838     0.838    fpgaagc/traya/a03/NOR30322/prop_clk
    SLICE_X80Y75         FDCE                                         r  fpgaagc/traya/a03/NOR30322/y_reg/C
                         clock pessimism             -0.234     0.604    
    SLICE_X80Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.512    fpgaagc/traya/a03/NOR30322/y_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33204/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.231ns (22.168%)  route 0.811ns (77.832%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.255     1.446    fpgaagc/traya/a07/NOR33204/power
    SLICE_X80Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.491 f  fpgaagc/traya/a07/NOR33204/y_i_1/O
                         net (fo=3, routed)           0.133     1.624    fpgaagc/traya/a07/NOR33204/vrst
    SLICE_X80Y76         FDCE                                         f  fpgaagc/traya/a07/NOR33204/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.839     0.839    fpgaagc/traya/a07/NOR33204/prop_clk
    SLICE_X80Y76         FDCE                                         r  fpgaagc/traya/a07/NOR33204/prev_val_reg/C
                         clock pessimism             -0.234     0.605    
    SLICE_X80Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    fpgaagc/traya/a07/NOR33204/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33204/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.231ns (22.168%)  route 0.811ns (77.832%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.255     1.446    fpgaagc/traya/a07/NOR33204/power
    SLICE_X80Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.491 f  fpgaagc/traya/a07/NOR33204/y_i_1/O
                         net (fo=3, routed)           0.133     1.624    fpgaagc/traya/a07/NOR33204/vrst
    SLICE_X80Y76         FDCE                                         f  fpgaagc/traya/a07/NOR33204/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.839     0.839    fpgaagc/traya/a07/NOR33204/prop_clk
    SLICE_X80Y76         FDCE                                         r  fpgaagc/traya/a07/NOR33204/y_reg/C
                         clock pessimism             -0.234     0.605    
    SLICE_X80Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    fpgaagc/traya/a07/NOR33204/y_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36321/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.231ns (21.559%)  route 0.840ns (78.441%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.206     1.397    fpgaagc/traya/a04/NOR36321/power
    SLICE_X82Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.442 f  fpgaagc/traya/a04/NOR36321/y_i_1/O
                         net (fo=3, routed)           0.211     1.653    fpgaagc/traya/a04/NOR36321/vrst
    SLICE_X83Y76         FDCE                                         f  fpgaagc/traya/a04/NOR36321/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.839     0.839    fpgaagc/traya/a04/NOR36321/prop_clk
    SLICE_X83Y76         FDCE                                         r  fpgaagc/traya/a04/NOR36321/prev_val_reg/C
                         clock pessimism             -0.234     0.605    
    SLICE_X83Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    fpgaagc/traya/a04/NOR36321/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36321/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.231ns (21.559%)  route 0.840ns (78.441%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.206     1.397    fpgaagc/traya/a04/NOR36321/power
    SLICE_X82Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.442 f  fpgaagc/traya/a04/NOR36321/y_i_1/O
                         net (fo=3, routed)           0.211     1.653    fpgaagc/traya/a04/NOR36321/vrst
    SLICE_X83Y76         FDCE                                         f  fpgaagc/traya/a04/NOR36321/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.839     0.839    fpgaagc/traya/a04/NOR36321/prop_clk
    SLICE_X83Y76         FDCE                                         r  fpgaagc/traya/a04/NOR36321/y_reg/C
                         clock pessimism             -0.234     0.605    
    SLICE_X83Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    fpgaagc/traya/a04/NOR36321/y_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a06/NOR40158/prev_val_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.365%)  route 0.850ns (78.635%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.244     1.435    fpgaagc/traya/a06/NOR40158/power
    SLICE_X81Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.480 f  fpgaagc/traya/a06/NOR40158/y_i_1/O
                         net (fo=3, routed)           0.182     1.663    fpgaagc/traya/a06/NOR40158/vrst
    SLICE_X81Y77         FDPE                                         f  fpgaagc/traya/a06/NOR40158/prev_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.841     0.841    fpgaagc/traya/a06/NOR40158/prop_clk
    SLICE_X81Y77         FDPE                                         r  fpgaagc/traya/a06/NOR40158/prev_val_reg/C
                         clock pessimism             -0.234     0.607    
    SLICE_X81Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.512    fpgaagc/traya/a06/NOR40158/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a06/NOR40158/y_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.365%)  route 0.850ns (78.635%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.244     1.435    fpgaagc/traya/a06/NOR40158/power
    SLICE_X81Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.480 f  fpgaagc/traya/a06/NOR40158/y_i_1/O
                         net (fo=3, routed)           0.182     1.663    fpgaagc/traya/a06/NOR40158/vrst
    SLICE_X81Y77         FDPE                                         f  fpgaagc/traya/a06/NOR40158/y_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.841     0.841    fpgaagc/traya/a06/NOR40158/prop_clk
    SLICE_X81Y77         FDPE                                         r  fpgaagc/traya/a06/NOR40158/y_reg/C
                         clock pessimism             -0.234     0.607    
    SLICE_X81Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.512    fpgaagc/traya/a06/NOR40158/y_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33201/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.231ns (20.421%)  route 0.900ns (79.579%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.276     1.468    fpgaagc/traya/a07/NOR33201/power
    SLICE_X81Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.513 f  fpgaagc/traya/a07/NOR33201/y_i_1/O
                         net (fo=3, routed)           0.200     1.713    fpgaagc/traya/a07/NOR33201/vrst
    SLICE_X81Y74         FDCE                                         f  fpgaagc/traya/a07/NOR33201/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.838     0.838    fpgaagc/traya/a07/NOR33201/prop_clk
    SLICE_X81Y74         FDCE                                         r  fpgaagc/traya/a07/NOR33201/prev_val_reg/C
                         clock pessimism             -0.234     0.604    
    SLICE_X81Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.512    fpgaagc/traya/a07/NOR33201/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33201/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.231ns (20.421%)  route 0.900ns (79.579%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.582     0.582    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X85Y62         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.424     1.146    fpgaagc/traya/a30/SBYREL_
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4023, routed)        0.276     1.468    fpgaagc/traya/a07/NOR33201/power
    SLICE_X81Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.513 f  fpgaagc/traya/a07/NOR33201/y_i_1/O
                         net (fo=3, routed)           0.200     1.713    fpgaagc/traya/a07/NOR33201/vrst
    SLICE_X81Y74         FDCE                                         f  fpgaagc/traya/a07/NOR33201/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1921, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13662, routed)       0.838     0.838    fpgaagc/traya/a07/NOR33201/prop_clk
    SLICE_X81Y74         FDCE                                         r  fpgaagc/traya/a07/NOR33201/y_reg/C
                         clock pessimism             -0.234     0.604    
    SLICE_X81Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.512    fpgaagc/traya/a07/NOR33201/y_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.201    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.500ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.500ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.233ns  (logic 0.478ns (38.769%)  route 0.755ns (61.231%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.755     1.233    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X91Y45         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y45         FDRE (Setup_fdre_C_D)       -0.267   999.733    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                998.500    

Slack (MET) :             998.631ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.149ns  (logic 0.478ns (41.605%)  route 0.671ns (58.395%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.671     1.149    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X86Y43         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y43         FDRE (Setup_fdre_C_D)       -0.220   999.780    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                998.631    

Slack (MET) :             998.632ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.154ns  (logic 0.478ns (41.431%)  route 0.676ns (58.569%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X90Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.676     1.154    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X86Y42         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y42         FDRE (Setup_fdre_C_D)       -0.214   999.786    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.786    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                998.632    

Slack (MET) :             998.633ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.227%)  route 0.803ns (60.773%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X90Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.803     1.321    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X86Y42         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y42         FDRE (Setup_fdre_C_D)       -0.047   999.953    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                998.633    

Slack (MET) :             998.674ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.026%)  route 0.584ns (54.974%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X35Y21         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)       -0.264   999.736    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                998.674    

Slack (MET) :             998.702ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.660%)  route 0.611ns (59.340%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     1.030    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y20         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)       -0.268   999.732    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                998.702    

Slack (MET) :             998.717ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.377%)  route 0.594ns (58.623%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y22         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                998.717    

Slack (MET) :             998.730ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.004ns  (logic 0.478ns (47.589%)  route 0.526ns (52.411%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.526     1.004    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y45         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X88Y45         FDRE (Setup_fdre_C_D)       -0.266   999.734    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                998.730    

Slack (MET) :             998.732ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.175ns  (logic 0.518ns (44.099%)  route 0.657ns (55.901%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.657     1.175    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X89Y45         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y45         FDRE (Setup_fdre_C_D)       -0.093   999.907    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                998.732    

Slack (MET) :             998.733ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.997ns  (logic 0.478ns (47.963%)  route 0.519ns (52.037%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.519     0.997    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X89Y45         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y45         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                998.733    





