<stg><name>activ</name>


<trans_list>

<trans id="289" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2 %N_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %wo_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %wo

]]></Node>
<StgValue><ssdm name="wo_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %ro_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ro

]]></Node>
<StgValue><ssdm name="ro_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="16">
<![CDATA[
entry:6 %zext_ln15 = zext i16 %ro_read

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="16">
<![CDATA[
entry:7 %wo_cast = zext i16 %wo_read

]]></Node>
<StgValue><ssdm name="wo_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:8 %store_ln5 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln5 = br void %LAA

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
LAA:0 %i_3 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
LAA:1 %icmp_ln5 = icmp_eq  i13 %i_3, i13 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LAA:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8191, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LAA:3 %add_ln5 = add i13 %i_3, i13 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LAA:4 %br_ln5 = br i1 %icmp_ln5, void %LAA.split, void %for.end15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="13">
<![CDATA[
LAA.split:2 %zext_ln8 = zext i13 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
LAA.split:3 %add_ln8 = add i17 %zext_ln8, i17 %zext_ln15

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="23" op_1_bw="17" op_2_bw="6">
<![CDATA[
LAA.split:4 %shl_ln8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %add_ln8, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="23">
<![CDATA[
LAA.split:5 %zext_ln8_1 = zext i23 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
LAA.split:6 %add_ln8_1 = add i64 %zext_ln8_1, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:7 %trunc_ln8_s = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln8_1, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
LAA.split:172 %add_ln15 = add i17 %zext_ln8, i17 %wo_cast

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="23" op_1_bw="17" op_2_bw="6">
<![CDATA[
LAA.split:173 %shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %add_ln15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="23">
<![CDATA[
LAA.split:174 %zext_ln15_1 = zext i23 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
LAA.split:175 %add_ln15_1 = add i64 %zext_ln15_1, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:177 %trunc_ln6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_1, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
LAA.split:183 %store_ln5 = store i13 %add_ln5, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0">
<![CDATA[
for.end15.loopexit:0 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="58">
<![CDATA[
LAA.split:8 %sext_ln8 = sext i58 %trunc_ln8_s

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
LAA.split:9 %mem_addr = getelementptr i512 %mem, i64 %sext_ln8

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="54" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="55" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="56" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="57" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:10 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="58" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
LAA.split:11 %mem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="512">
<![CDATA[
LAA.split:12 %trunc_ln8 = trunc i512 %mem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:13 %trunc_ln8_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8_1"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:14 %trunc_ln8_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln8_2"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:15 %trunc_ln8_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln8_3"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:16 %trunc_ln8_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln8_4"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:17 %trunc_ln8_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln8_5"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:18 %trunc_ln8_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln8_6"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:19 %trunc_ln8_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln8_7"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:20 %trunc_ln8_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln8_8"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:21 %trunc_ln8_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln8_9"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:22 %trunc_ln8_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln8_10"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:23 %trunc_ln8_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln8_11"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:24 %trunc_ln8_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln8_12"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:25 %trunc_ln8_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln8_13"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:26 %trunc_ln8_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln8_14"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:27 %trunc_ln8_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln8_15"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:29 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="512">
<![CDATA[
LAA.split:30 %trunc_ln12 = trunc i512 %mem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:38 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:39 %trunc_ln12_1 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:47 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:48 %trunc_ln12_2 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln12_2"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:56 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:57 %trunc_ln12_3 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln12_3"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:65 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 151, i32 158

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:66 %trunc_ln12_4 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 128, i32 150

]]></Node>
<StgValue><ssdm name="trunc_ln12_4"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:74 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 183, i32 190

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:75 %trunc_ln12_5 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 160, i32 182

]]></Node>
<StgValue><ssdm name="trunc_ln12_5"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:83 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 215, i32 222

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:84 %trunc_ln12_6 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 192, i32 214

]]></Node>
<StgValue><ssdm name="trunc_ln12_6"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:92 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 247, i32 254

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:93 %trunc_ln12_7 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 224, i32 246

]]></Node>
<StgValue><ssdm name="trunc_ln12_7"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:101 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 279, i32 286

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:102 %trunc_ln12_8 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 256, i32 278

]]></Node>
<StgValue><ssdm name="trunc_ln12_8"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:110 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 311, i32 318

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:111 %trunc_ln12_9 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 288, i32 310

]]></Node>
<StgValue><ssdm name="trunc_ln12_9"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:119 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 343, i32 350

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:120 %trunc_ln12_s = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 320, i32 342

]]></Node>
<StgValue><ssdm name="trunc_ln12_s"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:128 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 375, i32 382

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:129 %trunc_ln12_10 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 352, i32 374

]]></Node>
<StgValue><ssdm name="trunc_ln12_10"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:137 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 407, i32 414

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:138 %trunc_ln12_11 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 384, i32 406

]]></Node>
<StgValue><ssdm name="trunc_ln12_11"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:146 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 439, i32 446

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:147 %trunc_ln12_12 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 416, i32 438

]]></Node>
<StgValue><ssdm name="trunc_ln12_12"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:155 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 471, i32 478

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:156 %trunc_ln12_13 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 448, i32 470

]]></Node>
<StgValue><ssdm name="trunc_ln12_13"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:164 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %mem_addr_read, i32 503, i32 510

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAA.split:165 %trunc_ln12_14 = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %mem_addr_read, i32 480, i32 502

]]></Node>
<StgValue><ssdm name="trunc_ln12_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:28 %bitcast_ln12 = bitcast i32 %trunc_ln8

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:31 %icmp_ln12 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:32 %icmp_ln12_1 = icmp_eq  i23 %trunc_ln12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:34 %tmp_1 = fcmp_ogt  i32 %bitcast_ln12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:37 %bitcast_ln12_1 = bitcast i32 %trunc_ln8_1

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:40 %icmp_ln12_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_2"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:41 %icmp_ln12_3 = icmp_eq  i23 %trunc_ln12_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:43 %tmp_3 = fcmp_ogt  i32 %bitcast_ln12_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:46 %bitcast_ln12_2 = bitcast i32 %trunc_ln8_2

]]></Node>
<StgValue><ssdm name="bitcast_ln12_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:49 %icmp_ln12_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_4"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:50 %icmp_ln12_5 = icmp_eq  i23 %trunc_ln12_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_5"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:52 %tmp_5 = fcmp_ogt  i32 %bitcast_ln12_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:55 %bitcast_ln12_3 = bitcast i32 %trunc_ln8_3

]]></Node>
<StgValue><ssdm name="bitcast_ln12_3"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:58 %icmp_ln12_6 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_6"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:59 %icmp_ln12_7 = icmp_eq  i23 %trunc_ln12_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_7"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:61 %tmp_7 = fcmp_ogt  i32 %bitcast_ln12_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:64 %bitcast_ln12_4 = bitcast i32 %trunc_ln8_4

]]></Node>
<StgValue><ssdm name="bitcast_ln12_4"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:67 %icmp_ln12_8 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_8"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:68 %icmp_ln12_9 = icmp_eq  i23 %trunc_ln12_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_9"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:70 %tmp_9 = fcmp_ogt  i32 %bitcast_ln12_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:73 %bitcast_ln12_5 = bitcast i32 %trunc_ln8_5

]]></Node>
<StgValue><ssdm name="bitcast_ln12_5"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:76 %icmp_ln12_10 = icmp_ne  i8 %tmp_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_10"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:77 %icmp_ln12_11 = icmp_eq  i23 %trunc_ln12_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_11"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:79 %tmp_11 = fcmp_ogt  i32 %bitcast_ln12_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:82 %bitcast_ln12_6 = bitcast i32 %trunc_ln8_6

]]></Node>
<StgValue><ssdm name="bitcast_ln12_6"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:85 %icmp_ln12_12 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_12"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:86 %icmp_ln12_13 = icmp_eq  i23 %trunc_ln12_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_13"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:88 %tmp_13 = fcmp_ogt  i32 %bitcast_ln12_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:91 %bitcast_ln12_7 = bitcast i32 %trunc_ln8_7

]]></Node>
<StgValue><ssdm name="bitcast_ln12_7"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:94 %icmp_ln12_14 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_14"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:95 %icmp_ln12_15 = icmp_eq  i23 %trunc_ln12_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_15"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:97 %tmp_15 = fcmp_ogt  i32 %bitcast_ln12_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:100 %bitcast_ln12_8 = bitcast i32 %trunc_ln8_8

]]></Node>
<StgValue><ssdm name="bitcast_ln12_8"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:103 %icmp_ln12_16 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_16"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:104 %icmp_ln12_17 = icmp_eq  i23 %trunc_ln12_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_17"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:106 %tmp_17 = fcmp_ogt  i32 %bitcast_ln12_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:109 %bitcast_ln12_9 = bitcast i32 %trunc_ln8_9

]]></Node>
<StgValue><ssdm name="bitcast_ln12_9"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:112 %icmp_ln12_18 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_18"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:113 %icmp_ln12_19 = icmp_eq  i23 %trunc_ln12_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_19"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:115 %tmp_19 = fcmp_ogt  i32 %bitcast_ln12_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:118 %bitcast_ln12_10 = bitcast i32 %trunc_ln8_10

]]></Node>
<StgValue><ssdm name="bitcast_ln12_10"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:121 %icmp_ln12_20 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_20"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:122 %icmp_ln12_21 = icmp_eq  i23 %trunc_ln12_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_21"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:124 %tmp_21 = fcmp_ogt  i32 %bitcast_ln12_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:127 %bitcast_ln12_11 = bitcast i32 %trunc_ln8_11

]]></Node>
<StgValue><ssdm name="bitcast_ln12_11"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:130 %icmp_ln12_22 = icmp_ne  i8 %tmp_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_22"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:131 %icmp_ln12_23 = icmp_eq  i23 %trunc_ln12_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_23"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:133 %tmp_23 = fcmp_ogt  i32 %bitcast_ln12_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:136 %bitcast_ln12_12 = bitcast i32 %trunc_ln8_12

]]></Node>
<StgValue><ssdm name="bitcast_ln12_12"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:139 %icmp_ln12_24 = icmp_ne  i8 %tmp_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_24"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:140 %icmp_ln12_25 = icmp_eq  i23 %trunc_ln12_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_25"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:142 %tmp_25 = fcmp_ogt  i32 %bitcast_ln12_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:145 %bitcast_ln12_13 = bitcast i32 %trunc_ln8_13

]]></Node>
<StgValue><ssdm name="bitcast_ln12_13"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:148 %icmp_ln12_26 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_26"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:149 %icmp_ln12_27 = icmp_eq  i23 %trunc_ln12_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_27"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:151 %tmp_27 = fcmp_ogt  i32 %bitcast_ln12_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:154 %bitcast_ln12_14 = bitcast i32 %trunc_ln8_14

]]></Node>
<StgValue><ssdm name="bitcast_ln12_14"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:157 %icmp_ln12_28 = icmp_ne  i8 %tmp_28, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_28"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:158 %icmp_ln12_29 = icmp_eq  i23 %trunc_ln12_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_29"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:160 %tmp_29 = fcmp_ogt  i32 %bitcast_ln12_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
LAA.split:163 %bitcast_ln12_15 = bitcast i32 %trunc_ln8_15

]]></Node>
<StgValue><ssdm name="bitcast_ln12_15"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LAA.split:166 %icmp_ln12_30 = icmp_ne  i8 %tmp_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12_30"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
LAA.split:167 %icmp_ln12_31 = icmp_eq  i23 %trunc_ln12_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_31"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:169 %tmp_s = fcmp_ogt  i32 %bitcast_ln12_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="171" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:33 %or_ln12 = or i1 %icmp_ln12_1, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:34 %tmp_1 = fcmp_ogt  i32 %bitcast_ln12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:35 %and_ln12 = and i1 %or_ln12, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:36 %select_ln12 = select i1 %and_ln12, i32 %trunc_ln8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:42 %or_ln12_1 = or i1 %icmp_ln12_3, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="or_ln12_1"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:43 %tmp_3 = fcmp_ogt  i32 %bitcast_ln12_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:44 %and_ln12_1 = and i1 %or_ln12_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln12_1"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:45 %select_ln12_1 = select i1 %and_ln12_1, i32 %trunc_ln8_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:51 %or_ln12_2 = or i1 %icmp_ln12_5, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="or_ln12_2"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:52 %tmp_5 = fcmp_ogt  i32 %bitcast_ln12_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:53 %and_ln12_2 = and i1 %or_ln12_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln12_2"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:54 %select_ln12_2 = select i1 %and_ln12_2, i32 %trunc_ln8_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_2"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:60 %or_ln12_3 = or i1 %icmp_ln12_7, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="or_ln12_3"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:61 %tmp_7 = fcmp_ogt  i32 %bitcast_ln12_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:62 %and_ln12_3 = and i1 %or_ln12_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln12_3"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:63 %select_ln12_3 = select i1 %and_ln12_3, i32 %trunc_ln8_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_3"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:69 %or_ln12_4 = or i1 %icmp_ln12_9, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="or_ln12_4"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:70 %tmp_9 = fcmp_ogt  i32 %bitcast_ln12_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:71 %and_ln12_4 = and i1 %or_ln12_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln12_4"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:72 %select_ln12_4 = select i1 %and_ln12_4, i32 %trunc_ln8_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_4"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:78 %or_ln12_5 = or i1 %icmp_ln12_11, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="or_ln12_5"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:79 %tmp_11 = fcmp_ogt  i32 %bitcast_ln12_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:80 %and_ln12_5 = and i1 %or_ln12_5, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln12_5"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:81 %select_ln12_5 = select i1 %and_ln12_5, i32 %trunc_ln8_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_5"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:87 %or_ln12_6 = or i1 %icmp_ln12_13, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="or_ln12_6"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:88 %tmp_13 = fcmp_ogt  i32 %bitcast_ln12_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:89 %and_ln12_6 = and i1 %or_ln12_6, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln12_6"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:90 %select_ln12_6 = select i1 %and_ln12_6, i32 %trunc_ln8_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_6"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:96 %or_ln12_7 = or i1 %icmp_ln12_15, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="or_ln12_7"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:97 %tmp_15 = fcmp_ogt  i32 %bitcast_ln12_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:98 %and_ln12_7 = and i1 %or_ln12_7, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln12_7"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:99 %select_ln12_7 = select i1 %and_ln12_7, i32 %trunc_ln8_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_7"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:105 %or_ln12_8 = or i1 %icmp_ln12_17, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="or_ln12_8"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:106 %tmp_17 = fcmp_ogt  i32 %bitcast_ln12_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:107 %and_ln12_8 = and i1 %or_ln12_8, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln12_8"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:108 %select_ln12_8 = select i1 %and_ln12_8, i32 %trunc_ln8_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_8"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:114 %or_ln12_9 = or i1 %icmp_ln12_19, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="or_ln12_9"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:115 %tmp_19 = fcmp_ogt  i32 %bitcast_ln12_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:116 %and_ln12_9 = and i1 %or_ln12_9, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln12_9"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:117 %select_ln12_9 = select i1 %and_ln12_9, i32 %trunc_ln8_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_9"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:123 %or_ln12_10 = or i1 %icmp_ln12_21, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="or_ln12_10"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:124 %tmp_21 = fcmp_ogt  i32 %bitcast_ln12_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:125 %and_ln12_10 = and i1 %or_ln12_10, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln12_10"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:126 %select_ln12_10 = select i1 %and_ln12_10, i32 %trunc_ln8_10, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_10"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:132 %or_ln12_11 = or i1 %icmp_ln12_23, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="or_ln12_11"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:133 %tmp_23 = fcmp_ogt  i32 %bitcast_ln12_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:134 %and_ln12_11 = and i1 %or_ln12_11, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln12_11"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:135 %select_ln12_11 = select i1 %and_ln12_11, i32 %trunc_ln8_11, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_11"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:141 %or_ln12_12 = or i1 %icmp_ln12_25, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="or_ln12_12"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:142 %tmp_25 = fcmp_ogt  i32 %bitcast_ln12_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:143 %and_ln12_12 = and i1 %or_ln12_12, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln12_12"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:144 %select_ln12_12 = select i1 %and_ln12_12, i32 %trunc_ln8_12, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_12"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:150 %or_ln12_13 = or i1 %icmp_ln12_27, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="or_ln12_13"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:151 %tmp_27 = fcmp_ogt  i32 %bitcast_ln12_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:152 %and_ln12_13 = and i1 %or_ln12_13, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln12_13"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:153 %select_ln12_13 = select i1 %and_ln12_13, i32 %trunc_ln8_13, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_13"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:159 %or_ln12_14 = or i1 %icmp_ln12_29, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="or_ln12_14"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:160 %tmp_29 = fcmp_ogt  i32 %bitcast_ln12_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:161 %and_ln12_14 = and i1 %or_ln12_14, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln12_14"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:162 %select_ln12_14 = select i1 %and_ln12_14, i32 %trunc_ln8_14, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_14"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:168 %or_ln12_15 = or i1 %icmp_ln12_31, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="or_ln12_15"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LAA.split:169 %tmp_s = fcmp_ogt  i32 %bitcast_ln12_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LAA.split:170 %and_ln12_15 = and i1 %or_ln12_15, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln12_15"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LAA.split:171 %select_ln12_15 = select i1 %and_ln12_15, i32 %trunc_ln8_15, i32 0

]]></Node>
<StgValue><ssdm name="select_ln12_15"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="58">
<![CDATA[
LAA.split:178 %sext_ln15 = sext i58 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
LAA.split:179 %mem_addr_1 = getelementptr i512 %mem, i64 %sext_ln15

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
LAA.split:180 %mem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P1A, i512 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_addr_3_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
LAA.split:176 %or_ln15_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln12_15, i32 %select_ln12_14, i32 %select_ln12_13, i32 %select_ln12_12, i32 %select_ln12_11, i32 %select_ln12_10, i32 %select_ln12_9, i32 %select_ln12_8, i32 %select_ln12_7, i32 %select_ln12_6, i32 %select_ln12_5, i32 %select_ln12_4, i32 %select_ln12_3, i32 %select_ln12_2, i32 %select_ln12_1, i32 %select_ln12

]]></Node>
<StgValue><ssdm name="or_ln15_s"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
LAA.split:181 %write_ln15 = write void @_ssdm_op_Write.m_axi.i512P1A, i512 %mem_addr_1, i512 %or_ln15_s, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="240" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
LAA.split:182 %mem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="241" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
LAA.split:182 %mem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="242" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
LAA.split:182 %mem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="243" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
LAA.split:182 %mem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LAA.split:0 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LAA.split:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
LAA.split:182 %mem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_3_resp"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
LAA.split:184 %br_ln5 = br void %LAA

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
