library ieee;
use ieee.std_logic_1164.all;

entity projeto is
  port (
    input: in   std_logic_vector(7 downto 0); -- ASCII 8 bits
    output: out std_logic_vector(7 downto 0)  -- ponto + abcdefg
  );
end projeto;

architecture arch of projeto is
	
begin

    
end architecture;