//Clock divider
module divider_50000 (clk, out_clk);
	input clk;
	output out_clk;
	parameter max_value = 50000;
	reg [15:0] count;
	reg out_clk;

	always @(posedge clk)
	begin
		if (count == max_value -1)
			count <= 16'b0;
		else
			count <= count + 1;
	end

	always @(posedge clk)
	begin
		if (count == max_value - 1)
			out_clk <= ~out_clk;
		else
			out_clk <= out_clk;
	end

endmodule // divider_50000