#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 18:20:18 2025
# Process ID: 53461
# Current directory: /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/design_1_annd_0_0_synth_1
# Command line: vivado -log design_1_annd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_annd_0_0.tcl
# Log file: /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/design_1_annd_0_0_synth_1/design_1_annd_0_0.vds
# Journal file: /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/design_1_annd_0_0_synth_1/vivado.jou
# Running On: hhussien-lx01.engeu1.analog.com, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 6, Host memory: 16494 MB
#-----------------------------------------------------------
source design_1_annd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.297 ; gain = 116.984 ; free physical = 2108 ; free virtual = 16467
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/adi/apps/xilinx/vivado/2023.1/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_annd_0_0
Command: synth_design -top design_1_annd_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53733
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3418.438 ; gain = 379.770 ; free physical = 157 ; free virtual = 13314
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_annd_0_0' [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_annd_0_0/synth/design_1_annd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'annd' [/home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/sources_1/new/and.v:23]
INFO: [Synth 8-6155] done synthesizing module 'annd' (0#1) [/home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/sources_1/new/and.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_annd_0_0' (0#1) [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_annd_0_0/synth/design_1_annd_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3493.375 ; gain = 454.707 ; free physical = 168 ; free virtual = 13060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3511.188 ; gain = 472.520 ; free physical = 158 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3511.188 ; gain = 472.520 ; free physical = 158 ; free virtual = 13053
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3511.188 ; gain = 0.000 ; free physical = 155 ; free virtual = 13048
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.117 ; gain = 0.000 ; free physical = 176 ; free virtual = 13048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3568.117 ; gain = 0.000 ; free physical = 177 ; free virtual = 13049
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 172 ; free virtual = 13041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 181 ; free virtual = 13050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 181 ; free virtual = 13050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 174 ; free virtual = 13043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 180 ; free virtual = 13051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 167 ; free virtual = 13039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 165 ; free virtual = 13036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 172 ; free virtual = 13043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 185 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 182 ; free virtual = 12935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 182 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 182 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 182 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 182 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 181 ; free virtual = 12934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.117 ; gain = 472.520 ; free physical = 185 ; free virtual = 12937
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3568.117 ; gain = 529.449 ; free physical = 182 ; free virtual = 12935
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.117 ; gain = 0.000 ; free physical = 184 ; free virtual = 12937
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.117 ; gain = 0.000 ; free physical = 437 ; free virtual = 13192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6bbb9a81
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3568.117 ; gain = 874.133 ; free physical = 441 ; free virtual = 13197
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2743.822; main = 2446.637; forked = 303.832
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5142.133; main = 3552.113; forked = 1590.020
INFO: [Common 17-1381] The checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/design_1_annd_0_0_synth_1/design_1_annd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_annd_0_0, cache-ID = 84f2ab96c92dcaa1
INFO: [Common 17-1381] The checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/design_1_annd_0_0_synth_1/design_1_annd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_annd_0_0_utilization_synth.rpt -pb design_1_annd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 18:21:31 2025...
