<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  
  
  
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=0">
  <title>News | 新闻</title>
  
    <link rel="apple-touch-icon" sizes="57x57" href="/images/webclip/apple-touch-icon-57x57.png">
    <link rel="apple-touch-icon" sizes="72x72" href="/images/webclip/apple-touch-icon-72x72.png">
    <link rel="apple-touch-icon" sizes="76x76" href="/images/webclip/apple-touch-icon-76x76.png">
    <link rel="apple-touch-icon" sizes="114x114" href="/images/webclip/apple-touch-icon-114x114.png">
    <link rel="apple-touch-icon" sizes="120x120" href="/images/webclip/apple-touch-icon-120x120.png">
    <link rel="apple-touch-icon" sizes="144x144" href="/images/webclip/apple-touch-icon-144x144.png">
    <link rel="apple-touch-icon" sizes="152x152" href="/images/webclip/apple-touch-icon-152x152.png">
    <link rel="apple-touch-icon" sizes="180x180" href="/images/webclip/apple-touch-icon-180x180.png">
    <link rel="apple-touch-icon" sizes="167x167" href="/images/webclip/apple-touch-icon-167x167.png">
  
  
    <link rel="shortcut icon" href="/images/favicon.ico">
  
  
  
<link rel="stylesheet" href="/css/style.css">

<meta name="generator" content="Hexo 6.3.0"></head>

<body>
  <main class="main">
    
	<header class="header">

	<div class="container">
		<nav class="navbar d-flex align-items-center">
			<a class="brand" href="/english">
				<img class="logo lazyload" data-src="/images/brand-eng.svg" alt="PRCC" role="img">
			</a>
			<ul class="main-nav">
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english">HOME</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english/research">RESEARCH</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english/publication">PUBLICATION</a>
  </li>
  
    
  <li class="nav-item active">
    <a class="nav-item-link" href="/english/news">NEWS</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english/peopl">PEOPLE</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/news">ENG/中</a>
  </li>
  
</ul>
		</nav>
		<a id="mobile-nav-toggle">
			<span class="mobile-nav-toggle-bar"></span>
			<span class="mobile-nav-toggle-bar"></span>
			<span class="mobile-nav-toggle-bar"></span>
		</a>
	</div>
</header>

   <section>

</div>
  
  <article id="page-" class="article article-type-page" itemprop="blogPost" itemscope itemtype="https://schema.org/BlogPosting">
  
  
  <div class="article-inner">
    
    <header class="article-header">
      
    </header>
    
    <div class="article-entry" itemprop="articleBody">
      <h3 id="新闻"><a href="新闻" class="headerlink" title="新闻"></a>NEWS | 新闻</h3>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Aug. 30, 2024, The paper "L Wang, F Xie, J Liu, T Liu, L Peng, Z Zhang, T Wei, R Chen, 
  Power and Thermal Integrity Analysis of High Performance and Low Power CPUs at Sub-2nm Node Designed with Various Advanced Backside PDNs" is accepted by IEDM 2024</p>
      
<p>&#8226&nbsp&nbsp&nbsp&nbsp;Aug. 22, 2024, Invited talk by the Institute of Computing Technology, Chinese Academy of Sciences on "CNT-based 3D Integrated Circuits and Systems", at Summit Forum of State Key Lab of Processors, ICT, CAS</p>
<center><div class="article-wrapper" style="flex-basis:50%; width: 50%">  
  <img src="/images/news/20240822.jpg" itemprop="image" alt="">
</div></center>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jul. 22, 2024, Invited talk by Institute of Electronic Design Automation, Peking University on "Technology and Design of 3D IC", at IC Summer School on Advanced Technology 2024</p>
<center><div class="article-wrapper" style="flex-basis:50%; width: 50%">  
  <img src="/images/news/20240723.jpg" itemprop="image" alt="">
</div></center>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;May. 29~31, 2024, ECTC 2024 paper "F Xie, R Chen, et al,<a href="https://ieeexplore.ieee.org/document/10565123"
  title="https://ieeexplore.ieee.org/document/10565123" target="_blank" rel="noopener">
  Thermal mitigation strategy for backside power delivery network</a>" is published.</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;May. 14, 2024, The team's first CNT Silicon heterogeneous chip comes back from the factory, preparing for the CNT process.</p>
<center><div class="article-wrapper middle" style="flex-basis:30%; width: 50%;">
  <img src="/images/news/20240514.jpg" itemprop="image" alt="">
</div></center>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Oct. 13, 2023, Congratulations to Prof.Chen on being selected for the 2023 National Overseas High Level Youth Talent Program</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jul. 26, 2023, The view "<a href="https://www.nature.com/articles/s41928-023-00986-0#Bib1"
 title="https://www.nature.com/articles/s41928-023-00986-0#Bib1" target="_blank" rel="noopener">Pushing carbon nanotube circuits below the 10-nm node</a>" (Prof.Chen, the only author) is published on Nature Electronics, which is commenting on the paper "<a href="https://www.nature.com/articles/s41928-023-00983-3"
 title="https://www.nature.com/articles/s41928-023-00983-3" target="_blank" rel="noopener">Scaling aligned carbon nanotube transistors to a sub-10 nm node</a>"</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jul. 21, 2023, Invited paper submitted by Anabela (IMEC) to IEDM 2023 (Prof.Chen, 3rd co-author, contributed to the paper with backside power delivery modeling and backside clock study)</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jul. 01, 2023, Prof.Chen joined School of Electronics, Peking University </p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jun. 27, 2023, Prof.Chen left IMEC </p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jun. 11, 2023, Symposium on VLSI Technology and Circuits 2023 Workshop (highest attendance of all 6 workshops) organized by Prof.Chen: Towards Functional Backside: What’s next after Backside Power Delivery?
<a href="https://www.vlsisymposium.org/workshop3.html" title="Workshop 3 | Symposium on VLSI Technology and Circuits (vlsisymposium.org)" target="_blank" rel="noopener">Workshop 3 | Symposium on VLSI Technology and Circuits (vlsisymposium.org)</a></p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jan. 05, 2023, The IEDM 2022 paper (R. Chen et al, 
<a href="https://scholar.google.com/citations?view_op=view_citation&hl=en&user=X46uGiAAAAAJ&sortby=pubdate&citation_for_view=X46uGiAAAAAJ:70eg2SAEIzsC"
 title="Power, Performance, Area and Thermal Analysis of 2D and 3D ICs at A14 Node Designed with Back-side Power Delivery Network" target="_blank" rel="noopener">
Power, Performance, Area and Thermal Analysis of 2D and 3D ICs at A14 Node Designed with Back-side Power Delivery Network</a>) was interviewed and reported by IEEE Spectrum: 
<a href="https://finance.sina.com.cn/tech/roll/2023-01-05/doc-imxzcerp5808137.shtml"
 title="https://finance.sina.com.cn/tech/roll/2023-01-05/doc-imxzcerp5808137.shtml" target="_blank" rel="noopener">
https://finance.sina.com.cn/tech/roll/2023-01-05/doc-imxzcerp5808137.shtml</a></p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Nov. 03, 2022, Invited talk at Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding: Opportunities of Chip Power Integrity and Performance Improvement through Wafer Backside (BS) Connection: 
<a href="https://dl.acm.org/doi/10.1145/3557988.3569716"
 title="https://dl.acm.org/doi/10.1145/3557988.3569716" target="_blank" rel="noopener">
https://dl.acm.org/doi/10.1145/3557988.3569716</a></p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jun. 13~17, 2022, VLSI 2022 paper (R. Chen et al,
<a href="https://scholar.google.com/citations?view_op=view_citation&hl=en&user=X46uGiAAAAAJ&sortby=pubdate&citation_for_view=X46uGiAAAAAJ:O3NaXMp0MMsC"
 title="Backside PDN and 2.5 D MIMCAP to Double Boost 2D and 3D ICs IR-Drop beyond 2nm Node" target="_blank" rel="noopener">
Backside PDN and 2.5 D MIMCAP to Double Boost 2D and 3D ICs IR-Drop beyond 2nm Node</a>) is selected as Technology focus paper: 
<a href="https://archive.vlsisymposium.org/22web/program/schedule-at-a-glance/"
 title="https://archive.vlsisymposium.org/22web/program/schedule-at-a-glance/" target="_blank" rel="noopener">
https://archive.vlsisymposium.org/22web/program/schedule-at-a-glance/</a></p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jun. 13~17, 2022, VLSI 2022 paper (A Veloso, A Jourdain, D Radisic, R Chen, et al,
<a href="https://scholar.google.com/citations?view_op=view_citation&hl=en&user=X46uGiAAAAAJ&sortby=pubdate&citation_for_view=X46uGiAAAAAJ:RYcK_YlVTxYC"
 title="Scaled FinFETs Connected by Using Both Wafer Sides for Routing via Buried Power Rails" target="_blank" rel="noopener">
Scaled FinFETs Connected by Using Both Wafer Sides for Routing via Buried Power Rails</a>) is selected as Technology highlight paper:
<a href="https://archive.vlsisymposium.org/22web/program/schedule-at-a-glance/"
 title="https://archive.vlsisymposium.org/22web/program/schedule-at-a-glance/" target="_blank" rel="noopener">
https://archive.vlsisymposium.org/22web/program/schedule-at-a-glance/</a></p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;May. 05, 2022, Invited talk by Prof. H.S. Philip Wong (Stanford University) on paper TVLSI (R. Chen, et al. 
<a href="https://scholar.google.com/citations?view_op=view_citation&hl=en&user=X46uGiAAAAAJ&sortby=pubdate&citation_for_view=X46uGiAAAAAJ:YFjsv_pBGBYC"
 title="Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation—Part I: CNFET Transistor Optimization" target="_blank" rel="noopener">
Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation—Part I: CNFET Transistor Optimization</a>)</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Dec. 13, 2021, IEDM 2021 paper (R. Chen, et al,
<a href="https://scholar.google.com/citations?view_op=view_citation&hl=en&user=X46uGiAAAAAJ&citation_for_view=X46uGiAAAAAJ:blknAaTinKkC"
 title="Design and optimization of SRAM macro and logic using backside interconnects at 2nm node" target="_blank" rel="noopener">
Design and optimization of SRAM macro and logic using backside interconnects at 2nm node</a>) reported by ssSILICON: 
<a href="https://siliconsemiconductor.net/article/113943/Imec_demonstrates_significant_performance_gains_utilizing_backside_3D_SOC_interconnects"
 title="Imec demonstrates significant performance gains utilizing backside 3D SOC interconnects - News (siliconsemiconductor.net)" target="_blank" rel="noopener">
Imec demonstrates significant performance gains utilizing backside 3D SOC interconnects - News (siliconsemiconductor.net)</a>
and highlighted by imec: 
<a href="https://www.imec-int.com/en/events/iedm-2021"
 title="IEDM 2021 | imec (imec-int.com)" target="_blank" rel="noopener">
IEDM 2021 | imec (imec-int.com)</a>; recommended and cited by Samsung: 
<a href="https://www.techgoing.com/samsung-uses-bspdn-technology-for-2nm-chips-improving-performance-by-44-and-efficiency-by-30/"
 title="Samsung uses BSPDN technology for 2nm chips, improving performance by 44% and efficiency by 30% - TechGoing" target="_blank" rel="noopener">
Samsung uses BSPDN technology for 2nm chips, improving performance by 44% and efficiency by 30% - TechGoing</a>
</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Jun. 13, 2021, Symposium on VLSI Technology and Circuits 2021 Workshop organized by Prof.Chen: PPAC Analysis and System-Technology Co-Optimization for 3D Memory-on-Logic IC, Many-Core SOC and AI Computing Applications:  
<a href="https://archive.vlsisymposium.org/21web/workshop2.html" 
title="Workshop 2 | Symposia on VLSI Technology and Circuits (vlsisymposium.org)" target="_blank" rel="noopener">
Workshop 2 | Symposia on VLSI Technology and Circuits (vlsisymposium.org)</a></p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Feb. 10, 2021, Invited presentation to Intel “Back Side Metal Routing based SRAM Macro Design and Optimization”</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Feb. 16, 2021, Invited presentation to Intel “3D-optimized SRAM Memories for iN5/iN3: Update on Macro Design and Impact on Memory-on-Logic Systems”</p>

<p>&#8226&nbsp&nbsp&nbsp&nbsp;Dec. 13, 2020, IEDM 2020 paper (R. Chen, et al, 
<a href="https://scholar.google.com/citations?view_op=view_citation&hl=en&user=X46uGiAAAAAJ&cstart=20&pagesize=80&sortby=pubdate&citation_for_view=X46uGiAAAAAJ:hC7cP41nSMkC"
 title="3D-optimized SRAM macro design and application to memory-on-logic 3D-IC at advanced nodes" target="_blank" rel="noopener">
3D-optimized SRAM macro design and application to memory-on-logic 3D-IC at advanced nodes</a>) the 3D memory-on-logic technique was adopted (or used just by chance?) by AMD product 3D Vcache:  
<a href="https://www.amd.com/en/technologies/3d-v-cache"
 title="AMD 3D V-Cache™ Technology | AMD" target="_blank" rel="noopener">
AMD 3D V-Cache™ Technology | AMD</a></p>

</div>

</section>

<footer class="footer pt-5 mt-5">
  <div class="container">
    <div class="py-3">
      <div class="row justify-content-between">
        <div class="col-6">
          <img class="logo mb-3 lazyload" width="300" data-src="/images/brand-eng1.svg" alt="PRCC" role="img">
          <p class="mb-1"></p>
          <ul class="list-inline">
            
              <li class="list-inline-item">
                <a target="_blank" rel="noopener" href="https://scholar.google.com.hk/citations?user=X46uGiAAAAAJ">
                  <img 0="Google Scholar" src="/images/icons/contact_google.svg">
                </a>
              </li>
            
              <li class="list-inline-item">
                <a href="/english/contact.html">
                  <img 0="E-mail Address" src="/images/icons/contact_email.svg">
                </a>
              </li>
            
              <li class="list-inline-item">
                <a href="/english/contact.html">
                  <img 0="Adress" src="/images/icons/contact_address.svg">
                </a>
              </li>
            
          </ul>
        </div>
        <div class="col-4">
          <h5>Friendly Links</h5>
          <ul class="list-inline">
            
              <li class="list-inline-item">
                <a href="https://www.pku.edu.cn/" title="Peking University" target="_blank" rel="noopener">Peking University</a>
              </li>
            
              <li class="list-inline-item">
                <a href="https://ele.pku.edu.cn/" title="School of Electronics, PKU" target="_blank" rel="noopener">School of Electronics, PKU</a>
              </li>
            
              <li class="list-inline-item">
                <a href="https://cbic.pku.edu.cn/" title="Research Center for Carbon-based Electronics, ELE, PKU" target="_blank" rel="noopener">Research Center for Carbon-based Electronics</a>
              </li>
            
          </ul>
        </div>
      </div>
    </div>
    <hr class="hr" style="opacity: .25;">
    <div class="pt-3 pb-5">
      <ul class="list-inline mb-0 text-center">
        <li class="list-inline-item">&copy; 2023 PRCC</li>
        
        <li class="list-inline-item">Powered by <a href="http://hexo.io/" target="_blank">Hexo</a></li>
        <li class="list-inline-item">Designer <a href="https://acorn.imaging.xin/" target="_blank">Tianchi Liu</a></li>
      </ul>
    </div>
  </div>
</footer>
  </main>
  <div id="mobile-nav-dimmer"></div>
<div id="mobile-nav">
	<div id="mobile-nav-inner">
		<ul class="mobile-nav">
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english">HOME</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english/research">RESEARCH</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english/publication">PUBLICATION</a>
  </li>
  
    
  <li class="nav-item active">
    <a class="nav-item-link" href="/english/news">NEWS</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/english/peopl">PEOPLE</a>
  </li>
  
    
  <li class="nav-item ">
    <a class="nav-item-link" href="/news">ENG/中</a>
  </li>
  
</ul>
		
	</div>
</div>

  <script src="/libs/feather/feather.min.js"></script>
<script src="/libs/lazysizes/lazysizes.min.js"></script>

	<script src="/libs/tocbot/tocbot.min.js"></script>
	<script>
    tocbot.init({
      // Where to render the table of contents.
      tocSelector: '.js-toc',
      // Where to grab the headings to build the table of contents.
      contentSelector: '.js-toc-content',
      // Which headings to grab inside of the contentSelector element.
      headingSelector: 'h2, h3',
      // For headings inside relative or absolute positioned containers within content.
      hasInnerContainers: true,
    });
	</script>





<script src="/js/mobile-nav.js"></script>


<script src="/js/script.js"></script>


</body>
</html>