//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 oh1015@EEWS104A-005 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Wed Apr 27 15:26:10 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\oh1015\AppData\Local\Temp\log3800242bdf0.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows/System32' not writable, using C:/Users/oh1015/AppData/Local/Temp
set_working_dir {//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/RGBHSVRAW}
solution file add ../RGBHSV/RGBHSV.cpp
# /INPUTFILES/1
# File '//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/RGBHSV/RGBHSV.cpp' saved
# File '//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/RGBHSVRAW/RGBHSV.cpp' saved
go analyze
# Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\RGBHSVRAW\Catapult'. (PRJ-1)
# Moving session transcript to file "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\RGBHSVRAW\catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\RGBHSV\RGBHSV.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.34 seconds, memory usage 131836kB, peak memory usage 174196kB (SOL-9)
directive set -TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
# /TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Generating synthesis internal form... (CIN-3)
# Error: No design detected Design hierarchy must be selected interactively or using pragma 'hls_design top' (CIN-21)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# Error: No design detected Design hierarchy must be selected interactively or using pragma 'hls_design top' (CIN-21)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
directive set -DESIGN_HIERARCHY HSVRGB
# /DESIGN_HIERARCHY HSVRGB
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Found top design routine 'HSVRGB' specified by directive (CIN-52)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Synthesizing routine 'HSVRGB' (CIN-13)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Inlining routine 'HSVRGB' (CIN-14)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(17): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(17): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(17): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(18): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(18): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(18): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(18): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(18): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(18): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(20): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(21): Conversion to float type may cause simulation mismatch (CIN-65)
# Warning: $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(22): Conversion to float type may cause simulation mismatch (CIN-65)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Optimizing block '/HSVRGB' ... (CIN-4)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Inout port 'H_OUT' is only used as an output. (OPT-11)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Inout port 'S_OUT' is only used as an output. (OPT-11)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Inout port 'V_OUT' is only used as an output. (OPT-11)
# Info: Optimizing partition '/HSVRGB': (Total ops = 120, Real ops = 47, Vars = 26) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 120, Real ops = 47, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 120, Real ops = 47, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 120, Real ops = 47, Vars = 26) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 120, Real ops = 47, Vars = 26) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 120, Real ops = 47, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 164, Real ops = 39, Vars = 14) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 164, Real ops = 39, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 164, Real ops = 39, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 140, Real ops = 39, Vars = 26) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 282, Real ops = 44, Vars = 14) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 282, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 280, Real ops = 44, Vars = 20) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 288, Real ops = 44, Vars = 15) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 288, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 285, Real ops = 44, Vars = 18) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 285, Real ops = 44, Vars = 15) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 285, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 285, Real ops = 44, Vars = 15) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 285, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 285, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 285, Real ops = 44, Vars = 15) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 125, Real ops = 41, Vars = 13) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 134, Real ops = 38, Vars = 13) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 102, Real ops = 38, Vars = 13) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 102, Real ops = 38, Vars = 19) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 102, Real ops = 38, Vars = 13) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 102, Real ops = 38, Vars = 19) (SOL-10)
# Design 'HSVRGB' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'HSVRGB.v1': elapsed time 0.53 seconds, memory usage 142460kB, peak memory usage 174196kB (SOL-9)
directive set /HSVRGB/core/main -PIPELINE_INIT_INTERVAL 1
# /HSVRGB/core/main/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'architect' on solution 'HSVRGB.v1' (SOL-8)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Loop '/HSVRGB/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): I/O-Port inferred - resource 'R_IN:rsc' (from var: R_IN) mapped to 'mgc_ioport.mgc_in_wire' (size: 32). (MEM-2)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): I/O-Port inferred - resource 'G_IN:rsc' (from var: G_IN) mapped to 'mgc_ioport.mgc_in_wire' (size: 32). (MEM-2)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): I/O-Port inferred - resource 'B_IN:rsc' (from var: B_IN) mapped to 'mgc_ioport.mgc_in_wire' (size: 32). (MEM-2)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): I/O-Port inferred - resource 'H_OUT:rsc' (from var: H_OUT) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 32). (MEM-2)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): I/O-Port inferred - resource 'S_OUT:rsc' (from var: S_OUT) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 32). (MEM-2)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): I/O-Port inferred - resource 'V_OUT:rsc' (from var: V_OUT) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 32). (MEM-2)
# Info: Optimizing partition '/HSVRGB': (Total ops = 109, Real ops = 39, Vars = 21) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 109, Real ops = 39, Vars = 13) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 109, Real ops = 39, Vars = 21) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 109, Real ops = 39, Vars = 13) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 274, Real ops = 75, Vars = 120) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 134, Real ops = 50, Vars = 29) (SOL-10)
# Info: Optimizing partition '/HSVRGB/core': (Total ops = 134, Real ops = 50, Vars = 29) (SOL-10)
# Design 'HSVRGB' contains '50' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'HSVRGB.v1': elapsed time 0.69 seconds, memory usage 142536kB, peak memory usage 174196kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'HSVRGB.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/HSVRGB/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Prescheduled LOOP 'main' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/../RGBHSV/RGBHSV.cpp(16): Prescheduled SEQUENTIAL 'core' (total length 11 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 10, Area (Datapath, Register, Total) = 46511.87, 0.00, 46511.87 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 10, Area (Datapath, Register, Total) = 46493.69, 0.00, 46493.69 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 10, Area (Datapath, Register, Total) = 46493.69, 0.00, 46493.69 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'HSVRGB.v1': elapsed time 0.14 seconds, memory usage 143232kB, peak memory usage 174196kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'HSVRGB.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/HSVRGB/core' (CRAAS-1)
# Global signal 'R_IN:rsc.z' added to design 'HSVRGB' for component 'R_IN:rsc:mgc_in_wire' (LIB-3)
# Global signal 'G_IN:rsc.z' added to design 'HSVRGB' for component 'G_IN:rsc:mgc_in_wire' (LIB-3)
# Global signal 'B_IN:rsc.z' added to design 'HSVRGB' for component 'B_IN:rsc:mgc_in_wire' (LIB-3)
# Global signal 'H_OUT:rsc.z' added to design 'HSVRGB' for component 'H_OUT:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'S_OUT:rsc.z' added to design 'HSVRGB' for component 'S_OUT:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'V_OUT:rsc.z' added to design 'HSVRGB' for component 'V_OUT:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/HSVRGB': (Total ops = 2164, Real ops = 57, Vars = 1083) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 1927, Real ops = 56, Vars = 960) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core/core': (Total ops = 1822, Real ops = 59, Vars = 854) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core/core': (Total ops = 2984, Real ops = 77, Vars = 839) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core/core': (Total ops = 2983, Real ops = 77, Vars = 838) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 3335, Real ops = 77, Vars = 1076) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 3099, Real ops = 77, Vars = 954) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core/core': (Total ops = 1831, Real ops = 77, Vars = 1486) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core/core': (Total ops = 1831, Real ops = 77, Vars = 838) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 2183, Real ops = 77, Vars = 1076) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 1947, Real ops = 77, Vars = 954) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core/core': (Total ops = 1831, Real ops = 77, Vars = 838) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 2183, Real ops = 77, Vars = 1076) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 1947, Real ops = 77, Vars = 954) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'HSVRGB.v1': elapsed time 11.22 seconds, memory usage 152584kB, peak memory usage 174196kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'HSVRGB.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/HSVRGB': (Total ops = 19225, Real ops = 15049, Vars = 21416) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 18989, Real ops = 15049, Vars = 21294) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 13463, Real ops = 5474, Vars = 2551) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 13227, Real ops = 5474, Vars = 2429) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8806, Real ops = 4817, Vars = 2895) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 8570, Real ops = 4817, Vars = 2773) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8169, Real ops = 4225, Vars = 2552) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7933, Real ops = 4225, Vars = 2430) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8188, Real ops = 4244, Vars = 2502) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7952, Real ops = 4244, Vars = 2380) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8186, Real ops = 4242, Vars = 2486) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7950, Real ops = 4242, Vars = 2364) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8179, Real ops = 4235, Vars = 2464) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7943, Real ops = 4235, Vars = 2342) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8187, Real ops = 4243, Vars = 2461) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7951, Real ops = 4243, Vars = 2339) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8189, Real ops = 4245, Vars = 2461) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7953, Real ops = 4245, Vars = 2339) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7953, Real ops = 4245, Vars = 2339) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8189, Real ops = 4245, Vars = 2461) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8189, Real ops = 4245, Vars = 2461) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7953, Real ops = 4245, Vars = 2339) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8168, Real ops = 4245, Vars = 2491) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7932, Real ops = 4245, Vars = 2369) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8189, Real ops = 4245, Vars = 2461) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7953, Real ops = 4245, Vars = 2339) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'HSVRGB.v1': elapsed time 47.89 seconds, memory usage 179188kB, peak memory usage 207728kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'HSVRGB.v1' (SOL-8)
# Warning: Reassigned operation else#7:mux1h#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(17,3) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(17,12) (ASG-1)
# Warning: Reassigned operation else#7:if:acc#1:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) (ASG-1)
# Warning: Reassigned operation else#7:if#1:acc#2:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) (ASG-1)
# Warning: Reassigned operation else#7:else#1:if:acc#3:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) (ASG-1)
# Warning: Reassigned operation else#7:else#1:else:acc#3:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) (ASG-1)
# Info: Optimizing partition '/HSVRGB': (Total ops = 8790, Real ops = 4745, Vars = 8601) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 8554, Real ops = 4745, Vars = 8479) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7165, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6929, Real ops = 3892, Vars = 2097) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7165, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6929, Real ops = 3892, Vars = 2097) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6909, Real ops = 3892, Vars = 2128) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6929, Real ops = 3892, Vars = 2097) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7165, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7165, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6929, Real ops = 3892, Vars = 2097) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7165, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6929, Real ops = 3892, Vars = 2097) (SOL-10)
# Warning: Reassigned operation and#4586:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3) (ASG-1)
# Warning: Reassigned operation and#5031:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3) (ASG-1)
# Warning: Reassigned operation and#5047:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3) (ASG-1)
# Warning: Reassigned operation and#5066:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3) (ASG-1)
# Warning: Reassigned operation and#5077:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3) (ASG-1)
# Warning: Reassigned operation and:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,3) (ASG-1)
# Warning: Reassigned operation and#5659:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,5) (ASG-1)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7741, Real ops = 4381, Vars = 7552) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7505, Real ops = 4381, Vars = 7430) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7741, Real ops = 4381, Vars = 7552) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 7505, Real ops = 4381, Vars = 7430) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7214, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6978, Real ops = 3892, Vars = 2097) (SOL-10)
# Info: Optimizing partition '/HSVRGB': (Total ops = 7214, Real ops = 3892, Vars = 2219) (SOL-10)
# Info: Optimizing partition '/HSVRGB/HSVRGB:core': (Total ops = 6978, Real ops = 3892, Vars = 2097) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: C:/PROGRA~1/CALYPT~1/CATAPU~1.126/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/RGBHSVRAW/Catapult/HSVRGB.v1/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'HSVRGB.v1': elapsed time 51.03 seconds, memory usage 182384kB, peak memory usage 207728kB (SOL-9)
quit -f
