Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Aug 12 13:42:58 2016
| Host         : yume running 64-bit Debian GNU/Linux 8.5 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                56884        0.029        0.000                      0                56884        4.020        0.000                       0                 21365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.231        0.000                      0                53131        0.029        0.000                      0                53131        4.020        0.000                       0                 21365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.163        0.000                      0                 3753        1.043        0.000                      0                 3753  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg123_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 1.450ns (15.184%)  route 8.099ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=140, routed)         8.099    12.580    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[4]
    SLICE_X80Y141        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg123_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.718    12.897    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X80Y141        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg123_reg[4]/C
                         clock pessimism              0.129    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X80Y141        FDRE (Setup_fdre_C_D)       -0.061    12.811    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg123_reg[4]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg71_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 1.450ns (15.250%)  route 8.058ns (84.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=140, routed)         8.058    12.539    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[8]
    SLICE_X42Y139        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg71_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.651    12.830    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y139        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg71_reg[8]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X42Y139        FDRE (Setup_fdre_C_D)       -0.016    12.789    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg71_reg[8]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg81_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 1.450ns (15.260%)  route 8.052ns (84.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=140, routed)         8.052    12.533    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[7]
    SLICE_X81Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg81_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.708    12.887    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X81Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg81_reg[7]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X81Y130        FDRE (Setup_fdre_C_D)       -0.062    12.800    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg81_reg[7]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg98_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 1.450ns (15.250%)  route 8.058ns (84.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=140, routed)         8.058    12.539    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[4]
    SLICE_X82Y134        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg98_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.714    12.893    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X82Y134        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg98_reg[4]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X82Y134        FDRE (Setup_fdre_C_D)       -0.028    12.840    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg98_reg[4]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg85_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 1.450ns (15.365%)  route 7.987ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=140, routed)         7.987    12.468    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[3]
    SLICE_X84Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg85_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.709    12.888    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X84Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg85_reg[3]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X84Y130        FDRE (Setup_fdre_C_D)       -0.092    12.771    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg85_reg[3]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.468    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg91_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.450ns (15.320%)  route 8.015ns (84.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=140, routed)         8.015    12.496    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[3]
    SLICE_X83Y128        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg91_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.708    12.887    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X83Y128        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg91_reg[3]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)       -0.058    12.804    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg91_reg[3]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg88_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.450ns (15.374%)  route 7.981ns (84.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=140, routed)         7.981    12.462    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[3]
    SLICE_X87Y129        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg88_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.709    12.888    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X87Y129        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg88_reg[3]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X87Y129        FDRE (Setup_fdre_C_D)       -0.092    12.771    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg88_reg[3]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg82_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 1.450ns (15.384%)  route 7.975ns (84.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=140, routed)         7.975    12.456    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[3]
    SLICE_X83Y129        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg82_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.709    12.888    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X83Y129        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg82_reg[3]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X83Y129        FDRE (Setup_fdre_C_D)       -0.092    12.771    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg82_reg[3]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 1.450ns (15.314%)  route 8.018ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=140, routed)         8.018    12.499    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[3]
    SLICE_X82Y128        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.708    12.887    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X82Y128        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[3]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X82Y128        FDRE (Setup_fdre_C_D)       -0.045    12.817    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg87_reg[3]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg95_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 1.450ns (15.316%)  route 8.017ns (84.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=140, routed)         8.017    12.498    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_wdata[3]
    SLICE_X82Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg95_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.709    12.888    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X82Y130        FDRE                                         r  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg95_reg[3]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X82Y130        FDRE (Setup_fdre_C_D)       -0.028    12.835    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/slv_reg95_reg[3]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.530%)  route 0.225ns (61.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.557     0.893    design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/s_axi_aclk
    SLICE_X51Y8          FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/aaaasd_0/inst/top0/core0/conv/wreg/r_weight2_reg[4]/Q
                         net (fo=2, routed)           0.225     1.258    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight2_reg[15]_0[4]
    SLICE_X48Y6          FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.829     1.195    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X48Y6          FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight2_reg[4]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y6          FDCE (Hold_fdce_C_D)         0.070     1.230    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.375%)  route 0.206ns (55.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.609     0.945    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/s_axi_aclk
    SLICE_X100Y52        FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y52        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight6_reg[8]/Q
                         net (fo=2, routed)           0.206     1.314    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[15]_0[8]
    SLICE_X98Y47         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.884     1.250    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X98Y47         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[8]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X98Y47         FDCE (Hold_fdce_C_D)         0.052     1.272    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight19_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight18_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.974%)  route 0.230ns (62.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.553     0.889    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/s_axi_aclk
    SLICE_X47Y29         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight19_reg[0]/Q
                         net (fo=2, routed)           0.230     1.260    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight18_reg[15]_0[0]
    SLICE_X51Y30         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.815     1.181    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/s_axi_aclk
    SLICE_X51Y30         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight18_reg[0]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight18_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core6/pool/r_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/mem_output6/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.284%)  route 0.253ns (60.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.582     0.918    design_1_i/aaaasd_0/inst/top0/core6/pool/s_axi_aclk
    SLICE_X16Y24         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core6/pool/r_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/aaaasd_0/inst/top0/core6/pool/r_max_reg[3]/Q
                         net (fo=1, routed)           0.253     1.335    design_1_i/aaaasd_0/inst/top0/mem_output6/pmap[3]
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/aaaasd_0/inst/top0/mem_output6/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.890     1.256    design_1_i/aaaasd_0/inst/top0/mem_output6/s_axi_aclk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/aaaasd_0/inst/top0/mem_output6/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     0.993    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.289    design_1_i/aaaasd_0/inst/top0/mem_output6/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.607     0.943    design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/s_axi_aclk
    SLICE_X97Y53         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y53         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight6_reg[6]/Q
                         net (fo=2, routed)           0.246     1.330    design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight5_reg[15]_0[6]
    SLICE_X98Y46         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.883     1.249    design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/s_axi_aclk
    SLICE_X98Y46         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight5_reg[6]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X98Y46         FDRE (Hold_fdre_C_D)         0.059     1.278    design_1_i/aaaasd_0/inst/top0/core5/conv/wreg/r_weight5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core4/feat_accum/total_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.683%)  route 0.229ns (58.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.577     0.913    design_1_i/aaaasd_0/inst/top0/core4/feat_accum/s_axi_aclk
    SLICE_X54Y51         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core4/feat_accum/total_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/aaaasd_0/inst/top0/core4/feat_accum/total_reg[7]/Q
                         net (fo=1, routed)           0.229     1.306    design_1_i/aaaasd_0/inst/top0/core4/buf_feat/Q[7]
    SLICE_X55Y48         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.851     1.217    design_1_i/aaaasd_0/inst/top0/core4/buf_feat/s_axi_aclk
    SLICE_X55Y48         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[7]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.066     1.253    design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.584     0.920    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/s_axi_aclk
    SLICE_X84Y52         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight2_reg[8]/Q
                         net (fo=2, routed)           0.257     1.318    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight1_reg[15]_0[8]
    SLICE_X78Y49         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.858     1.224    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/s_axi_aclk
    SLICE_X78Y49         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight1_reg[8]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X78Y49         FDRE (Hold_fdre_C_D)         0.071     1.265    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.959%)  route 0.227ns (58.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.558     0.894    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/s_axi_aclk
    SLICE_X50Y6          FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight1_reg[15]/Q
                         net (fo=2, routed)           0.227     1.284    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight0_reg[15]_0[15]
    SLICE_X48Y5          FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.829     1.195    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/s_axi_aclk
    SLICE_X48Y5          FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight0_reg[15]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.070     1.230    design_1_i/aaaasd_0/inst/top0/core1/conv/wreg/r_weight0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.415%)  route 0.257ns (64.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.609     0.945    design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/s_axi_aclk
    SLICE_X101Y51        FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_1_i/aaaasd_0/inst/top0/core3/conv/wreg/r_weight6_reg[1]/Q
                         net (fo=2, routed)           0.257     1.343    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[15]_0[1]
    SLICE_X97Y45         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.883     1.249    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X97Y45         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[1]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X97Y45         FDCE (Hold_fdce_C_D)         0.066     1.285    design_1_i/aaaasd_0/inst/top0/core3/conv/tree/r_weight6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/aaaasd_0/inst/top0/core4/feat_accum/total_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.670%)  route 0.239ns (59.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.577     0.913    design_1_i/aaaasd_0/inst/top0/core4/feat_accum/s_axi_aclk
    SLICE_X54Y52         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core4/feat_accum/total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/aaaasd_0/inst/top0/core4/feat_accum/total_reg[11]/Q
                         net (fo=1, routed)           0.239     1.316    design_1_i/aaaasd_0/inst/top0/core4/buf_feat/Q[11]
    SLICE_X55Y49         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.851     1.217    design_1_i/aaaasd_0/inst/top0/core4/buf_feat/s_axi_aclk
    SLICE_X55Y49         FDRE                                         r  design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[11]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.070     1.257    design_1_i/aaaasd_0/inst/top0/core4/buf_feat/r_pix1_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   design_1_i/aaaasd_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   design_1_i/aaaasd_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11  design_1_i/aaaasd_0/inst/top0/core7/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11  design_1_i/aaaasd_0/inst/top0/core7/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_1_i/aaaasd_0/inst/top0/core6/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_1_i/aaaasd_0/inst/top0/core6/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y34  design_1_i/aaaasd_0/inst/top0/core5/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y34  design_1_i/aaaasd_0/inst/top0/core5/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  design_1_i/aaaasd_0/inst/top0/core4/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  design_1_i/aaaasd_0/inst/top0/core4/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_conv_we_d3_reg_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[0]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[1]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[2]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[3]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[4]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[5]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_addr_d3_reg[6]_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78  design_1_i/aaaasd_0/inst/top0/ctrl/r_feat_rst_d3_reg_srl3___inst_top0_ctrl_r_ack_d3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y16  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[11]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[12]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[13]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[14]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[15]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[8]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19  design_1_i/aaaasd_0/inst/top0/core1/buf_feat/r_pix0_2_reg[9]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y29  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y29  design_1_i/aaaasd_0/inst/top0/core7/buf_feat/r_pix0_2_reg[11]_srl10/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 0.580ns (6.917%)  route 7.805ns (93.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.553    11.367    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X103Y140       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.781    12.960    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X103Y140       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[0]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X103Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.530    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 0.580ns (6.917%)  route 7.805ns (93.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.553    11.367    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X103Y140       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.781    12.960    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X103Y140       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[3]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X103Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.530    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[3]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 0.580ns (6.917%)  route 7.805ns (93.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.553    11.367    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X103Y140       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.781    12.960    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X103Y140       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[2]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X103Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.530    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[2]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 0.580ns (6.917%)  route 7.805ns (93.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.553    11.367    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X103Y140       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.781    12.960    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X103Y140       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[6]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X103Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.530    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight11_reg[6]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 0.580ns (6.930%)  route 7.790ns (93.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.537    11.352    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X103Y146       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.783    12.962    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X103Y146       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[14]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X103Y146       FDCE (Recov_fdce_C_CLR)     -0.405    12.532    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[14]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 0.580ns (6.930%)  route 7.790ns (93.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.537    11.352    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X103Y146       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.783    12.962    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X103Y146       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[15]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X103Y146       FDCE (Recov_fdce_C_CLR)     -0.405    12.532    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[15]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 0.580ns (6.935%)  route 7.783ns (93.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.531    11.345    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X103Y143       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.783    12.962    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X103Y143       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[12]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X103Y143       FDCE (Recov_fdce_C_CLR)     -0.405    12.532    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[12]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 0.580ns (6.935%)  route 7.783ns (93.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.531    11.345    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X103Y143       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.783    12.962    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X103Y143       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[13]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X103Y143       FDCE (Recov_fdce_C_CLR)     -0.405    12.532    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[13]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 0.580ns (6.935%)  route 7.783ns (93.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.531    11.345    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/clear
    SLICE_X103Y143       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.783    12.962    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X103Y143       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[15]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X103Y143       FDCE (Recov_fdce_C_CLR)     -0.405    12.532    design_1_i/aaaasd_0/inst/top0/core4/conv/tree/r_weight13_reg[15]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 0.580ns (6.941%)  route 7.776ns (93.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.688     2.982    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.252     4.690    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.814 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       6.524    11.338    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/clear
    SLICE_X103Y147       FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       1.784    12.963    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X103Y147       FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[10]/C
                         clock pessimism              0.129    13.092    
                         clock uncertainty           -0.154    12.938    
    SLICE_X103Y147       FDCE (Recov_fdce_C_CLR)     -0.405    12.533    design_1_i/aaaasd_0/inst/top0/core6/conv/tree/r_weight13_reg[10]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.376%)  route 0.774ns (80.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.212     1.865    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X41Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X41Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[4]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.822    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.376%)  route 0.774ns (80.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.212     1.865    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X41Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X41Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[4]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.822    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.206%)  route 0.782ns (80.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.220     1.873    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X45Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X45Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[6]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X45Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.822    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.206%)  route 0.782ns (80.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.220     1.873    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X45Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X45Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[6]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X45Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.822    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight13_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_pixel18_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.679%)  route 0.866ns (82.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.304     1.957    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X48Y65         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_pixel18_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.818     1.184    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X48Y65         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_pixel18_reg[15]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X48Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_pixel18_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.357%)  route 0.886ns (82.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.324     1.976    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/clear
    SLICE_X36Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X36Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[11]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.357%)  route 0.886ns (82.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.324     1.976    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/clear
    SLICE_X36Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X36Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[15]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/aaaasd_0/inst/top0/core0/conv/tree/r_weight13_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core2/conv/tree/r_weight10_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.357%)  route 0.886ns (82.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.324     1.976    design_1_i/aaaasd_0/inst/top0/core2/conv/tree/clear
    SLICE_X36Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core2/conv/tree/r_weight10_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X36Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core2/conv/tree/r_weight10_reg[3]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/aaaasd_0/inst/top0/core2/conv/tree/r_weight10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.357%)  route 0.886ns (82.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.324     1.976    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X36Y71         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.812     1.178    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X36Y71         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[5]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.517%)  route 0.876ns (82.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.569     0.905    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.562     1.608    design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.653 f  design_1_i/aaaasd_0/inst/aaaasd_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=12182, routed)       0.314     1.966    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/clear
    SLICE_X44Y72         FDCE                                         f  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21567, routed)       0.811     1.177    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X44Y72         FDCE                                         r  design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[10]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X44Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    design_1_i/aaaasd_0/inst/top0/core7/conv/tree/r_weight12_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.146    





