[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54040ADGQR production of TEXAS INSTRUMENTS from the text:01020304050607080\n0 0.1 0.2 0.3 0.4\nLoad Current - AEfficiency - %100\n90\n0.5V = 12 V,\nV = 5.0 V,\nf = 700 kHzI\nO\nsw\nPHVIN\nGNDBOOT\nVSENSECOMPTPS54040A\nEN\nRT/CLKSS/TRPWRGD VIN VIN\nVOUT\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nTPS54040A 0.5-A, 42-VStep-Down DC-DC Converter WithEco-Mode ™\n1Features 3Description\nThe TPS54040A device isa42V,0.5A,step down\n1•3.5Vto42VInput Voltage Range\nregulator with anintegrated high side MOSFET.•200-mΩHigh-Side MOSFETCurrent mode control provides simple external\n•High Efficiency atLight Loads with aPulse compensation and flexible component selection. A\nSkipping Eco-mode ™ low ripple pulse skip mode reduces thenoload,\nregulated input supply current to116μA.Using the •Tighter Enable Threshold than TPS54040\nenable pin,shutdown supply current isnominally 1.3forMore Accurate UVLO VoltageμAwhen theenable pinislow.•Adjustable UVLO Voltage andHysteresis\nUnder voltage lockout isinternally setat2.5V,but•116μAOperating Quiescent Currentcan beincreased using theenable pin. The output•1.3μAShutdown Currentvoltage startup ramp iscontrolled bytheslow start\n•100kHzto2.5MHz Switching Frequency pinthat can also beconfigured forsequencing or\ntracking. Anopen drain power good signal indicates •Synchronizes toExternal Clock\nwhen theoutput iswithin 94% to107% ofitsnominal•Adjustable Slow Start/Sequencingvoltage.\n•UVandOVPower Good OutputAwide switching frequency range allows efficiency•0.8-V Internal Voltage Referenceand external component size tobeoptimized.\n•Available inMSOP-10 andVSON-10 Packages Frequency fold back and thermal shutdown protects\nthepartduring anoverload condition. •Supported byWEBENCH®andSwitcherPro ™\nSoftware Tool\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nMSOP-PowerPAD 2Applications3.00 mm×3.00 mm(10) TPS54040A•12-V and24-V Industrial andCommercial LowVSON (10) 3.00 mm×3.00 mmPower Systems\n(1)Forallavailable packages, see theorderable addendum at•Aftermarket Auto Accessories: Video, GPS,theendofthedata sheet.\nEntertainmentSPACER\nSimplified Schematic\nEfficiency vsLoad Current\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 30\n8.1 Application Information ............................................ 30 2Applications ........................................................... 1\n8.2 Typical Application .................................................. 30 3Description ............................................................. 1\n8.3 System Examples ................................................... 394Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 405PinConfiguration andFunctions ......................... 3\n10Layout ................................................................... 406Specifications ......................................................... 4\n10.1 Layout Guidelines ................................................. 406.1 Absolute Maximum Ratings ..................................... 4\n10.2 Layout Example .................................................... 406.2 ESD Ratings .............................................................. 4\n10.3 Estimated Circuit Area .......................................... 416.3 Recommended Operating Conditions ...................... 4\n11Device andDocumentation Support ................. 42 6.4 Thermal Information .................................................. 5\n11.1 Device Support ...................................................... 42 6.5 Electrical Characteristics ........................................... 5\n11.2 Community Resources .......................................... 42 6.6 Typical Characteristics .............................................. 7\n11.3 Trademarks ........................................................... 427Detailed Description ............................................ 11\n11.4 Electrostatic Discharge Caution ............................ 427.1 Overview ................................................................. 11\n11.5 Glossary ................................................................ 427.2 Functional Block Diagram ....................................... 12\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 12\nInformation ........................................................... 427.4 Device Functional Modes ........................................ 28\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(January 2014) toRevision B Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nChanges from Original (March 2012) toRevision A Page\n•Deleted SWIFT from thedata sheet Title andFeatures ........................................................................................................ 1\n•Changed thevalues oftheHysteresis current intheElectrical Characteristics table ............................................................ 5\n•Added paragraph andFigure 29regarding node voltage .................................................................................................... 15\n2 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n1\n2\n3\n4\n5 679\n810\nThermal\nPad\n(11)BOOT\nVIN\nENPH\nGND\nCOMP\nVSENSE\nPWRGDSS/TR\nRT/CLK1\n2\n3\n4\n5 679\n810\nThermal\nPad\n(11)BOOT\nVIN\nENPH\nGND\nCOMP\nVSENSE\nPWRGDSS/TR\nRT/CLK\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\n5PinConfiguration andFunctions\nDRC Package andDGQ Package\n10-Pin VSON and10-Pin MSOP-PowerPAD\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\nAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow the1 BOOT Ominimum required bytheoutput device, theoutput isforced toswitch offuntil thecapacitor isrefreshed.\nError amplifier output, andinput totheoutput switch current comparator. Connect frequency compensation8 COMP Ocomponents tothispin.\nEnable pin,internal pull-up current source. Pullbelow 1.2V todisable. Float toenable. Adjust theinput3 EN Iundervoltage lockout with tworesistors.\n9 GND — Ground\n10 PH I Thesource oftheinternal high-side power MOSFET.\nAnopen drain output, asserts lowifoutput voltage islowduetothermal shutdown, dropout, over-voltage or6 PWRGD OENshut down.\nResistor Timing andExternal Clock. Aninternal amplifier holds thispinatafixed voltage when using an\nexternal resistor toground tosettheswitching frequency. Ifthepinispulled above thePLL upper threshold,\n5 RT/CLK I amode change occurs andthepinbecomes asynchronization input. Theinternal amplifier isdisabled and\nthepinisahigh impedance clock input totheinternal PLL. Ifclocking edges stop, theinternal amplifier isre-\nenabled andthemode returns toaresistor setfunction.\nSlow-start andTracking. Anexternal capacitor connected tothispinsets theoutput risetime. Since the4 SS/TR Ivoltage onthispinoverrides theinternal reference, itcanbeused fortracking andsequencing.\n2 VIN I Input supply voltage, 3.5Vto42V.\n7 VSENSE I Inverting input ofthetransconductance (gm) error amplifier.\n11 Thermal Pad — GND pinmust beelectrically connected totheexposed padontheprinted circuit board forproper operation.\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS54040A\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating temperature range (unless otherwise noted).\nMIN MAX UNIT\nVIN –0.3 47\nEN –0.3 5\nBOOT 55\nVSENSE –0.3 3\nInput voltage V\nCOMP –0.3 3\nPWRGD –0.3 6\nSS/TR –0.3 3\nRT/CLK –0.3 3.6\nBOOT-PH 8\nOutput voltage PH –0.6 47 V\nPH,10-ns Transient –2 47\nVoltage Difference PAD toGND ±200 mV\nEN 100 μA\nBOOT 100 mA\nSource current VSENSE 10 μA\nPH Current Limit A\nRT/CLK 100 μA\nVIN Current Limit A\nCOMP 100 μA\nSink current\nPWRGD 10 mA\nSS/TR 200 μA\nElectrostatic Discharge (HBM) QSS 009-105 (JESD22-A114A) 2 kV\nElectrostatic Discharge (CDM) QSS 009-147 (JESD22-C101B.01) 500 V\nOperating junction temperature –40 150 °C\nStorage temperature –65 150 °C\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-±500C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVINsupply voltage 3.5 42 V\nOutput current capability 0.5 A\nOutput voltage range foradjustable voltage 0.8 VIN V\nEffective input capacitance 3 µF\nOperating junction temperature, TJ –40 150 °C\n4 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\n6.4 Thermal Information\nTPS54040A\nDGQ (MSOP- DRC (VSON)THERMAL METRIC(1)UNITPowerPAD)\n10PINS 10PINS\nθJA Junction-to-ambient thermal resistance (standard board) 62.5 40 °C/W\nθJCtop Junction-to-case (top) thermal resistance 83 65 °C/W\nθJB Junction-to-board thermal resistance 28 8 °C/W\nψJT Junction-to-top characterization parameter 1.7 0.6 °C/W\nψJB Junction-to-board characterization parameter 20.1 7.5 °C/W\nθJCbot Junction-to-case (bottom) thermal resistance 21 7.8 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).\n6.5 Electrical Characteristics\nTJ=–40°Cto150°C,VIN=3.5to42V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage 3.5 42 V\nInternal undervoltage lockoutNovoltage hysteresis, rising andfalling 2.5 Vthreshold\nShutdown supply current EN=0V,25°C,3.5V≤VIN≤42V 1.3 4\nμA Operating :nonswitching supplyVSENSE =0.83 V,VIN=12V,25°C 116 136current\nENABLE AND UVLO (ENPIN)\nEnable threshold voltage Novoltage hysteresis, rising andfalling 1.11 1.25 1.36 V\nEnable threshold +50mV –3.8\nInput current μA\nEnable threshold –50mV –0.9\nHysteresis current 1.91 2.95 3.99 μA\nVOLTAGE REFERENCE\nTJ=25°C 0.792 0.8 0.808\nVoltage reference V\n0.784 0.8 0.816\nHIGH-SIDE MOSFET\nVIN=3.5V,BOOT-PH =3V 300\nOn-resistance mΩ\nVIN=12V,BOOT-PH =6V 200 410\nERROR AMPLIFIER\nInput current 50 nA\nError amplifier transconductance (gM)–2μA<ICOMP <2μA,VCOMP =1V 97 μMhos\n–2μA<ICOMP <2μA,VCOMP =1V, Error amplifier transconductance (gM)26 μMhosduring slow start VVSENSE =0.4V\nError amplifier dcgain VVSENSE =0.8V 10,000 V/V\nError amplifier bandwidth 2700 kHz\nError amplifier source/sink V(COMP) =1V,100mVoverdrive ±7 μA\nCOMP toswitch current1.9 A/Vtransconductance\nCURRENT LIMIT\nCurrent limit threshold VIN=12V,TJ=25°C 0.6 0.94 A\nTHERMAL SHUTDOWN\nThermal shutdown 182 °C\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS54040A\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nElectrical Characteristics (continued)\nTJ=–40°Cto150°C,VIN=3.5to42V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nSwitching Frequency Range using100 2500 kHzRTmode\nfSW Switching frequency RT=200kΩ 450 581 720 kHz\nSwitching Frequency Range using300 2200 kHzCLK mode\nMinimum CLK input pulse width 40 ns\nRT/CLK high threshold 1.9 2.2 V\nRT/CLK lowthreshold 0.45 0.7 V\nRT/CLK falling edge toPHrisingMeasured at500kHzwith RTresistor inseries 60 nsedge delay\nPLL lock intime Measured at500kHz 100 μs\nSLOW START AND TRACKING (SS/TR)\nCharge current V(SS/TR) =0.4V 2 μA\nSS/TR-to-VSENSE matching V(SS/TR) =0.4V 45 mV\nSS/TR-to-reference crossover 98% nominal 1.0 V\nSS/TR discharge current (overload) VSENSE =0V,V(SS/TR) =0.4V 112 μA\nSS/TR discharge voltage VSENSE =0V 54 mV\nPOWER GOOD (PWRGD PIN)\nVSENSE falling 92%\nVSENSE rising 94%\nVVSENSE VSENSE threshold\nVSENSE rising 109%\nVSENSE falling 107%\nHysteresis VSENSE falling 2%\nOutput high leakage VSENSE =VREF, V(PWRGD) =5.5V,25°C 10 nA\nOnresistance I(PWRGD) =3mA, VSENSE <0.79 V 50 Ω\nMinimum VINfordefined output V(PWRGD) <0.5V,I(PWRGD) =100μA 0.95 1.5 V\n6 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n05001000150020002500\n0 25 50 75 100 125 150 175 200\nRT/CLK□-□Resistance□-□k /c87f -□Switching□Frequency□-□kHzsV =□12□V,\nT =□25°CI\nJ\n0100200300400500\n200 300 400 500 600 700 800 900 1000 1100\nRT/CLK□-□Resistance□-□k /c87f -□Switching□Frequency□-□kHzs\n1200V =□12□V,\nT =□25°CI\nJ\n0.70.80.91.1\n-50 -25 0 25 50 75 100 125 150Switch□Current□- A\nT -□Junction□Temperature□-□°CJ1V =□12□VI\n550570580590600610\n-50 -25 0 25 50 75 100 125 150f -□Switching□Frequency□-□kHzs\n560\nT -□Junction□Temperature□-□°CJV =□12□V,\nRT =□200□kI\n/c87\n0125250375500\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJRDSON□-□Static□Drain-Source□On-State□Resistance□-□m/c87\nBOOT-PH□=□3□V\nBOOT-PH□=□6□VV =□12□VI\n0.7840.7920.8000.8080.816\n-50 -25 0 25 50 75 100 125 150V -□Voltage□Reference□-□Vref\nT -□Junction□Temperature□-□°CJV =□12□VI\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\n6.6 Typical Characteristics\nFigure 2.Voltage Reference vsJunction TemperatureFigure 1.ONResistance vsJunction Temperature\nFigure 4.Switching Frequency vsJunction Temperature Figure 3.Switch Current Limit vsJunction Temperature\nFigure 5.Switching Frequency vsRT/CLK Resistance High Figure 6.Switching Frequency vsRT/CLK Resistance Low\nFrequency Range Frequency Range\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS54040A\n-3-2.5-2-1.5-1\n-50 -25 0 25 50 75 100 125 150I - A(SS/TR)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n-1-0.95-0.9-0.85-0.8\n-50 -25 0 25 50 75 100 125 150I - A(EN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV = Threshold□-50□mVI\nI(EN)\n1.101.201.301.40\n-50 -25 0 25 50 75 100 125 150EN□-□Threshold□-□V\nT -□Junction□Temperature□-□°CJV =□12□VI\n-4.25-4-3.75-3.5-3.25\n-50 -25 0 25 50 75 100 125 150I - A(EN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV = Threshold□+50□mVI\nI(EN)\n507090110130150\n-50 -25 0 25 50 75 100 125 150gm□- A/V/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n10203040\n-50 -25 0 25 50 75 100 125 150gm□- A/V/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nTypical Characteristics (continued)\nFigure 7.EATransconductance During Slow Start vs Figure 8.EATransconductance vsJunction Temperature\nJunction Temperature\nFigure 9.ENPinVoltage vsJunction Temperature Figure 10.ENPinCurrent vsJunction Temperature\nFigure 11.ENPinCurrent vsJunction Temperature Figure 12.SS/TR Charge Current vsJunction Temperature\n8 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n90100110120130140\n-50 -25 0 25 50 75 100 125 150I - A(VIN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV =□0.83□VI\nI(VSENSE)\n90100110120130140\n0 20 40I - A(VIN)/c109\nV -□Input□Voltage□-□VIT =□25 C,\nV =□0.83□VJ\nI(VSENSE)o\n00.511.52\n0 10 20 30 40\nV -□Input□Voltage□-□VII - A(VIN)/c109T =□25°CJ\n00.511.52\n-50 -25 0 25 50 75 100 125 150I - A(VIN)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n020406080100\n0 0.2 0.4 0.6 0.8\nV -□VSENSEV =□12□V,\nT =□25°CI\nJ\n%□of□Nominal□fsw\n100105110115120\n-50 -25 0 25 50 75 100 125 150I - AI(SS/TR)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nTypical Characteristics (continued)\nFigure 13.SS/TR Discharge Current vsJunction Figure 14.Switching Frequency vsVSENSE\nTemperature\nFigure 15.Shutdown Supply Current vsJunction Figure 16.Shutdown Supply Current vsInput Voltage (Vin)\nTemperature\nFigure 18.VINSupply Current vsInput Voltage Figure 17.VINSupply Current vsJunction Temperature\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS54040A\n30354045505560\n-50 -25 0 25 50 75 100 125 150Offset□-□mVV =□0.2□V(SS/TR)\nV =□12□VI\nT -□Junction□Temperature□-□°CJ\n0100200300400500\n0 100 200 300 400 500 600 700 800\nVSENSE□-□mVOffset□-□mVV =□12□V,I\nT =□25 CJo\n2.52.2521.751.5\n-50 -25 0 25 50 75 100 125 150V - VI(BOOT-PH)\nT - Junction Temperature - °CJ\n22.252.502.753\n-50 -25 0 25 50 75 100 125 150V -□VI(VIN)\nT -□Junction□Temperature□-□°CJ\n020406080100\n-50 -25 0 25 50 75 100 125 150RDSON□-/c87\nT -□Junction□Temperature□-□°CJV =□12□VI\n859095100105110115\n-50 -25 0 25 50 75 100 125 150PWRGD□Threshold□-□%□of□Vref\nVSENSE□FallingVSENSE□RisingVSENSE□FallingVSENSE□RisingV =□12□VI\nT -□Junction□Temperature□-□°CJ\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nTypical Characteristics (continued)\nFigure 20.PWRGD Threshold vsJunction TemperatureFigure 19.PWRGD ONResistance vsJunction Temperature\nFigure 21.BOOT-PH UVLO vsJunction Temperature Figure 22.Input Voltage (UVLO) vsJunction Temperature\nFigure 23.SS/TR toVSENSE Offset vsVSENSE Figure 24.SS/TR toVSENSE OFFSET vsTemperature\n10 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\n7Detailed Description\n7.1 Overview\nThe TPS54040A device isa42-V, 0.5-A, step-down (buck) regulator with anintegrated high side n-channel\nMOSFET. Toimprove performance during lineandload transients thedevice implements aconstant frequency,\ncurrent mode control which reduces output capacitance andsimplifies external frequency compensation design.\nThe wide switching frequency of100kHz to2500 kHz allows forefficiency andsize optimization when selecting\ntheoutput filter components. The switching frequency isadjusted using aresistor toground ontheRT/CLK pin.\nThe device has aninternal phase lock loop (PLL) ontheRT/CLK pinthat isused tosynchronize thepower\nswitch turnontoafalling edge ofanexternal system clock.\nTheTPS54040A hasadefault start upvoltage ofapproximately 2.5V. TheENpinhasaninternal pull-up current\nsource that canbeused toadjust theinput voltage under voltage lockout (UVLO) threshold with twoexternal\nresistors. Inaddition, thepullupcurrent provides adefault condition. When theENpinisfloating thedevice will\noperate. Theoperating current is116μAwhen notswitching andunder noload. When thedevice isdisabled, the\nsupply current is1.3μA.\nThe integrated 200mΩhigh side MOSFET allows forhigh efficiency power supply designs capable ofdelivering\n0.5amperes ofcontinuous current toaload. The TPS54040A reduces theexternal component count by\nintegrating theboot recharge diode. The bias voltage fortheintegrated high side MOSFET issupplied bya\ncapacitor ontheBOOT toPHpin.The boot capacitor voltage ismonitored byanUVLO circuit andwillturn the\nhigh side MOSFET offwhen theboot voltage falls below apreset threshold. TheTPS54040A canoperate athigh\nduty cycles because oftheboot UVLO. The output voltage can bestepped down toaslowasthe0.8V\nreference.\nThe TPS54040A hasapower good comparator (PWRGD) which asserts when theregulated output voltage is\nless than 92% orgreater than 109% ofthenominal output voltage. The PWRGD pinisanopen drain output\nwhich deasserts when theVSENSE pinvoltage isbetween 94% and 107% ofthenominal output voltage\nallowing thepintotransition high when apull-up resistor isused.\nThe TPS54040A minimizes excessive output overvoltage (OV) transients bytaking advantage oftheOVpower\ngood comparator. When theOVcomparator isactivated, thehigh side MOSFET isturned offandmasked from\nturning onuntil theoutput voltage islower than 107%.\nThe SS/TR (slow start/tracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor should becoupled tothepintoadjust theslow start time. Aresistor\ndivider canbecoupled tothepinforcritical power supply sequencing requirements. TheSS/TR pinisdischarged\nbefore theoutput powers up.This discharging ensures arepeatable restart after anover-temperature fault,\nUVLO fault oradisabled condition.\nThe TPS54040A, also, discharges theslow start capacitor during overload conditions with anoverload recovery\ncircuit. The overload recovery circuit willslow start theoutput from thefault voltage tothenominal regulation\nvoltage once afault condition isremoved. Afrequency foldback circuit reduces theswitching frequency during\nstartup andovercurrent fault conditions tohelp control theinductor current.\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS54040A\nERROR\nAMPLIFIERBoot\nCharge\nBoot\nUVLOUVLO\nCurrent\nSense\nOscillator\nwith PLLFrequency\nShiftLogic\nAnd\nPWM Latch\nSlope\nCompensationPWM\nComparatorMinimum\nClamp\nPulse\nSkip\nMaximum\nClampVoltage\nReference\nOverload\nRecoveryVSENSE\nSS/TR\nCOMP\nRT/CLKPHBOOTVIN\nThermal\nShutdownEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThreshold\nTPS54040A Block DiagramLogicShutdownPWRGD\nShutdownOV\nGNDPOWERPAD7\n4\n8\n59111012 3 6\nUV\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nTheTPS54040A uses anadjustable fixed frequency, peak current mode control. Theoutput voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnonofthehigh side power switch. Theerror amplifier output\niscompared tothehigh side power switch current. When thepower switch current reaches thelevel setbythe\nCOMP voltage, thepower switch isturned off.The COMP pinvoltage willincrease anddecrease astheoutput\ncurrent increases anddecreases. The device implements acurrent limit byclamping theCOMP pinvoltage toa\nmaximum level. TheEco-Mode ™isimplemented with aminimum clamp ontheCOMP pin.\n7.3.2 Slope Compensation Output Current\nTheTPS54040A adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current remains constant over thefullduty cycle range.\n12 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n33.23.43.63.84\n0 0.05 0.10 0.15 0.20\nI -□Output□Current□- AOV -□Input□Voltage□-□VIV =□3.3□VO\nStart\nStop\n4.64.855.25.45.6\n0 0.05 0.10 0.15 0.20\nI -□Output□Current□- AOV -□Input□Voltage□-□VIV =□5□VO\nStart\nStop\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\n7.3.3 Bootstrap Voltage (BOOT)\nThe TPS54040A hasanintegrated boot regulator, and requires asmall ceramic capacitor between theBOOT\nandPHpins toprovide thegate drive voltage forthehigh side MOSFET. TheBOOT capacitor isrefreshed when\nthehigh side MOSFET isoffandthelowside diode conducts. Thevalue ofthisceramic capacitor should be0.1\nμF.Aceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of10Vorhigher is\nrecommended because ofthestable characteristics overtemperature andvoltage.\nToimprove drop out,theTPS54040A isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than 2.1V.When thevoltage from BOOT toPHdrops below 2.1V,thehigh side MOSFET is\nturned offusing anUVLO circuit which allows thelowside diode toconduct andrefresh thecharge ontheBOOT\ncapacitor. Since thesupply current sourced from theBOOT capacitor islow, thehigh side MOSFET canremain\nonformore switching cycles than arerequired torefresh thecapacitor, thus theeffective duty cycle ofthe\nswitching regulator ishigh.\n7.3.4 Low Dropout Operation\nThe effective duty cycle during dropout oftheregulator ismainly influenced bythevoltage drops across the\npower MOSFET, inductor resistance, lowside diode and printed circuit board resistance. During operating\nconditions inwhich theinput voltage drops and theregulator isoperating incontinuous conduction mode, the\nhigh side MOSFET canremain onfor100% oftheduty cycle tomaintain output regulation, until theBOOT toPH\nvoltage falls below 2.1V.\nAttention must betaken inmaximum duty cycle applications which experience extended time periods with light\nloads ornoload. When thevoltage across theBOOT capacitor falls below the2.1VUVLO threshold, thehigh\nside MOSFET isturned off,butthere may notbeenough inductor current topullthePHpindown torecharge the\nBOOT capacitor. Thehigh side MOSFET oftheregulator stops switching because thevoltage across theBOOT\ncapacitor isless than 2.1V. The output capacitor then decays until thedifference intheinput voltage andoutput\nvoltage isgreater than 2.1V,atwhich point theBOOT UVLO threshold isexceeded, and thedevice starts\nswitching again until thedesired output voltage isreached. This operating condition persists until theinput\nvoltage and/or theload current increases. Itisrecommended toadjust theVIN stop voltage greater than the\nBOOT UVLO trigger condition attheminimum load oftheapplication using theadjustable VINUVLO feature with\nresistors ontheENpin.\nThe start andstop voltages fortypical 3.3V and5Voutput applications areshown inFigure 25andFigure 26.\nThevoltages areplotted versus load current. Thestart voltage isdefined astheinput voltage needed toregulate\ntheoutput within 1%. The stop voltage isdefined astheinput voltage atwhich theoutput drops by5%orstops\nswitching.\nDuring high duty cycle conditions, theinductor current ripple increases while theBOOT capacitor isbeing\nrecharged resulting inanincrease inripple voltage ontheoutput. This isduetotherecharge time oftheboot\ncapacitor being longer than thetypical high side offtime when switching occurs every cycle.\nFigure 26.5.0V Start/Stop Voltage Figure 25.3.3V Start/Stop Voltage\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS54040A\nENA\nSTART ENA\n1VR2V VIR1/c61/c45/c43\nSTART STOP\nHYSV VR1I/c45/c61\nENVIN\n+\n-TPS54040A\nR1\nR2Ihys\nI1\n0.9 A/c109\n1.25 V2.9 A/c109\nVout 0.8VR1 = R20.8 V/c45 /c230 /c246/c180/c231 /c247/c232 /c248\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n7.3.5 Error Amplifier\nThe TPS54040A has atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage tothe lower ofthe SS/TR pinvoltage orthe internal 0.8 Vvoltage reference. The\ntransconductance (gm) oftheerror amplifier is97μA/Vduring normal operation. During theslow start operation,\nthetransconductance isafraction ofthenormal operating gm.When thevoltage oftheVSENSE pinisbelow 0.8\nVandthedevice isregulating using theSS/TR voltage, thegmis25μA/V.\nThe frequency compensation components (capacitor, series resistor andcapacitor) areadded totheCOMP pin\ntoground.\n7.3.6 Voltage Reference\nThevoltage reference system produces aprecise ±2%voltage reference over temperature byscaling theoutput\nofatemperature stable bandgap circuit.\n7.3.7 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.Itisrecommended to\nuse1%tolerance orbetter divider resistors. Start with a10kΩfortheR2resistor and usetheEquation 1to\ncalculate R1.Toimprove efficiency atlight loads consider using larger value resistors. Ifthevalues aretoohigh\ntheregulator willbemore susceptible tonoise and voltage errors from theVSENSE input current willbe\nnoticeable\n(1)\n7.3.8 Enable andAdjusting Undervoltage Lockout\nThe TPS54040A isdisabled when theVIN pinvoltage falls below 2.5V.Ifanapplication requires ahigher\nundervoltage lockout (UVLO), usetheENpinasshown inFigure 27toadjust theinput voltage UVLO byusing\nthetwoexternal resistors. Though itisnotnecessary tousetheUVLO adjust registers, foroperation itishighly\nrecommended toprovide consistent power upbehavior. TheENpinhasaninternal pull-up current source, I1,of\n0.9μAthatprovides thedefault condition oftheTPS54040A operating when theENpinfloats. Once theENpin\nvoltage exceeds 1.25 V,anadditional 2.9μAofhysteresis, Ihys, isadded. This additional current facilitates input\nvoltage hysteresis. Use Equation 2tosettheexternal hysteresis fortheinput voltage. Use Equation 3tosetthe\ninput start voltage.\nFigure 27.Adjustable Undervoltage Lockout (UVLO)\n(2)\n(3)\n14 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nVIN\nR1\nR2Node\n5.8V10kohmENA\nENA\nSTART ENA ENA\n1VR2V V VIR1 R3/c61/c45/c43 /c45\nSTART STOP\nOUT\nHYSV VR1VIR3/c45/c61\n/c43\nENIhysVIN\n+\n-TPS54040A\nR1\nR2\nVOUT\nR3I1\n0.9 A/c1092.9 A/c109\n1.25 V\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\nAnother technique toadd input voltage hysteresis isshown inFigure 28.This method may beused, ifthe\nresistance values arehigh from theprevious method andawider voltage hysteresis isneeded. The resistor R3\nsources additional hysteresis current intotheENpin.\nFigure 28.Adding Additional Hysteresis\n(4)\n(5)\nDonotplace alow-impedance voltage source with greater than 5Vdirectly ontheENpin. Donotplace a\ncapacitor directly ontheENpinifVEN>5Vwhen using avoltage divider toadjust thestart andstop voltage.\nThe node voltage, (see Figure 29)must remain equal toorless than 5.8V.The zener diode cansink upto100\nµA.The ENpinvoltage canbegreater than 5ViftheVINvoltage source hasahigh impedance anddoes not\nsource more than 100µAintotheENpin.\nFigure 29.Node Voltage\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS54040A\nEN\nSS/TR\nVSENSE\nVOUT\nTss(ms) Iss( A)Css(nF) =Vref (V) 0.8/c109 /c180\n/c180\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n7.3.9 Slow Start/Tracking Pin(SS/TR)\nThe TPS54040A effectively uses thelower voltage oftheinternal voltage reference ortheSS/TR pinvoltage as\nthepower-supply\'s reference voltage and regulates theoutput accordingly. Acapacitor ontheSS/TR pinto\nground implements aslow start time. TheTPS54040A hasaninternal pull-up current source of2μAthatcharges\ntheexternal slow start capacitor. Thecalculations fortheslow start time (10% to90%) areshown inEquation 6.\nThe voltage reference (VREF)is0.8Vand theslow start current (ISS)is2μA.The slow start capacitor should\nremain lower than 0.47μFandgreater than 0.47 nF.\n(6)\nAtpower up,theTPS54040A willnotstart switching until theslow start pinisdischarged toless than 40mVto\nensure aproper power up,seeFigure 30.\nAlso, during normal operation, theTPS54040A willstop switching andtheSS/TR must bedischarged to40mV,\nwhen theVINUVLO isexceeded, ENpinpulled below 1.25 V,orathermal shutdown event occurs.\nThe VSENSE voltage willfollow theSS/TR pinvoltage with a45mVoffset upto85% oftheinternal voltage\nreference. When theSS/TR voltage isgreater than 85% ontheinternal reference voltage theoffset increases as\ntheeffective system reference transitions from theSS/TR voltage totheinternal voltage reference (see\nFigure 23).TheSS/TR voltage willramp linearly until clamped at1.7V.\nFigure 30.Operation ofSS/TR Pinwhen Starting\n7.3.10 Overload Recovery Circuit\nThe TPS54040A has anoverload recovery (OLR) circuit. The OLR circuit willslow start theoutput from the\noverload voltage tothenominal regulation voltage once thefault condition isremoved. The OLR circuit will\ndischarge theSS/TR pintoavoltage slightly greater than theVSENSE pinvoltage using aninternal pulldown of\n100μAwhen theerror amplifier ischanged toahigh voltage from afault condition. When thefault condition is\nremoved, theoutput willslow start from thefault voltage tonominal output voltage.\n16 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nENTPS54040A\n3\nSS/TR4\nPWRGD6\nENTPS54040A\n3\nSS/TR4\nPWRGD6\nEN1,□EN2\nVOUT1\nVOUT2\nEN1\nPWRGD1\nVOUT1\nVOUT2\nSS /TRTPS54040A\nEN\nPWRGDSS/TRENPWRGD\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\n7.3.11 Sequencing\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS/TR, ENandPWRGD\npins. The sequential method canbeimplemented using anopen drain output ofapower onreset pinofanother\ndevice. The sequential method isillustrated inFigure 31using twoTPS54040A devices. The power good is\ncoupled totheENpinontheTPS54040A which willenable thesecond power supply once theprimary supply\nreaches regulation. Ifneeded, a1nFceramic capacitor ontheENpinofthesecond power supply willprovide a\n1ms start updelay. Figure 32shows theresults ofFigure 31.\nFigure 31.Schematic forSequential Start-Up Figure 32.Sequential Startup using ENand\nSequence PWRGD\nFigure 33.Schematic forRatiometric Start-Up Figure 34.Ratio-Metric Startup using Coupled\nSequence SS/TR pins\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS54040A\nVout2 + deltaV VssoffsetR1 =VREF Iss/c180\nSS/TRTPS54040A\nEN\nPWRGD\nSS/TREN\nPWRGDVOUT 1\nVOUT 2\nR1\nR2\nR3\nR4TPS54040A\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\nFigure 33shows amethod forratio-metric start upsequence byconnecting theSS/TR pins together. The\nregulator outputs willramp upandreach regulation atthesame time. When calculating theslow start time the\npullupcurrent source must bedoubled inEquation 6.Figure 34shows theresults ofFigure 33.\nFigure 35.Schematic forRatiometric andSimultaneous Start-Up Sequence\nRatio-metric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1andR2shown inFigure 35totheoutput ofthepower supply thatneeds tobetracked oranother voltage\nreference source. Using Equation 7andEquation 8,thetracking resistors canbecalculated toinitiate theVout2\nslightly before, after oratthesame time asVout1. Equation 9isthevoltage difference between Vout1 andVout2\natthe95% ofnominal output regulation.\nThe deltaV variable iszero volts forsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR to\nVSENSE offset (Vssoffset) intheslow start circuit andtheoffset created bythepullup current source (Iss) and\ntracking resistors, theVssoffset andIssareincluded asvariables intheequations.\nTodesign aratio-metric start upinwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2\nreaches regulation, useanegative number inEquation 7through Equation 9fordeltaV. Equation 9willresult ina\npositive number forapplications which theVout2 isslightly lower than Vout1 when Vout2 regulation isachieved.\nSince theSS/TR pinmust bepulled below 40mV before starting after anEN,UVLO orthermal shutdown fault,\ncareful selection ofthetracking resistors isneeded toensure thedevice willrestart after afault. Make sure the\ncalculated R1value from Equation 7isgreater than thevalue calculated inEquation 10toensure thedevice can\nrecover from afault.\nAstheSS/TR voltage becomes more than 85% ofthenominal reference voltage theVssoffset becomes larger\nastheslow start circuits gradually handoff theregulation reference totheinternal voltage reference. The SS/TR\npinvoltage needs tobegreater than 1.3V foracomplete handoff totheinternal voltage reference asshown in\nFigure 23.\nspacer\n(7)\n18 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nEN\nVOUT1\nVOUT2\nEN\nVOUT1\nVOUT2\nEN\nVOUT1\nVOUT2\nR1 > 2800 Vout1 180 deltaV /c180 /c45 /c180\ndeltaV = Vout1 Vout2 /c45\nVREF R1R2 =Vout2 + deltaV VREF/c180\n/c45\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\n(8)\n(9)\n(10)\nspacer\nFigure 36.Ratio-metric Startup with Tracking Resistors Figure 37.Ratiometric Startup with Tracking Resistors\nFigure 38.Simultaneous Startup With Tracking Resistor\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS54040A\n05001000150020002500\n0 25 50 75 100 125 150 175 200f -□Switching□Frequency□-□kHzs\nRT/CLK□-□Clock□Resistance□-□k /c87V =□12□V,\nT =□25°CI\nJ\n0100200300400500\n200 300 400 500 600 700 800 900 1000 1100\nRT/CLK□-□Resistance□-□k /c87f -□Switching□Frequency□-□kHzs\n1200V =□12□V,\nT =□25°CI\nJ\nRT kOhm\nsw kHz/c49/c46/c48/c56/c56/c56/c50/c48/c54/c48/c51/c51/c40 /c41 /c61\n/c166 /c40 /c41\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n7.3.12 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nThe switching frequency oftheTPS54040A isadjustable over awide range from approximately 100kHz to\n2500kHz byplacing aresistor ontheRT/CLK pin.The RT/CLK pinvoltage istypically 0.5V and must have a\nresistor toground tosettheswitching frequency. Todetermine thetiming resistance foragiven switching\nfrequency, use Equation 11orthecurves inFigure 39orFigure 40.Toreduce thesolution size one would\ntypically settheswitching frequency ashigh aspossible, buttradeoffs ofthesupply efficiency, maximum input\nvoltage andminimum controllable ontime should beconsidered.\nTheminimum controllable ontime istypically 130ns andlimits themaximum operating input voltage.\nThemaximum switching frequency isalso limited bythefrequency shift circuit. More discussion onthedetails of\nthemaximum switching frequency islocated below.\n(11)\nFigure 40.Low Range RT Figure 39.High Range RT\n7.3.13 Overcurrent Protection andFrequency Shift\nThe TPS54040A implements current mode control which uses theCOMP pinvoltage toturn offthehigh side\nMOSFET onacycle bycycle basis. Each cycle theswitch current andCOMP pinvoltage arecompared, when\nthepeak switch current intersects theCOMP voltage, thehigh side switch isturned off.During overcurrent\nconditions that pull theoutput voltage low, theerror amplifier willrespond bydriving theCOMP pinhigh,\nincreasing theswitch current. Theerror amplifier output isclamped internally, which functions asaswitch current\nlimit.\nToincrease themaximum operating switching frequency athigh input voltages theTPS54040A implements a\nfrequency shift. The switching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts on\nVSENSE pin.\nThe device implements adigital frequency shift toenable synchronizing toanexternal clock during normal\nstartup andfault conditions. Since thedevice canonly divide theswitching frequency by8,there isamaximum\ninput voltage limit inwhich thedevice operates andstillhave frequency shift protection.\nDuring short-circuit events (particularly with high input voltage applications), thecontrol loop hasafinite minimum\ncontrollable ontime andtheoutput hasalowvoltage. During theswitch ontime, theinductor current ramps to\nthepeak current limit because ofthehigh input voltage and minimum ontime. During theswitch offtime, the\ninductor would normally nothave enough offtime andoutput voltage fortheinductor toramp down bytheramp\nupamount. Thefrequency shift effectively increases theofftime allowing thecurrent toramp down.\n20 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n10 20 30 402500\n2000\n1500\n1000\n500\n0f -□Switching□Frequency□-□kHzs\nV -□Input□Voltage□-□VIV =□5.0□VOShiftSkip\n/c40 /c41\n/c40 /c41L OUTSC\nSW (shift)\nON IN LI Rdc + V + Vd div=t V I Rhs + Vd/c230 /c246 /c180\n/c180/c231 /c247/c231 /c247 /c45 /c180/c232 /c248ff\n/c40 /c41/c40 /c41\n/c40 /c41L OUT\nSW max skip\nON IN LI Rdc V Vd 1\nt V I Rhs Vd/c230 /c246 /c180 /c43 /c43 /c230 /c246/c61 /c180 /c231 /c247 /c231 /c247/c231 /c247 /c45 /c180 /c43/c232 /c248 /c232 /c248f\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\n7.3.14 Selecting theSwitching Frequency\nThe switching frequency that isselected should bethelower value ofthetwo equations, Equation 12and\nEquation 13.Equation 12isthemaximum switching frequency limitation setbytheminimum controllable ontime.\nSetting theswitching frequency above thisvalue willcause theregulator toskip switching pulses.\nEquation 13isthemaximum switching frequency limit setbythefrequency shift protection. Tohave adequate\noutput short circuit protection athigh input voltages, theswitching frequency should besettobeless than the\nfsw(maxshift) frequency. InEquation 13,tocalculate themaximum switching frequency one must take into\naccount thattheoutput voltage decreases from thenominal voltage to0volts, thefdivinteger increases from 1to\n8corresponding tothefrequency shift.\nInFigure 41,thesolid lineillustrates atypical safe operating area regarding frequency shift and assumes the\noutput voltage iszero volts, and theresistance oftheinductor is0.130Ω,FET onresistance of0.2Ωand the\ndiode voltage drop is0.5V. The dashed lineisthemaximum switching frequency toavoid pulse skipping. Enter\nthese equations inaspreadsheet orother software orusetheSwitcherPro design software todetermine the\nswitching frequency.\n(12)\n(13)\nIL inductor current\nRdc inductor resistance\nVIN maximum input voltage\nVOUT output voltage\nVOUTSC output voltage during short\nVd diode voltage drop\nRDS(on) switch onresistance\ntON controllable ontime\nƒDIV frequency divide equals (1,2,4,or8)\nFigure 41.Maximum Switching Frequency vs.Input Voltage\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS54040A\nRT/CLKTPS54040A\nClock\nSourcePLL\nRfset10 pF4 k/c87\n50/c87EXT\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n7.3.15 How toInterface toRT/CLK Pin\nThe RT/CLK pincan beused tosynchronize theregulator toanexternal system clock. Toimplement the\nsynchronization feature connect asquare wave totheRT/CLK pinthrough thecircuit network shown in\nFigure 42.The square wave amplitude must transition lower than 0.5V andhigher than 2.2V ontheRT/CLK pin\nandhave anontime greater than 40nsandanofftime greater than 40ns.Thesynchronization frequency range\nis300kHzto2200 kHz. Therising edge ofthePHwillbesynchronized tothefalling edge ofRT/CLK pinsignal.\nThe external synchronization circuit should bedesigned insuch away that thedevice willhave thedefault\nfrequency setresistor connected from theRT/CLK pintoground should thesynchronization signal turn off.Itis\nrecommended touse afrequency setresistor connected asshown inFigure 42through a50Ωresistor to\nground. Theresistor should settheswitching frequency close totheexternal CLK frequency. Itisrecommended\ntoaccouple thesynchronization signal through a10pFceramic capacitor toRT/CLK pinand a4kΩseries\nresistor. The series resistor reduces PHjitter inheavy load applications when synchronizing toanexternal clock\nandinapplications which transition from synchronizing toRTmode. The firsttime theCLK ispulled above the\nCLK threshold thedevice switches from theRTresistor frequency toPLL mode. The internal 0.5Vvoltage\nsource isremoved andtheCLK pinbecomes high impedance asthePLL starts tolock onto theexternal signal.\nSince there isaPLL ontheregulator theswitching frequency canbehigher orlower than thefrequency setwith\ntheexternal resistor. The device transitions from theresistor mode tothePLL mode and then willincrease or\ndecrease theswitching frequency until thePLL locks onto theCLK frequency within 100microseconds.\nWhen thedevice transitions from thePLL toresistor mode theswitching frequency willslow down from theCLK\nfrequency to150kHz, then reapply the0.5Vvoltage andtheresistor willthen settheswitching frequency. The\nswitching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts onVSENSE pin.The\ndevice implements adigital frequency shift toenable synchronizing toanexternal clock during normal startup\nand fault conditions. Figure 43,Figure 44and Figure 45show thedevice synchronized toanexternal system\nclock incontinuous conduction mode (ccm) discontinuous conduction (dcm) andpulse skip mode (psm).\nFigure 42.Synchronizing toaSystem Clock\n22 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nEXT\nILPH\nEXT\nILPH\nILEXTPH\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\nFigure 43.PlotofSynchronizing inccm Figure 44.PlotofSynchronizing indcm\nFigure 45.PlotofSynchronizing inPSM\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS54040A\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n7.3.16 Power Good (PWRGD Pin)\nThe PWRGD pinisanopen drain output. Once theVSENSE pinisbetween 94% and 107% oftheinternal\nvoltage reference thePWRGD pinisde-asserted andthepinfloats. Itisrecommended touseapull-up resistor\nbetween thevalues of10and100kΩtoavoltage source thatis5.5Vorless. ThePWRGD isinadefined state\nonce theVIN input voltage isgreater than 1.5Vbutwith reduced current sinking capability. The PWRGD will\nachieve fullcurrent sinking capability asVINinput voltage approaches 3V.\nThePWRGD pinispulled lowwhen theVSENSE islower than 92% orgreater than 109% ofthenominal internal\nreference voltage. Also, thePWRGD ispulled low, iftheUVLO orthermal shutdown areasserted ortheENpin\npulled low.\n7.3.17 Overvoltage Transient Protection\nThe TPS54040A incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage overshoot\nwhen recovering from output fault conditions orstrong unload transients onpower supply designs with lowvalue\noutput capacitance. Forexample, when thepower supply output isoverloaded theerror amplifier compares the\nactual output voltage totheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal\nreference voltage foraconsiderable time, theoutput oftheerror amplifier willrespond byclamping theerror\namplifier output toahigh voltage. Thus, requesting themaximum output current. Once thecondition isremoved,\ntheregulator output rises and theerror amplifier output transitions tothesteady state duty cycle. Insome\napplications, thepower supply output voltage canrespond faster than theerror amplifier output canrespond, this\nactuality leads tothepossibility ofanoutput overshoot. TheOVTP feature minimizes theoutput overshoot, when\nusing alowvalue output capacitor, byimplementing acircuit tocompare theVSENSE pinvoltage toOVTP\nthreshold which is109% oftheinternal voltage reference. IftheVSENSE pinvoltage isgreater than theOVTP\nthreshold, thehigh side MOSFET isdisabled preventing current from flowing totheoutput andminimizing output\novershoot. When theVSENSE voltage drops lower than theOVTP threshold, thehigh side MOSFET isallowed\ntoturnonatthenext clock cycle.\n7.3.18 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 182°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 182°C,thedevice reinitiates thepower upsequence\nbydischarging theSS/TR pin.\n7.3.19 Small Signal Model forLoop Response\nFigure 46shows anequivalent model fortheTPS54040A control loop which can bemodeled inacircuit\nsimulation program tocheck frequency response and dynamic load response. The error amplifier isa\ntransconductance amplifier with agmEAof97μA/V. The error amplifier canbemodeled using anideal voltage\ncontrolled current source. Theresistor ROandcapacitor COmodel theopen loop gain andfrequency response of\ntheamplifier. The 1mV acvoltage source between thenodes aandbeffectively breaks thecontrol loop forthe\nfrequency response measurements. Plotting c/ashows thesmall signal response ofthefrequency compensation.\nPlotting a/bshows thesmall signal response oftheoverall loop. Thedynamic loop response canbechecked by\nreplacing RLwith acurrent source with theappropriate load step amplitude and step rate inatime domain\nanalysis. This equivalent model isonly valid forcontinuous conduction mode designs.\n24 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nVSENSECOMPVO\nR1\nR3\nC1C2R2CO ROgmea\n97 A/V/c1090.8□VPower□Stage\ngm 1.9 A/VpsPH\nRESR\nCOUTRLba\nc\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\nFigure 46.Small Signal Model forLoop Response\n7.3.20 Simple Small Signal Model forPeak Current Mode Control\nFigure 47describes asimple small signal model that canbeused tounderstand how todesign thefrequency\ncompensation. The TPS54040A power stage canbeapproximated toavoltage-controlled current source (duty\ncycle modulator) supplying current totheoutput capacitor and load resistor. The control tooutput transfer\nfunction isshown inEquation 14andconsists ofadcgain, onedominant pole, andoneESR zero. Thequotient\nofthechange inswitch current andthechange inCOMP pinvoltage (node cinFigure 46)isthepower stage\ntransconductance. The gmPSfortheTPS54040A is1.9A/V. The low-frequency gain ofthepower stage\nfrequency response istheproduct ofthetransconductance andtheload resistance asshown inEquation 15.\nAstheload current increases anddecreases, thelow-frequency gain decreases andincreases, respectively. This\nvariation with theload may seem problematic atfirstglance, butfortunately thedominant pole moves with the\nload current (see Equation 16).The combined effect ishighlighted bythedashed line intheright half of\nFigure 47.Astheload current decreases, thegain increases andthepole frequency lowers, keeping the0-dB\ncrossover frequency thesame forthevarying load conditions which makes iteasier todesign thefrequency\ncompensation. The type ofoutput capacitor chosen determines whether theESR zero hasaprofound effect on\nthefrequency compensation design. Using high ESR aluminum electrolytic capacitors may reduce thenumber\nfrequency compensation components needed tostabilize theoverall loop because thephase margin increases\nfrom theESR zero atthelower frequencies (see Equation 17).\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS54040A\nZ\nOUT ESR1\nC R 2/c61/c180 /c180 /c112f\nP\nOUT L1fC R 2/c61/c180 /c180 /c112\nps L Adc = gm R /c180\nZ OUT\nC\nPs12 VAdcV s12/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248/c61 /c180\n/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248f\nf\nVO\nRESR\nCOUTRLVC\ngmpsfp\nfzAdc\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\nFigure 47.Simple Small Signal Model andFrequency Response forPeak Current Mode Control\n(14)\n(15)\n(16)\n(17)\n7.3.21 Small Signal Model forFrequency Compensation\nThe TPS54040A uses atransconductance amplifier fortheerror amplifier and readily supports three ofthe\ncommonly-used frequency compensation circuits. Compensation circuits Type 2A,Type 2B,and Type 1are\nshown inFigure 48.Type 2circuits most likely implemented inhigh bandwidth power-supply designs using low\nESR output capacitors. The Type 1circuit isused with power-supply designs with high-ESR aluminum\nelectrolytic ortantalum capacitors.. Equation 18andEquation 19show how torelate thefrequency response of\ntheamplifier tothesmall signal model inFigure 48.Theopen-loop gain andbandwidth aremodeled using theRO\nandCOshown inFigure 48.See theapplication section foradesign example using aType 2Anetwork with a\nlowESR output capacitor.\nEquation 18through Equation 27areprovided asareference forthose who prefer tocompensate using the\npreferred methods. Those who prefer touse prescribed method use themethod outlined intheapplication\nsection oruseswitched information.\n26 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n1P12 Ro C1/c61/c112 /c180 /c180\neaR2A1 = gm Ro| | R3R1 + R2/c180 /c180\neaR2A0 = gm RoR1 + R2/c180 /c180\nf\nf fZ1\nP1 P2s12EA A0\ns s1 12 2/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248/c61 /c180\n/c230 /c246 /c230 /c246/c43 /c180 /c43/c231 /c247 /c231 /c247/c112 /c180 /c112 /c180 /c232 /c248 /c232 /c248\n/c112 /c180ea\nOgmC =2 BW (Hz)\neaAol(V/V)Ro =gm\nA0\nA1P1\nZ1 P2Aol\nBW\nVrefVO\nR1\nR3\nC1C2R2COROgmea COMPVSENSE\nType□2A Type□2B Type□1\nC2R3\nC1\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFeature Description (continued)\nFigure 48.Types ofFrequency Compensation\nFigure 49.Frequency Response oftheType 2AandType 2BFrequency Compensation\n(18)\n(19)\n(20)\n(21)\n(22)\n(23)\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS54040A\n/c112 /c180 /c180O O1P2 = type 12 R (C2 + C )\n/c112 /c180 /c180O O1P2 = type 2b2 R3 | | R C\n/c112 /c180 /c180O O1P2 = type 2a2 R3 | | R (C2 + C )\n1Z12 R3 C1/c61/c112 /c180 /c180\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n(24)\n(25)\n(26)\n(27)\n7.4 Device Functional Modes\n7.4.1 Pulse-Skip Eco-Mode\nThe TPS54040A operates inapulse-skip Eco-Mode atlight load currents toimprove efficiency byreducing\nswitching andgate drive losses. TheTPS54040A isdesigned sothatiftheoutput voltage iswithin regulation and\nthepeak switch current attheend ofany switching cycle isbelow thepulse skipping current threshold, the\ndevice enters Eco-Mode. This current threshold isthecurrent level corresponding toanominal COMP voltage or\n500mV.\nWhen inEco-Mode, theCOMP pinvoltage isclamped at500mVandthehigh-side MOSFET isinhibited. Further\ndecreases inload current orinoutput voltage cannotdrive theCOMP pinbelow thisclamp voltage level.\nSince thedevice isnotswitching, theoutput voltage begins todecay. Asthevoltage control loop compensates\nforthefalling output voltage, theCOMP pinvoltage begins torise. Atthistime, thehigh-side MOSFET isenabled\nandaswitching pulse initiates onthenext switching cycle. Thepeak current issetbytheCOMP pinvoltage. The\noutput voltage re-charges theregulated value (see Figure 50),then thepeak switch current starts todecrease,\nandeventually falls below theEco-Mode threshold atwhich time thedevice again enters Eco-Mode.\nForEco-Mode operation, theTPS54040A senses peak current, notaverage orload current, sotheload current\nwhere thedevice enters Eco-Mode isdependent ontheoutput inductor value. Forexample, thecircuit in\nFigure 51enters Eco-Mode atabout 20mAofoutput current. When theload current islowand theoutput\nvoltage iswithin regulation, thedevice enters asleep mode anddraws only 116-μAinput quiescent current. The\ninternal PLL remains operating when insleep mode. When operating atlight load currents inthepulse skip\nmode, theswitching transitions occur synchronously with theexternal clock signal.\n28 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nVOUT(ac)\nIL\nPH\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nDevice Functional Modes (continued)\nNormal mode Standby Operation\nFigure 50.Pulse Skip Mode Operation\n7.4.2 Normal Operation\nWhen theinput voltage isabove theUVLO threshold and theENvoltage isabove theenable threshold, the\nTPS54040A operates innormal switching modes. Normal continuous conduction mode (CCM) occurs when the\nminimum switch current isabove 0Aorwhen theload current isabove onehalfthepeak topeak inductor ac\nripple current. Below thatcurrent, theTPS54040A operates indiscontinuous conduction mode (DCM).\n7.4.3 Standby Operation\nWhen theTPS54040A isoperating ineither normal CCM orEco-Mode, they may beplaced instandby by\nasserting theENpinlow.\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS54040A\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54040A device isawide input voltage (3.5 Vto42V),step-down, DC-DC converter with anadjustable\noutput voltage andanoutput current ofupto0.5A.Switching frequency isadjustable between 100-kHz to2.5-\nMHz andhence efficiency andexternal component size canbeoptimized foreach application.\n8.2 Typical Application\nFigure 51.High Frequency, 5-VOutput Power Supply Design with Adjusted UVLO\n8.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 1astheinput parameters.\nTable 1.Design Parameters\nPARAMETER VALUE\nOutput Voltage 5V\nTransient Response 0to1.5A load step ΔVout =4%\nMaximum Output Current 0.5A\nInput Voltage 34Vnom. 12V to42V\nOutput Voltage Ripple 1%ofVout\nStart Input Voltage (rising VIN) 8.9V\nStop Input Voltage (falling VIN) 7.9V\n8.2.2 Detailed Design Procedure\nThis example details thedesign ofahigh frequency switching regulator design using ceramic output capacitors.\nAfewparameters must beknown inorder tostart thedesign process. These parameters aretypically determined\natthesystem level.\n30 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n/c40 /c41/c180/c61/c180 /c180 fOUT OUT\nRIPPLE\nO SWV Vinmax - VIVinmax L\nINDVinmax Vout VoutLo min =Io K Vinmax ƒsw/c45/c180/c180 /c180\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\n8.2.2.1 Selecting theSwitching Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. Typically, theuser willwant tochoose the\nhighest switching frequency possible since this willproduce thesmallest solution size. The high switching\nfrequency allows forlower valued inductors and smaller output capacitors compared toapower supply that\nswitches atalower frequency. Theswitching frequency thatcanbeselected islimited bytheminimum on-time of\ntheinternal power switch, theinput voltage andtheoutput voltage andthefrequency shift limitation.\nEquation 12andEquation 13must beused tofindthemaximum switching frequency fortheregulator, choose\nthelower value ofthetwoequations. Switching frequencies higher than these values willresult inpulse skipping\northelack ofovercurrent protection during ashort circuit.\nThetypical minimum ontime, tonmin,is130nsfortheTPS54040. Forthisexample, theoutput voltage is5Vand\nthemaximum input voltage is42V,which allows foramaximum switch frequency upto1012 kHzwhen including\ntheinductor resistance, onresistance anddiode voltage inEquation 12.Toensure overcurrent runaway isnota\nconcern during short circuits inyour design useEquation 13orthesolid curve inFigure 41todetermine the\nmaximum switching frequency. With amaximum input voltage of42V,assuming adiode voltage of0.5V,\ninductor resistance of130mΩ,switch resistance of400mΩ,acurrent limit value of0.94 Aand ashort circuit\noutput voltage of0.1V. Themaximum switching frequency isapproximately 1055 kHz.\nChoosing thelower ofthetwovalues and adding some margin aswitching frequency of700kHz isused. To\ndetermine thetiming resistance foragiven switching frequency, useEquation 11orthecurve inFigure 39.\nTheswitching frequency issetbyresistor R3shown inFigure 51.\n8.2.2.2 Output Inductor Selection (LO)\nTocalculate theminimum value oftheoutput inductor, useEquation 28.\nKINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothemaximum output current.\nThe inductor ripple current willbefiltered bytheoutput capacitor. Therefore, choosing high inductor ripple\ncurrents willimpact theselection oftheoutput capacitor since theoutput capacitor must have aripple current\nrating equal toorgreater than theinductor ripple current. Ingeneral, theinductor ripple value isatthediscretion\nofthedesigner; however, thefollowing guidelines may beused.\nFordesigns using lowESR output capacitors such asceramics, avalue ashigh asKIND=0.3may beused.\nWhen using higher ESR output capacitors, KIND=0.2yields better results. Since theinductor ripple current is\npartofthePWM control system, theinductor ripple current should always begreater than 30mAfordependable\noperation. Inawide input voltage regulator, itisbest tochoose aninductor ripple current onthelarger side. This\nallows theinductor tostillhave ameasurable ripple current with theinput voltage atitsminimum.\nForthisdesign example, useKIND=0.3and theminimum inductor value iscalculated tobe42μH.Forthis\ndesign, anearest standard value was chosen: 47μH.Fortheoutput filter inductor, itisimportant thattheRMS\ncurrent andsaturation current ratings notbeexceeded. The RMS andpeak inductor current canbefound from\nEquation 30andEquation 31.\nForthisdesign, theRMS inductor current is0.501 Aand thepeak inductor current is0.567 A.The chosen\ninductor isaMSS1048-473ML. Ithasasaturation current rating of1.44 AandanRMS current rating of1.83A.\nAstheequation setdemonstrates, lower ripple currents willreduce theoutput voltage ripple oftheregulator but\nwillrequire alarger value ofinductance. Selecting higher ripple currents willincrease theoutput voltage ripple of\ntheregulator butallow foralower inductance value.\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n(28)\n(29)\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS54040A\n2IrippleIout ILpeak /c43 /c61\n/c40 /c41/c40 /c412\n2 OUT OUT\nL(rms) O\nO SWV Vinmax - V 1I I12 Vinmax L/c230 /c246 /c180/c61 /c43 /c180 /c231 /c247/c231 /c247 /c180 /c180/c232 /c248f\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n(30)\n(31)\n8.2.2.3 Output Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor will\ndetermine themodulator pole, theoutput voltage ripple, andhow theregulators responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator also willtemporarily notbeable to\nsupply sufficient output current ifthere isalarge, fast increase inthecurrent needs oftheload such as\ntransitioning from noload toafullload. Theregulator usually needs twoormore clock cycles forthecontrol loop\ntoseethechange inload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput\ncapacitor must besized tosupply theextra current totheload until thecontrol loop responds totheload change.\nThe output capacitance must belarge enough tosupply thedifference incurrent for2clock cycles while only\nallowing atolerable amount ofdroop intheoutput voltage. Equation 32shows theminimum output capacitance\nnecessary toaccomplish this.\nWhereΔIout isthechange inoutput current, ƒswistheregulators switching frequency andΔVout isthe\nallowable change intheoutput voltage. Forthisexample, thetransient load response isspecified asa4%\nchange inVout foraload step from 0A(noload) to0.5A(fullload). Forthisexample, ΔIout=0.5-0 =0.5Aand\nΔVout =0.04 ×5=0.2V.Using these numbers gives aminimum capacitance of7.14μF.This value does not\ntake theESR oftheoutput capacitor intoaccount intheoutput voltage change. Forceramic capacitors, theESR\nisusually small enough toignore inthiscalculation. Aluminum electrolytic andtantalum capacitors have higher\nESR thatshould betaken intoaccount.\nThecatch diode oftheregulator cannotsink current soanystored energy intheinductor willproduce anoutput\nvoltage overshoot when theload current rapidly decreases, seeFigure 52.The output capacitor must also be\nsized toabsorb energy stored intheinductor when transitioning from ahigh load current toalower load current.\nThe excess energy that gets stored intheoutput capacitor willincrease thevoltage onthecapacitor. The\ncapacitor must besized tomaintain thedesired output voltage during these transient periods. Equation 33is\nused tocalculate theminimum capacitance tokeep theoutput voltage overshoot toadesired value. Where Lis\nthevalue oftheinductor, IOHistheoutput current under heavy load, IOListheoutput under light load, VFisthe\nfinal peak output voltage, andViistheinitial capacitor voltage. Forthisexample, theworst case load step willbe\nfrom 0.5Ato0A.The output voltage willincrease during thisload transition and thestated maximum inour\nspecification is4%oftheoutput voltage. This willmake Vf=1.04 ×5.0=5.2 V.Viistheinitial capacitor voltage\nwhich isthenominal output voltage of5V.Using these numbers inEquation 33yields aminimum capacitance of\n5.7μF.\nEquation 34calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, Voripple isthemaximum allowable output voltage ripple, and Iripple isthe\ninductor ripple current. Equation 34yields 0.49μF.\nEquation 35calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 35indicates theESR should beless than 248mΩ.\nThe most stringent criteria fortheoutput capacitor is7.14μFofcapacitance tokeep theoutput voltage in\nregulation during anload transient.\nAdditional capacitance de-ratings foraging, temperature and dcbias should befactored inwhich willincrease\nthisminimum value. Forthisexample, a47μF10V X5R ceramic capacitor with 5mΩofESR willbeused.\n32 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\n/c40 /c412/c180 /c180 /c45 /c180 /c180 Cj ƒsw Vin + Vƒd (Vin max Vout) Iout VƒdPd = +2 Vin max\nVout (Vin max Vout)Icorms =\n12 Vin max Lo sw/c180 /c45\n/c180 /c180 /c180 /c166\nORIPPLE\nESR\nRIPPLEVRI/c60\n1 1\nORIPPLE\nRIPPLECout >V 8 sw\nI/c180\n/c180 /c166\n/c40 /c41\n/c40 /c4122 2\n2Ioh Iol\nCout > Lo\nV Vi/c45\n/c180\n/c166 /c45\n2 IoutCout >sw Vout/c180 /c68\n/c166 /c180 /c68\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRoot Mean Square (RMS) value ofthemaximum ripple current. Equation 36canbeused\ntocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 36yields\n39mA.\n(32)\n(33)\n(34)\n(35)\n(36)\n8.2.2.4 Catch Diode\nThe TPS54040A requires anexternal catch diode between thePHpinandGND. The selected diode must have\nareverse voltage rating equal toorgreater than Vinmax. The peak current rating ofthediode must begreater\nthan themaximum inductor current. The diode should also have alowforward voltage. Schottky diodes are\ntypically agood choice forthecatch diode duetotheir lowforward voltage. Thelower theforward voltage ofthe\ndiode, thehigher theefficiency oftheregulator.\nTypically, when thevoltage andcurrent ratings forthediode arehigher, then theforward voltage ishigher. Since\nthedesign example has aninput voltage upto42V, adiode with aminimum of42V reverse voltage willbe\nselected.\nFortheexample design, theB160A Schottky diode isselected foritslower forward voltage and itcomes ina\nlarger package size which hasgood thermal characteristics over small devices. Thetypical forward voltage ofthe\nB160A is0.50 volts.\nThediode must also beselected with anappropriate power rating. Thediode conducts theoutput current during\ntheoff-time oftheinternal power switch. The off-time oftheinternal switch isafunction ofthemaximum input\nvoltage, theoutput voltage, andtheswitching frequency. The output current during theoff-time ismultiplied by\ntheforward voltage ofthediode which equals theconduction losses ofthediode. Athigher switch frequencies,\ntheaclosses ofthediode need tobetaken intoaccount. Theaclosses ofthediode areduetothecharging and\ndischarging ofthejunction capacitance and reverse recovery. Equation 37isused tocalculate thetotal power\ndissipation, conduction losses plus aclosses, ofthediode.\nThe B160A has ajunction capacitance of110pF. Using Equation 37,theselected diode willdissipate 0.290\nWatts. This power dissipation, depending onmounting techniques, should produce a5.9°Ctemperature risein\nthediode when theinput voltage is42V andtheload current is0.5A.\nIfthepower supply spends asignificant amount oftime atlight load currents orinsleep mode consider using a\ndiode which hasalowleakage current andslightly higher forward voltage drop.\n(37)\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TPS54040A\nIout max 0.25ΔVin =Cin sw/c180\n/c180 /c166\n/c40 /c41Vin min Vout VoutIcirms = IoutVin min Vin min/c45\n/c180 /c180\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n8.2.2.5 Input Capacitor\nTheTPS54040A requires ahigh quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 3μFof\neffective capacitance and insome applications abulk capacitance. The effective capacitance includes anydc\nbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage. The\ncapacitor must also have aripple current rating greater than themaximum input current ripple oftheTPS54040A.\nTheinput ripple current canbecalculated using Equation 38.\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofdcbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with thedcbias taken into account. The capacitance value ofacapacitor\ndecreases asthedcbias across acapacitor increases.\nForthis example design, aceramic capacitor with atleast a60V voltage rating isrequired tosupport the\nmaximum input voltage. Common standard ceramic capacitor voltage ratings include 4V,6.3V, 10V, 16V, 25V,\n50V or100V soa100V capacitor should beselected. Forthisexample, two2.2μF,100V capacitors inparallel\nhave been selected. Table 2shows aselection ofhigh voltage capacitors. The input capacitance value\ndetermines theinput ripple voltage oftheregulator. Theinput voltage ripple canbecalculated using Equation 39.\nUsing thedesign example values, Ioutmax =0.5A,Cin=4.4μF,ƒsw=500kHz, yields aninput voltage ripple of\n40.6 mVandarmsinput ripple current of0.247A.\n(38)\n(39)\nTable 2.Capacitor Types\nVENDOR VALUE (μF) EIASize VOLTAGE DIALECTRIC COMMENTS\n1.0to2.2 100V\n1210 GRM32 series\n1.0to4.7 50V\nMurata\n1.0 100V\n1206 GRM31 series\n1.0to2.2 50V\n1.0101.8 50V\n2220\n1.0to1.2 100V\nVishay VJX7R series\n1.0to3.9 50V\n2225\n1.0to1.8 100V\nX7R\n1.0to2.2 100V\n1812 Cseries C4532\n1.5to6.8 50V\nTDK\n1.0.to2.2 100V\n1210 Cseries C3225\n1.0to3.3 50V\n1.0to4.7 50V\n1210\n1.0 100V\nAVX X7R dielectric series\n1.0to4.7 50V\n1812\n1.0to2.2 100V\n8.2.2.6 Slow Start Capacitor\nThe slow start capacitor determines theminimum amount oftime itwilltake fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance islarge andwould require large amounts ofcurrent toquickly charge the\ncapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54040A reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew ratesolves both ofthese problems.\n34 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nIoutmaxp mod =2 × × Vout × Cout/c166/c112\nCout Vout 0.8Tss >Issavg/c180 /c180\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nThe slow start time must belong enough toallow theregulator tocharge theoutput capacitor uptotheoutput\nvoltage without drawing excessive current. Equation 40canbeused tofindtheminimum slow start time, tss,\nnecessary tocharge theoutput capacitor, Cout, from 10% to90% oftheoutput voltage, Vout, with anaverage\nslow start current ofIssavg. Intheexample, tocharge the47μFoutput capacitor upto5.0V while only allowing\ntheaverage input current tobe0.125A would require a1.5msslow start time.\nOnce theslow start time isknown, theslow start capacitor value canbecalculated using Equation 6.Forthe\nexample circuit, theslow start time isnottoocritical since theoutput capacitor value is47μFwhich does not\nrequire much current tocharge to5.0V. The example circuit hastheslow start time settoanarbitrary value of\n3.2ms which requires a0.01μFcapacitor.\n(40)\n8.2.2.7 Bootstrap Capacitor Selection\nA0.1-μFceramic capacitor must beconnected between theBOOT and PHpins forproper operation. Itis\nrecommended touseaceramic capacitor with X5R orbetter grade dielectric. The capacitor should have a10V\norhigher voltage rating.\n8.2.2.8 Under Voltage Lock OutSetPoint\nThe Under Voltage Lock Out(UVLO) canbeadjusted using anexternal voltage divider ontheENpinofthe\nTPS54040A. TheUVLO hastwothresholds, oneforpower upwhen theinput voltage isrising andoneforpower\ndown orbrown outs when theinput voltage isfalling. Fortheexample design, thesupply should turnonandstart\nswitching once theinput voltage increases above 8.9V (enabled). After theregulator starts switching, itshould\ncontinue todosountil theinput voltage falls below 7.9V(UVLO stop).\nTheprogrammable UVLO andenable voltages aresetusing aresistor divider between Vinandground totheEN\npin.Equation 2through Equation 3canbeused tocalculate theresistance values necessary. Fortheexample\napplication, a332kΩbetween VinandENanda56.2kΩbetween ENandground arerequired toproduce the\n8.9and7.9voltstart andstop voltages.\n8.2.2.9 Output Voltage andFeedback Resistors Selection\nFortheexample design, 10kΩwas selected forR2.Using Equation 1,R1iscalculated as52.5 kΩ.Thenearest\nstandard 1%resistor is52.3 kΩ.Due tocurrent leakage oftheVSENSE pin,thecurrent flowing through the\nfeedback network should begreater than 1μAinorder tomaintain theoutput voltage accuracy. This requirement\nmakes themaximum value ofR2equal to800 kΩ.Choosing higher resistor values willdecrease quiescent\ncurrent andimprove efficiency atlowoutput currents butmay introduce noise immunity problems.\n8.2.2.10 Compensation\nThere areseveral methods used tocompensate DC/DC regulators. The method presented here iseasy to\ncalculate and ignores theeffects oftheslope compensation that isinternal tothedevice. Since theslope\ncompensation isignored, theactual cross over frequency willusually belower than thecross over frequency\nused inthecalculations. This method assume thecrossover frequency isbetween themodulator pole and the\nesrzero andtheesrzero isatleast 10times greater themodulator pole. Use SwitcherPro software foramore\naccurate design.\nTogetstarted, themodulator pole, fpmod, and theesrzero, fz1must becalculated using Equation 41and\nEquation 42.ForCout, useaderated value of21.2μf.Use equations Equation 43andEquation 44,toestimate\nastarting point forthecrossover frequency, fco,todesign thecompensation. Fortheexample design, fpmod is\n753Hzandfzmod is1505 kHz. Equation 43isthegeometric mean ofthemodulator pole andtheesrzero and\nEquation 44isthemean ofmodulator pole and theswitching frequency. Equation 43yields 33.7 kHz and\nEquation 44gives 16.2 kHz. Use thelower value ofEquation 43orEquation 44foraninitial crossover frequency.\nForthisexample, fcois16.2 kHz. Next, thecompensation components arecalculated. Aresistor inseries with a\ncapacitor isused tocreate acompensating zero. Acapacitor inparallel tothese twocomponents forms the\ncompensating pole.\n(41)\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: TPS54040A\nTAmax = TJmax Rth Ptot /c45 /c180\nTJ = TA + Rth Ptot /c180\nPtot = Pcon + Psw + Pgd + Pq\n6Pq = 116 10 Vin/c45/c180 /c180\n9Pgd = Vin 3 10 sw/c45/c180 /c180 /c180 /c166\n2 9Psw = Vin sw lo 0.25 10/c45/c180 /c166 /c180 /c180 /c180\n2\nDS(on)VoutPcon = Io RVin/c180 /c180\n1\nswf /c112/c61/c180 /c180C6R4\nRe/c180/c61oC srC6R4\n1\n2 f /c112/c61/c180 /c180 /c180pC5R4 mod\n2 f\ngmps gmea/c112 /c230 /c246 /c230 /c246/c180 /c180 /c180/c61 /c180 /c231 /c247 /c231 /c247/c180 /c232 /c248 /c232 /c248co out out\nrefC VR4V\n2sw\npff f/c61 /c180co mod\np z f f f/c61 /c180co mod mod\n1z mod =2 Resr × Cout/c166/c180 /c112 /c180\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n(42)\n(43)\n(44)\nTodetermine thecompensation resistor, R4, use Equation 45.Assume thepower stage transconductance,\ngmps, is1.9A/V. The output voltage, VO,reference voltage, VREF, and amplifier transconductance, gmea, are\n5V,0.8V and92μA/V, respectively. R4iscalculated tobe77.1 kΩ,usethenearest standard value of76.8kΩ.\nUse Equation 46tosetthecompensation zero tothemodulator pole frequency. Equation 46yields 2754 pFfor\ncompensating capacitor C5,a2700 pFisused ontheboard.\n(45)\n(46)\nUse thelarger value ofEquation 47and Equation 48tocalculate theC6, tosetthecompensation pole.\nEquation 48yields 5.9pF sothenearest standard of5.6pF isused.\n(47)\n(48)\n8.2.2.11 Power Dissipation Estimate\nThefollowing formulas show how toestimate theICpower dissipation under continuous conduction mode (CCM)\noperation. These equations should notbeused ifthedevice isworking indiscontinuous conduction mode (DCM).\nThepower dissipation oftheICincludes conduction loss (Pcon), switching loss (Psw), gate drive loss (Pgd) and\nsupply current (Pq).\n(49)\n(50)\n(51)\n(52)\nWhere:\nIOUT istheoutput current (A).\nRDS(on) istheon-resistance ofthehigh-side MOSFET (Ω).\nVOUT istheoutput voltage (V).\nVINistheinput voltage (V).\nfswistheswitching frequency (Hz).\nSo\n(53)\nForgiven TA,\n(54)\nForgiven TJMAX =150°C\n(55)\nWhere:\nPtot isthetotal device power dissipation (W).\n36 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nTAistheambient temperature (°C).\nTJisthejunction temperature (°C).\nRthisthethermal resistance ofthepackage (°C/W).\nTJMAX ismaximum junction temperature (°C).\nTAMAX ismaximum ambient temperature (°C).\nThere willbeadditional power losses intheregulator circuit duetotheinductor acanddclosses, thecatch diode\nandtrace resistance thatwillimpact theoverall efficiency oftheregulator.\n8.2.3 Application Curves\nFigure 53.Startup With VIN Figure 52.Load Transient\nFigure 54.Output Ripple CCM Figure 55.Output Ripple, DCM\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: TPS54040A\n01020405060708090100\n0 0.02 0.04 0.06 0.08\nI -□Output□Current□- AOEfficiency□-□%\n0.1030\nV =□5.0□VOUTVin□=□12□V\nVin□=□24□VVin□=□34□V\nVin□=□42□VVin□=□15□V\n100 1-103-60-400204060\n-150-120-600\n-3090150\nf□-□Frequency□-□HzGain□-□dBPhase□-o\n1-1041-1051-106-20Phase\nGain180\n120\n60\n-9030\n-180\n0102030405060708090\n0 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40\nI -□Output□Current□- AOEfficiency□-□%\n0.45 0.50100\nV =□24□VIN\nV =□5.0□VOUTV =□42INV =□12□VIN\nV =□34□VINV =□15□VIN\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\nFigure 56.Output Ripple, PSM Figure 57.Input Ripple CCM\nFigure 59.Efficiency vsLoad Current\nFigure 58.Input Ripple DCM\nFigure 60.Light Load Efficiency Figure 61.Overall Loop Frequency Response\n38 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nPH VIN\nGNDBOOT\nVSENSE\nCOMPEN\nRT/CLKSS/TR\nCpole\nCzeroRcomp\nRTCssCoLoCboot CIN\nR1\nR2CdVIN\nVOUT++\nGND\n-0.1-0.08-0.0600.040.060.1\n0.00 0.05 0.1 0.2 0.25 0.3 0.4 0.45 0.5\nLoad□Current□- ARegulation□(%)\n0.15 0.35-0.02\n-0.040.020.08 V =□24□VI\n-0.1-0.08-0.06-0.04-0.0200.02\n12 42Regulation□(%)\nV -□Input□Voltage□-□VI0.1\n0.08\n0.06\n0.04\n30 24 18 36I =□0.2 AO\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\nFigure 63.Regulation vsInput VoltageFigure 62.Regulation vsLoad Current\n8.3 System Examples\nFigure 64.24-V to-12-V Inverting Power Supply from SLVA317 Application Note\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: TPS54040A\nBOOT\nVIN\nEN\nSS/TR\nRT/CLKPH\nGND\nCOMP\nVSENSE\nPWRGDInput\nBypass\nCapacitor\nUVLO\nAdjust\nResistors\nSlow□Start\nCapacitorFrequency\nSet□ResistorCompensation\nNetworkResistor\nDividerOutput\nInductorOutput\nCapacitorVout\nVinTopside\nGround\nAreaCatch\nDiodeRoute□Boot□Capacitor\nTrace□on□another□layer□to\nprovide□wide□path□for\ntopside□ground\nThermal□VIA\nSignal□VIA\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n9Power Supply Recommendations\nTheTPS54040A device isdesigned tooperate from aninput voltage upto42V.TheTPS54040A requires ahigh\nquality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 3μFofeffective capacitance and in\nsome applications abulk capacitance. Capacitance derating foraging, temperature, andDCbias must betaken\nintoaccount while determining thecapacitor value.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signals paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance. Tohelp eliminate these problems, theVINpinshould bebypassed\ntoground with alowESR ceramic bypass capacitor with X5R orX7R dielectric. Care should betaken to\nminimize theloop area formed bythebypass capacitor connections, theVIN pin,and theanode ofthecatch\ndiode. See Figure 65foraPCB layout example. TheGND pinshould betieddirectly tothepower padunder the\nICandthepower pad.\nThepower padshould beconnected toanyinternal PCB ground planes using multiple vias directly under theIC.\nThe PHpinshould berouted tothecathode ofthecatch diode and totheoutput inductor. Since thePH\nconnection istheswitching node, thecatch diode and output inductor should belocated close tothePHpins,\nandthearea ofthePCB conductor minimized toprevent excessive capacitive coupling. Foroperation atfullrated\nload, thetopside ground area must provide adequate heat dissipating area. TheRT/CLK pinissensitive tonoise\nsotheRTresistor should belocated asclose aspossible totheICandrouted with minimal lengths oftrace. The\nadditional external components canbeplaced approximately asshown. Itmay bepossible toobtain acceptable\nperformance with alternate PCB layouts, however thislayout hasbeen shown toproduce good results and is\nmeant asaguideline.\n10.2 Layout Example\nFigure 65.PCB Layout Example\n40 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nTPS54040A\nwww.ti.com SLVSB58B –MARCH 2012 –REVISED JANUARY 2016\n10.3 Estimated Circuit Area\nTheestimated printed circuit board area forthecomponents used inthedesign ofFigure 51is0.55 in2.This area\ndoes notinclude testpoints orconnectors.\nCopyright ©2012 –2016, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: TPS54040A\nTPS54040A\nSLVSB58B –MARCH 2012 –REVISED JANUARY 2016 www.ti.com\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nEco-mode, SwitcherPro, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n42 Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nProduct Folder Links: TPS54040A\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54040ADGQ ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 5404A\nTPS54040ADGQR ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 5404A\nTPS54040ADRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5404A\nTPS54040ADRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5404A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54040ADGQR HVSSOP DGQ 102500 330.0 12.4 5.33.31.38.012.0 Q1\nTPS54040ADRCR VSON DRC 103000 330.0 12.4 3.33.31.08.012.0 Q2\nTPS54040ADRCT VSON DRC 10250 180.0 12.4 3.33.31.08.012.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54040ADGQR HVSSOP DGQ 102500 346.0 346.0 35.0\nTPS54040ADRCR VSON DRC 103000 346.0 346.0 35.0\nTPS54040ADRCT VSON DRC 10250 200.0 183.0 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS54040ADGQ DGQ HVSSOP 10 80 322 6.55 1000 3.01PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. HVSSOP - 1.1 mm max heightTMPowerPAD DGQ 10\nPLASTIC SMALL OUTLINE 3 x 3, 0.5 mm pitch\n4224775/A\nwww.ti.comPACKAGE OUTLINE\nC\n5.05\n4.75 TYP\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.230.13 TYP\n0- 80.150.05\n1.831.631.891.690.25\nGAGE PLANE\n0.70.4A\n3.12.9\nNOTE 3\nB3.12.9\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA-T. PowerPAD is a trademark of Texas Instruments.TM\n110\n0.08 C A B65PIN 1 IDAREA\nNOTE 4SEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.700\nEXPOSEDTHERMAL PAD\n4\n15\n8\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)10X (0.3)\n8X (0.5)(2.2)\nNOTE 9\n(3.1)\nNOTE 9(1.83)\n(1.89)\nSOLDER MASK\nOPENING\n(0.2) TYP\nVIA\n(1.3) TYP(1.3)\nTYP\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:15X1\n5610SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (1.45)10X (0.3)\n8X (0.5)\n(4.4)(1.83)\n(1.89)\nBASED ON\n0.125 THICK\nSTENCIL\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\n1.55 X 1.60 0.1751.67 X 1.73 0.1501.83 X 1.89  (SHOWN) 0.1252.05 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMMSYMM1\n5\n610BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54040ADGQR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage Range: 3.5V to 42V
  - Output Voltage Range: 0.8V to VIN

- **Current Ratings:**
  - Output Current: 0.5A
  - High-Side MOSFET On-Resistance: 200 mΩ

- **Power Consumption:**
  - Operating Quiescent Current: 116 µA
  - Shutdown Current: 1.3 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C

- **Package Type:**
  - Available in MSOP-PowerPAD (DGQ) and VSON (DRC) packages

- **Special Features:**
  - Eco-Mode™ for high efficiency at light loads
  - Adjustable Under Voltage Lockout (UVLO)
  - Integrated high-side MOSFET
  - Power Good (PWRGD) output
  - Adjustable slow start and frequency synchronization capabilities
  - Thermal shutdown protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

**Description:**
The TPS54040A is a step-down (buck) DC-DC converter designed to provide a regulated output voltage from a higher input voltage. It integrates a high-side MOSFET and operates with a current mode control scheme, which simplifies external component selection and enhances performance during load transients. The device features an Eco-Mode™ that improves efficiency at light loads by reducing switching frequency and minimizing quiescent current.

**Typical Applications:**
- Power management in industrial and commercial systems
- Power supplies for automotive applications (e.g., video, GPS, entertainment systems)
- General-purpose DC-DC conversion where a regulated output voltage is required from a higher voltage source
- Applications requiring adjustable output voltage and UVLO features

This component is particularly suitable for designs that require high efficiency, compact size, and flexibility in output voltage settings, making it ideal for a wide range of electronic applications.