[01/07 18:06:47      0s] 
[01/07 18:06:47      0s] Cadence Innovus(TM) Implementation System.
[01/07 18:06:47      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/07 18:06:47      0s] 
[01/07 18:06:47      0s] Version:	v23.31-s109_1, built Mon Apr 22 16:02:43 PDT 2024
[01/07 18:06:47      0s] Options:	
[01/07 18:06:47      0s] Date:		Tue Jan  7 18:06:47 2025
[01/07 18:06:47      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[01/07 18:06:47      0s] OS:		Oracle Linux Server 8.10
[01/07 18:06:47      0s] 
[01/07 18:06:47      0s] License:
[01/07 18:06:47      0s] 		[18:06:47.483284] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[01/07 18:06:47      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[01/07 18:06:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/07 18:06:50      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[01/07 18:07:17     17s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.31-s109_1 (64bit) 04/22/2024 16:02 (Linux 3.10.0-693.el7.x86_64)
[01/07 18:07:20     19s] @(#)CDS: NanoRoute 23.31-s109_1 NR240401-0735/23_11-UB (database version 18.20.622_1) {superthreading v2.20}
[01/07 18:07:20     19s] @(#)CDS: AAE 23.11-s030 (64bit) 04/22/2024 (Linux 3.10.0-693.el7.x86_64)
[01/07 18:07:20     19s] @(#)CDS: CTE 23.11-s024_1 () Apr 22 2024 08:03:17 ( )
[01/07 18:07:20     19s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[01/07 18:07:20     19s] @(#)CDS: CPE v23.11-s057
[01/07 18:07:20     19s] @(#)CDS: IQuantus/TQuantus 22.1.1-s233 (64bit) Mon Dec 11 23:11:23 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[01/07 18:07:20     19s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[01/07 18:07:20     19s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[01/07 18:07:20     19s] @(#)CDS: RCDB 11.15.0
[01/07 18:07:20     19s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[01/07 18:07:20     19s] @(#)CDS: IntegrityPlanner-23.11-14100 (23.11) (2024-02-05 09:01:07+0800)
[01/07 18:07:20     19s] @(#)CDS: SYNTHESIS_ENGINE 23.11-s099
[01/07 18:07:20     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I.

[01/07 18:07:20     19s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/07 18:07:22     20s] 
[01/07 18:07:22     20s] **INFO:  MMMC transition support version v31-84 
[01/07 18:07:22     20s] 
[01/07 18:07:22     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/07 18:07:22     20s] <CMD> suppressMessage ENCEXT-2799
[01/07 18:07:22     20s] <CMD> getVersion
[01/07 18:07:22     20s] <CMD> getVersion
[01/07 18:07:23     20s] <CMD> getVersion
[01/07 18:07:23     20s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[01/07 18:07:25     21s] [INFO] Loading Pegasus 24.10 fill procedures
[01/07 18:07:25     21s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[01/07 18:07:25     21s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[01/07 18:07:25     21s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[01/07 18:07:25     21s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[01/07 18:07:25     21s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[01/07 18:07:25     21s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[01/07 18:07:25     21s] <CMD> win
[01/07 18:08:13     24s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/07 18:08:13     24s] <CMD> set ::dft::debug_attribute 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_constraint_performance_statistics_precision 2
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_efficient_set_timing_derate 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_diskcaching_io_performance 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_dump_reset_clock 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_efficient_clocks_collection 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_efficient_hier_obj 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_efficient_save_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_input_port_path_group_tag 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_input_port_path_group_tag 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_enable_view_pruning_enhancements 4
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_is_imm_info_cached 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_latch_period_based_threshold 0.0001
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[01/07 18:08:13     24s] <CMD> set conf_qxconf_file NULL
[01/07 18:08:13     24s] <CMD> set conf_qxlib_file NULL
[01/07 18:08:13     24s] <CMD> set dbgDualViewAwareXTree 1
[01/07 18:08:13     24s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/07 18:08:13     24s] <CMD> set defHierChar /
[01/07 18:08:13     24s] <CMD> set distributed_client_message_echo 1
[01/07 18:08:13     24s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/07 18:08:13     24s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/07 18:08:13     24s] <CMD> set enc_before_startup_file 0
[01/07 18:08:13     24s] <CMD> set enc_check_rename_command_name 1
[01/07 18:08:13     24s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/07 18:08:13     24s] <CMD> set init_design_uniquify 1
[01/07 18:08:13     24s] <CMD> set init_gnd_net {VSS VSSA VSSD VSSIO_Q VSSIO G_CORE}
[01/07 18:08:13     24s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/IO/sky130_fd_io__corner_bus_overlay.lef lef/IO/sky130_fd_io__top_gpio_ovtv2.lef lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef}
[01/07 18:08:13     24s] <CMD> set init_mmmc_file Fabric.view
[01/07 18:08:13     24s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[01/07 18:08:13     24s] <CMD> set init_pwr_net {VDD VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE AMUXBUS_A AMUXBUS_B}
[01/07 18:08:13     24s] <CMD> set init_verilog SRC/fabric_netlists.v
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set latch_time_borrow_mode max_borrow
[01/07 18:08:13     24s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/07 18:08:13     24s] <CMD> set pegDefaultResScaleFactor 1
[01/07 18:08:13     24s] <CMD> set pegDetailResScaleFactor 1
[01/07 18:08:13     24s] <CMD> set pegEnableDualViewForTQuantus 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/07 18:08:13     24s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_aocv_efficient_accurate_mode 1
[01/07 18:08:13     24s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 18:08:13     24s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 18:08:13     24s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_clock_root_frequency_compatibility 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_efficient_lib_pin 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_enable_add_brackets_name 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_enable_efficient_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_disable_efficient_derate_mode 1
[01/07 18:08:13     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 18:08:13     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 18:08:13     24s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[01/07 18:08:13     24s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_multi_threaded_reporting 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_new_power_view_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_view_based_tlatch_mode 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_disable_3d_arcs 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_improved_waveform_cache 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[01/07 18:08:13     24s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/07 18:08:13     24s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[01/07 18:08:13     24s] <CMD> set timing_library_refactor_db_arc_processing 1
[01/07 18:08:13     24s] <CMD> set timing_library_refactor_db_arc_processing3 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_path_based_override_distance 1e+30
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_backward_compatible_to_adjust 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_efficient_collection_handling 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_efficient_cone_marking 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_improved_drv_reporting 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_enable_variable_verbose_fields 0
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_latch_analysis_compatibility 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 18:08:13     24s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[01/07 18:08:13     24s] <CMD> set defStreamOutCheckUncolored false
[01/07 18:08:13     24s] <CMD> set init_lef_check_antenna 1
[01/07 18:08:13     24s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/07 18:08:13     24s] <CMD> set lefdefInputCheckColoredShape 0
[01/07 18:08:13     24s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/07 18:08:13     24s] <CMD> init_design
[01/07 18:08:13     24s] #% Begin Load MMMC data ... (date=01/07 18:08:13, mem=1845.9M)
[01/07 18:08:13     24s] #% End Load MMMC data ... (date=01/07 18:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1847.2M, current mem=1847.2M)
[01/07 18:08:13     24s] 
[01/07 18:08:13     24s] Loading LEF file lef/sky130_scl_9T.tlef ...
[01/07 18:08:13     24s] 
[01/07 18:08:13     24s] Loading LEF file lef/sky130_scl_9T.lef ...
[01/07 18:08:13     24s] Set DBUPerIGU to M2 pitch 460.
[01/07 18:08:13     24s] 
[01/07 18:08:13     24s] Loading LEF file lef/IO/sky130_fd_io__corner_bus_overlay.lef ...
[01/07 18:08:13     24s] 
[01/07 18:08:13     24s] Loading LEF file lef/IO/sky130_fd_io__top_gpio_ovtv2.lef ...
[01/07 18:08:13     24s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[01/07 18:08:13     24s] Type 'man IMPLF-63' for more detail.
[01/07 18:08:13     24s] 
[01/07 18:08:13     24s] Loading LEF file lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef ...
[01/07 18:08:13     24s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[01/07 18:08:13     24s] Type 'man IMPLF-63' for more detail.
[01/07 18:08:13     24s] 
[01/07 18:08:13     24s] Loading LEF file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef ...
[01/07 18:08:13     24s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_power_hvc_wpadv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[01/07 18:08:13     24s] Type 'man IMPLF-63' for more detail.
[01/07 18:08:13     24s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef at line 1013.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'ANALOG_EN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'ANALOG_POL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'ANALOG_SEL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'HLD_OVR' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'HYS_TRIM' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'IN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'INP_DIS' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'IN_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'OE_N' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-201' for more detail.
[01/07 18:08:13     24s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 18:08:13     24s] Type 'man IMPLF-200' for more detail.
[01/07 18:08:13     24s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/07 18:08:13     24s] Loading view definition file from Fabric.view
[01/07 18:08:13     24s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[01/07 18:08:13     24s] Read 109 cells in library 'sky130_ss_1.62_125' 
[01/07 18:08:13     24s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[01/07 18:08:14     24s] Read 109 cells in library 'sky130_ff_1.98_0' 
[01/07 18:08:14     24s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1928.2M, current mem=1866.4M)
[01/07 18:08:14     24s] *** End library_loading (cpu=0.01min, real=0.02min, mem=41.0M, fe_cpu=0.42min, fe_real=1.45min, fe_mem=1802.4M) ***
[01/07 18:08:14     24s] #% Begin Load netlist data ... (date=01/07 18:08:14, mem=1865.7M)
[01/07 18:08:14     24s] *** Begin netlist parsing (mem=1802.4M) ***
[01/07 18:08:14     24s] Created 109 new cells from 2 timing libraries.
[01/07 18:08:14     24s] Reading netlist ...
[01/07 18:08:14     24s] Backslashed names will retain backslash and a trailing blank character.
[01/07 18:08:14     24s] Reading verilog netlist 'SRC/fabric_netlists.v'
[01/07 18:08:14     24s] 
[01/07 18:08:14     24s] *** Memory Usage v#2 (Current mem = 1805.441M, initial mem = 843.574M) ***
[01/07 18:08:14     24s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1805.4M) ***
[01/07 18:08:14     25s] #% End Load netlist data ... (date=01/07 18:08:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1877.3M, current mem=1877.3M)
[01/07 18:08:14     25s] Top level cell is fpga_top.
[01/07 18:08:14     25s] Hooked 218 DB cells to tlib cells.
[01/07 18:08:14     25s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1888.0M, current mem=1888.0M)
[01/07 18:08:14     25s] Starting recursive module instantiation check.
[01/07 18:08:14     25s] No recursion found.
[01/07 18:08:14     25s] Building hierarchical netlist for Cell fpga_top ...
[01/07 18:08:14     25s] ***** UseNewTieNetMode *****.
[01/07 18:08:14     25s] *** Netlist is NOT unique.
[01/07 18:08:14     25s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[01/07 18:08:14     25s] ** info: there are 272 modules.
[01/07 18:08:14     25s] ** info: there are 11566 stdCell insts.
[01/07 18:08:14     25s] ** info: there are 11566 stdCell insts with at least one signal pin.
[01/07 18:08:14     25s] ** info: there are 39 Pad insts.
[01/07 18:08:14     25s] 
[01/07 18:08:14     25s] *** Memory Usage v#2 (Current mem = 1875.355M, initial mem = 843.574M) ***
[01/07 18:08:14     25s] Initializing I/O assignment ...
[01/07 18:08:14     25s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[01/07 18:08:14     25s] Start create_tracks
[01/07 18:08:14     25s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[01/07 18:08:14     25s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[01/07 18:08:14     25s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[01/07 18:08:14     25s] Extraction setup Started for TopCell fpga_top 
[01/07 18:08:14     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/07 18:08:14     25s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/07 18:08:14     25s] eee: __QRC_SADV_USE_LE__ is set 0
[01/07 18:08:14     25s] Generating auto layer map file.
[01/07 18:08:14     25s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[01/07 18:08:14     25s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[01/07 18:08:14     25s] eee:       33	    mcon	        6	       mcon	Via            
[01/07 18:08:14     25s] eee:        1	    met1	        7	     metal1	Metal          
[01/07 18:08:14     25s] eee:       34	     via	        8	       via1	Via            
[01/07 18:08:14     25s] eee:        2	    met2	        9	     metal2	Metal          
[01/07 18:08:14     25s] eee:       35	    via2	       10	       via2	Via            
[01/07 18:08:14     25s] eee:        3	    met3	       11	     metal3	Metal          
[01/07 18:08:14     25s] eee:       36	    via3	       12	       via3	Via            
[01/07 18:08:14     25s] eee:        4	    met4	       13	     metal4	Metal          
[01/07 18:08:14     25s] eee:       37	    via4	       14	       via4	Via            
[01/07 18:08:14     25s] eee:        5	    met5	       15	     metal5	Metal          
[01/07 18:08:14     25s] eee: TechFile: lef/qrcTechFile_RCgen
[01/07 18:08:14     25s] eee: HoWee  : 0 0 0 0 0 
[01/07 18:08:14     25s] eee: Erosn  : 0 0 0 0 0 
[01/07 18:08:14     25s] eee: nrColor: 0 0 0 0 0 
[01/07 18:08:14     25s] eee: Save / Restore of RC patterns enabled 
[01/07 18:08:14     25s] eee: Pattern meta data file doesn't exist
[01/07 18:08:14     25s] eee: Pattern data restore failed for 1 tech files
[01/07 18:08:14     25s] eee: Pattern extraction started for 1 tech files
[01/07 18:08:14     25s] Importing multi-corner technology file(s) for preRoute extraction...
[01/07 18:08:14     25s] lef/qrcTechFile_RCgen
[01/07 18:08:15     25s] Generating auto layer map file.
[01/07 18:08:15     25s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[01/07 18:08:15     25s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[01/07 18:08:15     25s] eee:       33	    mcon	        6	       mcon	Via            
[01/07 18:08:15     25s] eee:        1	    met1	        7	     metal1	Metal          
[01/07 18:08:15     25s] eee:       34	     via	        8	       via1	Via            
[01/07 18:08:15     25s] eee:        2	    met2	        9	     metal2	Metal          
[01/07 18:08:15     25s] eee:       35	    via2	       10	       via2	Via            
[01/07 18:08:15     25s] eee:        3	    met3	       11	     metal3	Metal          
[01/07 18:08:15     25s] eee:       36	    via3	       12	       via3	Via            
[01/07 18:08:15     25s] eee:        4	    met4	       13	     metal4	Metal          
[01/07 18:08:15     25s] eee:       37	    via4	       14	       via4	Via            
[01/07 18:08:15     25s] eee:        5	    met5	       15	     metal5	Metal          
[01/07 18:08:15     26s] eee: Pattern extraction completed
[01/07 18:08:15     26s] Completed (cpu: 0:00:00.7 real: 0:00:01.0)
[01/07 18:08:15     26s] Set Shrink Factor to 1.00000
[01/07 18:08:15     26s] Summary of Active RC-Corners : 
[01/07 18:08:15     26s]  
[01/07 18:08:15     26s]  Analysis View: VIEW_SETUP
[01/07 18:08:15     26s]     RC-Corner Name        : RC_CORNER
[01/07 18:08:15     26s]     RC-Corner Index       : 0
[01/07 18:08:15     26s]     RC-Corner Temperature : 25 Celsius
[01/07 18:08:15     26s]     RC-Corner Cap Table   : ''
[01/07 18:08:15     26s]     RC-Corner PreRoute Res Factor         : 1
[01/07 18:08:15     26s]     RC-Corner PreRoute Cap Factor         : 1
[01/07 18:08:15     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/07 18:08:15     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/07 18:08:15     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/07 18:08:15     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/07 18:08:15     26s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[01/07 18:08:15     26s]  
[01/07 18:08:15     26s]  Analysis View: VIEW_HOLD
[01/07 18:08:15     26s]     RC-Corner Name        : RC_CORNER
[01/07 18:08:15     26s]     RC-Corner Index       : 0
[01/07 18:08:15     26s]     RC-Corner Temperature : 25 Celsius
[01/07 18:08:15     26s]     RC-Corner Cap Table   : ''
[01/07 18:08:15     26s]     RC-Corner PreRoute Res Factor         : 1
[01/07 18:08:15     26s]     RC-Corner PreRoute Cap Factor         : 1
[01/07 18:08:15     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/07 18:08:15     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/07 18:08:15     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/07 18:08:15     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/07 18:08:15     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/07 18:08:15     26s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[01/07 18:08:15     26s] eee: RC Grid memory allocated = 120960 (42 X 48 X 5 X 12b)
[01/07 18:08:15     26s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:08:15     26s] eee: pegSigSF=1.070000
[01/07 18:08:15     26s] Initializing multi-corner resistance tables ...
[01/07 18:08:15     26s] eee: Grid unit RC data computation started
[01/07 18:08:15     26s] eee: Grid unit RC data computation completed
[01/07 18:08:15     26s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/07 18:08:15     26s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/07 18:08:15     26s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/07 18:08:15     26s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/07 18:08:15     26s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/07 18:08:15     26s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:08:15     26s] eee: LAM-FP: thresh=1 ; dimX=3608.695652 ; dimY=4217.391304 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:08:15     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:08:15     26s] eee: NetCapCache creation started. (Current Mem: 2120.504M) 
[01/07 18:08:15     26s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2120.504M) 
[01/07 18:08:15     26s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1660.000000, 1940.000000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (41 X 47)
[01/07 18:08:15     26s] eee: Metal Layers Info:
[01/07 18:08:15     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:08:15     26s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:08:15     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:08:15     26s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:08:15     26s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:08:15     26s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:08:15     26s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:08:15     26s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:08:15     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:08:15     26s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:08:15     26s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/07 18:08:15     26s] *Info: initialize multi-corner CTS.
[01/07 18:08:15     26s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2206.8M, current mem=1977.5M)
[01/07 18:08:15     26s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[01/07 18:08:16     26s] Current (total cpu=0:00:26.8, real=0:01:29, peak res=2340.8M, current mem=2309.0M)
[01/07 18:08:16     26s] INFO (CTE): Constraints read successfully.
[01/07 18:08:16     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2311.6M, current mem=2311.6M)
[01/07 18:08:16     26s] Current (total cpu=0:00:26.9, real=0:01:29, peak res=2340.8M, current mem=2311.6M)
[01/07 18:08:16     26s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[01/07 18:08:16     26s] Current (total cpu=0:00:26.9, real=0:01:29, peak res=2340.8M, current mem=2311.7M)
[01/07 18:08:16     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 10).
[01/07 18:08:16     26s] 
[01/07 18:08:16     26s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[01/07 18:08:16     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2348.9M, current mem=2348.9M)
[01/07 18:08:16     27s] Current (total cpu=0:00:27.1, real=0:01:29, peak res=2348.9M, current mem=2348.9M)
[01/07 18:08:16     27s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[01/07 18:08:16     27s] Current (total cpu=0:00:27.1, real=0:01:29, peak res=2348.9M, current mem=2348.9M)
[01/07 18:08:16     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 10).
[01/07 18:08:16     27s] 
[01/07 18:08:16     27s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[01/07 18:08:16     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2349.3M, current mem=2349.3M)
[01/07 18:08:16     27s] Current (total cpu=0:00:27.2, real=0:01:29, peak res=2349.3M, current mem=2349.3M)
[01/07 18:08:16     27s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[01/07 18:08:16     27s] Current (total cpu=0:00:27.3, real=0:01:29, peak res=2349.3M, current mem=2349.3M)
[01/07 18:08:16     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 10).
[01/07 18:08:16     27s] 
[01/07 18:08:16     27s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[01/07 18:08:16     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2349.4M, current mem=2349.4M)
[01/07 18:08:16     27s] Current (total cpu=0:00:27.4, real=0:01:29, peak res=2349.4M, current mem=2349.4M)
[01/07 18:08:16     27s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[01/07 18:08:16     27s] Current (total cpu=0:00:27.5, real=0:01:29, peak res=2349.4M, current mem=2349.4M)
[01/07 18:08:16     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 10).
[01/07 18:08:16     27s] 
[01/07 18:08:16     27s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[01/07 18:08:16     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2349.9M, current mem=2349.8M)
[01/07 18:08:16     27s] Current (total cpu=0:00:27.6, real=0:01:29, peak res=2349.9M, current mem=2349.8M)
[01/07 18:08:16     27s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[01/07 18:08:16     27s] Current (total cpu=0:00:27.6, real=0:01:29, peak res=2349.9M, current mem=2349.8M)
[01/07 18:08:16     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 10).
[01/07 18:08:16     27s] 
[01/07 18:08:17     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[01/07 18:08:17     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.6, real=0:00:01.0, peak res=2350.7M, current mem=2350.6M)
[01/07 18:08:17     28s] Current (total cpu=0:00:28.3, real=0:01:30, peak res=2350.7M, current mem=2350.6M)
[01/07 18:08:17     28s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[01/07 18:08:17     28s] Current (total cpu=0:00:28.3, real=0:01:30, peak res=2350.7M, current mem=2350.6M)
[01/07 18:08:17     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 10).
[01/07 18:08:17     28s] 
[01/07 18:08:17     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[01/07 18:08:17     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2351.0M, current mem=2351.0M)
[01/07 18:08:17     28s] Current (total cpu=0:00:28.4, real=0:01:30, peak res=2351.0M, current mem=2351.0M)
[01/07 18:08:17     28s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[01/07 18:08:17     28s] Current (total cpu=0:00:28.5, real=0:01:30, peak res=2351.0M, current mem=2351.0M)
[01/07 18:08:17     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 10).
[01/07 18:08:17     28s] 
[01/07 18:08:17     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[01/07 18:08:17     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2351.4M, current mem=2351.4M)
[01/07 18:08:17     28s] Current (total cpu=0:00:28.6, real=0:01:30, peak res=2351.4M, current mem=2351.4M)
[01/07 18:08:17     28s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[01/07 18:08:17     28s] Current (total cpu=0:00:28.7, real=0:01:30, peak res=2351.4M, current mem=2351.4M)
[01/07 18:08:17     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 10).
[01/07 18:08:17     28s] 
[01/07 18:08:17     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[01/07 18:08:18     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2351.7M, current mem=2351.7M)
[01/07 18:08:18     28s] Current (total cpu=0:00:28.8, real=0:01:31, peak res=2351.7M, current mem=2351.7M)
[01/07 18:08:18     28s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[01/07 18:08:18     28s] Current (total cpu=0:00:28.9, real=0:01:31, peak res=2351.7M, current mem=2351.7M)
[01/07 18:08:18     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 10).
[01/07 18:08:18     28s] 
[01/07 18:08:18     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[01/07 18:08:18     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2352.1M, current mem=2352.1M)
[01/07 18:08:18     28s] Current (total cpu=0:00:29.0, real=0:01:31, peak res=2352.1M, current mem=2352.1M)
[01/07 18:08:18     28s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[01/07 18:08:18     29s] Current (total cpu=0:00:29.0, real=0:01:31, peak res=2352.1M, current mem=2352.1M)
[01/07 18:08:18     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 10).
[01/07 18:08:18     29s] 
[01/07 18:08:18     29s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[01/07 18:08:18     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2352.4M, current mem=2352.4M)
[01/07 18:08:18     29s] Current (total cpu=0:00:29.1, real=0:01:31, peak res=2352.4M, current mem=2352.4M)
[01/07 18:08:18     29s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[01/07 18:08:18     29s] Current (total cpu=0:00:29.2, real=0:01:31, peak res=2352.4M, current mem=2352.4M)
[01/07 18:08:18     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 10).
[01/07 18:08:18     29s] 
[01/07 18:08:18     29s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[01/07 18:08:18     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2352.8M, current mem=2352.8M)
[01/07 18:08:18     29s] Current (total cpu=0:00:29.3, real=0:01:31, peak res=2352.8M, current mem=2352.8M)
[01/07 18:08:18     29s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[01/07 18:08:18     29s] Current (total cpu=0:00:29.3, real=0:01:31, peak res=2352.8M, current mem=2352.8M)
[01/07 18:08:18     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 10).
[01/07 18:08:18     29s] 
[01/07 18:08:18     29s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[01/07 18:08:18     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2353.2M, current mem=2353.2M)
[01/07 18:08:18     29s] Current (total cpu=0:00:29.4, real=0:01:31, peak res=2353.2M, current mem=2353.2M)
[01/07 18:08:18     29s] Reading timing constraints file 'SDC/sb_1__0_.sdc' ...
[01/07 18:08:18     29s] Current (total cpu=0:00:29.5, real=0:01:31, peak res=2353.2M, current mem=2353.2M)
[01/07 18:08:18     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 10).
[01/07 18:08:18     29s] 
[01/07 18:08:18     29s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[01/07 18:08:18     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2353.6M, current mem=2353.6M)
[01/07 18:08:18     29s] Current (total cpu=0:00:29.6, real=0:01:31, peak res=2353.6M, current mem=2353.6M)
[01/07 18:08:18     29s] Reading timing constraints file 'SDC/sb_1__1_.sdc' ...
[01/07 18:08:18     29s] Current (total cpu=0:00:29.7, real=0:01:31, peak res=2353.6M, current mem=2353.6M)
[01/07 18:08:18     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 10).
[01/07 18:08:18     29s] 
[01/07 18:08:18     29s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[01/07 18:08:18     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2354.4M, current mem=2354.4M)
[01/07 18:08:19     29s] Current (total cpu=0:00:29.8, real=0:01:32, peak res=2354.4M, current mem=2354.4M)
[01/07 18:08:19     29s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[01/07 18:08:19     29s] Current (total cpu=0:00:29.8, real=0:01:32, peak res=2354.4M, current mem=2354.4M)
[01/07 18:08:19     29s] INFO (CTE): Constraints read successfully.
[01/07 18:08:19     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2355.3M, current mem=2355.3M)
[01/07 18:08:19     29s] Current (total cpu=0:00:29.9, real=0:01:32, peak res=2355.3M, current mem=2355.3M)
[01/07 18:08:19     29s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[01/07 18:08:19     29s] Current (total cpu=0:00:30.0, real=0:01:32, peak res=2355.3M, current mem=2355.3M)
[01/07 18:08:19     30s] INFO (CTE): Constraints read successfully.
[01/07 18:08:19     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2357.8M, current mem=2357.8M)
[01/07 18:08:19     30s] Current (total cpu=0:00:30.1, real=0:01:32, peak res=2357.8M, current mem=2357.8M)
[01/07 18:08:19     30s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[01/07 18:08:19     30s] Current (total cpu=0:00:30.2, real=0:01:32, peak res=2357.8M, current mem=2357.8M)
[01/07 18:08:19     30s] INFO (CTE): Constraints read successfully.
[01/07 18:08:19     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2358.6M, current mem=2358.6M)
[01/07 18:08:19     30s] Current (total cpu=0:00:30.3, real=0:01:32, peak res=2358.6M, current mem=2358.6M)
[01/07 18:08:19     30s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[01/07 18:08:19     30s] Current (total cpu=0:00:30.4, real=0:01:32, peak res=2358.6M, current mem=2358.6M)
[01/07 18:08:19     30s] INFO (CTE): Constraints read successfully.
[01/07 18:08:19     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.9M, current mem=2358.9M)
[01/07 18:08:19     30s] Current (total cpu=0:00:30.4, real=0:01:32, peak res=2358.9M, current mem=2358.9M)
[01/07 18:08:19     30s] Reading timing constraints file 'SDC/dont_touch.sdc' ...
[01/07 18:08:19     30s] Current (total cpu=0:00:30.5, real=0:01:32, peak res=2358.9M, current mem=2358.9M)
[01/07 18:08:19     30s] INFO (CTE): Constraints read successfully.
[01/07 18:08:19     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2359.3M, current mem=2359.3M)
[01/07 18:08:19     30s] Current (total cpu=0:00:30.6, real=0:01:32, peak res=2359.3M, current mem=2359.3M)
[01/07 18:08:19     30s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/07 18:08:19     30s] Summary for sequential cells identification: 
[01/07 18:08:19     30s]   Identified SBFF number: 16
[01/07 18:08:19     30s]   Identified MBFF number: 0
[01/07 18:08:19     30s]   Identified SB Latch number: 2
[01/07 18:08:19     30s]   Identified MB Latch number: 0
[01/07 18:08:19     30s]   Not identified SBFF number: 0
[01/07 18:08:19     30s]   Not identified MBFF number: 0
[01/07 18:08:19     30s]   Not identified SB Latch number: 0
[01/07 18:08:19     30s]   Not identified MB Latch number: 0
[01/07 18:08:19     30s]   Number of sequential cells which are not FFs: 1
[01/07 18:08:19     30s] Total number of combinational cells: 87
[01/07 18:08:19     30s] Total number of sequential cells: 19
[01/07 18:08:19     30s] Total number of tristate cells: 3
[01/07 18:08:19     30s] Total number of level shifter cells: 0
[01/07 18:08:19     30s] Total number of power gating cells: 0
[01/07 18:08:19     30s] Total number of isolation cells: 0
[01/07 18:08:19     30s] Total number of power switch cells: 0
[01/07 18:08:19     30s] Total number of pulse generator cells: 0
[01/07 18:08:19     30s] Total number of always on buffers: 0
[01/07 18:08:19     30s] Total number of retention cells: 0
[01/07 18:08:19     30s] Total number of physical cells: 0
[01/07 18:08:19     30s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[01/07 18:08:19     30s] Total number of usable buffers: 7
[01/07 18:08:19     30s] List of unusable buffers:
[01/07 18:08:19     30s] Total number of unusable buffers: 0
[01/07 18:08:19     30s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[01/07 18:08:19     30s] Total number of usable inverters: 9
[01/07 18:08:19     30s] List of unusable inverters:
[01/07 18:08:19     30s] Total number of unusable inverters: 0
[01/07 18:08:19     30s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[01/07 18:08:19     30s] Total number of identified usable delay cells: 4
[01/07 18:08:19     30s] List of identified unusable delay cells:
[01/07 18:08:19     30s] Total number of identified unusable delay cells: 0
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Deleting Cell Server End ...
[01/07 18:08:19     30s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2369.9M, current mem=2361.9M)
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:08:19     30s] Summary for sequential cells identification: 
[01/07 18:08:19     30s]   Identified SBFF number: 16
[01/07 18:08:19     30s]   Identified MBFF number: 0
[01/07 18:08:19     30s]   Identified SB Latch number: 2
[01/07 18:08:19     30s]   Identified MB Latch number: 0
[01/07 18:08:19     30s]   Not identified SBFF number: 0
[01/07 18:08:19     30s]   Not identified MBFF number: 0
[01/07 18:08:19     30s]   Not identified SB Latch number: 0
[01/07 18:08:19     30s]   Not identified MB Latch number: 0
[01/07 18:08:19     30s]   Number of sequential cells which are not FFs: 1
[01/07 18:08:19     30s]  Visiting view : VIEW_SETUP
[01/07 18:08:19     30s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:08:19     30s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:08:19     30s]  Visiting view : VIEW_HOLD
[01/07 18:08:19     30s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:08:19     30s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:08:19     30s] TLC MultiMap info (StdDelay):
[01/07 18:08:19     30s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:08:19     30s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:08:19     30s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:08:19     30s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:08:19     30s]  Setting StdDelay to: 58.5ps
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] TimeStamp Deleting Cell Server End ...
[01/07 18:08:19     30s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[01/07 18:08:19     30s] Type 'man IMPSYC-2' for more detail.
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] *** Summary of all messages that are not suppressed in this session:
[01/07 18:08:19     30s] Severity  ID               Count  Summary                                  
[01/07 18:08:19     30s] WARNING   IMPLF-63             3  The layer '%s' referenced %s is not foun...
[01/07 18:08:19     30s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 18:08:19     30s] WARNING   IMPLF-201           10  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/07 18:08:19     30s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[01/07 18:08:19     30s] WARNING   TCLCMD-1461         14  Skipped unsupported command: %s          
[01/07 18:08:19     30s] *** Message Summary: 42 warning(s), 0 error(s)
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[01/07 18:08:19     30s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[01/07 18:08:19     30s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[01/07 18:08:19     30s] Type 'man IMPFP-4008' for more detail.
[01/07 18:08:19     30s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[01/07 18:08:19     30s] Type 'man IMPFP-4008' for more detail.
[01/07 18:08:19     30s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1660.0000000000 , 1940.0000000000)} to {(-240.1200000000 , -240.1200000000) (1900.1200000000 , 2180.1200000000)}.
[01/07 18:08:19     30s] Start create_tracks
[01/07 18:08:19     30s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[01/07 18:08:19     30s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[01/07 18:08:19     30s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[01/07 18:08:19     30s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1584.24 1596.2 440.12 440.12 1144.12 1156.08 479.32 479.32 1104.92 1116.42
[01/07 18:08:19     30s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(440.1200000000 , 440.1200000000) (1144.1200000000 , 1156.0800000000)} to {(440.2200000000 , 440.2200000000) (1144.0200000000 , 1155.9800000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[01/07 18:08:19     30s] Start create_tracks
[01/07 18:08:19     30s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[01/07 18:08:19     30s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[01/07 18:08:19     30s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[01/07 18:08:19     30s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/07 18:08:19     30s] <CMD> checkDesign -floorplan
[01/07 18:08:19     30s] Checking routing tracks.....
[01/07 18:08:19     30s] Checking other grids.....
[01/07 18:08:19     30s] Checking FINFET Grid is on Manufacture Grid.....

[01/07 18:08:19     30s] Checking core/die box is on Grid.....

[01/07 18:08:19     30s] Checking snap rule ......

[01/07 18:08:19     30s] Checking Row is on grid......

[01/07 18:08:19     30s] Checking AreaIO row.....
[01/07 18:08:19     30s] Checking routing blockage.....
[01/07 18:08:19     30s] Checking components.....
[01/07 18:08:19     30s] Checking constraints (guide/region/fence).....
[01/07 18:08:19     30s] Checking groups.....
[01/07 18:08:19     30s] Checking Ptn Core Box.....
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] Checking Preroutes.....
[01/07 18:08:19     30s] No. of regular pre-routes not on tracks : 0 
[01/07 18:08:19     30s]  Design check done.
[01/07 18:08:19     30s] Report saved in file checkDesign/fpga_top.main.htm.ascii
[01/07 18:08:19     30s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 18:08:19     30s] 
[01/07 18:08:19     30s] <CMD> setDesignMode -process 130
[01/07 18:08:19     30s] ##  Process: 130           (User Set)               
[01/07 18:08:19     30s] ##     Node: (not set)                           
[01/07 18:08:19     30s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/07 18:08:19     30s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[01/07 18:08:19     30s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/07 18:08:19     30s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/07 18:08:19     30s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[01/07 18:08:19     30s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[01/07 18:08:19     30s] 11566 new pwr-pin connections were made to global net 'VDD'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[01/07 18:08:19     30s] 11566 new gnd-pin connections were made to global net 'VSS'.
[01/07 18:08:19     30s] <CMD> globalNetConnect P_CORE -type pgpin -pin VDD -override -verbose -netlistOverride
[01/07 18:08:19     30s] 11566 new pwr-pin connections were made to global net 'P_CORE'.
[01/07 18:08:19     30s] <CMD> globalNetConnect G_CORE -type pgpin -pin VSS -override -verbose -netlistOverride
[01/07 18:08:19     30s] 11566 new gnd-pin connections were made to global net 'G_CORE'.
[01/07 18:08:19     30s] <CMD> globalNetConnect AMUXBUS_A -type pgpin -pin AMUXBUS_A -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'AMUXBUS_A'.
[01/07 18:08:19     30s] <CMD> globalNetConnect AMUXBUS_B -type pgpin -pin AMUXBUS_B -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'AMUXBUS_B'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new gnd-pin connections were made to global net 'VSSA'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VDDA -type pgpin -pin VDDA -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'VDDA'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'VSWITCH'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'VDDIO_Q'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'VCCHIB'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'VDDIO'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new pwr-pin connections were made to global net 'VCCD'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[01/07 18:08:19     30s] 52 new gnd-pin connections were made to global net 'VSSIO'.
[01/07 18:08:19     30s] <CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
[01/07 18:08:20     30s] 52 new gnd-pin connections were made to global net 'VSSD'.
[01/07 18:08:20     30s] <CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[01/07 18:08:20     30s] 52 new gnd-pin connections were made to global net 'VSSIO_Q'.
[01/07 18:08:20     30s] <CMD> globalNetConnect P_CORE -type pgpin -pin P_CORE -override -verbose -netlistOverride
[01/07 18:08:20     30s] 3 new pwr-pin connections were made to global net 'P_CORE'.
[01/07 18:08:20     30s] <CMD> globalNetConnect G_CORE -type pgpin -pin G_CORE -override -verbose -netlistOverride
[01/07 18:08:20     30s] 2 new gnd-pin connections were made to global net 'G_CORE'.
[01/07 18:08:20     30s] <CMD> addRing -nets {P_CORE G_CORE} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 10 bottom 10 left 10 right 10} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/07 18:08:20     30s] #% Begin addRing (date=01/07 18:08:20, mem=2369.7M)
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] viaInitial starts at Tue Jan  7 18:08:20 2025
viaInitial ends at Tue Jan  7 18:08:20 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2315.0M)
[01/07 18:08:20     30s] Ring generation is complete.
[01/07 18:08:20     30s] vias are now being generated.
[01/07 18:08:20     30s] addRing created 8 wires.
[01/07 18:08:20     30s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/07 18:08:20     30s] +--------+----------------+----------------+
[01/07 18:08:20     30s] |  Layer |     Created    |     Deleted    |
[01/07 18:08:20     30s] +--------+----------------+----------------+
[01/07 18:08:20     30s] |  met4  |        4       |       NA       |
[01/07 18:08:20     30s] |  via4  |        8       |        0       |
[01/07 18:08:20     30s] |  met5  |        4       |       NA       |
[01/07 18:08:20     30s] +--------+----------------+----------------+
[01/07 18:08:20     30s] #% End addRing (date=01/07 18:08:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2373.5M, current mem=2373.5M)
[01/07 18:08:20     30s] <CMD> sroute -connect { corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { P_CORE G_CORE } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[01/07 18:08:20     30s] #% Begin sroute (date=01/07 18:08:20, mem=2373.5M)
[01/07 18:08:20     30s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[01/07 18:08:20     30s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[01/07 18:08:20     30s] **WARN: (IMPSR-4058):	Sroute option: padPinTarget should be used in conjunction with option: -connect padPin. 
[01/07 18:08:20     30s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[01/07 18:08:20     30s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/07 18:08:20     30s] *** Begin SPECIAL ROUTE on Tue Jan  7 18:08:20 2025 ***
[01/07 18:08:20     30s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[01/07 18:08:20     30s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] Begin option processing ...
[01/07 18:08:20     30s] srouteConnectPowerBump set to false
[01/07 18:08:20     30s] routeSelectNet set to "P_CORE G_CORE"
[01/07 18:08:20     30s] routeSpecial set to true
[01/07 18:08:20     30s] srouteBlockPin set to "useLef"
[01/07 18:08:20     30s] srouteBottomLayerLimit set to 1
[01/07 18:08:20     30s] srouteBottomTargetLayerLimit set to 1
[01/07 18:08:20     30s] srouteConnectBlockPin set to false
[01/07 18:08:20     30s] srouteConnectConverterPin set to false
[01/07 18:08:20     30s] srouteConnectPadPin set to false
[01/07 18:08:20     30s] srouteCrossoverViaBottomLayer set to 1
[01/07 18:08:20     30s] srouteCrossoverViaTopLayer set to 5
[01/07 18:08:20     30s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/07 18:08:20     30s] srouteFollowCorePinEnd set to 3
[01/07 18:08:20     30s] srouteFollowPadPin set to false
[01/07 18:08:20     30s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 18:08:20     30s] sroutePadPinAllPorts set to true
[01/07 18:08:20     30s] sroutePreserveExistingRoutes set to true
[01/07 18:08:20     30s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 18:08:20     30s] srouteStopBlockPin set to "nearestTarget"
[01/07 18:08:20     30s] srouteTopLayerLimit set to 5
[01/07 18:08:20     30s] srouteTopTargetLayerLimit set to 5
[01/07 18:08:20     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 7.00 megs.
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] Reading DB technology information...
[01/07 18:08:20     30s] Finished reading DB technology information.
[01/07 18:08:20     30s] Reading floorplan and netlist information...
[01/07 18:08:20     30s] Finished reading floorplan and netlist information.
[01/07 18:08:20     30s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 18:08:20     30s] Read in 11 layers, 5 routing layers, 1 overlap layer
[01/07 18:08:20     30s] Read in 121 macros, 13 used
[01/07 18:08:20     30s] Read in 60 components
[01/07 18:08:20     30s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[01/07 18:08:20     30s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[01/07 18:08:20     30s] Read in 39 logical pins
[01/07 18:08:20     30s] Read in 39 nets
[01/07 18:08:20     30s] Read in 16 special nets, 2 routed
[01/07 18:08:20     30s] Read in 645 terminals
[01/07 18:08:20     30s] 2 nets selected.
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] Begin power routing ...
[01/07 18:08:20     30s] CPU time for P_CORE FollowPin 0 seconds
[01/07 18:08:20     30s] CPU time for G_CORE FollowPin 0 seconds
[01/07 18:08:20     30s]   Number of Stripe ports routed: 0
[01/07 18:08:20     30s]   Number of Core ports routed: 308
[01/07 18:08:20     30s]   Number of Followpin connections: 154
[01/07 18:08:20     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 9.00 megs.
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s]  Begin updating DB with routing results ...
[01/07 18:08:20     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/07 18:08:20     30s] Pin and blockage extraction finished
[01/07 18:08:20     30s] 
[01/07 18:08:20     30s] sroute created 462 wires.
[01/07 18:08:20     30s] ViaGen created 924 vias, deleted 0 via to avoid violation.
[01/07 18:08:20     30s] +--------+----------------+----------------+
[01/07 18:08:20     30s] |  Layer |     Created    |     Deleted    |
[01/07 18:08:20     30s] +--------+----------------+----------------+
[01/07 18:08:20     30s] |  met1  |       462      |       NA       |
[01/07 18:08:20     30s] |   via  |       308      |        0       |
[01/07 18:08:20     30s] |  via2  |       308      |        0       |
[01/07 18:08:20     30s] |  via3  |       308      |        0       |
[01/07 18:08:20     30s] +--------+----------------+----------------+
[01/07 18:08:20     31s] #% End sroute (date=01/07 18:08:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=2397.9M, current mem=2385.3M)
[01/07 18:08:20     31s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[01/07 18:08:20     31s] #% Begin sroute (date=01/07 18:08:20, mem=2385.3M)
[01/07 18:08:20     31s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/07 18:08:20     31s] *** Begin SPECIAL ROUTE on Tue Jan  7 18:08:20 2025 ***
[01/07 18:08:20     31s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[01/07 18:08:20     31s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] Begin option processing ...
[01/07 18:08:20     31s] srouteConnectPowerBump set to false
[01/07 18:08:20     31s] routeSelectNet set to "AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[01/07 18:08:20     31s] routeSpecial set to true
[01/07 18:08:20     31s] srouteBottomLayerLimit set to 1
[01/07 18:08:20     31s] srouteBottomTargetLayerLimit set to 1
[01/07 18:08:20     31s] srouteConnectBlockPin set to false
[01/07 18:08:20     31s] srouteConnectConverterPin set to false
[01/07 18:08:20     31s] srouteConnectCorePin set to false
[01/07 18:08:20     31s] srouteConnectPadPin set to false
[01/07 18:08:20     31s] srouteConnectStripe set to false
[01/07 18:08:20     31s] srouteCrossoverViaBottomLayer set to 1
[01/07 18:08:20     31s] srouteCrossoverViaTopLayer set to 5
[01/07 18:08:20     31s] srouteFollowCorePinEnd set to 3
[01/07 18:08:20     31s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 18:08:20     31s] sroutePadPinAllPorts set to true
[01/07 18:08:20     31s] sroutePreserveExistingRoutes set to true
[01/07 18:08:20     31s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 18:08:20     31s] srouteStopBlockPin set to "nearestTarget"
[01/07 18:08:20     31s] srouteTopLayerLimit set to 5
[01/07 18:08:20     31s] srouteTopTargetLayerLimit set to 5
[01/07 18:08:20     31s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 9.00 megs.
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] Reading DB technology information...
[01/07 18:08:20     31s] Finished reading DB technology information.
[01/07 18:08:20     31s] Reading floorplan and netlist information...
[01/07 18:08:20     31s] Finished reading floorplan and netlist information.
[01/07 18:08:20     31s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 18:08:20     31s] Read in 11 layers, 5 routing layers, 1 overlap layer
[01/07 18:08:20     31s] Read in 12 macros, 12 used
[01/07 18:08:20     31s] Read in 60 components
[01/07 18:08:20     31s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[01/07 18:08:20     31s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[01/07 18:08:20     31s] Read in 39 logical pins
[01/07 18:08:20     31s] Read in 39 nets
[01/07 18:08:20     31s] Read in 16 special nets, 2 routed
[01/07 18:08:20     31s] Read in 645 terminals
[01/07 18:08:20     31s] 12 nets selected.
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] Begin power routing ...
[01/07 18:08:20     31s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[01/07 18:08:20     31s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:08:20     31s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:08:20     31s]   Number of Pad ports routed: 0
[01/07 18:08:20     31s]   Number of Pad Ring connections: 1536
[01/07 18:08:20     31s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 25.00 megs.
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s]  Begin updating DB with routing results ...
[01/07 18:08:20     31s]  Updating DB with 0 via definition ...
[01/07 18:08:20     31s] sroute created 1535 wires.
[01/07 18:08:20     31s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/07 18:08:20     31s] +--------+----------------+----------------+
[01/07 18:08:20     31s] |  Layer |     Created    |     Deleted    |
[01/07 18:08:20     31s] +--------+----------------+----------------+
[01/07 18:08:20     31s] |  met4  |       911      |       NA       |
[01/07 18:08:20     31s] |  met5  |       624      |       NA       |
[01/07 18:08:20     31s] +--------+----------------+----------------+
[01/07 18:08:20     31s] #% End sroute (date=01/07 18:08:20, total cpu=0:00:00.3, real=0:00:00.0, peak res=2399.2M, current mem=2391.9M)
[01/07 18:08:20     31s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/07 18:08:20     31s] <CMD> sroute -connect { padPin } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[01/07 18:08:20     31s] #% Begin sroute (date=01/07 18:08:20, mem=2391.9M)
[01/07 18:08:20     31s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/07 18:08:20     31s] *** Begin SPECIAL ROUTE on Tue Jan  7 18:08:20 2025 ***
[01/07 18:08:20     31s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[01/07 18:08:20     31s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] Begin option processing ...
[01/07 18:08:20     31s] srouteConnectPowerBump set to false
[01/07 18:08:20     31s] routeSelectNet set to "G_CORE P_CORE"
[01/07 18:08:20     31s] routeSpecial set to true
[01/07 18:08:20     31s] srouteBottomLayerLimit set to 1
[01/07 18:08:20     31s] srouteBottomTargetLayerLimit set to 1
[01/07 18:08:20     31s] srouteConnectBlockPin set to false
[01/07 18:08:20     31s] srouteConnectConverterPin set to false
[01/07 18:08:20     31s] srouteConnectCorePin set to false
[01/07 18:08:20     31s] srouteConnectStripe set to false
[01/07 18:08:20     31s] srouteCrossoverViaBottomLayer set to 1
[01/07 18:08:20     31s] srouteCrossoverViaTopLayer set to 5
[01/07 18:08:20     31s] srouteFollowCorePinEnd set to 3
[01/07 18:08:20     31s] srouteFollowPadPin set to false
[01/07 18:08:20     31s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 18:08:20     31s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/07 18:08:20     31s] sroutePadPinAllPorts set to true
[01/07 18:08:20     31s] sroutePreserveExistingRoutes set to true
[01/07 18:08:20     31s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 18:08:20     31s] srouteStopBlockPin set to "nearestTarget"
[01/07 18:08:20     31s] srouteTopLayerLimit set to 5
[01/07 18:08:20     31s] srouteTopTargetLayerLimit set to 5
[01/07 18:08:20     31s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 25.00 megs.
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] Reading DB technology information...
[01/07 18:08:20     31s] Finished reading DB technology information.
[01/07 18:08:20     31s] Reading floorplan and netlist information...
[01/07 18:08:20     31s] Finished reading floorplan and netlist information.
[01/07 18:08:20     31s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 18:08:20     31s] Read in 11 layers, 5 routing layers, 1 overlap layer
[01/07 18:08:20     31s] Read in 12 macros, 12 used
[01/07 18:08:20     31s] Read in 60 components
[01/07 18:08:20     31s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[01/07 18:08:20     31s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[01/07 18:08:20     31s] Read in 39 logical pins
[01/07 18:08:20     31s] Read in 39 nets
[01/07 18:08:20     31s] Read in 16 special nets, 14 routed
[01/07 18:08:20     31s] Read in 645 terminals
[01/07 18:08:20     31s] 2 nets selected.
[01/07 18:08:20     31s] 
[01/07 18:08:20     31s] Begin power routing ...
[01/07 18:08:28     39s]   Number of IO ports routed: 10
[01/07 18:08:28     39s] End power routing: cpu: 0:00:08, real: 0:00:08, peak: 2494.00 megs.
[01/07 18:08:28     39s] 
[01/07 18:08:28     39s] 
[01/07 18:08:28     39s] 
[01/07 18:08:28     39s]  Begin updating DB with routing results ...
[01/07 18:08:28     39s]  Updating DB with 0 via definition ...
[01/07 18:08:28     39s] sroute created 14 wires.
[01/07 18:08:28     39s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[01/07 18:08:28     39s] +--------+----------------+----------------+
[01/07 18:08:28     39s] |  Layer |     Created    |     Deleted    |
[01/07 18:08:28     39s] +--------+----------------+----------------+
[01/07 18:08:28     39s] |  met3  |       10       |       NA       |
[01/07 18:08:28     39s] |  via3  |       10       |        0       |
[01/07 18:08:28     39s] |  via4  |       14       |        0       |
[01/07 18:08:28     39s] |  met5  |        4       |       NA       |
[01/07 18:08:28     39s] +--------+----------------+----------------+
[01/07 18:08:28     39s] #% End sroute (date=01/07 18:08:28, total cpu=0:00:07.8, real=0:00:08.0, peak res=4871.6M, current mem=2423.6M)
[01/07 18:08:28     39s] <CMD> addStripe -nets {P_CORE G_CORE} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 130 -start_from left -start_offset 110 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 18:08:28     39s] #% Begin addStripe (date=01/07 18:08:28, mem=2423.6M)
[01/07 18:08:28     39s] 
[01/07 18:08:28     39s] Initialize fgc environment(mem: 2496.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2496.8M)
[01/07 18:08:28     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2496.8M)
[01/07 18:08:28     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2496.8M)
[01/07 18:08:28     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2496.8M)
[01/07 18:08:28     39s] Starting stripe generation ...
[01/07 18:08:28     39s] Non-Default Mode Option Settings :
[01/07 18:08:28     39s]   NONE
[01/07 18:08:28     39s] Stripe generation is complete.
[01/07 18:08:28     39s] vias are now being generated.
[01/07 18:08:28     39s] addStripe created 8 wires.
[01/07 18:08:28     39s] ViaGen created 1864 vias, deleted 0 via to avoid violation.
[01/07 18:08:28     39s] +--------+----------------+----------------+
[01/07 18:08:28     39s] |  Layer |     Created    |     Deleted    |
[01/07 18:08:28     39s] +--------+----------------+----------------+
[01/07 18:08:28     39s] |   via  |       616      |        0       |
[01/07 18:08:28     39s] |  via2  |       616      |        0       |
[01/07 18:08:28     39s] |  via3  |       616      |        0       |
[01/07 18:08:28     39s] |  met4  |        8       |       NA       |
[01/07 18:08:28     39s] |  via4  |       16       |        0       |
[01/07 18:08:28     39s] +--------+----------------+----------------+
[01/07 18:08:28     39s] #% End addStripe (date=01/07 18:08:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2431.4M, current mem=2431.4M)
[01/07 18:08:28     39s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/07 18:08:28     39s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:08:28     39s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[01/07 18:08:28     39s] Setting releaseMultiCpuLicenseMode to false.
[01/07 18:08:28     39s] <CMD> setPlaceMode -fp false
[01/07 18:08:28     39s] <CMD> place_design
[01/07 18:08:28     39s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[01/07 18:08:28     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/07 18:08:28     39s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:39.5/0:01:39.0 (0.4), mem = 2496.8M
[01/07 18:08:28     39s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[01/07 18:08:28     39s] *** Starting placeDesign default flow ***
[01/07 18:08:28     39s] [oiLAM] Zs 5, 6
[01/07 18:08:28     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.6 mem=2496.8M
[01/07 18:08:28     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.6 mem=2496.8M
[01/07 18:08:28     39s] Multithreaded Timing Analysis is initialized with 8 threads
[01/07 18:08:28     39s] 
[01/07 18:08:28     39s] Info: 8 threads available for lower-level modules during optimization.
[01/07 18:08:28     39s] *** Start deleteBufferTree ***
[01/07 18:08:29     40s] Info: Detect buffers to remove automatically.
[01/07 18:08:29     40s] Analyzing netlist ...
[01/07 18:08:29     40s] Updating netlist
[01/07 18:08:29     40s] 
[01/07 18:08:29     40s] *summary: 60 instances (buffers/inverters) removed
[01/07 18:08:29     40s] *** Finish deleteBufferTree (0:00:01.2) ***
[01/07 18:08:29     40s] Info: pop threads available for lower-level modules during optimization.
[01/07 18:08:29     40s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 18:08:29     40s] Set Using Default Delay Limit as 101.
[01/07 18:08:29     40s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 18:08:29     40s] Set Default Net Delay as 0 ps.
[01/07 18:08:29     40s] Set Default Net Load as 0 pF. 
[01/07 18:08:29     40s] Set Default Input Pin Transition as 1 ps.
[01/07 18:08:29     40s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 18:08:29     41s] Effort level <high> specified for reg2reg_tmp.4177499 path_group
[01/07 18:08:29     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:08:30     41s] AAE DB initialization (MEM=2738.01 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 18:08:30     41s] #################################################################################
[01/07 18:08:30     41s] # Design Stage: PreRoute
[01/07 18:08:30     41s] # Design Name: fpga_top
[01/07 18:08:30     41s] # Design Mode: 130nm
[01/07 18:08:30     41s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:08:30     41s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:08:30     41s] # Signoff Settings: SI Off 
[01/07 18:08:30     41s] #################################################################################
[01/07 18:08:30     41s] Calculate delays in BcWc mode...
[01/07 18:08:30     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2740.0M, InitMEM = 2738.0M)
[01/07 18:08:30     41s] Start delay calculation (fullDC) (8 T). (MEM=2630.83)
[01/07 18:08:30     41s] Start AAE Lib Loading. (MEM=2761.07)
[01/07 18:08:30     41s] End AAE Lib Loading. (MEM=2981.15 CPU=0:00:00.0 Real=0:00:00.0)
[01/07 18:08:30     41s] End AAE Lib Interpolated Model. (MEM=2981.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:08:30     43s] Total number of fetched objects 13602
[01/07 18:08:30     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:08:30     43s] End delay calculation. (MEM=2681.25 CPU=0:00:01.5 REAL=0:00:00.0)
[01/07 18:08:31     43s] End delay calculation (fullDC). (MEM=2672.8 CPU=0:00:02.2 REAL=0:00:01.0)
[01/07 18:08:31     43s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 4122.3M) ***
[01/07 18:08:31     44s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 18:08:32     44s] Set Using Default Delay Limit as 1000.
[01/07 18:08:32     44s] Set Default Net Delay as 1000 ps.
[01/07 18:08:32     44s] Set Default Input Pin Transition as 0.1 ps.
[01/07 18:08:32     44s] Set Default Net Load as 0.5 pF. 
[01/07 18:08:32     44s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/07 18:08:32     44s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4072.8M, EPOCH TIME: 1736269712.046005
[01/07 18:08:32     44s] Deleted 0 physical inst  (cell - / prefix -).
[01/07 18:08:32     44s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:4072.8M, EPOCH TIME: 1736269712.046261
[01/07 18:08:32     44s] INFO: #ExclusiveGroups=0
[01/07 18:08:32     44s] INFO: There are no Exclusive Groups.
[01/07 18:08:32     44s] *** Starting "NanoPlace(TM) placement v#17 (mem=4072.8M)" ...
[01/07 18:08:32     44s] Wait...
[01/07 18:08:32     44s] Estimated loop count for BSM: 7077
[01/07 18:08:32     44s] *** Build Buffered Sizing Timing Model
[01/07 18:08:32     44s] (cpu=0:00:00.3 mem=4136.8M) ***
[01/07 18:08:32     44s] *** Build Virtual Sizing Timing Model
[01/07 18:08:32     44s] (cpu=0:00:00.3 mem=4144.8M) ***
[01/07 18:08:32     44s] No user-set net weight.
[01/07 18:08:32     44s] Net fanout histogram:
[01/07 18:08:32     44s] 2		: 9812 (84.9%) nets
[01/07 18:08:32     44s] 3		: 1132 (9.8%) nets
[01/07 18:08:32     44s] 4     -	14	: 413 (3.6%) nets
[01/07 18:08:32     44s] 15    -	39	: 143 (1.2%) nets
[01/07 18:08:32     44s] 40    -	79	: 60 (0.5%) nets
[01/07 18:08:32     44s] 80    -	159	: 0 (0.0%) nets
[01/07 18:08:32     44s] 160   -	319	: 0 (0.0%) nets
[01/07 18:08:32     44s] 320   -	639	: 0 (0.0%) nets
[01/07 18:08:32     44s] 640   -	1279	: 0 (0.0%) nets
[01/07 18:08:32     44s] 1280  -	2559	: 2 (0.0%) nets
[01/07 18:08:32     44s] 2560  -	5119	: 0 (0.0%) nets
[01/07 18:08:32     44s] 5120+		: 0 (0.0%) nets
[01/07 18:08:32     44s] no activity file in design. spp won't run.
[01/07 18:08:32     44s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[01/07 18:08:32     44s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/07 18:08:32     44s] Define the scan chains before using this option.
[01/07 18:08:32     44s] Type 'man IMPSP-9042' for more detail.
[01/07 18:08:32     44s] Processing tracks to init pin-track alignment.
[01/07 18:08:32     44s] z: 2, totalTracks: 1
[01/07 18:08:32     44s] z: 4, totalTracks: 1
[01/07 18:08:32     44s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:08:32     44s] Cell fpga_top LLGs are deleted
[01/07 18:08:32     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:32     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:32     44s] # Building fpga_top llgBox search-tree.
[01/07 18:08:32     44s] #std cell=11506 (0 fixed + 11506 movable) #buf cell=200 #inv cell=5096 #block=0 (0 floating + 0 preplaced)
[01/07 18:08:32     44s] #ioInst=52 #net=11562 #term=35515 #term/net=3.07, #fixedIo=52, #floatIo=0, #fixedPin=39, #floatPin=0
[01/07 18:08:32     44s] stdCell: 11506 single + 0 double + 0 multi
[01/07 18:08:32     44s] #unpreplaced instances with no terms = 8
[01/07 18:08:32     44s] #unpreplaced instances with one term = 2
[01/07 18:08:32     44s] Total standard cell length = 38.7679 (mm), area = 0.1605 (mm^2)
[01/07 18:08:32     44s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4144.8M, EPOCH TIME: 1736269712.331389
[01/07 18:08:32     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:32     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:32     44s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4144.8M, EPOCH TIME: 1736269712.331523
[01/07 18:08:32     44s] Max number of tech site patterns supported in site array is 256.
[01/07 18:08:32     44s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[01/07 18:08:32     44s] Type 'man IMPSP-362' for more detail.
[01/07 18:08:32     44s] Core basic site is CoreSite
[01/07 18:08:32     44s] DP-Init: Signature of floorplan is fca3686514c5ec20. Signature of routing blockage is 594ba482fa27a32d.
[01/07 18:08:32     44s] After signature check, allow fast init is false, keep pre-filter is false.
[01/07 18:08:32     44s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/07 18:08:32     44s] Use non-trimmed site array because memory saving is not enough.
[01/07 18:08:32     44s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:08:32     44s] SiteArray: use 1,175,552 bytes
[01/07 18:08:32     44s] SiteArray: current memory after site array memory allocation 4177.9M
[01/07 18:08:32     44s] SiteArray: FP blocked sites are writable
[01/07 18:08:32     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7f42c2495dc0.
[01/07 18:08:32     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 1 thread pools are available.
[01/07 18:08:32     44s] Keep-away cache is enable on metals: 1-5
[01/07 18:08:32     44s] Estimated cell power/ground rail width = 0.517 um
[01/07 18:08:32     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:08:32     44s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4305.9M, EPOCH TIME: 1736269712.344243
[01/07 18:08:32     44s] Process 2318 (called=4166 computed=46) wires and vias for routing blockage analysis
[01/07 18:08:32     44s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.005, MEM:4305.9M, EPOCH TIME: 1736269712.348828
[01/07 18:08:32     44s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:08:32     44s] Atter site array init, number of instance map data is 0.
[01/07 18:08:32     44s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.028, REAL:0.019, MEM:4305.9M, EPOCH TIME: 1736269712.350146
[01/07 18:08:32     44s] 
[01/07 18:08:32     44s] Scanning PG Shapes for Pre-Colorizing...Done.
[01/07 18:08:32     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:32     44s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:32     44s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.021, MEM:4305.9M, EPOCH TIME: 1736269712.351982
[01/07 18:08:32     44s] 
[01/07 18:08:32     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:32     44s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:32     44s] Average module density = 0.405.
[01/07 18:08:32     44s] Density for the design = 0.405.
[01/07 18:08:32     44s]        = stdcell_area 84278 sites (160499 um^2) / alloc_area 208080 sites (396268 um^2).
[01/07 18:08:32     44s] Pin Density = 0.1707.
[01/07 18:08:32     44s]             = total # of pins 35515 / total area 208080.
[01/07 18:08:32     44s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4305.9M, EPOCH TIME: 1736269712.354703
[01/07 18:08:32     44s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.002, REAL:0.002, MEM:4305.9M, EPOCH TIME: 1736269712.356279
[01/07 18:08:32     44s] OPERPROF: Starting pre-place ADS at level 1, MEM:4305.9M, EPOCH TIME: 1736269712.356757
[01/07 18:08:32     44s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4305.9M, EPOCH TIME: 1736269712.360311
[01/07 18:08:32     44s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4305.9M, EPOCH TIME: 1736269712.360359
[01/07 18:08:32     44s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4305.9M, EPOCH TIME: 1736269712.360418
[01/07 18:08:32     44s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4305.9M, EPOCH TIME: 1736269712.360490
[01/07 18:08:32     44s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4305.9M, EPOCH TIME: 1736269712.360524
[01/07 18:08:32     44s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:4305.9M, EPOCH TIME: 1736269712.360886
[01/07 18:08:32     44s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4305.9M, EPOCH TIME: 1736269712.360919
[01/07 18:08:32     44s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4305.9M, EPOCH TIME: 1736269712.361027
[01/07 18:08:32     44s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:4305.9M, EPOCH TIME: 1736269712.361054
[01/07 18:08:32     44s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:4305.9M, EPOCH TIME: 1736269712.361146
[01/07 18:08:32     44s] ADSU 0.405 -> 0.432. site 208080.000 -> 194889.600. GS 33.120
[01/07 18:08:32     44s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.011, REAL:0.010, MEM:4305.9M, EPOCH TIME: 1736269712.366388
[01/07 18:08:32     44s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3779.9M, EPOCH TIME: 1736269712.372085
[01/07 18:08:32     44s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3779.9M, EPOCH TIME: 1736269712.372425
[01/07 18:08:32     44s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3779.9M, EPOCH TIME: 1736269712.372463
[01/07 18:08:32     44s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3779.9M, EPOCH TIME: 1736269712.372493
[01/07 18:08:32     44s] Initial padding reaches pin density 0.500 for top
[01/07 18:08:32     44s] InitPadU 0.432 -> 0.506 for top
[01/07 18:08:32     44s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[01/07 18:08:32     44s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3779.9M, EPOCH TIME: 1736269712.382692
[01/07 18:08:32     44s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3779.9M, EPOCH TIME: 1736269712.382744
[01/07 18:08:32     44s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3779.9M, EPOCH TIME: 1736269712.383153
[01/07 18:08:32     44s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.001, REAL:0.001, MEM:3779.9M, EPOCH TIME: 1736269712.384485
[01/07 18:08:32     44s] === lastAutoLevel = 8 
[01/07 18:08:32     44s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3779.9M, EPOCH TIME: 1736269712.388822
[01/07 18:08:32     44s] no activity file in design. spp won't run.
[01/07 18:08:32     44s] [spp] 0
[01/07 18:08:32     44s] [adp] 0:1:1:3
[01/07 18:08:33     47s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:2.403, REAL:1.033, MEM:3862.4M, EPOCH TIME: 1736269713.422026
[01/07 18:08:33     47s] Clock gating cells determined by native netlist tracing.
[01/07 18:08:33     47s] no activity file in design. spp won't run.
[01/07 18:08:33     47s] no activity file in design. spp won't run.
[01/07 18:08:33     47s] Effort level <high> specified for reg2reg path_group
[01/07 18:08:33     48s] OPERPROF: Starting NP-MAIN at level 1, MEM:3879.4M, EPOCH TIME: 1736269713.791983
[01/07 18:08:34     48s] OPERPROF:   Starting NP-Place at level 2, MEM:4074.7M, EPOCH TIME: 1736269714.828857
[01/07 18:08:34     48s] Iteration  1: Total net bbox = 1.799e+05 (8.17e+04 9.82e+04)
[01/07 18:08:34     48s]               Est.  stn bbox = 1.888e+05 (8.45e+04 1.04e+05)
[01/07 18:08:34     48s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3978.7M
[01/07 18:08:34     48s] Iteration  2: Total net bbox = 1.799e+05 (8.17e+04 9.82e+04)
[01/07 18:08:34     48s]               Est.  stn bbox = 1.888e+05 (8.45e+04 1.04e+05)
[01/07 18:08:34     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3978.7M
[01/07 18:08:34     49s] exp_mt_sequential is set from setPlaceMode option to 1
[01/07 18:08:34     49s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[01/07 18:08:34     49s] place_exp_mt_interval set to default 32
[01/07 18:08:34     49s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/07 18:08:35     50s] Iteration  3: Total net bbox = 1.507e+05 (7.34e+04 7.73e+04)
[01/07 18:08:35     50s]               Est.  stn bbox = 1.816e+05 (8.66e+04 9.50e+04)
[01/07 18:08:35     50s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 4221.0M
[01/07 18:08:35     50s] Total number of setup views is 1.
[01/07 18:08:35     50s] Total number of active setup views is 1.
[01/07 18:08:35     50s] Active setup views:
[01/07 18:08:35     50s]     VIEW_SETUP
[01/07 18:08:35     52s] Iteration  4: Total net bbox = 2.245e+05 (1.13e+05 1.12e+05)
[01/07 18:08:35     52s]               Est.  stn bbox = 2.903e+05 (1.48e+05 1.43e+05)
[01/07 18:08:35     52s]               cpu = 0:00:02.6 real = 0:00:00.0 mem = 4221.0M
[01/07 18:08:36     55s] Iteration  5: Total net bbox = 2.048e+05 (1.06e+05 9.86e+04)
[01/07 18:08:36     55s]               Est.  stn bbox = 2.780e+05 (1.44e+05 1.34e+05)
[01/07 18:08:36     55s]               cpu = 0:00:02.6 real = 0:00:01.0 mem = 4221.0M
[01/07 18:08:36     55s] OPERPROF:   Finished NP-Place at level 2, CPU:6.665, REAL:1.753, MEM:4125.0M, EPOCH TIME: 1736269716.581438
[01/07 18:08:36     55s] OPERPROF: Finished NP-MAIN at level 1, CPU:6.743, REAL:2.798, MEM:4125.0M, EPOCH TIME: 1736269716.590315
[01/07 18:08:36     55s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4125.0M, EPOCH TIME: 1736269716.593736
[01/07 18:08:36     55s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:36     55s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.003, REAL:0.003, MEM:4125.0M, EPOCH TIME: 1736269716.596282
[01/07 18:08:36     55s] OPERPROF: Starting NP-MAIN at level 1, MEM:4125.0M, EPOCH TIME: 1736269716.596870
[01/07 18:08:36     55s] OPERPROF:   Starting NP-Place at level 2, MEM:4221.0M, EPOCH TIME: 1736269716.626215
[01/07 18:08:37     58s] Iteration  6: Total net bbox = 2.168e+05 (1.14e+05 1.03e+05)
[01/07 18:08:37     58s]               Est.  stn bbox = 2.971e+05 (1.54e+05 1.43e+05)
[01/07 18:08:37     58s]               cpu = 0:00:02.9 real = 0:00:01.0 mem = 4349.0M
[01/07 18:08:37     58s] OPERPROF:   Finished NP-Place at level 2, CPU:2.919, REAL:0.749, MEM:4253.0M, EPOCH TIME: 1736269717.374843
[01/07 18:08:37     58s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.993, REAL:0.787, MEM:4125.0M, EPOCH TIME: 1736269717.383982
[01/07 18:08:37     58s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4125.0M, EPOCH TIME: 1736269717.384555
[01/07 18:08:37     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:37     58s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4125.0M, EPOCH TIME: 1736269717.385843
[01/07 18:08:37     58s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4125.0M, EPOCH TIME: 1736269717.386003
[01/07 18:08:37     58s] Starting Early Global Route rough congestion estimation: mem = 4125.0M
[01/07 18:08:37     58s] (I)      Initializing eGR engine (rough)
[01/07 18:08:37     58s] Set min layer with default ( 2 )
[01/07 18:08:37     58s] Set max layer with parameter ( 5 )
[01/07 18:08:37     58s] (I)      clean place blk overflow:
[01/07 18:08:37     58s] (I)      H : enabled 0.60 0
[01/07 18:08:37     58s] (I)      V : enabled 0.60 0
[01/07 18:08:37     58s] (I)      Initializing eGR engine (rough)
[01/07 18:08:37     58s] Set min layer with default ( 2 )
[01/07 18:08:37     58s] Set max layer with parameter ( 5 )
[01/07 18:08:37     58s] (I)      clean place blk overflow:
[01/07 18:08:37     58s] (I)      H : enabled 0.60 0
[01/07 18:08:37     58s] (I)      V : enabled 0.60 0
[01/07 18:08:37     58s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.96 MB )
[01/07 18:08:37     58s] (I)      Running eGR Rough flow
[01/07 18:08:37     58s] (I)      # wire layers (front) : 6
[01/07 18:08:37     58s] (I)      # wire layers (back)  : 0
[01/07 18:08:37     58s] (I)      min wire layer : 1
[01/07 18:08:37     58s] (I)      max wire layer : 5
[01/07 18:08:37     58s] (I)      # cut layers (front) : 5
[01/07 18:08:37     58s] (I)      # cut layers (back)  : 0
[01/07 18:08:37     58s] (I)      min cut layer : 1
[01/07 18:08:37     58s] (I)      max cut layer : 4
[01/07 18:08:37     58s] (I)      ================================ Layers ================================
[01/07 18:08:37     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:37     58s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:08:37     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:37     58s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:08:37     58s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:08:37     58s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:37     58s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:08:37     58s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:37     58s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:08:37     58s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:37     58s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:08:37     58s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:37     58s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:08:37     58s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:08:37     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:37     58s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:08:37     58s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:08:37     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:37     58s] (I)      Started Import and model ( Curr Mem: 3.96 MB )
[01/07 18:08:37     58s] (I)      == Non-default Options ==
[01/07 18:08:37     58s] (I)      Print mode                                         : 2
[01/07 18:08:37     58s] (I)      Stop if highly congested                           : false
[01/07 18:08:37     58s] (I)      Local connection modeling                          : true
[01/07 18:08:37     58s] (I)      Maximum routing layer                              : 5
[01/07 18:08:37     58s] (I)      Top routing layer                                  : 5
[01/07 18:08:37     58s] (I)      Assign partition pins                              : false
[01/07 18:08:37     58s] (I)      Support large GCell                                : true
[01/07 18:08:37     58s] (I)      Number of threads                                  : 8
[01/07 18:08:37     58s] (I)      Number of rows per GCell                           : 10
[01/07 18:08:37     58s] (I)      Max num rows per GCell                             : 32
[01/07 18:08:37     58s] (I)      Route tie net to shape                             : auto
[01/07 18:08:37     58s] (I)      Method to set GCell size                           : row
[01/07 18:08:37     58s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:08:37     58s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:08:37     58s] (I)      ============== Pin Summary ==============
[01/07 18:08:37     58s] (I)      +-------+--------+---------+------------+
[01/07 18:08:37     58s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:08:37     58s] (I)      +-------+--------+---------+------------+
[01/07 18:08:37     58s] (I)      |     1 |  35140 |   99.05 |        Pin |
[01/07 18:08:37     58s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:08:37     58s] (I)      |     3 |    304 |    0.86 | Pin access |
[01/07 18:08:37     58s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:08:37     58s] (I)      |     5 |     32 |    0.09 |      Other |
[01/07 18:08:37     58s] (I)      +-------+--------+---------+------------+
[01/07 18:08:37     58s] (I)      Custom ignore net properties:
[01/07 18:08:37     58s] (I)      1 : NotLegal
[01/07 18:08:37     58s] (I)      Default ignore net properties:
[01/07 18:08:37     58s] (I)      1 : Special
[01/07 18:08:37     58s] (I)      2 : Analog
[01/07 18:08:37     58s] (I)      3 : Fixed
[01/07 18:08:37     58s] (I)      4 : Skipped
[01/07 18:08:37     58s] (I)      5 : MixedSignal
[01/07 18:08:37     58s] (I)      Prerouted net properties:
[01/07 18:08:37     58s] (I)      1 : NotLegal
[01/07 18:08:37     58s] (I)      2 : Special
[01/07 18:08:37     58s] (I)      3 : Analog
[01/07 18:08:37     58s] (I)      4 : Fixed
[01/07 18:08:37     58s] (I)      5 : Skipped
[01/07 18:08:37     58s] (I)      6 : MixedSignal
[01/07 18:08:37     58s] (I)      Early global route reroute all routable nets
[01/07 18:08:37     58s] (I)      Use row-based GCell size
[01/07 18:08:37     58s] (I)      Use row-based GCell align
[01/07 18:08:37     58s] (I)      layer 0 area = 83000
[01/07 18:08:37     58s] (I)      layer 1 area = 67600
[01/07 18:08:37     58s] (I)      layer 2 area = 240000
[01/07 18:08:37     58s] (I)      layer 3 area = 240000
[01/07 18:08:37     58s] (I)      layer 4 area = 4000000
[01/07 18:08:37     58s] (I)      GCell unit size   : 4140
[01/07 18:08:37     58s] (I)      GCell multiplier  : 10
[01/07 18:08:37     58s] (I)      GCell row height  : 4140
[01/07 18:08:37     58s] (I)      Actual row height : 4140
[01/07 18:08:37     58s] (I)      GCell align ref   : 479320 479320
[01/07 18:08:37     58s] (I)      Track table information for default rule: 
[01/07 18:08:37     58s] (I)      met1 has single uniform track structure
[01/07 18:08:37     58s] (I)      met2 has single uniform track structure
[01/07 18:08:37     58s] (I)      met3 has single uniform track structure
[01/07 18:08:37     58s] (I)      met4 has single uniform track structure
[01/07 18:08:37     58s] (I)      met5 has single uniform track structure
[01/07 18:08:37     58s] (I)      ============== Default via ===============
[01/07 18:08:37     58s] (I)      +---+------------------+-----------------+
[01/07 18:08:37     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:08:37     58s] (I)      +---+------------------+-----------------+
[01/07 18:08:37     58s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:08:37     58s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:08:37     58s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:08:37     58s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:08:37     58s] (I)      +---+------------------+-----------------+
[01/07 18:08:37     58s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:08:37     58s] (I)      Read 6281 PG shapes
[01/07 18:08:37     58s] (I)      Read 0 clock shapes
[01/07 18:08:37     58s] (I)      Read 0 other shapes
[01/07 18:08:37     58s] (I)      #Routing Blockages  : 0
[01/07 18:08:37     58s] (I)      #Instance Blockages : 45786
[01/07 18:08:37     58s] (I)      #PG Blockages       : 6281
[01/07 18:08:37     58s] (I)      #Halo Blockages     : 0
[01/07 18:08:37     58s] (I)      #Boundary Blockages : 0
[01/07 18:08:37     58s] (I)      #Clock Blockages    : 0
[01/07 18:08:37     58s] (I)      #Other Blockages    : 0
[01/07 18:08:37     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:08:37     58s] (I)      #prerouted nets         : 0
[01/07 18:08:37     58s] (I)      #prerouted special nets : 0
[01/07 18:08:37     58s] (I)      #prerouted wires        : 0
[01/07 18:08:37     58s] (I)      Read 11562 nets ( ignored 0 )
[01/07 18:08:37     58s] (I)        Front-side 11562 ( ignored 0 )
[01/07 18:08:37     58s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:08:37     58s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[01/07 18:08:37     58s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[01/07 18:08:37     58s] (W)      Only the first 20 messages are printed.
[01/07 18:08:37     58s] (I)      Reading macro buffers
[01/07 18:08:37     58s] (I)      Number of macro buffers: 0
[01/07 18:08:37     58s] (I)      early_global_route_priority property id does not exist.
[01/07 18:08:37     58s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:08:37     58s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:08:37     58s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:08:37     58s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:08:37     58s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:08:37     58s] (I)      Number of ignored nets                =      0
[01/07 18:08:37     58s] (I)      Number of connected nets              =      0
[01/07 18:08:37     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:08:37     58s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:08:37     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:08:37     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:08:37     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:08:37     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:08:37     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:08:37     58s] (I)      There are 2 clock nets ( 0 with NDR ).
[01/07 18:08:37     58s] (I)      Ndr track 0 does not exist
[01/07 18:08:37     58s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:08:37     58s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:08:37     58s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:08:37     58s] (I)      Site width          :   460  (dbu)
[01/07 18:08:37     58s] (I)      Row height          :  4140  (dbu)
[01/07 18:08:37     58s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:08:37     58s] (I)      GCell width         : 41400  (dbu)
[01/07 18:08:37     58s] (I)      GCell height        : 41400  (dbu)
[01/07 18:08:37     58s] (I)      Grid                :    39    39     5
[01/07 18:08:37     58s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:08:37     58s] (I)      Vertical capacity   :     0 41400     0 41400     0
[01/07 18:08:37     58s] (I)      Horizontal capacity :     0     0 41400     0 41400
[01/07 18:08:37     58s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:08:37     58s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:08:37     58s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:08:37     58s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:08:37     58s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:08:37     58s] (I)      Num tracks per GCell: 147.86 90.00 67.87 67.32 11.31
[01/07 18:08:37     58s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:08:37     58s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:08:37     58s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:08:37     58s] (I)      --------------------------------------------------------
[01/07 18:08:37     58s] 
[01/07 18:08:37     58s] (I)      ============ Routing rule table ============
[01/07 18:08:37     58s] (I)      Rule id: 0  Nets: 11530
[01/07 18:08:37     58s] (I)      ========================================
[01/07 18:08:37     58s] (I)      
[01/07 18:08:37     58s] (I)      ======== NDR :  =========
[01/07 18:08:37     58s] (I)      +--------------+--------+
[01/07 18:08:37     58s] (I)      |           ID |      0 |
[01/07 18:08:37     58s] (I)      |         Name |        |
[01/07 18:08:37     58s] (I)      |      Default |    yes |
[01/07 18:08:37     58s] (I)      |  Clk Special |     no |
[01/07 18:08:37     58s] (I)      | Hard spacing |     no |
[01/07 18:08:37     58s] (I)      |    NDR track | (none) |
[01/07 18:08:37     58s] (I)      |      NDR via | (none) |
[01/07 18:08:37     58s] (I)      |  Extra space |      0 |
[01/07 18:08:37     58s] (I)      |      Shields |      0 |
[01/07 18:08:37     58s] (I)      |   Demand (H) |      1 |
[01/07 18:08:37     58s] (I)      |   Demand (V) |      1 |
[01/07 18:08:37     58s] (I)      |        #Nets |  11530 |
[01/07 18:08:37     58s] (I)      +--------------+--------+
[01/07 18:08:37     58s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:37     58s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:08:37     58s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:37     58s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:08:37     58s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:08:37     58s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:08:37     58s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:08:37     58s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:37     58s] (I)      =============== Blocked Tracks ===============
[01/07 18:08:37     58s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:37     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:08:37     58s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:37     58s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:08:37     58s] (I)      |     2 |  134277 |    76436 |        56.92% |
[01/07 18:08:37     58s] (I)      |     3 |  102024 |    58365 |        57.21% |
[01/07 18:08:37     58s] (I)      |     4 |  100425 |    65166 |        64.89% |
[01/07 18:08:37     58s] (I)      |     5 |   16965 |    10941 |        64.49% |
[01/07 18:08:37     58s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:37     58s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4.01 MB )
[01/07 18:08:37     58s] (I)      Reset routing kernel
[01/07 18:08:37     58s] (I)      numLocalWires=36213  numGlobalNetBranches=7808  numLocalNetBranches=10373
[01/07 18:08:37     58s] (I)      totalPins=35451  totalGlobalPin=8246 (23.26%)
[01/07 18:08:37     58s] (I)      total 2D Cap : 163779 = (53476 H, 110303 V)
[01/07 18:08:37     58s] (I)      total 2D Demand : 1556 = (0 H, 1556 V)
[01/07 18:08:37     58s] (I)      #blocked GCells = 220
[01/07 18:08:37     58s] (I)      #regions = 1
[01/07 18:08:37     58s] (I)      
[01/07 18:08:37     58s] (I)      ============  Phase 1a Route ============
[01/07 18:08:37     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 30
[01/07 18:08:37     58s] (I)      Usage: 8159 = (4107 H, 4052 V) = (7.68% H, 3.67% V) = (1.700e+05um H, 1.678e+05um V)
[01/07 18:08:37     58s] (I)      
[01/07 18:08:37     58s] (I)      ============  Phase 1b Route ============
[01/07 18:08:37     58s] (I)      Usage: 8159 = (4107 H, 4052 V) = (7.68% H, 3.67% V) = (1.700e+05um H, 1.678e+05um V)
[01/07 18:08:37     58s] (I)      eGR overflow: 4.02% H + 0.00% V
[01/07 18:08:37     58s] 
[01/07 18:08:37     58s] (I)      Updating congestion map
[01/07 18:08:37     58s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 18:08:37     58s] (I)      Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.09 sec, Curr Mem: 4.01 MB )
[01/07 18:08:37     58s] Finished Early Global Route rough congestion estimation: mem = 4156.6M
[01/07 18:08:37     58s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.152, REAL:0.096, MEM:4156.6M, EPOCH TIME: 1736269717.482309
[01/07 18:08:37     58s] earlyGlobalRoute rough estimation gcell size 10 row height
[01/07 18:08:37     58s] OPERPROF: Starting CDPad at level 1, MEM:4156.6M, EPOCH TIME: 1736269717.482604
[01/07 18:08:37     58s] CDPadU 0.506 -> 0.506. R=0.432, N=11506, GS=41.400
[01/07 18:08:37     58s] OPERPROF: Finished CDPad at level 1, CPU:0.082, REAL:0.026, MEM:4191.6M, EPOCH TIME: 1736269717.508836
[01/07 18:08:37     58s] OPERPROF: Starting NP-MAIN at level 1, MEM:4191.6M, EPOCH TIME: 1736269717.509537
[01/07 18:08:37     58s] OPERPROF:   Starting NP-Place at level 2, MEM:4289.6M, EPOCH TIME: 1736269717.544377
[01/07 18:08:37     58s] OPERPROF:   Finished NP-Place at level 2, CPU:0.040, REAL:0.020, MEM:4308.9M, EPOCH TIME: 1736269717.564061
[01/07 18:08:37     58s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.136, REAL:0.068, MEM:4212.9M, EPOCH TIME: 1736269717.577226
[01/07 18:08:37     58s] Global placement CDP skipped at cutLevel 7.
[01/07 18:08:37     58s] Iteration  7: Total net bbox = 2.347e+05 (1.26e+05 1.09e+05)
[01/07 18:08:37     58s]               Est.  stn bbox = 3.159e+05 (1.67e+05 1.49e+05)
[01/07 18:08:37     58s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 4212.9M
[01/07 18:08:38     61s] 
[01/07 18:08:38     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:08:38     61s] TLC MultiMap info (StdDelay):
[01/07 18:08:38     61s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:08:38     61s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:08:38     61s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:08:38     61s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:08:38     61s]  Setting StdDelay to: 58.5ps
[01/07 18:08:38     61s] 
[01/07 18:08:38     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:08:38     61s] nrCritNet: 0.00% ( 0 / 11562 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[01/07 18:08:39     63s] nrCritNet: 0.00% ( 0 / 11562 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[01/07 18:08:39     63s] Iteration  8: Total net bbox = 2.347e+05 (1.26e+05 1.09e+05)
[01/07 18:08:39     63s]               Est.  stn bbox = 3.159e+05 (1.67e+05 1.49e+05)
[01/07 18:08:39     63s]               cpu = 0:00:04.7 real = 0:00:02.0 mem = 4180.9M
[01/07 18:08:39     63s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4180.9M, EPOCH TIME: 1736269719.744884
[01/07 18:08:39     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:39     63s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4180.9M, EPOCH TIME: 1736269719.745600
[01/07 18:08:39     63s] OPERPROF: Starting NP-MAIN at level 1, MEM:4180.9M, EPOCH TIME: 1736269719.746195
[01/07 18:08:39     63s] OPERPROF:   Starting NP-Place at level 2, MEM:4308.9M, EPOCH TIME: 1736269719.785428
[01/07 18:08:40     66s] OPERPROF:   Finished NP-Place at level 2, CPU:3.056, REAL:0.743, MEM:4340.9M, EPOCH TIME: 1736269720.528347
[01/07 18:08:40     66s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.148, REAL:0.792, MEM:4212.9M, EPOCH TIME: 1736269720.538630
[01/07 18:08:40     66s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[01/07 18:08:40     66s] MH packer: No MH instances from GP
[01/07 18:08:40     66s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:08:40     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4212.9M, DRC: 0)
[01/07 18:08:40     66s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4212.9M, EPOCH TIME: 1736269720.539433
[01/07 18:08:40     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:40     66s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4212.9M, EPOCH TIME: 1736269720.540737
[01/07 18:08:40     66s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4212.9M, EPOCH TIME: 1736269720.540899
[01/07 18:08:40     66s] Starting Early Global Route rough congestion estimation: mem = 4212.9M
[01/07 18:08:40     66s] (I)      Initializing eGR engine (rough)
[01/07 18:08:40     66s] Set min layer with default ( 2 )
[01/07 18:08:40     66s] Set max layer with parameter ( 5 )
[01/07 18:08:40     66s] (I)      clean place blk overflow:
[01/07 18:08:40     66s] (I)      H : enabled 0.60 0
[01/07 18:08:40     66s] (I)      V : enabled 0.60 0
[01/07 18:08:40     66s] (I)      Initializing eGR engine (rough)
[01/07 18:08:40     66s] Set min layer with default ( 2 )
[01/07 18:08:40     66s] Set max layer with parameter ( 5 )
[01/07 18:08:40     66s] (I)      clean place blk overflow:
[01/07 18:08:40     66s] (I)      H : enabled 0.60 0
[01/07 18:08:40     66s] (I)      V : enabled 0.60 0
[01/07 18:08:40     66s] (I)      Started Early Global Route kernel ( Curr Mem: 4.04 MB )
[01/07 18:08:40     66s] (I)      Running eGR Rough flow
[01/07 18:08:40     66s] (I)      # wire layers (front) : 6
[01/07 18:08:40     66s] (I)      # wire layers (back)  : 0
[01/07 18:08:40     66s] (I)      min wire layer : 1
[01/07 18:08:40     66s] (I)      max wire layer : 5
[01/07 18:08:40     66s] (I)      # cut layers (front) : 5
[01/07 18:08:40     66s] (I)      # cut layers (back)  : 0
[01/07 18:08:40     66s] (I)      min cut layer : 1
[01/07 18:08:40     66s] (I)      max cut layer : 4
[01/07 18:08:40     66s] (I)      ================================ Layers ================================
[01/07 18:08:40     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:40     66s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:08:40     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:40     66s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:08:40     66s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:08:40     66s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:40     66s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:08:40     66s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:40     66s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:08:40     66s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:40     66s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:08:40     66s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:40     66s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:08:40     66s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:08:40     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:40     66s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:08:40     66s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:08:40     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:40     66s] (I)      Started Import and model ( Curr Mem: 4.04 MB )
[01/07 18:08:40     66s] (I)      == Non-default Options ==
[01/07 18:08:40     66s] (I)      Print mode                                         : 2
[01/07 18:08:40     66s] (I)      Stop if highly congested                           : false
[01/07 18:08:40     66s] (I)      Local connection modeling                          : true
[01/07 18:08:40     66s] (I)      Maximum routing layer                              : 5
[01/07 18:08:40     66s] (I)      Top routing layer                                  : 5
[01/07 18:08:40     66s] (I)      Assign partition pins                              : false
[01/07 18:08:40     66s] (I)      Support large GCell                                : true
[01/07 18:08:40     66s] (I)      Number of threads                                  : 8
[01/07 18:08:40     66s] (I)      Number of rows per GCell                           : 5
[01/07 18:08:40     66s] (I)      Max num rows per GCell                             : 32
[01/07 18:08:40     66s] (I)      Route tie net to shape                             : auto
[01/07 18:08:40     66s] (I)      Method to set GCell size                           : row
[01/07 18:08:40     66s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:08:40     66s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:08:40     66s] (I)      ============== Pin Summary ==============
[01/07 18:08:40     66s] (I)      +-------+--------+---------+------------+
[01/07 18:08:40     66s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:08:40     66s] (I)      +-------+--------+---------+------------+
[01/07 18:08:40     66s] (I)      |     1 |  35140 |   99.05 |        Pin |
[01/07 18:08:40     66s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:08:40     66s] (I)      |     3 |    304 |    0.86 | Pin access |
[01/07 18:08:40     66s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:08:40     66s] (I)      |     5 |     32 |    0.09 |      Other |
[01/07 18:08:40     66s] (I)      +-------+--------+---------+------------+
[01/07 18:08:40     66s] (I)      Custom ignore net properties:
[01/07 18:08:40     66s] (I)      1 : NotLegal
[01/07 18:08:40     66s] (I)      Default ignore net properties:
[01/07 18:08:40     66s] (I)      1 : Special
[01/07 18:08:40     66s] (I)      2 : Analog
[01/07 18:08:40     66s] (I)      3 : Fixed
[01/07 18:08:40     66s] (I)      4 : Skipped
[01/07 18:08:40     66s] (I)      5 : MixedSignal
[01/07 18:08:40     66s] (I)      Prerouted net properties:
[01/07 18:08:40     66s] (I)      1 : NotLegal
[01/07 18:08:40     66s] (I)      2 : Special
[01/07 18:08:40     66s] (I)      3 : Analog
[01/07 18:08:40     66s] (I)      4 : Fixed
[01/07 18:08:40     66s] (I)      5 : Skipped
[01/07 18:08:40     66s] (I)      6 : MixedSignal
[01/07 18:08:40     66s] (I)      Early global route reroute all routable nets
[01/07 18:08:40     66s] (I)      Use row-based GCell size
[01/07 18:08:40     66s] (I)      Use row-based GCell align
[01/07 18:08:40     66s] (I)      layer 0 area = 83000
[01/07 18:08:40     66s] (I)      layer 1 area = 67600
[01/07 18:08:40     66s] (I)      layer 2 area = 240000
[01/07 18:08:40     66s] (I)      layer 3 area = 240000
[01/07 18:08:40     66s] (I)      layer 4 area = 4000000
[01/07 18:08:40     66s] (I)      GCell unit size   : 4140
[01/07 18:08:40     66s] (I)      GCell multiplier  : 5
[01/07 18:08:40     66s] (I)      GCell row height  : 4140
[01/07 18:08:40     66s] (I)      Actual row height : 4140
[01/07 18:08:40     66s] (I)      GCell align ref   : 479320 479320
[01/07 18:08:40     66s] (I)      Track table information for default rule: 
[01/07 18:08:40     66s] (I)      met1 has single uniform track structure
[01/07 18:08:40     66s] (I)      met2 has single uniform track structure
[01/07 18:08:40     66s] (I)      met3 has single uniform track structure
[01/07 18:08:40     66s] (I)      met4 has single uniform track structure
[01/07 18:08:40     66s] (I)      met5 has single uniform track structure
[01/07 18:08:40     66s] (I)      ============== Default via ===============
[01/07 18:08:40     66s] (I)      +---+------------------+-----------------+
[01/07 18:08:40     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:08:40     66s] (I)      +---+------------------+-----------------+
[01/07 18:08:40     66s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:08:40     66s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:08:40     66s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:08:40     66s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:08:40     66s] (I)      +---+------------------+-----------------+
[01/07 18:08:40     66s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:08:40     66s] (I)      Read 6281 PG shapes
[01/07 18:08:40     66s] (I)      Read 0 clock shapes
[01/07 18:08:40     66s] (I)      Read 0 other shapes
[01/07 18:08:40     66s] (I)      #Routing Blockages  : 0
[01/07 18:08:40     66s] (I)      #Instance Blockages : 45786
[01/07 18:08:40     66s] (I)      #PG Blockages       : 6281
[01/07 18:08:40     66s] (I)      #Halo Blockages     : 0
[01/07 18:08:40     66s] (I)      #Boundary Blockages : 0
[01/07 18:08:40     66s] (I)      #Clock Blockages    : 0
[01/07 18:08:40     66s] (I)      #Other Blockages    : 0
[01/07 18:08:40     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:08:40     66s] (I)      #prerouted nets         : 0
[01/07 18:08:40     66s] (I)      #prerouted special nets : 0
[01/07 18:08:40     66s] (I)      #prerouted wires        : 0
[01/07 18:08:40     66s] (I)      Read 11562 nets ( ignored 0 )
[01/07 18:08:40     66s] (I)        Front-side 11562 ( ignored 0 )
[01/07 18:08:40     66s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:08:40     66s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:08:40     66s] (I)      Reading macro buffers
[01/07 18:08:40     66s] (I)      Number of macro buffers: 0
[01/07 18:08:40     66s] (I)      early_global_route_priority property id does not exist.
[01/07 18:08:40     66s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:08:40     66s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:08:40     66s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:08:40     66s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:08:40     66s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:08:40     66s] (I)      Number of ignored nets                =      0
[01/07 18:08:40     66s] (I)      Number of connected nets              =      0
[01/07 18:08:40     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:08:40     66s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:08:40     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:08:40     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:08:40     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:08:40     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:08:40     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:08:40     66s] (I)      There are 2 clock nets ( 0 with NDR ).
[01/07 18:08:40     66s] (I)      Ndr track 0 does not exist
[01/07 18:08:40     66s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:08:40     66s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:08:40     66s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:08:40     66s] (I)      Site width          :   460  (dbu)
[01/07 18:08:40     66s] (I)      Row height          :  4140  (dbu)
[01/07 18:08:40     66s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:08:40     66s] (I)      GCell width         : 20700  (dbu)
[01/07 18:08:40     66s] (I)      GCell height        : 20700  (dbu)
[01/07 18:08:40     66s] (I)      Grid                :    77    77     5
[01/07 18:08:40     66s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:08:40     66s] (I)      Vertical capacity   :     0 20700     0 20700     0
[01/07 18:08:40     66s] (I)      Horizontal capacity :     0     0 20700     0 20700
[01/07 18:08:40     66s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:08:40     66s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:08:40     66s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:08:40     66s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:08:40     66s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:08:40     66s] (I)      Num tracks per GCell: 73.93 45.00 33.93 33.66  5.66
[01/07 18:08:40     66s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:08:40     66s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:08:40     66s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:08:40     66s] (I)      --------------------------------------------------------
[01/07 18:08:40     66s] 
[01/07 18:08:40     66s] (I)      ============ Routing rule table ============
[01/07 18:08:40     66s] (I)      Rule id: 0  Nets: 11530
[01/07 18:08:40     66s] (I)      ========================================
[01/07 18:08:40     66s] (I)      
[01/07 18:08:40     66s] (I)      ======== NDR :  =========
[01/07 18:08:40     66s] (I)      +--------------+--------+
[01/07 18:08:40     66s] (I)      |           ID |      0 |
[01/07 18:08:40     66s] (I)      |         Name |        |
[01/07 18:08:40     66s] (I)      |      Default |    yes |
[01/07 18:08:40     66s] (I)      |  Clk Special |     no |
[01/07 18:08:40     66s] (I)      | Hard spacing |     no |
[01/07 18:08:40     66s] (I)      |    NDR track | (none) |
[01/07 18:08:40     66s] (I)      |      NDR via | (none) |
[01/07 18:08:40     66s] (I)      |  Extra space |      0 |
[01/07 18:08:40     66s] (I)      |      Shields |      0 |
[01/07 18:08:40     66s] (I)      |   Demand (H) |      1 |
[01/07 18:08:40     66s] (I)      |   Demand (V) |      1 |
[01/07 18:08:40     66s] (I)      |        #Nets |  11530 |
[01/07 18:08:40     66s] (I)      +--------------+--------+
[01/07 18:08:40     66s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:40     66s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:08:40     66s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:40     66s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:08:40     66s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:08:40     66s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:08:40     66s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:08:40     66s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:40     66s] (I)      =============== Blocked Tracks ===============
[01/07 18:08:40     66s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:40     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:08:40     66s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:40     66s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:08:40     66s] (I)      |     2 |  265111 |   142604 |        53.79% |
[01/07 18:08:40     66s] (I)      |     3 |  201432 |   108831 |        54.03% |
[01/07 18:08:40     66s] (I)      |     4 |  198275 |   121134 |        61.09% |
[01/07 18:08:40     66s] (I)      |     5 |   33495 |    20591 |        61.47% |
[01/07 18:08:40     66s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:40     66s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4.05 MB )
[01/07 18:08:40     66s] (I)      Reset routing kernel
[01/07 18:08:40     66s] (I)      numLocalWires=29139  numGlobalNetBranches=6550  numLocalNetBranches=8042
[01/07 18:08:40     66s] (I)      totalPins=35451  totalGlobalPin=13319 (37.57%)
[01/07 18:08:40     66s] (I)      total 2D Cap : 331132 = (109799 H, 221333 V)
[01/07 18:08:40     66s] (I)      total 2D Demand : 2682 = (0 H, 2682 V)
[01/07 18:08:40     66s] (I)      #blocked GCells = 1806
[01/07 18:08:40     66s] (I)      #regions = 1
[01/07 18:08:40     66s] (I)      
[01/07 18:08:40     66s] (I)      ============  Phase 1a Route ============
[01/07 18:08:40     66s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 38
[01/07 18:08:40     66s] (I)      Usage: 16758 = (8351 H, 8407 V) = (7.61% H, 3.80% V) = (1.729e+05um H, 1.740e+05um V)
[01/07 18:08:40     66s] (I)      
[01/07 18:08:40     66s] (I)      ============  Phase 1b Route ============
[01/07 18:08:40     66s] (I)      Usage: 16768 = (8352 H, 8416 V) = (7.61% H, 3.80% V) = (1.729e+05um H, 1.742e+05um V)
[01/07 18:08:40     66s] (I)      eGR overflow: 1.12% H + 0.00% V
[01/07 18:08:40     66s] 
[01/07 18:08:40     66s] (I)      Updating congestion map
[01/07 18:08:40     66s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 18:08:40     66s] (I)      Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.09 sec, Curr Mem: 4.05 MB )
[01/07 18:08:40     66s] Finished Early Global Route rough congestion estimation: mem = 4196.1M
[01/07 18:08:40     66s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.153, REAL:0.096, MEM:4196.1M, EPOCH TIME: 1736269720.636698
[01/07 18:08:40     66s] earlyGlobalRoute rough estimation gcell size 5 row height
[01/07 18:08:40     66s] OPERPROF: Starting CDPad at level 1, MEM:4196.1M, EPOCH TIME: 1736269720.636976
[01/07 18:08:40     66s] CDPadU 0.506 -> 0.506. R=0.432, N=11506, GS=20.700
[01/07 18:08:40     66s] OPERPROF: Finished CDPad at level 1, CPU:0.098, REAL:0.027, MEM:4201.1M, EPOCH TIME: 1736269720.664421
[01/07 18:08:40     66s] OPERPROF: Starting NP-MAIN at level 1, MEM:4201.1M, EPOCH TIME: 1736269720.665110
[01/07 18:08:40     67s] OPERPROF:   Starting NP-Place at level 2, MEM:4297.1M, EPOCH TIME: 1736269720.696636
[01/07 18:08:40     67s] OPERPROF:   Finished NP-Place at level 2, CPU:0.033, REAL:0.016, MEM:4308.0M, EPOCH TIME: 1736269720.713105
[01/07 18:08:40     67s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.121, REAL:0.060, MEM:4212.0M, EPOCH TIME: 1736269720.725527
[01/07 18:08:40     67s] Global placement CDP skipped at cutLevel 9.
[01/07 18:08:40     67s] Iteration  9: Total net bbox = 2.519e+05 (1.34e+05 1.18e+05)
[01/07 18:08:40     67s]               Est.  stn bbox = 3.347e+05 (1.77e+05 1.58e+05)
[01/07 18:08:40     67s]               cpu = 0:00:03.5 real = 0:00:01.0 mem = 4212.0M
[01/07 18:08:41     69s] nrCritNet: 0.00% ( 0 / 11562 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[01/07 18:08:42     71s] nrCritNet: 0.00% ( 0 / 11562 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[01/07 18:08:42     71s] Iteration 10: Total net bbox = 2.519e+05 (1.34e+05 1.18e+05)
[01/07 18:08:42     71s]               Est.  stn bbox = 3.347e+05 (1.77e+05 1.58e+05)
[01/07 18:08:42     71s]               cpu = 0:00:04.8 real = 0:00:02.0 mem = 4180.0M
[01/07 18:08:42     71s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4180.0M, EPOCH TIME: 1736269722.958217
[01/07 18:08:42     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:42     71s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4180.0M, EPOCH TIME: 1736269722.958937
[01/07 18:08:42     71s] OPERPROF: Starting NP-MAIN at level 1, MEM:4180.0M, EPOCH TIME: 1736269722.959552
[01/07 18:08:43     71s] OPERPROF:   Starting NP-Place at level 2, MEM:4308.0M, EPOCH TIME: 1736269723.000813
[01/07 18:08:43     74s] OPERPROF:   Finished NP-Place at level 2, CPU:2.475, REAL:0.591, MEM:4344.2M, EPOCH TIME: 1736269723.591780
[01/07 18:08:43     74s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.572, REAL:0.643, MEM:4216.2M, EPOCH TIME: 1736269723.602662
[01/07 18:08:43     74s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[01/07 18:08:43     74s] MH packer: No MH instances from GP
[01/07 18:08:43     74s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:08:43     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4216.2M, DRC: 0)
[01/07 18:08:43     74s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4216.2M, EPOCH TIME: 1736269723.603652
[01/07 18:08:43     74s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:43     74s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4216.2M, EPOCH TIME: 1736269723.604790
[01/07 18:08:43     74s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4216.2M, EPOCH TIME: 1736269723.604952
[01/07 18:08:43     74s] Starting Early Global Route rough congestion estimation: mem = 4216.2M
[01/07 18:08:43     74s] (I)      Initializing eGR engine (rough)
[01/07 18:08:43     74s] Set min layer with default ( 2 )
[01/07 18:08:43     74s] Set max layer with parameter ( 5 )
[01/07 18:08:43     74s] (I)      clean place blk overflow:
[01/07 18:08:43     74s] (I)      H : enabled 0.60 0
[01/07 18:08:43     74s] (I)      V : enabled 0.60 0
[01/07 18:08:43     74s] (I)      Initializing eGR engine (rough)
[01/07 18:08:43     74s] Set min layer with default ( 2 )
[01/07 18:08:43     74s] Set max layer with parameter ( 5 )
[01/07 18:08:43     74s] (I)      clean place blk overflow:
[01/07 18:08:43     74s] (I)      H : enabled 0.60 0
[01/07 18:08:43     74s] (I)      V : enabled 0.60 0
[01/07 18:08:43     74s] (I)      Started Early Global Route kernel ( Curr Mem: 4.05 MB )
[01/07 18:08:43     74s] (I)      Running eGR Rough flow
[01/07 18:08:43     74s] (I)      # wire layers (front) : 6
[01/07 18:08:43     74s] (I)      # wire layers (back)  : 0
[01/07 18:08:43     74s] (I)      min wire layer : 1
[01/07 18:08:43     74s] (I)      max wire layer : 5
[01/07 18:08:43     74s] (I)      # cut layers (front) : 5
[01/07 18:08:43     74s] (I)      # cut layers (back)  : 0
[01/07 18:08:43     74s] (I)      min cut layer : 1
[01/07 18:08:43     74s] (I)      max cut layer : 4
[01/07 18:08:43     74s] (I)      ================================ Layers ================================
[01/07 18:08:43     74s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:43     74s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:08:43     74s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:43     74s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:08:43     74s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:08:43     74s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:43     74s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:08:43     74s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:43     74s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:08:43     74s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:43     74s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:08:43     74s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:43     74s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:08:43     74s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:08:43     74s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:43     74s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:08:43     74s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:08:43     74s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:43     74s] (I)      Started Import and model ( Curr Mem: 4.05 MB )
[01/07 18:08:43     74s] (I)      == Non-default Options ==
[01/07 18:08:43     74s] (I)      Print mode                                         : 2
[01/07 18:08:43     74s] (I)      Stop if highly congested                           : false
[01/07 18:08:43     74s] (I)      Local connection modeling                          : true
[01/07 18:08:43     74s] (I)      Maximum routing layer                              : 5
[01/07 18:08:43     74s] (I)      Top routing layer                                  : 5
[01/07 18:08:43     74s] (I)      Assign partition pins                              : false
[01/07 18:08:43     74s] (I)      Support large GCell                                : true
[01/07 18:08:43     74s] (I)      Number of threads                                  : 8
[01/07 18:08:43     74s] (I)      Number of rows per GCell                           : 3
[01/07 18:08:43     74s] (I)      Max num rows per GCell                             : 32
[01/07 18:08:43     74s] (I)      Route tie net to shape                             : auto
[01/07 18:08:43     74s] (I)      Method to set GCell size                           : row
[01/07 18:08:43     74s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:08:43     74s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:08:43     74s] (I)      ============== Pin Summary ==============
[01/07 18:08:43     74s] (I)      +-------+--------+---------+------------+
[01/07 18:08:43     74s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:08:43     74s] (I)      +-------+--------+---------+------------+
[01/07 18:08:43     74s] (I)      |     1 |  35140 |   99.05 |        Pin |
[01/07 18:08:43     74s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:08:43     74s] (I)      |     3 |    304 |    0.86 | Pin access |
[01/07 18:08:43     74s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:08:43     74s] (I)      |     5 |     32 |    0.09 |      Other |
[01/07 18:08:43     74s] (I)      +-------+--------+---------+------------+
[01/07 18:08:43     74s] (I)      Custom ignore net properties:
[01/07 18:08:43     74s] (I)      1 : NotLegal
[01/07 18:08:43     74s] (I)      Default ignore net properties:
[01/07 18:08:43     74s] (I)      1 : Special
[01/07 18:08:43     74s] (I)      2 : Analog
[01/07 18:08:43     74s] (I)      3 : Fixed
[01/07 18:08:43     74s] (I)      4 : Skipped
[01/07 18:08:43     74s] (I)      5 : MixedSignal
[01/07 18:08:43     74s] (I)      Prerouted net properties:
[01/07 18:08:43     74s] (I)      1 : NotLegal
[01/07 18:08:43     74s] (I)      2 : Special
[01/07 18:08:43     74s] (I)      3 : Analog
[01/07 18:08:43     74s] (I)      4 : Fixed
[01/07 18:08:43     74s] (I)      5 : Skipped
[01/07 18:08:43     74s] (I)      6 : MixedSignal
[01/07 18:08:43     74s] (I)      Early global route reroute all routable nets
[01/07 18:08:43     74s] (I)      Use row-based GCell size
[01/07 18:08:43     74s] (I)      Use row-based GCell align
[01/07 18:08:43     74s] (I)      layer 0 area = 83000
[01/07 18:08:43     74s] (I)      layer 1 area = 67600
[01/07 18:08:43     74s] (I)      layer 2 area = 240000
[01/07 18:08:43     74s] (I)      layer 3 area = 240000
[01/07 18:08:43     74s] (I)      layer 4 area = 4000000
[01/07 18:08:43     74s] (I)      GCell unit size   : 4140
[01/07 18:08:43     74s] (I)      GCell multiplier  : 3
[01/07 18:08:43     74s] (I)      GCell row height  : 4140
[01/07 18:08:43     74s] (I)      Actual row height : 4140
[01/07 18:08:43     74s] (I)      GCell align ref   : 479320 479320
[01/07 18:08:43     74s] (I)      Track table information for default rule: 
[01/07 18:08:43     74s] (I)      met1 has single uniform track structure
[01/07 18:08:43     74s] (I)      met2 has single uniform track structure
[01/07 18:08:43     74s] (I)      met3 has single uniform track structure
[01/07 18:08:43     74s] (I)      met4 has single uniform track structure
[01/07 18:08:43     74s] (I)      met5 has single uniform track structure
[01/07 18:08:43     74s] (I)      ============== Default via ===============
[01/07 18:08:43     74s] (I)      +---+------------------+-----------------+
[01/07 18:08:43     74s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:08:43     74s] (I)      +---+------------------+-----------------+
[01/07 18:08:43     74s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:08:43     74s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:08:43     74s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:08:43     74s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:08:43     74s] (I)      +---+------------------+-----------------+
[01/07 18:08:43     74s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:08:43     74s] (I)      Read 6281 PG shapes
[01/07 18:08:43     74s] (I)      Read 0 clock shapes
[01/07 18:08:43     74s] (I)      Read 0 other shapes
[01/07 18:08:43     74s] (I)      #Routing Blockages  : 0
[01/07 18:08:43     74s] (I)      #Instance Blockages : 45786
[01/07 18:08:43     74s] (I)      #PG Blockages       : 6281
[01/07 18:08:43     74s] (I)      #Halo Blockages     : 0
[01/07 18:08:43     74s] (I)      #Boundary Blockages : 0
[01/07 18:08:43     74s] (I)      #Clock Blockages    : 0
[01/07 18:08:43     74s] (I)      #Other Blockages    : 0
[01/07 18:08:43     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:08:43     74s] (I)      #prerouted nets         : 0
[01/07 18:08:43     74s] (I)      #prerouted special nets : 0
[01/07 18:08:43     74s] (I)      #prerouted wires        : 0
[01/07 18:08:43     74s] (I)      Read 11562 nets ( ignored 0 )
[01/07 18:08:43     74s] (I)        Front-side 11562 ( ignored 0 )
[01/07 18:08:43     74s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:08:43     74s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:08:43     74s] (I)      Reading macro buffers
[01/07 18:08:43     74s] (I)      Number of macro buffers: 0
[01/07 18:08:43     74s] (I)      early_global_route_priority property id does not exist.
[01/07 18:08:43     74s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:08:43     74s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:08:43     74s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:08:43     74s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:08:43     74s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:08:43     74s] (I)      Number of ignored nets                =      0
[01/07 18:08:43     74s] (I)      Number of connected nets              =      0
[01/07 18:08:43     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:08:43     74s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:08:43     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:08:43     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:08:43     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:08:43     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:08:43     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:08:43     74s] (I)      There are 2 clock nets ( 0 with NDR ).
[01/07 18:08:43     74s] (I)      Ndr track 0 does not exist
[01/07 18:08:43     74s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:08:43     74s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:08:43     74s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:08:43     74s] (I)      Site width          :   460  (dbu)
[01/07 18:08:43     74s] (I)      Row height          :  4140  (dbu)
[01/07 18:08:43     74s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:08:43     74s] (I)      GCell width         : 12420  (dbu)
[01/07 18:08:43     74s] (I)      GCell height        : 12420  (dbu)
[01/07 18:08:43     74s] (I)      Grid                :   128   129     5
[01/07 18:08:43     74s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:08:43     74s] (I)      Vertical capacity   :     0 12420     0 12420     0
[01/07 18:08:43     74s] (I)      Horizontal capacity :     0     0 12420     0 12420
[01/07 18:08:43     74s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:08:43     74s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:08:43     74s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:08:43     74s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:08:43     74s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:08:43     74s] (I)      Num tracks per GCell: 44.36 27.00 20.36 20.20  3.39
[01/07 18:08:43     74s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:08:43     74s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:08:43     74s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:08:43     74s] (I)      --------------------------------------------------------
[01/07 18:08:43     74s] 
[01/07 18:08:43     74s] (I)      ============ Routing rule table ============
[01/07 18:08:43     74s] (I)      Rule id: 0  Nets: 11530
[01/07 18:08:43     74s] (I)      ========================================
[01/07 18:08:43     74s] (I)      
[01/07 18:08:43     74s] (I)      ======== NDR :  =========
[01/07 18:08:43     74s] (I)      +--------------+--------+
[01/07 18:08:43     74s] (I)      |           ID |      0 |
[01/07 18:08:43     74s] (I)      |         Name |        |
[01/07 18:08:43     74s] (I)      |      Default |    yes |
[01/07 18:08:43     74s] (I)      |  Clk Special |     no |
[01/07 18:08:43     74s] (I)      | Hard spacing |     no |
[01/07 18:08:43     74s] (I)      |    NDR track | (none) |
[01/07 18:08:43     74s] (I)      |      NDR via | (none) |
[01/07 18:08:43     74s] (I)      |  Extra space |      0 |
[01/07 18:08:43     74s] (I)      |      Shields |      0 |
[01/07 18:08:43     74s] (I)      |   Demand (H) |      1 |
[01/07 18:08:43     74s] (I)      |   Demand (V) |      1 |
[01/07 18:08:43     74s] (I)      |        #Nets |  11530 |
[01/07 18:08:43     74s] (I)      +--------------+--------+
[01/07 18:08:43     74s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:43     74s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:08:43     74s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:43     74s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:08:43     74s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:08:43     74s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:08:43     74s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:08:43     74s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:43     74s] (I)      =============== Blocked Tracks ===============
[01/07 18:08:43     74s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:43     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:08:43     74s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:43     74s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:08:43     74s] (I)      |     2 |  444147 |   233511 |        52.58% |
[01/07 18:08:43     74s] (I)      |     3 |  334848 |   174348 |        52.07% |
[01/07 18:08:43     74s] (I)      |     4 |  332175 |   198909 |        59.88% |
[01/07 18:08:43     74s] (I)      |     5 |   55680 |    33583 |        60.31% |
[01/07 18:08:43     74s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:43     74s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4.05 MB )
[01/07 18:08:43     74s] (I)      Reset routing kernel
[01/07 18:08:43     74s] (I)      numLocalWires=21530  numGlobalNetBranches=4447  numLocalNetBranches=6332
[01/07 18:08:43     74s] (I)      totalPins=35451  totalGlobalPin=18500 (52.18%)
[01/07 18:08:43     74s] (I)      total 2D Cap : 565025 = (190529 H, 374496 V)
[01/07 18:08:43     74s] (I)      total 2D Demand : 3831 = (0 H, 3831 V)
[01/07 18:08:43     74s] (I)      #blocked GCells = 6209
[01/07 18:08:43     74s] (I)      #regions = 1
[01/07 18:08:43     74s] (I)      
[01/07 18:08:43     74s] (I)      ============  Phase 1a Route ============
[01/07 18:08:43     74s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 30
[01/07 18:08:43     74s] (I)      Usage: 28692 = (14518 H, 14174 V) = (7.62% H, 3.78% V) = (1.803e+05um H, 1.760e+05um V)
[01/07 18:08:43     74s] (I)      
[01/07 18:08:43     74s] (I)      ============  Phase 1b Route ============
[01/07 18:08:43     74s] (I)      Usage: 28709 = (14519 H, 14190 V) = (7.62% H, 3.79% V) = (1.803e+05um H, 1.762e+05um V)
[01/07 18:08:43     74s] (I)      eGR overflow: 1.14% H + 0.00% V
[01/07 18:08:43     74s] 
[01/07 18:08:43     74s] (I)      Updating congestion map
[01/07 18:08:43     74s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 18:08:43     74s] (I)      Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.10 sec, Curr Mem: 4.05 MB )
[01/07 18:08:43     74s] Finished Early Global Route rough congestion estimation: mem = 4206.8M
[01/07 18:08:43     74s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.189, REAL:0.113, MEM:4206.8M, EPOCH TIME: 1736269723.718228
[01/07 18:08:43     74s] earlyGlobalRoute rough estimation gcell size 3 row height
[01/07 18:08:43     74s] OPERPROF: Starting CDPad at level 1, MEM:4206.8M, EPOCH TIME: 1736269723.718545
[01/07 18:08:43     74s] CDPadU 0.506 -> 0.515. R=0.432, N=11506, GS=12.420
[01/07 18:08:43     74s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.030, MEM:4206.8M, EPOCH TIME: 1736269723.748517
[01/07 18:08:43     74s] OPERPROF: Starting NP-MAIN at level 1, MEM:4206.8M, EPOCH TIME: 1736269723.749208
[01/07 18:08:43     74s] OPERPROF:   Starting NP-Place at level 2, MEM:4304.5M, EPOCH TIME: 1736269723.792130
[01/07 18:08:43     74s] AB param 18.8% (2160/11506).
[01/07 18:08:43     74s] OPERPROF:   Finished NP-Place at level 2, CPU:0.037, REAL:0.018, MEM:4308.7M, EPOCH TIME: 1736269723.810487
[01/07 18:08:43     74s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.147, REAL:0.074, MEM:4212.7M, EPOCH TIME: 1736269723.823644
[01/07 18:08:43     74s] Global placement CDP is working on the selected area.
[01/07 18:08:43     74s] OPERPROF: Starting NP-MAIN at level 1, MEM:4212.7M, EPOCH TIME: 1736269723.824563
[01/07 18:08:43     74s] OPERPROF:   Starting NP-Place at level 2, MEM:4308.7M, EPOCH TIME: 1736269723.863482
[01/07 18:08:44     75s] OPERPROF:   Finished NP-Place at level 2, CPU:0.860, REAL:0.280, MEM:4340.7M, EPOCH TIME: 1736269724.143584
[01/07 18:08:44     75s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.954, REAL:0.328, MEM:4212.7M, EPOCH TIME: 1736269724.152663
[01/07 18:08:44     75s] Iteration 11: Total net bbox = 2.606e+05 (1.39e+05 1.22e+05)
[01/07 18:08:44     75s]               Est.  stn bbox = 3.433e+05 (1.83e+05 1.61e+05)
[01/07 18:08:44     75s]               cpu = 0:00:04.0 real = 0:00:02.0 mem = 4212.7M
[01/07 18:08:45     78s] nrCritNet: 0.00% ( 0 / 11562 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[01/07 18:08:46     80s] nrCritNet: 0.00% ( 0 / 11562 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[01/07 18:08:46     80s] Iteration 12: Total net bbox = 2.606e+05 (1.39e+05 1.22e+05)
[01/07 18:08:46     80s]               Est.  stn bbox = 3.433e+05 (1.83e+05 1.61e+05)
[01/07 18:08:46     80s]               cpu = 0:00:04.9 real = 0:00:02.0 mem = 4180.7M
[01/07 18:08:46     80s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4180.7M, EPOCH TIME: 1736269726.370228
[01/07 18:08:46     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:46     80s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4180.7M, EPOCH TIME: 1736269726.370985
[01/07 18:08:46     80s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[01/07 18:08:46     80s] MH packer: No MH instances from GP
[01/07 18:08:46     80s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:08:46     80s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4180.7M, DRC: 0)
[01/07 18:08:46     80s] OPERPROF: Starting NP-MAIN at level 1, MEM:4180.7M, EPOCH TIME: 1736269726.371571
[01/07 18:08:46     80s] OPERPROF:   Starting NP-Place at level 2, MEM:4308.7M, EPOCH TIME: 1736269726.415335
[01/07 18:08:47     86s] GP RA stats: MHOnly 0 nrInst 11506 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/07 18:08:48     88s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:4568.7M, EPOCH TIME: 1736269728.067428
[01/07 18:08:48     88s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1736269728.067569
[01/07 18:08:48     88s] OPERPROF:   Finished NP-Place at level 2, CPU:7.872, REAL:1.654, MEM:4344.7M, EPOCH TIME: 1736269728.069086
[01/07 18:08:48     88s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.970, REAL:1.708, MEM:4216.7M, EPOCH TIME: 1736269728.080006
[01/07 18:08:48     88s] Iteration 13: Total net bbox = 2.852e+05 (1.53e+05 1.32e+05)
[01/07 18:08:48     88s]               Est.  stn bbox = 3.679e+05 (1.97e+05 1.71e+05)
[01/07 18:08:48     88s]               cpu = 0:00:08.0 real = 0:00:02.0 mem = 4216.7M
[01/07 18:08:48     88s] [adp] clock
[01/07 18:08:48     88s] [adp] weight, nr nets, wire length
[01/07 18:08:48     88s] [adp]      0        2  1477.106000
[01/07 18:08:48     88s] [adp] data
[01/07 18:08:48     88s] [adp] weight, nr nets, wire length
[01/07 18:08:48     88s] [adp]      0    11560  283764.901000
[01/07 18:08:48     88s] [adp] 0.000000|0.000000|0.000000
[01/07 18:08:48     88s] Iteration 14: Total net bbox = 2.852e+05 (1.53e+05 1.32e+05)
[01/07 18:08:48     88s]               Est.  stn bbox = 3.679e+05 (1.97e+05 1.71e+05)
[01/07 18:08:48     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4216.7M
[01/07 18:08:48     88s] *** cost = 2.852e+05 (1.53e+05 1.32e+05) (cpu for global=0:00:41.4) real=0:00:15.0***
[01/07 18:08:48     88s] Placement multithread real runtime: 0:00:15.0 with 8 threads.
[01/07 18:08:48     88s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[01/07 18:08:48     88s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4216.7M, EPOCH TIME: 1736269728.120115
[01/07 18:08:48     88s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4216.7M, EPOCH TIME: 1736269728.120176
[01/07 18:08:48     88s] Saved padding area to DB
[01/07 18:08:48     88s] Cell fpga_top LLGs are deleted
[01/07 18:08:48     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:48     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:48     88s] # Resetting pin-track-align track data.
[01/07 18:08:48     88s] Solver runtime cpu: 0:00:23.2 real: 0:00:05.5
[01/07 18:08:48     88s] Core Placement runtime cpu: 0:00:24.8 real: 0:00:09.0
[01/07 18:08:48     88s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4216.7M, EPOCH TIME: 1736269728.125603
[01/07 18:08:48     88s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4216.7M, EPOCH TIME: 1736269728.125681
[01/07 18:08:48     88s] Processing tracks to init pin-track alignment.
[01/07 18:08:48     88s] z: 2, totalTracks: 1
[01/07 18:08:48     88s] z: 4, totalTracks: 1
[01/07 18:08:48     88s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:08:48     88s] Cell fpga_top LLGs are deleted
[01/07 18:08:48     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:48     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:48     88s] # Building fpga_top llgBox search-tree.
[01/07 18:08:48     88s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4216.7M, EPOCH TIME: 1736269728.129709
[01/07 18:08:48     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:48     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:48     88s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4216.7M, EPOCH TIME: 1736269728.129962
[01/07 18:08:48     88s] Max number of tech site patterns supported in site array is 256.
[01/07 18:08:48     88s] Core basic site is CoreSite
[01/07 18:08:48     88s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:08:48     88s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:08:48     88s] Fast DP-INIT is on for default
[01/07 18:08:48     88s] Keep-away cache is enable on metals: 1-5
[01/07 18:08:48     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:08:48     88s] Atter site array init, number of instance map data is 0.
[01/07 18:08:48     88s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.012, REAL:0.008, MEM:4216.7M, EPOCH TIME: 1736269728.137538
[01/07 18:08:48     88s] 
[01/07 18:08:48     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:48     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:48     88s] OPERPROF:       Starting CMU at level 4, MEM:4216.7M, EPOCH TIME: 1736269728.138669
[01/07 18:08:48     88s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.001, MEM:4216.7M, EPOCH TIME: 1736269728.139658
[01/07 18:08:48     88s] 
[01/07 18:08:48     88s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:08:48     88s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.011, MEM:4216.7M, EPOCH TIME: 1736269728.140415
[01/07 18:08:48     88s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4216.7M, EPOCH TIME: 1736269728.140458
[01/07 18:08:48     88s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.008, MEM:4216.7M, EPOCH TIME: 1736269728.148083
[01/07 18:08:48     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4216.7MB).
[01/07 18:08:48     88s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.025, MEM:4216.7M, EPOCH TIME: 1736269728.150954
[01/07 18:08:48     88s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.026, REAL:0.025, MEM:4216.7M, EPOCH TIME: 1736269728.151000
[01/07 18:08:48     88s] TDRefine: refinePlace mode is spiral
[01/07 18:08:48     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.1
[01/07 18:08:48     88s] OPERPROF: Starting Refine-Place at level 1, MEM:4216.7M, EPOCH TIME: 1736269728.151118
[01/07 18:08:48     88s] *** Starting refinePlace (0:01:29 mem=4216.7M) ***
[01/07 18:08:48     88s] Total net bbox length = 2.852e+05 (1.529e+05 1.323e+05) (ext = 5.340e+04)
[01/07 18:08:48     88s] 
[01/07 18:08:48     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:48     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:48     88s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:08:48     88s] Set min layer with default ( 2 )
[01/07 18:08:48     88s] Set max layer with parameter ( 5 )
[01/07 18:08:48     88s] Set min layer with default ( 2 )
[01/07 18:08:48     88s] Set max layer with parameter ( 5 )
[01/07 18:08:48     88s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4216.7M, EPOCH TIME: 1736269728.162259
[01/07 18:08:48     88s] Starting refinePlace ...
[01/07 18:08:48     88s] Set min layer with default ( 2 )
[01/07 18:08:48     88s] Set max layer with parameter ( 5 )
[01/07 18:08:48     88s] Set min layer with default ( 2 )
[01/07 18:08:48     88s] Set max layer with parameter ( 5 )
[01/07 18:08:48     88s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:08:48     88s] DDP markSite nrRow 153 nrJob 153
[01/07 18:08:48     88s] ** Cut row section cpu time 0:00:00.0.
[01/07 18:08:48     88s]  ** Cut row section real time 0:00:00.0.
[01/07 18:08:48     88s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 18:08:48     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4184.7MB) @(0:01:29 - 0:01:29).
[01/07 18:08:48     89s] Move report: preRPlace moves 11506 insts, mean move: 0.62 um, max move: 4.97 um 
[01/07 18:08:48     89s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_): (910.39, 530.81) --> (913.56, 529.00)
[01/07 18:08:48     89s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[01/07 18:08:48     89s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4184.7M, EPOCH TIME: 1736269728.236169
[01/07 18:08:48     89s] Tweakage: fix icg 1, fix clk 0.
[01/07 18:08:48     89s] Tweakage: density cost 0, scale 0.4.
[01/07 18:08:48     89s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:08:48     89s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4318.0M, EPOCH TIME: 1736269728.248252
[01/07 18:08:48     89s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4318.0M, EPOCH TIME: 1736269728.252198
[01/07 18:08:48     89s] Tweakage swap 1107 pairs.
[01/07 18:08:48     89s] Tweakage perm 555 insts, flip 5071 insts.
[01/07 18:08:48     89s] Tweakage perm 219 insts, flip 371 insts.
[01/07 18:08:48     89s] Tweakage swap 309 pairs.
[01/07 18:08:48     89s] Tweakage perm 125 insts, flip 235 insts.
[01/07 18:08:48     89s] Tweakage perm 9 insts, flip 13 insts.
[01/07 18:08:48     89s] Tweakage swap 442 pairs.
[01/07 18:08:48     89s] Tweakage swap 66 pairs.
[01/07 18:08:49     90s] Tweakage perm 281 insts, flip 1111 insts.
[01/07 18:08:49     90s] Tweakage perm 31 insts, flip 65 insts.
[01/07 18:08:49     90s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.100, REAL:0.967, MEM:4318.0M, EPOCH TIME: 1736269729.218809
[01/07 18:08:49     90s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.105, REAL:0.972, MEM:4318.0M, EPOCH TIME: 1736269729.219889
[01/07 18:08:49     90s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.123, REAL:0.987, MEM:4222.0M, EPOCH TIME: 1736269729.223122
[01/07 18:08:49     90s] Move report: Congestion aware Tweak moves 3312 insts, mean move: 6.37 um, max move: 49.68 um 
[01/07 18:08:49     90s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/INVX1_60_): (662.86, 578.68) --> (691.84, 599.38)
[01/07 18:08:49     90s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.1, real=0:00:01.0, mem=4222.0mb) @(0:01:29 - 0:01:30).
[01/07 18:08:49     90s] 
[01/07 18:08:49     90s]  === Spiral for Logical I: (movable: 11506) ===
[01/07 18:08:49     90s] 
[01/07 18:08:49     90s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:08:49     90s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7f4290ac6380.
[01/07 18:08:49     90s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 2 thread pools are available.
[01/07 18:08:49     90s] 
[01/07 18:08:49     90s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:08:49     90s] 
[01/07 18:08:49     90s]  Info: 0 filler has been deleted!
[01/07 18:08:49     90s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:08:49     90s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:08:49     90s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:08:49     90s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=4318.0MB) @(0:01:30 - 0:01:31).
[01/07 18:08:49     90s] Move report: Detail placement moves 11506 insts, mean move: 2.33 um, max move: 50.16 um 
[01/07 18:08:49     90s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/INVX1_60_): (662.72, 578.34) --> (691.84, 599.38)
[01/07 18:08:49     90s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4318.0MB
[01/07 18:08:49     90s] Statistics of distance of Instance movement in refine placement:
[01/07 18:08:49     90s]   maximum (X+Y) =        50.16 um
[01/07 18:08:49     90s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/INVX1_60_) with max move: (662.715, 578.344) -> (691.84, 599.38)
[01/07 18:08:49     90s]   mean    (X+Y) =         2.33 um
[01/07 18:08:49     90s] Summary Report:
[01/07 18:08:49     90s] Instances move: 11506 (out of 11506 movable)
[01/07 18:08:49     90s] Instances flipped: 0
[01/07 18:08:49     90s] Mean displacement: 2.33 um
[01/07 18:08:49     90s] Max displacement: 50.16 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/INVX1_60_) (662.715, 578.344) -> (691.84, 599.38)
[01/07 18:08:49     90s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/07 18:08:49     90s] 	Violation at original loc: Overlapping with other instance
[01/07 18:08:49     90s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:08:49     90s] Total instances moved : 11506
[01/07 18:08:49     90s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.880, REAL:1.295, MEM:4318.0M, EPOCH TIME: 1736269729.457309
[01/07 18:08:49     90s] Total net bbox length = 2.717e+05 (1.408e+05 1.310e+05) (ext = 5.404e+04)
[01/07 18:08:49     90s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4318.0MB
[01/07 18:08:49     90s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=4318.0MB) @(0:01:29 - 0:01:31).
[01/07 18:08:49     90s] *** Finished refinePlace (0:01:31 mem=4318.0M) ***
[01/07 18:08:49     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.1
[01/07 18:08:49     90s] OPERPROF: Finished Refine-Place at level 1, CPU:1.896, REAL:1.310, MEM:4318.0M, EPOCH TIME: 1736269729.461179
[01/07 18:08:49     90s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4318.0M, EPOCH TIME: 1736269729.461249
[01/07 18:08:49     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11506).
[01/07 18:08:49     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] Cell fpga_top LLGs are deleted
[01/07 18:08:49     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] # Resetting pin-track-align track data.
[01/07 18:08:49     90s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.017, REAL:0.013, MEM:4336.0M, EPOCH TIME: 1736269729.474092
[01/07 18:08:49     90s] *** End of Placement (cpu=0:00:46.1, real=0:00:17.0, mem=4336.0M) ***
[01/07 18:08:49     90s] Processing tracks to init pin-track alignment.
[01/07 18:08:49     90s] z: 2, totalTracks: 1
[01/07 18:08:49     90s] z: 4, totalTracks: 1
[01/07 18:08:49     90s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:08:49     90s] Cell fpga_top LLGs are deleted
[01/07 18:08:49     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] # Building fpga_top llgBox search-tree.
[01/07 18:08:49     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4336.0M, EPOCH TIME: 1736269729.478151
[01/07 18:08:49     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4336.0M, EPOCH TIME: 1736269729.478241
[01/07 18:08:49     90s] Max number of tech site patterns supported in site array is 256.
[01/07 18:08:49     90s] Core basic site is CoreSite
[01/07 18:08:49     90s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:08:49     90s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:08:49     90s] Fast DP-INIT is on for default
[01/07 18:08:49     90s] Keep-away cache is enable on metals: 1-5
[01/07 18:08:49     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:08:49     90s] Atter site array init, number of instance map data is 0.
[01/07 18:08:49     90s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.007, MEM:4336.0M, EPOCH TIME: 1736269729.485661
[01/07 18:08:49     90s] 
[01/07 18:08:49     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:49     90s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:49     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.009, MEM:4336.0M, EPOCH TIME: 1736269729.487181
[01/07 18:08:49     90s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[01/07 18:08:49     90s] Density distribution unevenness ratio = 30.057%
[01/07 18:08:49     90s] Density distribution unevenness ratio (U70) = 0.204%
[01/07 18:08:49     90s] Density distribution unevenness ratio (U80) = 0.000%
[01/07 18:08:49     90s] Density distribution unevenness ratio (U90) = 0.000%
[01/07 18:08:49     90s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4336.0M, EPOCH TIME: 1736269729.491532
[01/07 18:08:49     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] Cell fpga_top LLGs are deleted
[01/07 18:08:49     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:49     90s] # Resetting pin-track-align track data.
[01/07 18:08:49     90s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.006, REAL:0.003, MEM:4336.0M, EPOCH TIME: 1736269729.494948
[01/07 18:08:49     90s] *** Free Virtual Timing Model ...(mem=4336.0M)
[01/07 18:08:49     90s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 18:08:49     90s] Set Using Default Delay Limit as 101.
[01/07 18:08:49     90s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 18:08:49     90s] Set Default Net Delay as 0 ps.
[01/07 18:08:49     90s] Set Default Net Load as 0 pF. 
[01/07 18:08:49     90s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 18:08:49     91s] Effort level <high> specified for reg2reg_tmp.4177499 path_group
[01/07 18:08:49     91s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:08:49     91s] #################################################################################
[01/07 18:08:49     91s] # Design Stage: PreRoute
[01/07 18:08:49     91s] # Design Name: fpga_top
[01/07 18:08:49     91s] # Design Mode: 130nm
[01/07 18:08:49     91s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:08:49     91s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:08:49     91s] # Signoff Settings: SI Off 
[01/07 18:08:49     91s] #################################################################################
[01/07 18:08:50     91s] Calculate delays in BcWc mode...
[01/07 18:08:50     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 4316.5M, InitMEM = 4316.5M)
[01/07 18:08:50     91s] Start delay calculation (fullDC) (8 T). (MEM=2810.25)
[01/07 18:08:50     91s] End AAE Lib Interpolated Model. (MEM=4327.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:08:50     93s] Total number of fetched objects 13594
[01/07 18:08:50     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:08:50     93s] End delay calculation. (MEM=2834.67 CPU=0:00:01.5 REAL=0:00:00.0)
[01/07 18:08:50     93s] End delay calculation (fullDC). (MEM=2834.67 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:08:50     93s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 4757.5M) ***
[01/07 18:08:50     93s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 18:08:51     93s] Set Using Default Delay Limit as 1000.
[01/07 18:08:51     93s] Set Default Net Delay as 1000 ps.
[01/07 18:08:51     93s] Set Default Net Load as 0.5 pF. 
[01/07 18:08:51     93s] Info: Disable timing driven in postCTS congRepair.
[01/07 18:08:51     93s] 
[01/07 18:08:51     93s] Starting congRepair ...
[01/07 18:08:51     93s] User Input Parameters:
[01/07 18:08:51     93s] - Congestion Driven    : On
[01/07 18:08:51     93s] - Timing Driven        : Off
[01/07 18:08:51     93s] - Area-Violation Based : On
[01/07 18:08:51     93s] - Start Rollback Level : -5
[01/07 18:08:51     93s] - Legalized            : On
[01/07 18:08:51     93s] - Window Based         : Off
[01/07 18:08:51     93s] - eDen incr mode       : Off
[01/07 18:08:51     93s] - Small incr mode      : Off
[01/07 18:08:51     93s] 
[01/07 18:08:51     93s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4748.0M, EPOCH TIME: 1736269731.012690
[01/07 18:08:51     93s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4748.0M, EPOCH TIME: 1736269731.012754
[01/07 18:08:51     93s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4748.0M, EPOCH TIME: 1736269731.013875
[01/07 18:08:51     93s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:4748.0M, EPOCH TIME: 1736269731.018676
[01/07 18:08:51     93s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4748.0M, EPOCH TIME: 1736269731.018736
[01/07 18:08:51     93s] Starting Early Global Route congestion estimation: mem = 4748.0M
[01/07 18:08:51     93s] (I)      Initializing eGR engine (regular)
[01/07 18:08:51     93s] Set min layer with default ( 2 )
[01/07 18:08:51     93s] Set max layer with parameter ( 5 )
[01/07 18:08:51     93s] (I)      clean place blk overflow:
[01/07 18:08:51     93s] (I)      H : enabled 1.00 0
[01/07 18:08:51     93s] (I)      V : enabled 1.00 0
[01/07 18:08:51     93s] (I)      Initializing eGR engine (regular)
[01/07 18:08:51     93s] Set min layer with default ( 2 )
[01/07 18:08:51     93s] Set max layer with parameter ( 5 )
[01/07 18:08:51     93s] (I)      clean place blk overflow:
[01/07 18:08:51     93s] (I)      H : enabled 1.00 0
[01/07 18:08:51     93s] (I)      V : enabled 1.00 0
[01/07 18:08:51     93s] (I)      Started Early Global Route kernel ( Curr Mem: 4.03 MB )
[01/07 18:08:51     93s] (I)      Running eGR Regular flow
[01/07 18:08:51     93s] (I)      # wire layers (front) : 6
[01/07 18:08:51     93s] (I)      # wire layers (back)  : 0
[01/07 18:08:51     93s] (I)      min wire layer : 1
[01/07 18:08:51     93s] (I)      max wire layer : 5
[01/07 18:08:51     93s] (I)      # cut layers (front) : 5
[01/07 18:08:51     93s] (I)      # cut layers (back)  : 0
[01/07 18:08:51     93s] (I)      min cut layer : 1
[01/07 18:08:51     93s] (I)      max cut layer : 4
[01/07 18:08:51     93s] (I)      ================================ Layers ================================
[01/07 18:08:51     93s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:51     93s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:08:51     93s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:51     93s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:08:51     93s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:08:51     93s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:51     93s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:08:51     93s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:51     93s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:08:51     93s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:51     93s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:08:51     93s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:51     93s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:08:51     93s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:08:51     93s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:51     93s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:08:51     93s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:08:51     93s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:51     93s] (I)      Started Import and model ( Curr Mem: 4.03 MB )
[01/07 18:08:51     93s] (I)      == Non-default Options ==
[01/07 18:08:51     93s] (I)      Maximum routing layer                              : 5
[01/07 18:08:51     93s] (I)      Top routing layer                                  : 5
[01/07 18:08:51     93s] (I)      Number of threads                                  : 8
[01/07 18:08:51     93s] (I)      Route tie net to shape                             : auto
[01/07 18:08:51     93s] (I)      Use non-blocking free Dbs wires                    : false
[01/07 18:08:51     93s] (I)      Method to set GCell size                           : row
[01/07 18:08:51     93s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:08:51     93s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:08:51     93s] (I)      ============== Pin Summary ==============
[01/07 18:08:51     93s] (I)      +-------+--------+---------+------------+
[01/07 18:08:51     93s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:08:51     93s] (I)      +-------+--------+---------+------------+
[01/07 18:08:51     93s] (I)      |     1 |  36658 |   99.07 |        Pin |
[01/07 18:08:51     93s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:08:51     93s] (I)      |     3 |    304 |    0.82 | Pin access |
[01/07 18:08:51     93s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:08:51     93s] (I)      |     5 |     39 |    0.11 |      Other |
[01/07 18:08:51     93s] (I)      +-------+--------+---------+------------+
[01/07 18:08:51     93s] (I)      Custom ignore net properties:
[01/07 18:08:51     93s] (I)      1 : NotLegal
[01/07 18:08:51     93s] (I)      Default ignore net properties:
[01/07 18:08:51     93s] (I)      1 : Special
[01/07 18:08:51     93s] (I)      2 : Analog
[01/07 18:08:51     93s] (I)      3 : Fixed
[01/07 18:08:51     93s] (I)      4 : Skipped
[01/07 18:08:51     93s] (I)      5 : MixedSignal
[01/07 18:08:51     93s] (I)      Prerouted net properties:
[01/07 18:08:51     93s] (I)      1 : NotLegal
[01/07 18:08:51     93s] (I)      2 : Special
[01/07 18:08:51     93s] (I)      3 : Analog
[01/07 18:08:51     93s] (I)      4 : Fixed
[01/07 18:08:51     93s] (I)      5 : Skipped
[01/07 18:08:51     93s] (I)      6 : MixedSignal
[01/07 18:08:51     93s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:08:51     93s] (I)      Use row-based GCell size
[01/07 18:08:51     93s] (I)      Use row-based GCell align
[01/07 18:08:51     93s] (I)      layer 0 area = 83000
[01/07 18:08:51     93s] (I)      layer 1 area = 67600
[01/07 18:08:51     93s] (I)      layer 2 area = 240000
[01/07 18:08:51     93s] (I)      layer 3 area = 240000
[01/07 18:08:51     93s] (I)      layer 4 area = 4000000
[01/07 18:08:51     93s] (I)      GCell unit size   : 4140
[01/07 18:08:51     93s] (I)      GCell multiplier  : 1
[01/07 18:08:51     93s] (I)      GCell row height  : 4140
[01/07 18:08:51     93s] (I)      Actual row height : 4140
[01/07 18:08:51     93s] (I)      GCell align ref   : 479320 479320
[01/07 18:08:51     93s] [NR-eGR] Track table information for default rule: 
[01/07 18:08:51     93s] [NR-eGR] met1 has single uniform track structure
[01/07 18:08:51     93s] [NR-eGR] met2 has single uniform track structure
[01/07 18:08:51     93s] [NR-eGR] met3 has single uniform track structure
[01/07 18:08:51     93s] [NR-eGR] met4 has single uniform track structure
[01/07 18:08:51     93s] [NR-eGR] met5 has single uniform track structure
[01/07 18:08:51     93s] (I)      ============== Default via ===============
[01/07 18:08:51     93s] (I)      +---+------------------+-----------------+
[01/07 18:08:51     93s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:08:51     93s] (I)      +---+------------------+-----------------+
[01/07 18:08:51     93s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:08:51     93s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:08:51     93s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:08:51     93s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:08:51     93s] (I)      +---+------------------+-----------------+
[01/07 18:08:51     93s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:08:51     93s] [NR-eGR] Read 6281 PG shapes
[01/07 18:08:51     93s] [NR-eGR] Read 0 clock shapes
[01/07 18:08:51     93s] [NR-eGR] Read 0 other shapes
[01/07 18:08:51     93s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:08:51     93s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:08:51     93s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:08:51     93s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:08:51     93s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:08:51     93s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:08:51     93s] [NR-eGR] #Other Blockages    : 0
[01/07 18:08:51     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:08:51     93s] [NR-eGR] #prerouted nets         : 0
[01/07 18:08:51     93s] [NR-eGR] #prerouted special nets : 0
[01/07 18:08:51     93s] [NR-eGR] #prerouted wires        : 0
[01/07 18:08:51     93s] [NR-eGR] Read 11562 nets ( ignored 0 )
[01/07 18:08:51     93s] (I)        Front-side 11562 ( ignored 0 )
[01/07 18:08:51     93s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:08:51     93s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:08:51     93s] (I)      Reading macro buffers
[01/07 18:08:51     93s] (I)      Number of macro buffers: 0
[01/07 18:08:51     93s] (I)      early_global_route_priority property id does not exist.
[01/07 18:08:51     93s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:08:51     93s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:08:51     93s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:08:51     93s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:08:51     93s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:08:51     93s] (I)      Number of ignored nets                =      0
[01/07 18:08:51     93s] (I)      Number of connected nets              =      0
[01/07 18:08:51     93s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:08:51     93s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:08:51     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:08:51     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:08:51     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:08:51     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:08:51     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:08:51     93s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/07 18:08:51     93s] (I)      Ndr track 0 does not exist
[01/07 18:08:51     93s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:08:51     93s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:08:51     93s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:08:51     93s] (I)      Site width          :   460  (dbu)
[01/07 18:08:51     93s] (I)      Row height          :  4140  (dbu)
[01/07 18:08:51     93s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:08:51     93s] (I)      GCell width         :  4140  (dbu)
[01/07 18:08:51     93s] (I)      GCell height        :  4140  (dbu)
[01/07 18:08:51     93s] (I)      Grid                :   382   385     5
[01/07 18:08:51     93s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:08:51     93s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:08:51     93s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:08:51     93s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:08:51     93s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:08:51     93s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:08:51     93s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:08:51     93s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:08:51     93s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:08:51     93s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:08:51     93s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:08:51     93s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:08:51     93s] (I)      --------------------------------------------------------
[01/07 18:08:51     93s] 
[01/07 18:08:51     93s] [NR-eGR] ============ Routing rule table ============
[01/07 18:08:51     93s] [NR-eGR] Rule id: 0  Nets: 11530
[01/07 18:08:51     93s] [NR-eGR] ========================================
[01/07 18:08:51     93s] [NR-eGR] 
[01/07 18:08:51     93s] (I)      ======== NDR :  =========
[01/07 18:08:51     93s] (I)      +--------------+--------+
[01/07 18:08:51     93s] (I)      |           ID |      0 |
[01/07 18:08:51     93s] (I)      |         Name |        |
[01/07 18:08:51     93s] (I)      |      Default |    yes |
[01/07 18:08:51     93s] (I)      |  Clk Special |     no |
[01/07 18:08:51     93s] (I)      | Hard spacing |     no |
[01/07 18:08:51     93s] (I)      |    NDR track | (none) |
[01/07 18:08:51     93s] (I)      |      NDR via | (none) |
[01/07 18:08:51     93s] (I)      |  Extra space |      0 |
[01/07 18:08:51     93s] (I)      |      Shields |      0 |
[01/07 18:08:51     93s] (I)      |   Demand (H) |      1 |
[01/07 18:08:51     93s] (I)      |   Demand (V) |      1 |
[01/07 18:08:51     93s] (I)      |        #Nets |  11530 |
[01/07 18:08:51     93s] (I)      +--------------+--------+
[01/07 18:08:51     93s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:51     93s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:08:51     93s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:51     93s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:08:51     93s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:08:51     93s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:08:51     93s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:08:51     93s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:51     93s] (I)      =============== Blocked Tracks ===============
[01/07 18:08:51     93s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:51     93s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:08:51     93s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:51     93s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:08:51     93s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:08:51     93s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:08:51     93s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:08:51     93s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:08:51     93s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:51     93s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4.04 MB )
[01/07 18:08:51     93s] (I)      Reset routing kernel
[01/07 18:08:51     93s] (I)      Started Global Routing ( Curr Mem: 4.04 MB )
[01/07 18:08:51     93s] (I)      totalPins=35451  totalGlobalPin=34148 (96.32%)
[01/07 18:08:51     93s] (I)      ================= Net Group Info =================
[01/07 18:08:51     93s] (I)      +----+----------------+--------------+-----------+
[01/07 18:08:51     93s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:08:51     93s] (I)      +----+----------------+--------------+-----------+
[01/07 18:08:51     93s] (I)      |  1 |          11530 |      met2(2) |   met5(5) |
[01/07 18:08:51     93s] (I)      +----+----------------+--------------+-----------+
[01/07 18:08:51     93s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:08:51     93s] (I)      total 2D Demand : 1296 = (0 H, 1296 V)
[01/07 18:08:51     93s] (I)      #blocked GCells = 64770
[01/07 18:08:51     93s] (I)      #regions = 4
[01/07 18:08:51     93s] (I)      Adjusted 0 GCells for pin access
[01/07 18:08:51     93s] [NR-eGR] Layer group 1: route 11530 net(s) in layer range [2, 5]
[01/07 18:08:51     93s] (I)      
[01/07 18:08:51     93s] (I)      ============  Phase 1a Route ============
[01/07 18:08:51     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[01/07 18:08:51     93s] (I)      Usage: 90649 = (44733 H, 45916 V) = (7.69% H, 4.09% V) = (1.852e+05um H, 1.901e+05um V)
[01/07 18:08:51     93s] (I)      
[01/07 18:08:51     93s] (I)      ============  Phase 1b Route ============
[01/07 18:08:51     94s] (I)      Usage: 90771 = (44763 H, 46008 V) = (7.69% H, 4.10% V) = (1.853e+05um H, 1.905e+05um V)
[01/07 18:08:51     94s] (I)      Overflow of layer group 1: 2.79% H + 0.01% V. EstWL: 3.757919e+05um
[01/07 18:08:51     94s] (I)      Congestion metric : 10.20%H 0.03%V, 10.23%HV
[01/07 18:08:51     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:08:51     94s] (I)      
[01/07 18:08:51     94s] (I)      ============  Phase 1c Route ============
[01/07 18:08:51     94s] (I)      Level2 Grid: 77 x 77
[01/07 18:08:51     94s] (I)      Usage: 91157 = (44930 H, 46227 V) = (7.72% H, 4.12% V) = (1.860e+05um H, 1.914e+05um V)
[01/07 18:08:51     94s] (I)      
[01/07 18:08:51     94s] (I)      ============  Phase 1d Route ============
[01/07 18:08:51     94s] (I)      Usage: 91740 = (44876 H, 46864 V) = (7.71% H, 4.18% V) = (1.858e+05um H, 1.940e+05um V)
[01/07 18:08:51     94s] (I)      
[01/07 18:08:51     94s] (I)      ============  Phase 1e Route ============
[01/07 18:08:51     94s] (I)      Usage: 91740 = (44876 H, 46864 V) = (7.71% H, 4.18% V) = (1.858e+05um H, 1.940e+05um V)
[01/07 18:08:51     94s] [NR-eGR] Early Global Route overflow of layer group 1: 2.45% H + 0.00% V. EstWL: 3.798036e+05um
[01/07 18:08:51     94s] (I)      
[01/07 18:08:51     94s] (I)      ============  Phase 1l Route ============
[01/07 18:08:51     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:08:51     94s] (I)      Layer  2:     691695     49800         1      600246      719946    (45.47%) 
[01/07 18:08:51     94s] (I)      Layer  3:     511966     96521     12626      465485      530049    (46.76%) 
[01/07 18:08:51     94s] (I)      Layer  4:     433320     23934       486      505753      481708    (51.22%) 
[01/07 18:08:51     94s] (I)      Layer  5:      71304      6219       235       92980       72942    (56.04%) 
[01/07 18:08:51     94s] (I)      Total:       1708285    176474     13348     1664464     1804643    (47.98%) 
[01/07 18:08:51     94s] (I)      
[01/07 18:08:51     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:08:51     94s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:08:51     94s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:08:51     94s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[01/07 18:08:51     94s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:08:51     94s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:08:51     94s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:08:51     94s] [NR-eGR]    met3 ( 3)      4193( 5.37%)       646( 0.83%)        19( 0.02%)   ( 6.22%) 
[01/07 18:08:51     94s] [NR-eGR]    met4 ( 4)       282( 0.39%)         3( 0.00%)         0( 0.00%)   ( 0.40%) 
[01/07 18:08:51     94s] [NR-eGR]    met5 ( 5)       232( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[01/07 18:08:51     94s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:08:51     94s] [NR-eGR]        Total      4708( 1.60%)       649( 0.22%)        19( 0.01%)   ( 1.83%) 
[01/07 18:08:51     94s] [NR-eGR] 
[01/07 18:08:51     94s] (I)      Finished Global Routing ( CPU: 1.05 sec, Real: 0.38 sec, Curr Mem: 4.05 MB )
[01/07 18:08:51     94s] (I)      Updating congestion map
[01/07 18:08:51     94s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:08:51     94s] [NR-eGR] Overflow after Early Global Route 4.90% H + 0.01% V
[01/07 18:08:51     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 0.51 sec, Curr Mem: 4.05 MB )
[01/07 18:08:51     94s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 4229.8M
[01/07 18:08:51     94s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.182, REAL:0.513, MEM:4229.8M, EPOCH TIME: 1736269731.532211
[01/07 18:08:51     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:4229.8M, EPOCH TIME: 1736269731.532254
[01/07 18:08:51     94s] [hotspot] +------------+---------------+---------------+
[01/07 18:08:51     94s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:08:51     94s] [hotspot] +------------+---------------+---------------+
[01/07 18:08:51     94s] [hotspot] | normalized |        543.74 |        562.43 |
[01/07 18:08:51     94s] [hotspot] +------------+---------------+---------------+
[01/07 18:08:51     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 543.74, normalized total congestion hotspot area = 562.43 (area is in unit of 4 std-cell row bins)
[01/07 18:08:51     94s] [hotspot] max/total 543.74/562.43, big hotspot (>10) total 546.36
[01/07 18:08:51     94s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot] |  1  |   599.38   566.26  1029.94   996.82 |      542.95   | grid_clb_1__1_/logical_til... |
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot] |  2  |   798.10   500.02   864.34   566.26 |        3.28   | grid_clb_1__1_/logical_til... |
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot] |  3  |   798.10   996.82   864.34  1063.06 |        3.02   |             NA                |
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot] |  4  |   864.34   996.82   930.58  1063.06 |        3.02   | cby_1__1_                     |
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot] |  5  |   533.14   665.62   599.38   731.86 |        2.36   | grid_clb_1__1_/logical_til... |
[01/07 18:08:51     94s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:51     94s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:08:51     94s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default_[hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:08:51     94s] Top 5 hotspots total area: 554.62
[01/07 18:08:51     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.009, MEM:4261.8M, EPOCH TIME: 1736269731.541328
[01/07 18:08:51     94s] 
[01/07 18:08:51     94s] === incrementalPlace Internal Loop 1 ===
[01/07 18:08:51     94s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[01/07 18:08:51     94s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4261.8M, EPOCH TIME: 1736269731.542939
[01/07 18:08:51     94s] Processing tracks to init pin-track alignment.
[01/07 18:08:51     94s] z: 2, totalTracks: 1
[01/07 18:08:51     94s] z: 4, totalTracks: 1
[01/07 18:08:51     94s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:08:51     94s] Cell fpga_top LLGs are deleted
[01/07 18:08:51     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:51     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:51     94s] # Building fpga_top llgBox search-tree.
[01/07 18:08:51     94s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4261.8M, EPOCH TIME: 1736269731.546906
[01/07 18:08:51     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:51     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:51     94s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4261.8M, EPOCH TIME: 1736269731.547004
[01/07 18:08:51     94s] Max number of tech site patterns supported in site array is 256.
[01/07 18:08:51     94s] Core basic site is CoreSite
[01/07 18:08:51     94s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:08:51     94s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:08:51     94s] Fast DP-INIT is on for default
[01/07 18:08:51     94s] Keep-away cache is enable on metals: 1-5
[01/07 18:08:51     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:08:51     94s] Atter site array init, number of instance map data is 0.
[01/07 18:08:51     94s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.015, MEM:4261.8M, EPOCH TIME: 1736269731.561945
[01/07 18:08:51     94s] 
[01/07 18:08:51     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:51     94s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:51     94s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.017, MEM:4261.8M, EPOCH TIME: 1736269731.563560
[01/07 18:08:51     94s] OPERPROF:   Starting post-place ADS at level 2, MEM:4261.8M, EPOCH TIME: 1736269731.563610
[01/07 18:08:51     94s] ADSU 0.405 -> 0.405. site 208080.000 -> 208080.000. GS 33.120
[01/07 18:08:51     94s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.018, REAL:0.017, MEM:4261.8M, EPOCH TIME: 1736269731.581000
[01/07 18:08:51     94s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4261.8M, EPOCH TIME: 1736269731.581204
[01/07 18:08:51     94s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4261.8M, EPOCH TIME: 1736269731.581570
[01/07 18:08:51     94s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4261.8M, EPOCH TIME: 1736269731.581609
[01/07 18:08:51     94s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:4261.8M, EPOCH TIME: 1736269731.583521
[01/07 18:08:51     94s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4261.8M, EPOCH TIME: 1736269731.585827
[01/07 18:08:51     94s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4261.8M, EPOCH TIME: 1736269731.586127
[01/07 18:08:51     94s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4261.8M, EPOCH TIME: 1736269731.586605
[01/07 18:08:51     94s] no activity file in design. spp won't run.
[01/07 18:08:51     94s] [spp] 0
[01/07 18:08:51     94s] [adp] 0:1:1:3
[01/07 18:08:51     94s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:4261.8M, EPOCH TIME: 1736269731.588202
[01/07 18:08:51     94s] SP #FI/SF FL/PI 0/0 11506/0
[01/07 18:08:51     94s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.047, REAL:0.046, MEM:4261.8M, EPOCH TIME: 1736269731.589169
[01/07 18:08:51     94s] PP off. flexM 0
[01/07 18:08:51     94s] OPERPROF: Starting CDPad at level 1, MEM:4261.8M, EPOCH TIME: 1736269731.598032
[01/07 18:08:51     94s] 3DP is on.
[01/07 18:08:51     94s] 3DP OF M2 0.005, M4 0.007. Diff 0, Offset 0
[01/07 18:08:51     94s] 3DP (1, 3) DPT Adjust 1. 0.984, 0.955, delta 0.029. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/07 18:08:51     95s] CDPadU 0.566 -> 0.666. R=0.405, N=11506, GS=4.140
[01/07 18:08:51     95s] OPERPROF: Finished CDPad at level 1, CPU:0.347, REAL:0.067, MEM:4261.8M, EPOCH TIME: 1736269731.665070
[01/07 18:08:51     95s] NP #FI/FS/SF FL/PI: 0/52/0 11506/0
[01/07 18:08:51     95s] no activity file in design. spp won't run.
[01/07 18:08:51     95s] 
[01/07 18:08:51     95s] AB Est...
[01/07 18:08:51     95s] OPERPROF: Starting NP-Place at level 1, MEM:4261.8M, EPOCH TIME: 1736269731.680676
[01/07 18:08:51     95s] OPERPROF: Finished NP-Place at level 1, CPU:0.038, REAL:0.020, MEM:4246.6M, EPOCH TIME: 1736269731.701173
[01/07 18:08:51     95s] Iteration  4: Skipped, with CDP Off
[01/07 18:08:51     95s] 
[01/07 18:08:51     95s] AB Est...
[01/07 18:08:51     95s] OPERPROF: Starting NP-Place at level 1, MEM:4278.6M, EPOCH TIME: 1736269731.708913
[01/07 18:08:51     95s] OPERPROF: Finished NP-Place at level 1, CPU:0.036, REAL:0.014, MEM:4246.6M, EPOCH TIME: 1736269731.723321
[01/07 18:08:51     95s] Iteration  5: Skipped, with CDP Off
[01/07 18:08:51     95s] 
[01/07 18:08:51     95s] AB Est...
[01/07 18:08:51     95s] OPERPROF: Starting NP-Place at level 1, MEM:4278.6M, EPOCH TIME: 1736269731.731165
[01/07 18:08:51     95s] AB param 99.7% (11477/11506).
[01/07 18:08:51     95s] OPERPROF: Finished NP-Place at level 1, CPU:0.040, REAL:0.016, MEM:4246.6M, EPOCH TIME: 1736269731.746705
[01/07 18:08:51     95s] AB WA 1.00. HSB #SP 0
[01/07 18:08:51     95s] AB Full.
[01/07 18:08:51     95s] OPERPROF: Starting NP-Place at level 1, MEM:4374.6M, EPOCH TIME: 1736269731.786440
[01/07 18:08:52     97s] Iteration  6: Total net bbox = 2.506e+05 (1.33e+05 1.17e+05)
[01/07 18:08:52     97s]               Est.  stn bbox = 3.451e+05 (1.84e+05 1.62e+05)
[01/07 18:08:52     97s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 4634.5M
[01/07 18:08:52     97s] OPERPROF: Finished NP-Place at level 1, CPU:1.841, REAL:0.459, MEM:4538.5M, EPOCH TIME: 1736269732.245174
[01/07 18:08:52     97s] 
[01/07 18:08:52     97s] AB Est...
[01/07 18:08:52     97s] no activity file in design. spp won't run.
[01/07 18:08:52     97s] NP #FI/FS/SF FL/PI: 0/52/0 11506/0
[01/07 18:08:52     97s] no activity file in design. spp won't run.
[01/07 18:08:52     97s] OPERPROF: Starting NP-Place at level 1, MEM:4410.5M, EPOCH TIME: 1736269732.269816
[01/07 18:08:52     97s] AB param 99.3% (11428/11506).
[01/07 18:08:52     97s] OPERPROF: Finished NP-Place at level 1, CPU:0.022, REAL:0.012, MEM:4378.5M, EPOCH TIME: 1736269732.282038
[01/07 18:08:52     97s] AB WA 1.00. HSB #SP 0
[01/07 18:08:52     97s] AB Full.
[01/07 18:08:52     97s] OPERPROF: Starting NP-Place at level 1, MEM:4506.5M, EPOCH TIME: 1736269732.315891
[01/07 18:08:52     99s] Iteration  7: Total net bbox = 2.592e+05 (1.39e+05 1.21e+05)
[01/07 18:08:52     99s]               Est.  stn bbox = 3.560e+05 (1.91e+05 1.65e+05)
[01/07 18:08:52     99s]               cpu = 0:00:02.2 real = 0:00:00.0 mem = 4627.5M
[01/07 18:08:52     99s] OPERPROF: Finished NP-Place at level 1, CPU:2.235, REAL:0.525, MEM:4531.5M, EPOCH TIME: 1736269732.840739
[01/07 18:08:52     99s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[01/07 18:08:52     99s] MH packer: No MH instances from GP
[01/07 18:08:52     99s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:08:52     99s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4403.5M, DRC: 0)
[01/07 18:08:52     99s] Legalizing MH Cells... 0 / 0 (level 100) on fpga_top
[01/07 18:08:52     99s] MH packer: No MH instances from GP
[01/07 18:08:52     99s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:08:52     99s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4403.5M, DRC: 0)
[01/07 18:08:52     99s] no activity file in design. spp won't run.
[01/07 18:08:52     99s] NP #FI/FS/SF FL/PI: 0/52/0 11506/0
[01/07 18:08:52     99s] no activity file in design. spp won't run.
[01/07 18:08:52     99s] OPERPROF: Starting NP-Place at level 1, MEM:4499.5M, EPOCH TIME: 1736269732.887193
[01/07 18:08:53    102s] Iteration  8: Total net bbox = 2.683e+05 (1.43e+05 1.25e+05)
[01/07 18:08:53    102s]               Est.  stn bbox = 3.656e+05 (1.96e+05 1.70e+05)
[01/07 18:08:53    102s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 4622.5M
[01/07 18:08:55    109s] Iteration  9: Total net bbox = 2.829e+05 (1.50e+05 1.33e+05)
[01/07 18:08:55    109s]               Est.  stn bbox = 3.802e+05 (2.03e+05 1.77e+05)
[01/07 18:08:55    109s]               cpu = 0:00:06.7 real = 0:00:02.0 mem = 4622.5M
[01/07 18:08:55    109s] GP RA stats: MHOnly 0 nrInst 11506 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/07 18:08:55    112s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4750.5M, EPOCH TIME: 1736269735.823186
[01/07 18:08:55    112s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4750.5M, EPOCH TIME: 1736269735.823360
[01/07 18:08:55    112s] Iteration 10: Total net bbox = 2.904e+05 (1.55e+05 1.35e+05)
[01/07 18:08:55    112s]               Est.  stn bbox = 3.865e+05 (2.07e+05 1.79e+05)
[01/07 18:08:55    112s]               cpu = 0:00:03.6 real = 0:00:00.0 mem = 4654.5M
[01/07 18:08:55    112s] OPERPROF: Finished NP-Place at level 1, CPU:13.113, REAL:2.939, MEM:4526.5M, EPOCH TIME: 1736269735.826551
[01/07 18:08:55    113s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[01/07 18:08:55    113s] MH packer: No MH instances from GP
[01/07 18:08:55    113s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:08:55    113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4398.5M, DRC: 0)
[01/07 18:08:55    113s] Move report: Congestion Driven Placement moves 11506 insts, mean move: 49.99 um, max move: 163.81 um 
[01/07 18:08:55    113s] 	Max move on inst (cbx_1__0_/mux_top_ipin_3/INVX4_0_): (1061.22, 785.68) --> (1058.86, 947.13)
[01/07 18:08:55    113s] no activity file in design. spp won't run.
[01/07 18:08:55    113s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4398.5M, EPOCH TIME: 1736269735.838935
[01/07 18:08:55    113s] Saved padding area to DB
[01/07 18:08:55    113s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4398.5M, EPOCH TIME: 1736269735.839534
[01/07 18:08:55    113s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:4398.5M, EPOCH TIME: 1736269735.840993
[01/07 18:08:55    113s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4398.5M, EPOCH TIME: 1736269735.842994
[01/07 18:08:55    113s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:08:55    113s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4398.5M, EPOCH TIME: 1736269735.845455
[01/07 18:08:55    113s] Cell fpga_top LLGs are deleted
[01/07 18:08:55    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:55    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:55    113s] # Resetting pin-track-align track data.
[01/07 18:08:55    113s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.009, REAL:0.008, MEM:4398.5M, EPOCH TIME: 1736269735.846759
[01/07 18:08:55    113s] 
[01/07 18:08:55    113s] Finished Incremental Placement (cpu=0:00:18.1, real=0:00:04.0, mem=4398.5M)
[01/07 18:08:55    113s] CongRepair sets shifter mode to gplace
[01/07 18:08:55    113s] TDRefine: refinePlace mode is spiral
[01/07 18:08:55    113s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4398.5M, EPOCH TIME: 1736269735.846923
[01/07 18:08:55    113s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4398.5M, EPOCH TIME: 1736269735.846955
[01/07 18:08:55    113s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4398.5M, EPOCH TIME: 1736269735.847004
[01/07 18:08:55    113s] Processing tracks to init pin-track alignment.
[01/07 18:08:55    113s] z: 2, totalTracks: 1
[01/07 18:08:55    113s] z: 4, totalTracks: 1
[01/07 18:08:55    113s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:08:55    113s] Cell fpga_top LLGs are deleted
[01/07 18:08:55    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:55    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:55    113s] # Building fpga_top llgBox search-tree.
[01/07 18:08:55    113s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4398.5M, EPOCH TIME: 1736269735.851554
[01/07 18:08:55    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:55    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:55    113s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4398.5M, EPOCH TIME: 1736269735.851794
[01/07 18:08:55    113s] Max number of tech site patterns supported in site array is 256.
[01/07 18:08:55    113s] Core basic site is CoreSite
[01/07 18:08:55    113s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:08:55    113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:08:55    113s] Fast DP-INIT is on for default
[01/07 18:08:55    113s] Keep-away cache is enable on metals: 1-5
[01/07 18:08:55    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:08:55    113s] Atter site array init, number of instance map data is 0.
[01/07 18:08:55    113s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.007, MEM:4398.5M, EPOCH TIME: 1736269735.859211
[01/07 18:08:55    113s] 
[01/07 18:08:55    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:55    113s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:55    113s] OPERPROF:         Starting CMU at level 5, MEM:4398.5M, EPOCH TIME: 1736269735.860331
[01/07 18:08:55    113s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:4398.5M, EPOCH TIME: 1736269735.861235
[01/07 18:08:55    113s] 
[01/07 18:08:55    113s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:08:55    113s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.011, MEM:4398.5M, EPOCH TIME: 1736269735.862233
[01/07 18:08:55    113s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4398.5M, EPOCH TIME: 1736269735.862276
[01/07 18:08:55    113s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4398.5M, EPOCH TIME: 1736269735.862442
[01/07 18:08:55    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4398.5MB).
[01/07 18:08:55    113s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.025, REAL:0.018, MEM:4398.5M, EPOCH TIME: 1736269735.865167
[01/07 18:08:55    113s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.025, REAL:0.018, MEM:4398.5M, EPOCH TIME: 1736269735.865196
[01/07 18:08:55    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.2
[01/07 18:08:55    113s] OPERPROF:   Starting Refine-Place at level 2, MEM:4398.5M, EPOCH TIME: 1736269735.865272
[01/07 18:08:55    113s] *** Starting refinePlace (0:01:53 mem=4398.5M) ***
[01/07 18:08:55    113s] Total net bbox length = 3.051e+05 (1.644e+05 1.407e+05) (ext = 5.408e+04)
[01/07 18:08:55    113s] 
[01/07 18:08:55    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:55    113s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:55    113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:08:55    113s] Set min layer with default ( 2 )
[01/07 18:08:55    113s] Set max layer with parameter ( 5 )
[01/07 18:08:55    113s] Set min layer with default ( 2 )
[01/07 18:08:55    113s] Set max layer with parameter ( 5 )
[01/07 18:08:55    113s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4398.5M, EPOCH TIME: 1736269735.876292
[01/07 18:08:55    113s] Starting refinePlace ...
[01/07 18:08:55    113s] Set min layer with default ( 2 )
[01/07 18:08:55    113s] Set max layer with parameter ( 5 )
[01/07 18:08:55    113s] Set min layer with default ( 2 )
[01/07 18:08:55    113s] Set max layer with parameter ( 5 )
[01/07 18:08:55    113s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:08:55    113s] DDP markSite nrRow 153 nrJob 153
[01/07 18:08:55    113s] ** Cut row section cpu time 0:00:00.0.
[01/07 18:08:55    113s]  ** Cut row section real time 0:00:00.0.
[01/07 18:08:55    113s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 18:08:55    113s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4366.5MB) @(0:01:53 - 0:01:53).
[01/07 18:08:55    113s] Move report: preRPlace moves 11506 insts, mean move: 0.42 um, max move: 9.08 um 
[01/07 18:08:55    113s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_): (490.25, 570.42) --> (485.30, 574.54)
[01/07 18:08:55    113s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[01/07 18:08:55    113s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4366.5M, EPOCH TIME: 1736269735.949994
[01/07 18:08:55    113s] Tweakage: fix icg 1, fix clk 0.
[01/07 18:08:55    113s] Tweakage: density cost 0, scale 0.4.
[01/07 18:08:55    113s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:08:55    113s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4499.8M, EPOCH TIME: 1736269735.963761
[01/07 18:08:55    113s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4499.8M, EPOCH TIME: 1736269735.967935
[01/07 18:08:56    113s] Tweakage perm 594 insts, flip 5268 insts.
[01/07 18:08:56    113s] Tweakage perm 144 insts, flip 342 insts.
[01/07 18:08:56    113s] Tweakage perm 69 insts, flip 77 insts.
[01/07 18:08:56    113s] Tweakage perm 3 insts, flip 5 insts.
[01/07 18:08:56    113s] Tweakage perm 310 insts, flip 1073 insts.
[01/07 18:08:56    113s] Tweakage perm 42 insts, flip 81 insts.
[01/07 18:08:56    113s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.451, REAL:0.412, MEM:4499.8M, EPOCH TIME: 1736269736.379537
[01/07 18:08:56    113s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.458, REAL:0.418, MEM:4499.8M, EPOCH TIME: 1736269736.381800
[01/07 18:08:56    113s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.476, REAL:0.437, MEM:4403.8M, EPOCH TIME: 1736269736.386673
[01/07 18:08:56    113s] Move report: Congestion aware Tweak moves 1265 insts, mean move: 5.30 um, max move: 49.22 um 
[01/07 18:08:56    113s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (888.72, 1108.60) --> (839.50, 1108.60)
[01/07 18:08:56    113s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=4403.8mb) @(0:01:53 - 0:01:54).
[01/07 18:08:56    113s] 
[01/07 18:08:56    113s]  === Spiral for Logical I: (movable: 11506) ===
[01/07 18:08:56    113s] 
[01/07 18:08:56    113s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:08:56    114s] 
[01/07 18:08:56    114s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:08:56    114s] 
[01/07 18:08:56    114s]  Info: 0 filler has been deleted!
[01/07 18:08:56    114s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:08:56    114s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:08:56    114s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:08:56    114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=4371.8MB) @(0:01:54 - 0:01:54).
[01/07 18:08:56    114s] Move report: Detail placement moves 11506 insts, mean move: 0.98 um, max move: 49.43 um 
[01/07 18:08:56    114s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (888.93, 1108.60) --> (839.50, 1108.60)
[01/07 18:08:56    114s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4371.8MB
[01/07 18:08:56    114s] Statistics of distance of Instance movement in refine placement:
[01/07 18:08:56    114s]   maximum (X+Y) =        49.43 um
[01/07 18:08:56    114s]   inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (888.927, 1108.6) -> (839.5, 1108.6)
[01/07 18:08:56    114s]   mean    (X+Y) =         0.98 um
[01/07 18:08:56    114s] Summary Report:
[01/07 18:08:56    114s] Instances move: 11506 (out of 11506 movable)
[01/07 18:08:56    114s] Instances flipped: 0
[01/07 18:08:56    114s] Mean displacement: 0.98 um
[01/07 18:08:56    114s] Max displacement: 49.43 um (Instance: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (888.927, 1108.6) -> (839.5, 1108.6)
[01/07 18:08:56    114s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[01/07 18:08:56    114s] 	Violation at original loc: Overlapping with other instance
[01/07 18:08:56    114s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:08:56    114s] Total instances moved : 11506
[01/07 18:08:56    114s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.189, REAL:0.717, MEM:4371.8M, EPOCH TIME: 1736269736.592918
[01/07 18:08:56    114s] Total net bbox length = 2.932e+05 (1.538e+05 1.393e+05) (ext = 5.447e+04)
[01/07 18:08:56    114s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4371.8MB
[01/07 18:08:56    114s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=4371.8MB) @(0:01:53 - 0:01:54).
[01/07 18:08:56    114s] *** Finished refinePlace (0:01:54 mem=4371.8M) ***
[01/07 18:08:56    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.2
[01/07 18:08:56    114s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.204, REAL:0.731, MEM:4371.8M, EPOCH TIME: 1736269736.596758
[01/07 18:08:56    114s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4371.8M, EPOCH TIME: 1736269736.596823
[01/07 18:08:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11506).
[01/07 18:08:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:56    114s] Cell fpga_top LLGs are deleted
[01/07 18:08:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:56    114s] # Resetting pin-track-align track data.
[01/07 18:08:56    114s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.018, REAL:0.014, MEM:4391.8M, EPOCH TIME: 1736269736.611222
[01/07 18:08:56    114s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.248, REAL:0.764, MEM:4391.8M, EPOCH TIME: 1736269736.611281
[01/07 18:08:56    114s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4391.8M, EPOCH TIME: 1736269736.612146
[01/07 18:08:56    114s] Starting Early Global Route congestion estimation: mem = 4391.8M
[01/07 18:08:56    114s] (I)      Initializing eGR engine (regular)
[01/07 18:08:56    114s] Set min layer with default ( 2 )
[01/07 18:08:56    114s] Set max layer with parameter ( 5 )
[01/07 18:08:56    114s] (I)      clean place blk overflow:
[01/07 18:08:56    114s] (I)      H : enabled 1.00 0
[01/07 18:08:56    114s] (I)      V : enabled 1.00 0
[01/07 18:08:56    114s] (I)      Initializing eGR engine (regular)
[01/07 18:08:56    114s] Set min layer with default ( 2 )
[01/07 18:08:56    114s] Set max layer with parameter ( 5 )
[01/07 18:08:56    114s] (I)      clean place blk overflow:
[01/07 18:08:56    114s] (I)      H : enabled 1.00 0
[01/07 18:08:56    114s] (I)      V : enabled 1.00 0
[01/07 18:08:56    114s] (I)      Started Early Global Route kernel ( Curr Mem: 4.20 MB )
[01/07 18:08:56    114s] (I)      Running eGR Regular flow
[01/07 18:08:56    114s] (I)      # wire layers (front) : 6
[01/07 18:08:56    114s] (I)      # wire layers (back)  : 0
[01/07 18:08:56    114s] (I)      min wire layer : 1
[01/07 18:08:56    114s] (I)      max wire layer : 5
[01/07 18:08:56    114s] (I)      # cut layers (front) : 5
[01/07 18:08:56    114s] (I)      # cut layers (back)  : 0
[01/07 18:08:56    114s] (I)      min cut layer : 1
[01/07 18:08:56    114s] (I)      max cut layer : 4
[01/07 18:08:56    114s] (I)      ================================ Layers ================================
[01/07 18:08:56    114s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:56    114s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:08:56    114s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:56    114s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:08:56    114s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:08:56    114s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:56    114s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:08:56    114s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:08:56    114s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:08:56    114s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:56    114s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:08:56    114s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:08:56    114s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:08:56    114s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:08:56    114s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:56    114s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:08:56    114s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:08:56    114s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:08:56    114s] (I)      Started Import and model ( Curr Mem: 4.20 MB )
[01/07 18:08:56    114s] (I)      == Non-default Options ==
[01/07 18:08:56    114s] (I)      Maximum routing layer                              : 5
[01/07 18:08:56    114s] (I)      Top routing layer                                  : 5
[01/07 18:08:56    114s] (I)      Number of threads                                  : 8
[01/07 18:08:56    114s] (I)      Route tie net to shape                             : auto
[01/07 18:08:56    114s] (I)      Use non-blocking free Dbs wires                    : false
[01/07 18:08:56    114s] (I)      Method to set GCell size                           : row
[01/07 18:08:56    114s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:08:56    114s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:08:56    114s] (I)      ============== Pin Summary ==============
[01/07 18:08:56    114s] (I)      +-------+--------+---------+------------+
[01/07 18:08:56    114s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:08:56    114s] (I)      +-------+--------+---------+------------+
[01/07 18:08:56    114s] (I)      |     1 |  36658 |   99.07 |        Pin |
[01/07 18:08:56    114s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:08:56    114s] (I)      |     3 |    304 |    0.82 | Pin access |
[01/07 18:08:56    114s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:08:56    114s] (I)      |     5 |     39 |    0.11 |      Other |
[01/07 18:08:56    114s] (I)      +-------+--------+---------+------------+
[01/07 18:08:56    114s] (I)      Custom ignore net properties:
[01/07 18:08:56    114s] (I)      1 : NotLegal
[01/07 18:08:56    114s] (I)      Default ignore net properties:
[01/07 18:08:56    114s] (I)      1 : Special
[01/07 18:08:56    114s] (I)      2 : Analog
[01/07 18:08:56    114s] (I)      3 : Fixed
[01/07 18:08:56    114s] (I)      4 : Skipped
[01/07 18:08:56    114s] (I)      5 : MixedSignal
[01/07 18:08:56    114s] (I)      Prerouted net properties:
[01/07 18:08:56    114s] (I)      1 : NotLegal
[01/07 18:08:56    114s] (I)      2 : Special
[01/07 18:08:56    114s] (I)      3 : Analog
[01/07 18:08:56    114s] (I)      4 : Fixed
[01/07 18:08:56    114s] (I)      5 : Skipped
[01/07 18:08:56    114s] (I)      6 : MixedSignal
[01/07 18:08:56    114s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:08:56    114s] (I)      Use row-based GCell size
[01/07 18:08:56    114s] (I)      Use row-based GCell align
[01/07 18:08:56    114s] (I)      layer 0 area = 83000
[01/07 18:08:56    114s] (I)      layer 1 area = 67600
[01/07 18:08:56    114s] (I)      layer 2 area = 240000
[01/07 18:08:56    114s] (I)      layer 3 area = 240000
[01/07 18:08:56    114s] (I)      layer 4 area = 4000000
[01/07 18:08:56    114s] (I)      GCell unit size   : 4140
[01/07 18:08:56    114s] (I)      GCell multiplier  : 1
[01/07 18:08:56    114s] (I)      GCell row height  : 4140
[01/07 18:08:56    114s] (I)      Actual row height : 4140
[01/07 18:08:56    114s] (I)      GCell align ref   : 479320 479320
[01/07 18:08:56    114s] [NR-eGR] Track table information for default rule: 
[01/07 18:08:56    114s] [NR-eGR] met1 has single uniform track structure
[01/07 18:08:56    114s] [NR-eGR] met2 has single uniform track structure
[01/07 18:08:56    114s] [NR-eGR] met3 has single uniform track structure
[01/07 18:08:56    114s] [NR-eGR] met4 has single uniform track structure
[01/07 18:08:56    114s] [NR-eGR] met5 has single uniform track structure
[01/07 18:08:56    114s] (I)      ============== Default via ===============
[01/07 18:08:56    114s] (I)      +---+------------------+-----------------+
[01/07 18:08:56    114s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:08:56    114s] (I)      +---+------------------+-----------------+
[01/07 18:08:56    114s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:08:56    114s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:08:56    114s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:08:56    114s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:08:56    114s] (I)      +---+------------------+-----------------+
[01/07 18:08:56    114s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:08:56    114s] [NR-eGR] Read 6281 PG shapes
[01/07 18:08:56    114s] [NR-eGR] Read 0 clock shapes
[01/07 18:08:56    114s] [NR-eGR] Read 0 other shapes
[01/07 18:08:56    114s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:08:56    114s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:08:56    114s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:08:56    114s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:08:56    114s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:08:56    114s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:08:56    114s] [NR-eGR] #Other Blockages    : 0
[01/07 18:08:56    114s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:08:56    114s] [NR-eGR] #prerouted nets         : 0
[01/07 18:08:56    114s] [NR-eGR] #prerouted special nets : 0
[01/07 18:08:56    114s] [NR-eGR] #prerouted wires        : 0
[01/07 18:08:56    114s] [NR-eGR] Read 11562 nets ( ignored 0 )
[01/07 18:08:56    114s] (I)        Front-side 11562 ( ignored 0 )
[01/07 18:08:56    114s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:08:56    114s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:08:56    114s] (I)      Reading macro buffers
[01/07 18:08:56    114s] (I)      Number of macro buffers: 0
[01/07 18:08:56    114s] (I)      early_global_route_priority property id does not exist.
[01/07 18:08:56    114s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:08:56    114s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:08:56    114s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:08:56    114s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:08:56    114s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:08:56    114s] (I)      Number of ignored nets                =      0
[01/07 18:08:56    114s] (I)      Number of connected nets              =      0
[01/07 18:08:56    114s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:08:56    114s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:08:56    114s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:08:56    114s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:08:56    114s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:08:56    114s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:08:56    114s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:08:56    114s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/07 18:08:56    114s] (I)      Ndr track 0 does not exist
[01/07 18:08:56    114s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:08:56    114s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:08:56    114s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:08:56    114s] (I)      Site width          :   460  (dbu)
[01/07 18:08:56    114s] (I)      Row height          :  4140  (dbu)
[01/07 18:08:56    114s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:08:56    114s] (I)      GCell width         :  4140  (dbu)
[01/07 18:08:56    114s] (I)      GCell height        :  4140  (dbu)
[01/07 18:08:56    114s] (I)      Grid                :   382   385     5
[01/07 18:08:56    114s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:08:56    114s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:08:56    114s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:08:56    114s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:08:56    114s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:08:56    114s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:08:56    114s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:08:56    114s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:08:56    114s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:08:56    114s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:08:56    114s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:08:56    114s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:08:56    114s] (I)      --------------------------------------------------------
[01/07 18:08:56    114s] 
[01/07 18:08:56    114s] [NR-eGR] ============ Routing rule table ============
[01/07 18:08:56    114s] [NR-eGR] Rule id: 0  Nets: 11530
[01/07 18:08:56    114s] [NR-eGR] ========================================
[01/07 18:08:56    114s] [NR-eGR] 
[01/07 18:08:56    114s] (I)      ======== NDR :  =========
[01/07 18:08:56    114s] (I)      +--------------+--------+
[01/07 18:08:56    114s] (I)      |           ID |      0 |
[01/07 18:08:56    114s] (I)      |         Name |        |
[01/07 18:08:56    114s] (I)      |      Default |    yes |
[01/07 18:08:56    114s] (I)      |  Clk Special |     no |
[01/07 18:08:56    114s] (I)      | Hard spacing |     no |
[01/07 18:08:56    114s] (I)      |    NDR track | (none) |
[01/07 18:08:56    114s] (I)      |      NDR via | (none) |
[01/07 18:08:56    114s] (I)      |  Extra space |      0 |
[01/07 18:08:56    114s] (I)      |      Shields |      0 |
[01/07 18:08:56    114s] (I)      |   Demand (H) |      1 |
[01/07 18:08:56    114s] (I)      |   Demand (V) |      1 |
[01/07 18:08:56    114s] (I)      |        #Nets |  11530 |
[01/07 18:08:56    114s] (I)      +--------------+--------+
[01/07 18:08:56    114s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:56    114s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:08:56    114s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:56    114s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:08:56    114s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:08:56    114s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:08:56    114s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:08:56    114s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:08:56    114s] (I)      =============== Blocked Tracks ===============
[01/07 18:08:56    114s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:56    114s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:08:56    114s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:56    114s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:08:56    114s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:08:56    114s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:08:56    114s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:08:56    114s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:08:56    114s] (I)      +-------+---------+----------+---------------+
[01/07 18:08:56    114s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 4.22 MB )
[01/07 18:08:56    114s] (I)      Reset routing kernel
[01/07 18:08:56    114s] (I)      Started Global Routing ( Curr Mem: 4.22 MB )
[01/07 18:08:56    114s] (I)      totalPins=35451  totalGlobalPin=34515 (97.36%)
[01/07 18:08:56    114s] (I)      ================= Net Group Info =================
[01/07 18:08:56    114s] (I)      +----+----------------+--------------+-----------+
[01/07 18:08:56    114s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:08:56    114s] (I)      +----+----------------+--------------+-----------+
[01/07 18:08:56    114s] (I)      |  1 |          11530 |      met2(2) |   met5(5) |
[01/07 18:08:56    114s] (I)      +----+----------------+--------------+-----------+
[01/07 18:08:56    114s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:08:56    114s] (I)      total 2D Demand : 926 = (0 H, 926 V)
[01/07 18:08:56    114s] (I)      #blocked GCells = 64770
[01/07 18:08:56    114s] (I)      #regions = 4
[01/07 18:08:56    114s] (I)      Adjusted 0 GCells for pin access
[01/07 18:08:56    114s] [NR-eGR] Layer group 1: route 11530 net(s) in layer range [2, 5]
[01/07 18:08:56    114s] (I)      
[01/07 18:08:56    114s] (I)      ============  Phase 1a Route ============
[01/07 18:08:56    114s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 106
[01/07 18:08:56    114s] (I)      Usage: 100201 = (49678 H, 50523 V) = (8.53% H, 4.50% V) = (2.057e+05um H, 2.092e+05um V)
[01/07 18:08:56    114s] (I)      
[01/07 18:08:56    114s] (I)      ============  Phase 1b Route ============
[01/07 18:08:56    114s] (I)      Usage: 100333 = (49716 H, 50617 V) = (8.54% H, 4.51% V) = (2.058e+05um H, 2.096e+05um V)
[01/07 18:08:56    114s] (I)      Overflow of layer group 1: 1.47% H + 0.04% V. EstWL: 4.153786e+05um
[01/07 18:08:56    114s] (I)      Congestion metric : 4.64%H 0.13%V, 4.78%HV
[01/07 18:08:56    114s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:08:56    114s] (I)      
[01/07 18:08:56    114s] (I)      ============  Phase 1c Route ============
[01/07 18:08:56    114s] (I)      Level2 Grid: 77 x 77
[01/07 18:08:56    114s] (I)      Usage: 100723 = (49888 H, 50835 V) = (8.57% H, 4.53% V) = (2.065e+05um H, 2.105e+05um V)
[01/07 18:08:56    114s] (I)      
[01/07 18:08:56    114s] (I)      ============  Phase 1d Route ============
[01/07 18:08:56    115s] (I)      Usage: 101130 = (49967 H, 51163 V) = (8.58% H, 4.56% V) = (2.069e+05um H, 2.118e+05um V)
[01/07 18:08:56    115s] (I)      
[01/07 18:08:56    115s] (I)      ============  Phase 1e Route ============
[01/07 18:08:56    115s] (I)      Usage: 101130 = (49967 H, 51163 V) = (8.58% H, 4.56% V) = (2.069e+05um H, 2.118e+05um V)
[01/07 18:08:56    115s] [NR-eGR] Early Global Route overflow of layer group 1: 1.24% H + 0.00% V. EstWL: 4.186782e+05um
[01/07 18:08:56    115s] (I)      
[01/07 18:08:56    115s] (I)      ============  Phase 1l Route ============
[01/07 18:08:57    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:08:57    115s] (I)      Layer  2:     691695     52848         2      600246      719946    (45.47%) 
[01/07 18:08:57    115s] (I)      Layer  3:     511966    103943      9669      465485      530049    (46.76%) 
[01/07 18:08:57    115s] (I)      Layer  4:     433320     26491       386      505753      481708    (51.22%) 
[01/07 18:08:57    115s] (I)      Layer  5:      71304      6092        90       92980       72942    (56.04%) 
[01/07 18:08:57    115s] (I)      Total:       1708285    189374     10147     1664464     1804643    (47.98%) 
[01/07 18:08:57    115s] (I)      
[01/07 18:08:57    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:08:57    115s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:08:57    115s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:08:57    115s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[01/07 18:08:57    115s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:08:57    115s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:08:57    115s] [NR-eGR]    met2 ( 2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:08:57    115s] [NR-eGR]    met3 ( 3)      3937( 5.04%)       354( 0.45%)         6( 0.01%)   ( 5.50%) 
[01/07 18:08:57    115s] [NR-eGR]    met4 ( 4)       227( 0.32%)         2( 0.00%)         0( 0.00%)   ( 0.32%) 
[01/07 18:08:57    115s] [NR-eGR]    met5 ( 5)        89( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[01/07 18:08:57    115s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:08:57    115s] [NR-eGR]        Total      4255( 1.45%)       356( 0.12%)         6( 0.00%)   ( 1.57%) 
[01/07 18:08:57    115s] [NR-eGR] 
[01/07 18:08:57    115s] (I)      Finished Global Routing ( CPU: 0.89 sec, Real: 0.32 sec, Curr Mem: 4.22 MB )
[01/07 18:08:57    115s] (I)      Updating congestion map
[01/07 18:08:57    115s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:08:57    115s] [NR-eGR] Overflow after Early Global Route 3.83% H + 0.00% V
[01/07 18:08:57    115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.01 sec, Real: 0.44 sec, Curr Mem: 4.22 MB )
[01/07 18:08:57    115s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 4393.1M
[01/07 18:08:57    115s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.015, REAL:0.446, MEM:4393.1M, EPOCH TIME: 1736269737.058319
[01/07 18:08:57    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:4393.1M, EPOCH TIME: 1736269737.058360
[01/07 18:08:57    115s] [hotspot] +------------+---------------+---------------+
[01/07 18:08:57    115s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:08:57    115s] [hotspot] +------------+---------------+---------------+
[01/07 18:08:57    115s] [hotspot] | normalized |         34.56 |        168.92 |
[01/07 18:08:57    115s] [hotspot] +------------+---------------+---------------+
[01/07 18:08:57    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 34.56, normalized total congestion hotspot area = 168.92 (area is in unit of 4 std-cell row bins)
[01/07 18:08:57    115s] [hotspot] max/total 34.56/168.92, big hotspot (>10) total 97.70
[01/07 18:08:57    115s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot] |  1  |   930.58   665.62  1029.94   764.98 |       26.56   | grid_clb_1__1_/logical_til... |
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot] |  2  |   566.26   864.34   632.50   963.70 |       18.95   | grid_clb_1__1_/logical_til... |
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot] |  3  |   897.46   930.58   963.70   996.82 |        6.03   |             NA                |
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot] |  4  |   599.38   665.62   665.62   731.86 |        5.97   | grid_clb_1__1_/logical_til... |
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot] |  5  |   731.86   533.14   798.10   599.38 |        5.44   | grid_clb_1__1_/logical_til... |
[01/07 18:08:57    115s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:08:57    115s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:08:57    115s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:08:57    115s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:08:57    115s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:08:57    115s] Top 5 hotspots total area: 62.95
[01/07 18:08:57    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.008, MEM:4393.1M, EPOCH TIME: 1736269737.066684
[01/07 18:08:57    115s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4393.1M, EPOCH TIME: 1736269737.066754
[01/07 18:08:57    115s] Starting Early Global Route wiring: mem = 4393.1M
[01/07 18:08:57    115s] (I)      Running track assignment and export wires
[01/07 18:08:57    115s] (I)      Delete wires for 11530 nets 
[01/07 18:08:57    115s] (I)      ============= Track Assignment ============
[01/07 18:08:57    115s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.22 MB )
[01/07 18:08:57    115s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:08:57    115s] (I)      Run Multi-thread track assignment
[01/07 18:08:57    115s] (I)      Finished Track Assignment (8T) ( CPU: 0.31 sec, Real: 0.06 sec, Curr Mem: 4.25 MB )
[01/07 18:08:57    115s] (I)      Started Export ( Curr Mem: 4.25 MB )
[01/07 18:08:57    115s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:08:57    115s] [NR-eGR] Total eGR-routed clock nets wire length: 13317um, number of vias: 4803
[01/07 18:08:57    115s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:08:57    115s] [NR-eGR]               Length (um)   Vias 
[01/07 18:08:57    115s] [NR-eGR] ---------------------------------
[01/07 18:08:57    115s] [NR-eGR]  met1  (1H)             0  35140 
[01/07 18:08:57    115s] [NR-eGR]  met2  (2V)        183945  47431 
[01/07 18:08:57    115s] [NR-eGR]  met3  (3H)        190642   8512 
[01/07 18:08:57    115s] [NR-eGR]  met4  (4V)         39743   6580 
[01/07 18:08:57    115s] [NR-eGR]  met5  (5H)         22139      0 
[01/07 18:08:57    115s] [NR-eGR] ---------------------------------
[01/07 18:08:57    115s] [NR-eGR]        Total       436469  97663 
[01/07 18:08:57    115s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:08:57    115s] [NR-eGR] Total half perimeter of net bounding box: 293168um
[01/07 18:08:57    115s] [NR-eGR] Total length: 436469um, number of vias: 97663
[01/07 18:08:57    115s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:08:57    115s] (I)      == Layer wire length by net rule ==
[01/07 18:08:57    115s] (I)                     Default 
[01/07 18:08:57    115s] (I)      -----------------------
[01/07 18:08:57    115s] (I)       met1  (1H)        0um 
[01/07 18:08:57    115s] (I)       met2  (2V)   183945um 
[01/07 18:08:57    115s] (I)       met3  (3H)   190642um 
[01/07 18:08:57    115s] (I)       met4  (4V)    39743um 
[01/07 18:08:57    115s] (I)       met5  (5H)    22139um 
[01/07 18:08:57    115s] (I)      -----------------------
[01/07 18:08:57    115s] (I)             Total  436469um 
[01/07 18:08:57    115s] (I)      == Layer via count by net rule ==
[01/07 18:08:57    115s] (I)                    Default 
[01/07 18:08:57    115s] (I)      ----------------------
[01/07 18:08:57    115s] (I)       met1  (1H)     35140 
[01/07 18:08:57    115s] (I)       met2  (2V)     47431 
[01/07 18:08:57    115s] (I)       met3  (3H)      8512 
[01/07 18:08:57    115s] (I)       met4  (4V)      6580 
[01/07 18:08:57    115s] (I)       met5  (5H)         0 
[01/07 18:08:57    115s] (I)      ----------------------
[01/07 18:08:57    115s] (I)             Total    97663 
[01/07 18:08:57    115s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.04 sec, Curr Mem: 4.25 MB )
[01/07 18:08:57    115s] eee: RC Grid memory freed = 120960 (42 X 48 X 5 X 12b)
[01/07 18:08:57    115s] (I)      Global routing data unavailable, rerun eGR
[01/07 18:08:57    115s] (I)      Initializing eGR engine (regular)
[01/07 18:08:57    115s] Set min layer with default ( 2 )
[01/07 18:08:57    115s] Set max layer with parameter ( 5 )
[01/07 18:08:57    115s] (I)      clean place blk overflow:
[01/07 18:08:57    115s] (I)      H : enabled 1.00 0
[01/07 18:08:57    115s] (I)      V : enabled 1.00 0
[01/07 18:08:57    115s] Early Global Route wiring runtime: 0.12 seconds, mem = 4420.1M
[01/07 18:08:57    115s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.438, REAL:0.117, MEM:4420.1M, EPOCH TIME: 1736269737.183978
[01/07 18:08:57    115s] Tdgp not enabled or already been cleared! skip clearing
[01/07 18:08:57    115s] End of congRepair (cpu=0:00:22.1, real=0:00:06.0)
[01/07 18:08:57    115s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4420.1M, EPOCH TIME: 1736269737.185168
[01/07 18:08:57    115s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4420.1M, EPOCH TIME: 1736269737.185210
[01/07 18:08:57    115s] *** Finishing placeDesign default flow ***
[01/07 18:08:57    115s] **placeDesign ... cpu = 0: 1:16, real = 0: 0:29, mem = 4387.1M **
[01/07 18:08:57    115s] Tdgp not enabled or already been cleared! skip clearing
[01/07 18:08:57    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/07 18:08:57    115s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[01/07 18:08:57    115s] 
[01/07 18:08:57    115s] *** Summary of all messages that are not suppressed in this session:
[01/07 18:08:57    115s] Severity  ID               Count  Summary                                  
[01/07 18:08:57    115s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/07 18:08:57    115s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[01/07 18:08:57    115s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[01/07 18:08:57    115s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/07 18:08:57    115s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[01/07 18:08:57    115s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[01/07 18:08:57    115s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[01/07 18:08:57    115s] *** Message Summary: 28 warning(s), 0 error(s)
[01/07 18:08:57    115s] 
[01/07 18:08:57    115s] *** placeDesign #1 [finish] () : cpu/real = 0:01:16.3/0:00:28.4 (2.7), totSession cpu/real = 0:01:55.8/0:02:07.3 (0.9), mem = 4387.1M
[01/07 18:08:57    115s] 
[01/07 18:08:57    115s] =============================================================================================
[01/07 18:08:57    115s]  Final TAT Report : placeDesign #1                                              23.31-s109_1
[01/07 18:08:57    115s] =============================================================================================
[01/07 18:08:57    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:08:57    115s] ---------------------------------------------------------------------------------------------
[01/07 18:08:57    115s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:08:57    115s] [ RefinePlace            ]      2   0:00:02.0  (   7.2 % )     0:00:02.0 /  0:00:03.1    1.5
[01/07 18:08:57    115s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:08:57    115s] [ FullDelayCalc          ]      9   0:00:06.6  (  23.3 % )     0:00:06.6 /  0:00:14.0    2.1
[01/07 18:08:57    115s] [ TimingUpdate           ]     12   0:00:02.2  (   7.6 % )     0:00:02.2 /  0:00:07.1    3.3
[01/07 18:08:57    115s] [ MISC                   ]          0:00:17.5  (  61.7 % )     0:00:17.5 /  0:00:52.1    3.0
[01/07 18:08:57    115s] ---------------------------------------------------------------------------------------------
[01/07 18:08:57    115s]  placeDesign #1 TOTAL               0:00:28.4  ( 100.0 % )     0:00:28.4 /  0:01:16.3    2.7
[01/07 18:08:57    115s] ---------------------------------------------------------------------------------------------
[01/07 18:08:57    115s] 
[01/07 18:08:57    115s] <CMD> timeDesign -preCTS
[01/07 18:08:57    115s] AAE DB initialization (MEM=3585.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 18:08:57    115s] #optDebug: fT-S <1 1 0 0 0>
[01/07 18:08:57    115s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:01:55.9/0:02:07.5 (0.9), mem = 3585.1M
[01/07 18:08:57    115s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[01/07 18:08:57    115s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3567.1M, EPOCH TIME: 1736269737.452858
[01/07 18:08:57    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    115s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3567.1M, EPOCH TIME: 1736269737.452965
[01/07 18:08:57    115s] Start to check current routing status for nets...
[01/07 18:08:57    116s] All nets are already routed correctly.
[01/07 18:08:57    116s] End to check current routing status for nets (mem=3567.1M)
[01/07 18:08:57    116s] Extraction called for design 'fpga_top' of instances=11558 and nets=14131 using extraction engine 'preRoute' .
[01/07 18:08:57    116s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:08:57    116s] RC Extraction called in multi-corner(1) mode.
[01/07 18:08:57    116s] RCMode: PreRoute
[01/07 18:08:57    116s]       RC Corner Indexes            0   
[01/07 18:08:57    116s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:08:57    116s] Resistance Scaling Factor    : 1.00000 
[01/07 18:08:57    116s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:08:57    116s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:08:57    116s] Shrink Factor                : 1.00000
[01/07 18:08:57    116s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:08:57    116s] Using Quantus QRC technology file ...
[01/07 18:08:57    116s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:08:57    116s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:08:57    116s] eee: pegSigSF=1.070000
[01/07 18:08:57    116s] Initializing multi-corner resistance tables ...
[01/07 18:08:57    116s] eee: Grid unit RC data computation started
[01/07 18:08:57    116s] eee: Grid unit RC data computation completed
[01/07 18:08:57    116s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:08:57    116s] eee: l=2 avDens=0.098819 usedTrk=4443.125842 availTrk=44962.116260 sigTrk=4443.125842
[01/07 18:08:57    116s] eee: l=3 avDens=0.152200 usedTrk=4619.701451 availTrk=30352.816838 sigTrk=4619.701451
[01/07 18:08:57    116s] eee: l=4 avDens=0.061683 usedTrk=1749.860967 availTrk=28368.499211 sigTrk=1749.860967
[01/07 18:08:57    116s] eee: l=5 avDens=0.174514 usedTrk=1029.346883 availTrk=5898.355372 sigTrk=1029.346883
[01/07 18:08:57    116s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:08:57    116s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:08:57    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318558 uaWl=1.000000 uaWlH=0.141800 aWlH=0.000000 lMod=0 pMax=0.841900 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:08:57    116s] eee: NetCapCache creation started. (Current Mem: 3567.066M) 
[01/07 18:08:57    116s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3567.066M) 
[01/07 18:08:57    116s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:08:57    116s] eee: Metal Layers Info:
[01/07 18:08:57    116s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:08:57    116s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:08:57    116s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:08:57    116s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:08:57    116s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:08:57    116s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:08:57    116s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:08:57    116s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:08:57    116s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:08:57    116s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:08:57    116s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3567.066M)
[01/07 18:08:57    116s] Effort level <high> specified for reg2reg path_group
[01/07 18:08:57    117s] Cell fpga_top LLGs are deleted
[01/07 18:08:57    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    117s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3648.9M, EPOCH TIME: 1736269737.820554
[01/07 18:08:57    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    117s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3648.9M, EPOCH TIME: 1736269737.820702
[01/07 18:08:57    117s] Max number of tech site patterns supported in site array is 256.
[01/07 18:08:57    117s] Core basic site is CoreSite
[01/07 18:08:57    117s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:08:57    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:08:57    117s] Fast DP-INIT is on for default
[01/07 18:08:57    117s] Atter site array init, number of instance map data is 0.
[01/07 18:08:57    117s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.008, MEM:3648.9M, EPOCH TIME: 1736269737.828253
[01/07 18:08:57    117s] 
[01/07 18:08:57    117s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:08:57    117s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:08:57    117s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.010, MEM:3648.9M, EPOCH TIME: 1736269737.830423
[01/07 18:08:57    117s] Cell fpga_top LLGs are deleted
[01/07 18:08:57    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:08:57    117s] Starting delay calculation for Setup views
[01/07 18:08:57    117s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:08:57    117s] #################################################################################
[01/07 18:08:57    117s] # Design Stage: PreRoute
[01/07 18:08:57    117s] # Design Name: fpga_top
[01/07 18:08:57    117s] # Design Mode: 130nm
[01/07 18:08:57    117s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:08:57    117s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:08:57    117s] # Signoff Settings: SI Off 
[01/07 18:08:57    117s] #################################################################################
[01/07 18:08:57    117s] Calculate delays in BcWc mode...
[01/07 18:08:57    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 3651.9M, InitMEM = 3651.9M)
[01/07 18:08:57    117s] Start delay calculation (fullDC) (8 T). (MEM=2841.17)
[01/07 18:08:57    117s] Start AAE Lib Loading. (MEM=3663.45)
[01/07 18:08:58    117s] End AAE Lib Loading. (MEM=3883.53 CPU=0:00:00.0 Real=0:00:01.0)
[01/07 18:08:58    117s] End AAE Lib Interpolated Model. (MEM=3883.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:08:58    119s] Total number of fetched objects 13594
[01/07 18:08:58    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:08:58    119s] End delay calculation. (MEM=2887.55 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:08:58    119s] End delay calculation (fullDC). (MEM=2876 CPU=0:00:02.5 REAL=0:00:01.0)
[01/07 18:08:58    119s] *** CDM Built up (cpu=0:00:02.6  real=0:00:01.0  mem= 4854.1M) ***
[01/07 18:08:58    120s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=0:02:00 mem=4814.1M)
[01/07 18:08:59    120s] Info: 8 threads available for lower-level modules during optimization.
[01/07 18:09:01    120s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    264 (264)     |   -0.621   |    292 (292)     |
|   max_tran     |     83 (207)     |   -6.308   |    232 (505)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
Routing Overflow: 3.83% H and 0.00% V
------------------------------------------------------------------

[01/07 18:09:01    120s] Reported timing to dir ./timingReports
[01/07 18:09:01    120s] Total CPU time: 5.06 sec
[01/07 18:09:01    120s] Total Real time: 4.0 sec
[01/07 18:09:01    120s] Total Memory Usage: 4419.792969 Mbytes
[01/07 18:09:01    120s] Info: pop threads available for lower-level modules during optimization.
[01/07 18:09:01    120s] *** timeDesign #1 [finish] () : cpu/real = 0:00:05.0/0:00:04.0 (1.2), totSession cpu/real = 0:02:00.9/0:02:11.5 (0.9), mem = 4419.8M
[01/07 18:09:01    120s] 
[01/07 18:09:01    120s] =============================================================================================
[01/07 18:09:01    120s]  Final TAT Report : timeDesign #1                                               23.31-s109_1
[01/07 18:09:01    120s] =============================================================================================
[01/07 18:09:01    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:01    120s] ---------------------------------------------------------------------------------------------
[01/07 18:09:01    120s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:01    120s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:03.5 /  0:00:03.8    1.1
[01/07 18:09:01    120s] [ DrvReport              ]      1   0:00:02.3  (  57.1 % )     0:00:02.3 /  0:00:00.3    0.1
[01/07 18:09:01    120s] [ ExtractRC              ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.3
[01/07 18:09:01    120s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   2.5 % )     0:00:01.1 /  0:00:03.3    3.0
[01/07 18:09:01    120s] [ FullDelayCalc          ]      1   0:00:00.9  (  22.2 % )     0:00:00.9 /  0:00:02.6    2.9
[01/07 18:09:01    120s] [ TimingUpdate           ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.7    5.8
[01/07 18:09:01    120s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.8
[01/07 18:09:01    120s] [ GenerateReports        ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.9
[01/07 18:09:01    120s] [ MISC                   ]          0:00:00.4  (   9.4 % )     0:00:00.4 /  0:00:01.0    2.7
[01/07 18:09:01    120s] ---------------------------------------------------------------------------------------------
[01/07 18:09:01    120s]  timeDesign #1 TOTAL                0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:05.0    1.2
[01/07 18:09:01    120s] ---------------------------------------------------------------------------------------------
[01/07 18:09:01    120s] 
[01/07 18:09:01    120s] <CMD> optDesign -preCTS
[01/07 18:09:01    120s] Executing: place_opt_design -opt
[01/07 18:09:01    120s] #% Begin place_opt_design (date=01/07 18:09:01, mem=2868.4M)
[01/07 18:09:01    120s] **INFO: User settings:
[01/07 18:09:01    120s] setDesignMode -process                              130
[01/07 18:09:01    120s] setExtractRCMode -coupling_c_th                     0.4
[01/07 18:09:01    120s] setExtractRCMode -engine                            preRoute
[01/07 18:09:01    120s] setExtractRCMode -relative_c_th                     1
[01/07 18:09:01    120s] setExtractRCMode -total_c_th                        0
[01/07 18:09:01    120s] setDelayCalMode -enable_high_fanout                 true
[01/07 18:09:01    120s] setDelayCalMode -eng_enablePrePlacedFlow            false
[01/07 18:09:01    120s] setDelayCalMode -engine                             aae
[01/07 18:09:01    120s] setDelayCalMode -ignoreNetLoad                      false
[01/07 18:09:01    120s] setDelayCalMode -socv_accuracy_mode                 low
[01/07 18:09:01    120s] setPlaceMode -maxRouteLayer                         5
[01/07 18:09:01    120s] setPlaceMode -place_design_floorplan_mode           false
[01/07 18:09:01    120s] setPlaceMode -place_detail_check_route              false
[01/07 18:09:01    120s] setPlaceMode -place_detail_preserve_routing         true
[01/07 18:09:01    120s] setPlaceMode -place_detail_remove_affected_routing  false
[01/07 18:09:01    120s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/07 18:09:01    120s] setPlaceMode -place_global_clock_gate_aware         true
[01/07 18:09:01    120s] setPlaceMode -place_global_cong_effort              auto
[01/07 18:09:01    120s] setPlaceMode -place_global_ignore_scan              true
[01/07 18:09:01    120s] setPlaceMode -place_global_ignore_spare             false
[01/07 18:09:01    120s] setPlaceMode -place_global_module_aware_spare       false
[01/07 18:09:01    120s] setPlaceMode -place_global_place_io_pins            false
[01/07 18:09:01    120s] setPlaceMode -place_global_reorder_scan             false
[01/07 18:09:01    120s] setPlaceMode -powerDriven                           false
[01/07 18:09:01    120s] setPlaceMode -timingDriven                          true
[01/07 18:09:01    120s] setAnalysisMode -checkType                          setup
[01/07 18:09:01    120s] setAnalysisMode -clkSrcPath                         true
[01/07 18:09:01    120s] setAnalysisMode -clockPropagation                   forcedIdeal
[01/07 18:09:01    120s] setAnalysisMode -virtualIPO                         false
[01/07 18:09:01    120s] 
[01/07 18:09:01    120s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:00.9/0:02:11.5 (0.9), mem = 4419.8M
[01/07 18:09:01    120s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/07 18:09:01    120s] *** Starting GigaPlace ***
[01/07 18:09:01    120s] Starting place_opt_design V2 flow
[01/07 18:09:01    120s] #optDebug: fT-E <X 2 3 1 0>
[01/07 18:09:01    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:4419.8M, EPOCH TIME: 1736269741.443730
[01/07 18:09:01    120s] Processing tracks to init pin-track alignment.
[01/07 18:09:01    120s] z: 2, totalTracks: 1
[01/07 18:09:01    120s] z: 4, totalTracks: 1
[01/07 18:09:01    120s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:01    120s] Cell fpga_top LLGs are deleted
[01/07 18:09:01    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    120s] # Building fpga_top llgBox search-tree.
[01/07 18:09:01    120s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4418.7M, EPOCH TIME: 1736269741.448483
[01/07 18:09:01    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    120s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4418.7M, EPOCH TIME: 1736269741.449017
[01/07 18:09:01    120s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:01    120s] Core basic site is CoreSite
[01/07 18:09:01    120s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:01    120s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/07 18:09:01    120s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:09:01    120s] SiteArray: use 1,175,552 bytes
[01/07 18:09:01    120s] SiteArray: current memory after site array memory allocation 4419.8M
[01/07 18:09:01    120s] SiteArray: FP blocked sites are writable
[01/07 18:09:01    120s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:01    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:01    120s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4419.8M, EPOCH TIME: 1736269741.463630
[01/07 18:09:01    120s] Process 2318 (called=4166 computed=45) wires and vias for routing blockage analysis
[01/07 18:09:01    120s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.005, REAL:0.004, MEM:4419.8M, EPOCH TIME: 1736269741.467310
[01/07 18:09:01    120s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:09:01    120s] Atter site array init, number of instance map data is 0.
[01/07 18:09:01    120s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.019, MEM:4419.8M, EPOCH TIME: 1736269741.467889
[01/07 18:09:01    120s] 
[01/07 18:09:01    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:01    120s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:01    120s] OPERPROF:     Starting CMU at level 3, MEM:4419.8M, EPOCH TIME: 1736269741.469101
[01/07 18:09:01    120s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4419.8M, EPOCH TIME: 1736269741.470230
[01/07 18:09:01    120s] 
[01/07 18:09:01    120s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:01    120s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.022, MEM:4419.8M, EPOCH TIME: 1736269741.470975
[01/07 18:09:01    120s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4419.8M, EPOCH TIME: 1736269741.471019
[01/07 18:09:01    120s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4419.8M, EPOCH TIME: 1736269741.471163
[01/07 18:09:01    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4419.8MB).
[01/07 18:09:01    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.030, MEM:4419.8M, EPOCH TIME: 1736269741.473781
[01/07 18:09:01    120s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4419.8M, EPOCH TIME: 1736269741.473812
[01/07 18:09:01    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] Cell fpga_top LLGs are deleted
[01/07 18:09:01    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] # Resetting pin-track-align track data.
[01/07 18:09:01    121s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.025, REAL:0.013, MEM:4419.8M, EPOCH TIME: 1736269741.486422
[01/07 18:09:01    121s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:01.0/0:02:11.6 (0.9), mem = 4419.8M
[01/07 18:09:01    121s] VSMManager cleared!
[01/07 18:09:01    121s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:01.0/0:02:11.6 (0.9), mem = 4419.8M
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] =============================================================================================
[01/07 18:09:01    121s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.31-s109_1
[01/07 18:09:01    121s] =============================================================================================
[01/07 18:09:01    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:01    121s] ---------------------------------------------------------------------------------------------
[01/07 18:09:01    121s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:01    121s] ---------------------------------------------------------------------------------------------
[01/07 18:09:01    121s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:01    121s] ---------------------------------------------------------------------------------------------
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] Enable CTE adjustment.
[01/07 18:09:01    121s] Enable Layer aware incrSKP.
[01/07 18:09:01    121s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2870.7M, totSessionCpu=0:02:01 **
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] Active Setup views: VIEW_SETUP 
[01/07 18:09:01    121s] Info: 8 threads available for lower-level modules during optimization.
[01/07 18:09:01    121s] GigaOpt running with 8 threads.
[01/07 18:09:01    121s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:01.0/0:02:11.6 (0.9), mem = 4419.8M
[01/07 18:09:01    121s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/07 18:09:01    121s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 18:09:01    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:4419.8M, EPOCH TIME: 1736269741.523028
[01/07 18:09:01    121s] Processing tracks to init pin-track alignment.
[01/07 18:09:01    121s] z: 2, totalTracks: 1
[01/07 18:09:01    121s] z: 4, totalTracks: 1
[01/07 18:09:01    121s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:01    121s] Cell fpga_top LLGs are deleted
[01/07 18:09:01    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] # Building fpga_top llgBox search-tree.
[01/07 18:09:01    121s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4419.8M, EPOCH TIME: 1736269741.527577
[01/07 18:09:01    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4419.8M, EPOCH TIME: 1736269741.527837
[01/07 18:09:01    121s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:01    121s] Core basic site is CoreSite
[01/07 18:09:01    121s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:01    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:01    121s] Fast DP-INIT is on for default
[01/07 18:09:01    121s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:01    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:01    121s] Atter site array init, number of instance map data is 0.
[01/07 18:09:01    121s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.008, MEM:4419.8M, EPOCH TIME: 1736269741.535543
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:01    121s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:01    121s] OPERPROF:     Starting CMU at level 3, MEM:4419.8M, EPOCH TIME: 1736269741.536810
[01/07 18:09:01    121s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4419.8M, EPOCH TIME: 1736269741.537240
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:01    121s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.011, MEM:4419.8M, EPOCH TIME: 1736269741.538099
[01/07 18:09:01    121s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4419.8M, EPOCH TIME: 1736269741.538144
[01/07 18:09:01    121s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4419.8M, EPOCH TIME: 1736269741.538275
[01/07 18:09:01    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4419.8MB).
[01/07 18:09:01    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.018, MEM:4419.8M, EPOCH TIME: 1736269741.541114
[01/07 18:09:01    121s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4419.8M, EPOCH TIME: 1736269741.541176
[01/07 18:09:01    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:01    121s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.013, MEM:4419.8M, EPOCH TIME: 1736269741.553957
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] Creating Lib Analyzer ...
[01/07 18:09:01    121s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:01    121s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:01    121s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:01    121s] 
[01/07 18:09:01    121s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:01    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=4425.8M
[01/07 18:09:01    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=4425.8M
[01/07 18:09:01    121s] Creating Lib Analyzer, finished. 
[01/07 18:09:01    121s] #optDebug: fT-S <1 2 3 1 0>
[01/07 18:09:01    121s] Info: IPO magic value 0x8079BEEF.
[01/07 18:09:01    121s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[01/07 18:09:01    121s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[01/07 18:09:01    121s]       SynthesisEngine workers will not check out additional licenses.
[01/07 18:09:01    121s] Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
[01/07 18:09:12    121s] **INFO: Using Advanced Metric Collection system.
[01/07 18:09:14    122s] **optDesign ... cpu = 0:00:02, real = 0:00:13, mem = 2879.0M, totSessionCpu=0:02:03 **
[01/07 18:09:14    122s] #optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
[01/07 18:09:14    122s] *** optDesign -preCTS ***
[01/07 18:09:14    122s] DRC Margin: user margin 0.0; extra margin 0.2
[01/07 18:09:14    122s] Setup Target Slack: user slack 0; extra slack 0.0
[01/07 18:09:14    122s] Hold Target Slack: user slack 0
[01/07 18:09:14    122s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4423.8M, EPOCH TIME: 1736269754.478520
[01/07 18:09:14    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:14    122s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:14    122s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4423.8M, EPOCH TIME: 1736269754.483205
[01/07 18:09:14    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:09:14    122s] Deleting Lib Analyzer.
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Deleting Cell Server End ...
[01/07 18:09:14    122s] Multi-VT timing optimization disabled based on library information.
[01/07 18:09:14    122s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:09:14    122s] Summary for sequential cells identification: 
[01/07 18:09:14    122s]   Identified SBFF number: 16
[01/07 18:09:14    122s]   Identified MBFF number: 0
[01/07 18:09:14    122s]   Identified SB Latch number: 2
[01/07 18:09:14    122s]   Identified MB Latch number: 0
[01/07 18:09:14    122s]   Not identified SBFF number: 0
[01/07 18:09:14    122s]   Not identified MBFF number: 0
[01/07 18:09:14    122s]   Not identified SB Latch number: 0
[01/07 18:09:14    122s]   Not identified MB Latch number: 0
[01/07 18:09:14    122s]   Number of sequential cells which are not FFs: 1
[01/07 18:09:14    122s]  Visiting view : VIEW_SETUP
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:09:14    122s]  Visiting view : VIEW_HOLD
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:09:14    122s] TLC MultiMap info (StdDelay):
[01/07 18:09:14    122s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:09:14    122s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:09:14    122s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:09:14    122s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:09:14    122s]  Setting StdDelay to: 58.5ps
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Deleting Cell Server End ...
[01/07 18:09:14    122s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4423.8M, EPOCH TIME: 1736269754.507803
[01/07 18:09:14    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] Cell fpga_top LLGs are deleted
[01/07 18:09:14    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:14    122s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4417.8M, EPOCH TIME: 1736269754.508579
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] Creating Lib Analyzer ...
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:09:14    122s] Summary for sequential cells identification: 
[01/07 18:09:14    122s]   Identified SBFF number: 16
[01/07 18:09:14    122s]   Identified MBFF number: 0
[01/07 18:09:14    122s]   Identified SB Latch number: 2
[01/07 18:09:14    122s]   Identified MB Latch number: 0
[01/07 18:09:14    122s]   Not identified SBFF number: 0
[01/07 18:09:14    122s]   Not identified MBFF number: 0
[01/07 18:09:14    122s]   Not identified SB Latch number: 0
[01/07 18:09:14    122s]   Not identified MB Latch number: 0
[01/07 18:09:14    122s]   Number of sequential cells which are not FFs: 1
[01/07 18:09:14    122s]  Visiting view : VIEW_SETUP
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:09:14    122s]  Visiting view : VIEW_HOLD
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:09:14    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:09:14    122s] TLC MultiMap info (StdDelay):
[01/07 18:09:14    122s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:09:14    122s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:09:14    122s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:09:14    122s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:09:14    122s]  Setting StdDelay to: 58.5ps
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:09:14    122s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:14    122s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:14    122s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:14    122s] 
[01/07 18:09:14    122s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:14    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=4423.8M
[01/07 18:09:14    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=4423.8M
[01/07 18:09:14    123s] Creating Lib Analyzer, finished. 
[01/07 18:09:14    123s] ### Creating TopoMgr, started
[01/07 18:09:14    123s] ### Creating TopoMgr, finished
[01/07 18:09:14    123s] #optDebug: Start CG creation (mem=4423.8M)
[01/07 18:09:14    123s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] ToF 1934.1750um
[01/07 18:09:14    123s] (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgPrt (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgEgp (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgPbk (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgNrb(cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgObs (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgCon (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s]  ...processing cgPdm (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4523.8M)
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:14    123s] {MMLU 0 0 13088}
[01/07 18:09:14    123s] [oiLAM] Zs 5, 6
[01/07 18:09:14    123s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=4523.8M
[01/07 18:09:14    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=4523.8M
[01/07 18:09:14    123s] Running pre-eGR process
[01/07 18:09:14    123s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.31 MB )
[01/07 18:09:14    123s] (I)      Initializing eGR engine (regular)
[01/07 18:09:14    123s] Set min layer with default ( 2 )
[01/07 18:09:14    123s] Set max layer with default ( 127 )
[01/07 18:09:14    123s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:14    123s] Min route layer (adjusted) = 2
[01/07 18:09:14    123s] Max route layer (adjusted) = 5
[01/07 18:09:14    123s] (I)      clean place blk overflow:
[01/07 18:09:14    123s] (I)      H : enabled 1.00 0
[01/07 18:09:14    123s] (I)      V : enabled 1.00 0
[01/07 18:09:14    123s] (I)      Initializing eGR engine (regular)
[01/07 18:09:14    123s] Set min layer with default ( 2 )
[01/07 18:09:14    123s] Set max layer with default ( 127 )
[01/07 18:09:14    123s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:14    123s] Min route layer (adjusted) = 2
[01/07 18:09:14    123s] Max route layer (adjusted) = 5
[01/07 18:09:14    123s] (I)      clean place blk overflow:
[01/07 18:09:14    123s] (I)      H : enabled 1.00 0
[01/07 18:09:14    123s] (I)      V : enabled 1.00 0
[01/07 18:09:14    123s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.31 MB )
[01/07 18:09:14    123s] (I)      Running eGR Regular flow
[01/07 18:09:14    123s] (I)      # wire layers (front) : 6
[01/07 18:09:14    123s] (I)      # wire layers (back)  : 0
[01/07 18:09:14    123s] (I)      min wire layer : 1
[01/07 18:09:14    123s] (I)      max wire layer : 5
[01/07 18:09:14    123s] (I)      # cut layers (front) : 5
[01/07 18:09:14    123s] (I)      # cut layers (back)  : 0
[01/07 18:09:14    123s] (I)      min cut layer : 1
[01/07 18:09:14    123s] (I)      max cut layer : 4
[01/07 18:09:14    123s] (I)      ================================ Layers ================================
[01/07 18:09:14    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:14    123s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:14    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:14    123s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:14    123s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:14    123s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:14    123s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:14    123s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:14    123s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:14    123s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:14    123s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:14    123s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:14    123s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:14    123s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:14    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:14    123s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:14    123s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:14    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:14    123s] (I)      Started Import and model ( Curr Mem: 4.31 MB )
[01/07 18:09:14    123s] (I)      Number of ignored instance 0
[01/07 18:09:14    123s] (I)      Number of inbound cells 52
[01/07 18:09:14    123s] (I)      Number of opened ILM blockages 0
[01/07 18:09:14    123s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/07 18:09:14    123s] (I)      numMoveCells=11506, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[01/07 18:09:14    123s] (I)      cell height: 4140, count: 11506
[01/07 18:09:14    123s] (I)      Number of nets = 11562 ( 1526 ignored )
[01/07 18:09:14    123s] (I)      rowRegion is not equal to core box, resetting core box
[01/07 18:09:14    123s] (I)      rowRegion : (479320, 479320) - (1104920, 1112740)
[01/07 18:09:14    123s] (I)      coreBox   : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:14    123s] (I)      Identified Clock instances: Flop 1478, Clock buffer/inverter 0, Gate 0, Logic 2
[01/07 18:09:14    123s] (I)      == Non-default Options ==
[01/07 18:09:14    123s] (I)      Maximum routing layer                              : 5
[01/07 18:09:14    123s] (I)      Top routing layer                                  : 5
[01/07 18:09:14    123s] (I)      Buffering-aware routing                            : true
[01/07 18:09:14    123s] (I)      Spread congestion away from blockages              : true
[01/07 18:09:14    123s] (I)      Number of threads                                  : 8
[01/07 18:09:14    123s] (I)      Overflow penalty cost                              : 10
[01/07 18:09:14    123s] (I)      Punch through distance                             : 2489.860000
[01/07 18:09:14    123s] (I)      Source-to-sink ratio                               : 0.300000
[01/07 18:09:14    123s] (I)      Route tie net to shape                             : auto
[01/07 18:09:14    123s] (I)      Method to set GCell size                           : row
[01/07 18:09:14    123s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:14    123s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:14    123s] (I)      ============== Pin Summary ==============
[01/07 18:09:14    123s] (I)      +-------+--------+---------+------------+
[01/07 18:09:14    123s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:14    123s] (I)      +-------+--------+---------+------------+
[01/07 18:09:14    123s] (I)      |     1 |  36658 |   99.07 |        Pin |
[01/07 18:09:14    123s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:14    123s] (I)      |     3 |    304 |    0.82 | Pin access |
[01/07 18:09:14    123s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:14    123s] (I)      |     5 |     39 |    0.11 |      Other |
[01/07 18:09:14    123s] (I)      +-------+--------+---------+------------+
[01/07 18:09:14    123s] (I)      Custom ignore net properties:
[01/07 18:09:14    123s] (I)      1 : NotLegal
[01/07 18:09:14    123s] (I)      Default ignore net properties:
[01/07 18:09:14    123s] (I)      1 : Special
[01/07 18:09:14    123s] (I)      2 : Analog
[01/07 18:09:14    123s] (I)      3 : Fixed
[01/07 18:09:14    123s] (I)      4 : Skipped
[01/07 18:09:14    123s] (I)      5 : MixedSignal
[01/07 18:09:14    123s] (I)      Prerouted net properties:
[01/07 18:09:14    123s] (I)      1 : NotLegal
[01/07 18:09:14    123s] (I)      2 : Special
[01/07 18:09:14    123s] (I)      3 : Analog
[01/07 18:09:14    123s] (I)      4 : Fixed
[01/07 18:09:14    123s] (I)      5 : Skipped
[01/07 18:09:14    123s] (I)      6 : MixedSignal
[01/07 18:09:14    123s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:09:14    123s] (I)      Use row-based GCell size
[01/07 18:09:14    123s] (I)      Use row-based GCell align
[01/07 18:09:14    123s] (I)      layer 0 area = 83000
[01/07 18:09:14    123s] (I)      layer 1 area = 67600
[01/07 18:09:14    123s] (I)      layer 2 area = 240000
[01/07 18:09:14    123s] (I)      layer 3 area = 240000
[01/07 18:09:14    123s] (I)      layer 4 area = 4000000
[01/07 18:09:14    123s] (I)      GCell unit size   : 4140
[01/07 18:09:14    123s] (I)      GCell multiplier  : 1
[01/07 18:09:14    123s] (I)      GCell row height  : 4140
[01/07 18:09:14    123s] (I)      Actual row height : 4140
[01/07 18:09:14    123s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:14    123s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:14    123s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:14    123s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:14    123s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:14    123s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:14    123s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:14    123s] (I)      ============== Default via ===============
[01/07 18:09:14    123s] (I)      +---+------------------+-----------------+
[01/07 18:09:14    123s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:14    123s] (I)      +---+------------------+-----------------+
[01/07 18:09:14    123s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:14    123s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:14    123s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:14    123s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:14    123s] (I)      +---+------------------+-----------------+
[01/07 18:09:14    123s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:14    123s] [NR-eGR] Read 6281 PG shapes
[01/07 18:09:14    123s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:14    123s] [NR-eGR] Read 0 other shapes
[01/07 18:09:14    123s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:14    123s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:09:14    123s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:09:14    123s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:14    123s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:14    123s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:14    123s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:14    123s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:14    123s] [NR-eGR] #prerouted nets         : 0
[01/07 18:09:14    123s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:14    123s] [NR-eGR] #prerouted wires        : 0
[01/07 18:09:14    123s] [NR-eGR] Read 11562 nets ( ignored 0 )
[01/07 18:09:14    123s] (I)        Front-side 11562 ( ignored 0 )
[01/07 18:09:14    123s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:14    123s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[01/07 18:09:14    123s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[01/07 18:09:14    123s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:09:14    123s] (I)      Reading macro buffers
[01/07 18:09:14    123s] (I)      Number of macro buffers: 0
[01/07 18:09:14    123s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:14    123s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:09:15    123s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:09:15    123s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:09:15    123s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:09:15    123s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:09:15    123s] (I)      Number of ignored nets                =      0
[01/07 18:09:15    123s] (I)      Number of connected nets              =      0
[01/07 18:09:15    123s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:09:15    123s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:15    123s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:15    123s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:15    123s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:15    123s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:15    123s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:15    123s] (I)      Constructing bin map
[01/07 18:09:15    123s] (I)      Initialize bin information with width=8280 height=8280
[01/07 18:09:15    123s] (I)      Done constructing bin map
[01/07 18:09:15    123s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/07 18:09:15    123s] (I)      Ndr track 0 does not exist
[01/07 18:09:15    123s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:15    123s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:15    123s] (I)      Core area           : (479320, 479320) - (1104920, 1112740)
[01/07 18:09:15    123s] (I)      Site width          :   460  (dbu)
[01/07 18:09:15    123s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:15    123s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:15    123s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:15    123s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:15    123s] (I)      Grid                :   382   385     5
[01/07 18:09:15    123s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:15    123s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:15    123s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:15    123s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:15    123s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:15    123s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:15    123s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:15    123s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:15    123s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:15    123s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:15    123s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:15    123s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:15    123s] (I)      --------------------------------------------------------
[01/07 18:09:15    123s] 
[01/07 18:09:15    123s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:15    123s] [NR-eGR] Rule id: 0  Nets: 11530
[01/07 18:09:15    123s] [NR-eGR] ========================================
[01/07 18:09:15    123s] [NR-eGR] 
[01/07 18:09:15    123s] (I)      ======== NDR :  =========
[01/07 18:09:15    123s] (I)      +--------------+--------+
[01/07 18:09:15    123s] (I)      |           ID |      0 |
[01/07 18:09:15    123s] (I)      |         Name |        |
[01/07 18:09:15    123s] (I)      |      Default |    yes |
[01/07 18:09:15    123s] (I)      |  Clk Special |     no |
[01/07 18:09:15    123s] (I)      | Hard spacing |     no |
[01/07 18:09:15    123s] (I)      |    NDR track | (none) |
[01/07 18:09:15    123s] (I)      |      NDR via | (none) |
[01/07 18:09:15    123s] (I)      |  Extra space |      0 |
[01/07 18:09:15    123s] (I)      |      Shields |      0 |
[01/07 18:09:15    123s] (I)      |   Demand (H) |      1 |
[01/07 18:09:15    123s] (I)      |   Demand (V) |      1 |
[01/07 18:09:15    123s] (I)      |        #Nets |  11530 |
[01/07 18:09:15    123s] (I)      +--------------+--------+
[01/07 18:09:15    123s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:15    123s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:15    123s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:15    123s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:15    123s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:15    123s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:15    123s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:15    123s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:15    123s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:15    123s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:15    123s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:15    123s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:15    123s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:15    123s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:09:15    123s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:09:15    123s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:09:15    123s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:09:15    123s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:15    123s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.33 MB )
[01/07 18:09:15    123s] (I)      Delete wires for 11530 nets (async)
[01/07 18:09:15    123s] (I)      Reset routing kernel
[01/07 18:09:15    123s] (I)      Started Global Routing ( Curr Mem: 4.33 MB )
[01/07 18:09:15    123s] (I)      totalPins=35451  totalGlobalPin=34515 (97.36%)
[01/07 18:09:15    123s] (I)      ================= Net Group Info =================
[01/07 18:09:15    123s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:15    123s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:15    123s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:15    123s] (I)      |  1 |          11530 |      met2(2) |   met5(5) |
[01/07 18:09:15    123s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:15    123s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:09:15    123s] (I)      total 2D Demand : 926 = (0 H, 926 V)
[01/07 18:09:15    123s] (I)      #blocked GCells = 64770
[01/07 18:09:15    123s] (I)      #regions = 4
[01/07 18:09:15    123s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:15    123s] (I)      #blocked areas for congestion spreading : 103
[01/07 18:09:15    123s] [NR-eGR] Layer group 1: route 11530 net(s) in layer range [2, 5]
[01/07 18:09:15    123s] (I)      
[01/07 18:09:15    123s] (I)      ============  Phase 1a Route ============
[01/07 18:09:15    123s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 97
[01/07 18:09:15    123s] (I)      Usage: 101264 = (49766 H, 51498 V) = (8.55% H, 4.59% V) = (2.060e+05um H, 2.132e+05um V)
[01/07 18:09:15    123s] (I)      
[01/07 18:09:15    123s] (I)      ============  Phase 1b Route ============
[01/07 18:09:15    123s] (I)      Usage: 101446 = (49810 H, 51636 V) = (8.56% H, 4.60% V) = (2.062e+05um H, 2.138e+05um V)
[01/07 18:09:15    123s] (I)      Overflow of layer group 1: 1.44% H + 0.04% V. EstWL: 4.199864e+05um
[01/07 18:09:15    123s] (I)      Congestion metric : 4.61%H 0.15%V, 4.76%HV
[01/07 18:09:15    123s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:09:15    123s] (I)      
[01/07 18:09:15    123s] (I)      ============  Phase 1c Route ============
[01/07 18:09:15    123s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:15    123s] (I)      Usage: 101836 = (49987 H, 51849 V) = (8.59% H, 4.62% V) = (2.069e+05um H, 2.147e+05um V)
[01/07 18:09:15    123s] (I)      
[01/07 18:09:15    123s] (I)      ============  Phase 1d Route ============
[01/07 18:09:15    124s] (I)      Usage: 102174 = (50063 H, 52111 V) = (8.60% H, 4.64% V) = (2.073e+05um H, 2.157e+05um V)
[01/07 18:09:15    124s] (I)      
[01/07 18:09:15    124s] (I)      ============  Phase 1e Route ============
[01/07 18:09:15    124s] (I)      Usage: 102186 = (50075 H, 52111 V) = (8.60% H, 4.64% V) = (2.073e+05um H, 2.157e+05um V)
[01/07 18:09:15    124s] [NR-eGR] Early Global Route overflow of layer group 1: 1.23% H + 0.00% V. EstWL: 4.230500e+05um
[01/07 18:09:15    124s] (I)      
[01/07 18:09:15    124s] (I)      ============  Phase 1l Route ============
[01/07 18:09:15    124s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:09:15    124s] (I)      Layer  2:     691695     53875         0      600246      719946    (45.47%) 
[01/07 18:09:15    124s] (I)      Layer  3:     511966    103884      9603      465485      530049    (46.76%) 
[01/07 18:09:15    124s] (I)      Layer  4:     433320     25539       314      505753      481708    (51.22%) 
[01/07 18:09:15    124s] (I)      Layer  5:      71304      5801       105       92980       72942    (56.04%) 
[01/07 18:09:15    124s] (I)      Total:       1708285    189099     10022     1664464     1804643    (47.98%) 
[01/07 18:09:15    124s] (I)      
[01/07 18:09:15    124s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:09:15    124s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:09:15    124s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:09:15    124s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[01/07 18:09:15    124s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:09:15    124s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:15    124s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:15    124s] [NR-eGR]    met3 ( 3)      3908( 5.00%)       346( 0.44%)         8( 0.01%)   ( 5.46%) 
[01/07 18:09:15    124s] [NR-eGR]    met4 ( 4)       189( 0.26%)         1( 0.00%)         0( 0.00%)   ( 0.27%) 
[01/07 18:09:15    124s] [NR-eGR]    met5 ( 5)       103( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[01/07 18:09:15    124s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:09:15    124s] [NR-eGR]        Total      4200( 1.43%)       347( 0.12%)         8( 0.00%)   ( 1.55%) 
[01/07 18:09:15    124s] [NR-eGR] 
[01/07 18:09:15    124s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.27 sec, Curr Mem: 4.34 MB )
[01/07 18:09:15    124s] (I)      Updating congestion map
[01/07 18:09:15    124s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:09:15    124s] [NR-eGR] Overflow after Early Global Route 3.81% H + 0.00% V
[01/07 18:09:15    124s] (I)      Running track assignment and export wires
[01/07 18:09:15    124s] (I)      ============= Track Assignment ============
[01/07 18:09:15    124s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.33 MB )
[01/07 18:09:15    124s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:09:15    124s] (I)      Run Multi-thread track assignment
[01/07 18:09:15    124s] (I)      Finished Track Assignment (8T) ( CPU: 0.26 sec, Real: 0.05 sec, Curr Mem: 4.38 MB )
[01/07 18:09:15    124s] (I)      Started Export ( Curr Mem: 4.38 MB )
[01/07 18:09:15    124s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:09:15    124s] [NR-eGR] Total eGR-routed clock nets wire length: 13837um, number of vias: 4675
[01/07 18:09:15    124s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:15    124s] [NR-eGR]               Length (um)   Vias 
[01/07 18:09:15    124s] [NR-eGR] ---------------------------------
[01/07 18:09:15    124s] [NR-eGR]  met1  (1H)             0  35140 
[01/07 18:09:15    124s] [NR-eGR]  met2  (2V)        189010  47599 
[01/07 18:09:15    124s] [NR-eGR]  met3  (3H)        191966   7933 
[01/07 18:09:15    124s] [NR-eGR]  met4  (4V)         38977   6272 
[01/07 18:09:15    124s] [NR-eGR]  met5  (5H)         20999      0 
[01/07 18:09:15    124s] [NR-eGR] ---------------------------------
[01/07 18:09:15    124s] [NR-eGR]        Total       440953  96944 
[01/07 18:09:15    124s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:15    124s] [NR-eGR] Total half perimeter of net bounding box: 293168um
[01/07 18:09:15    124s] [NR-eGR] Total length: 440953um, number of vias: 96944
[01/07 18:09:15    124s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:15    124s] (I)      == Layer wire length by net rule ==
[01/07 18:09:15    124s] (I)                     Default 
[01/07 18:09:15    124s] (I)      -----------------------
[01/07 18:09:15    124s] (I)       met1  (1H)        0um 
[01/07 18:09:15    124s] (I)       met2  (2V)   189010um 
[01/07 18:09:15    124s] (I)       met3  (3H)   191966um 
[01/07 18:09:15    124s] (I)       met4  (4V)    38977um 
[01/07 18:09:15    124s] (I)       met5  (5H)    20999um 
[01/07 18:09:15    124s] (I)      -----------------------
[01/07 18:09:15    124s] (I)             Total  440953um 
[01/07 18:09:15    124s] (I)      == Layer via count by net rule ==
[01/07 18:09:15    124s] (I)                    Default 
[01/07 18:09:15    124s] (I)      ----------------------
[01/07 18:09:15    124s] (I)       met1  (1H)     35140 
[01/07 18:09:15    124s] (I)       met2  (2V)     47599 
[01/07 18:09:15    124s] (I)       met3  (3H)      7933 
[01/07 18:09:15    124s] (I)       met4  (4V)      6272 
[01/07 18:09:15    124s] (I)       met5  (5H)         0 
[01/07 18:09:15    124s] (I)      ----------------------
[01/07 18:09:15    124s] (I)             Total    96944 
[01/07 18:09:15    124s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.15 sec, Curr Mem: 4.26 MB )
[01/07 18:09:15    124s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:15    124s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 0.60 sec, Curr Mem: 4.26 MB )
[01/07 18:09:15    124s] [NR-eGR] Finished Early Global Route ( CPU: 1.37 sec, Real: 0.61 sec, Curr Mem: 4.22 MB )
[01/07 18:09:15    124s] (I)      =========================================== Runtime Summary ============================================
[01/07 18:09:15    124s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[01/07 18:09:15    124s] (I)      --------------------------------------------------------------------------------------------------------
[01/07 18:09:15    124s] (I)       Early Global Route                                   100.00%  37.54 sec  38.15 sec  0.61 sec  1.37 sec 
[01/07 18:09:15    124s] (I)       +-Early Global Route kernel                           98.71%  37.54 sec  38.14 sec  0.60 sec  1.36 sec 
[01/07 18:09:15    124s] (I)       | +-Import and model                                  16.28%  37.55 sec  37.65 sec  0.10 sec  0.10 sec 
[01/07 18:09:15    124s] (I)       | | +-Create place DB                                  5.38%  37.55 sec  37.58 sec  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)       | | | +-Import place data                              5.36%  37.55 sec  37.58 sec  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read instances and placement                 1.60%  37.55 sec  37.56 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read nets                                    3.21%  37.56 sec  37.58 sec  0.02 sec  0.02 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read rows                                    0.01%  37.58 sec  37.58 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read module constraints                      0.00%  37.58 sec  37.58 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | +-Create route DB                                  8.64%  37.58 sec  37.63 sec  0.05 sec  0.05 sec 
[01/07 18:09:15    124s] (I)       | | | +-Import route data (8T)                         8.58%  37.58 sec  37.63 sec  0.05 sec  0.05 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read blockages ( Layer 2-5 )                 1.18%  37.59 sec  37.59 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read routing blockages                     0.00%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read instance blockages                    0.83%  37.59 sec  37.59 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read PG blockages                          0.18%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | | +-Allocate memory for PG via list          0.04%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read clock blockages                       0.00%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read other blockages                       0.00%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read halo blockages                        0.01%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read blackboxes                              0.00%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read prerouted                               0.01%  37.59 sec  37.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Read nets                                    0.70%  37.59 sec  37.60 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Set up via pillars                           0.01%  37.60 sec  37.60 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Initialize 3D grid graph                     0.29%  37.60 sec  37.60 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Model blockage capacity                      5.07%  37.60 sec  37.63 sec  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Initialize 3D capacity                     4.77%  37.60 sec  37.63 sec  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)       | | +-Read aux data                                    0.24%  37.63 sec  37.63 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | +-Others data preparation                          0.01%  37.63 sec  37.63 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | +-Create route kernel                              1.67%  37.63 sec  37.64 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | +-Global Routing                                    44.36%  37.65 sec  37.92 sec  0.27 sec  0.75 sec 
[01/07 18:09:15    124s] (I)       | | +-Initialization                                   1.24%  37.65 sec  37.65 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | +-Net group 1                                     40.57%  37.65 sec  37.90 sec  0.25 sec  0.73 sec 
[01/07 18:09:15    124s] (I)       | | | +-Generate topology (8T)                         1.73%  37.65 sec  37.67 sec  0.01 sec  0.05 sec 
[01/07 18:09:15    124s] (I)       | | | +-Phase 1a                                       5.38%  37.68 sec  37.71 sec  0.03 sec  0.08 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Pattern routing (8T)                         3.84%  37.68 sec  37.70 sec  0.02 sec  0.07 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.70%  37.70 sec  37.71 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Add via demand to 2D                         0.71%  37.71 sec  37.71 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | +-Phase 1b                                       5.34%  37.71 sec  37.74 sec  0.03 sec  0.07 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Monotonic routing (8T)                       4.19%  37.71 sec  37.74 sec  0.03 sec  0.06 sec 
[01/07 18:09:15    124s] (I)       | | | +-Phase 1c                                       1.34%  37.74 sec  37.75 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Two level Routing                            1.31%  37.74 sec  37.75 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Two Level Routing (Regular)                0.74%  37.75 sec  37.75 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Two Level Routing (Strong)                 0.29%  37.75 sec  37.75 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.08%  37.75 sec  37.75 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | +-Phase 1d                                      13.76%  37.75 sec  37.84 sec  0.08 sec  0.32 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Detoured routing (8T)                       13.69%  37.75 sec  37.84 sec  0.08 sec  0.31 sec 
[01/07 18:09:15    124s] (I)       | | | +-Phase 1e                                       0.68%  37.84 sec  37.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Route legalization                           0.53%  37.84 sec  37.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Legalize Blockage Violations               0.41%  37.84 sec  37.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | | | +-Legalize Reach Aware Violations            0.05%  37.84 sec  37.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | | +-Phase 1l                                       9.79%  37.84 sec  37.90 sec  0.06 sec  0.18 sec 
[01/07 18:09:15    124s] (I)       | | | | +-Layer assignment (8T)                        8.47%  37.85 sec  37.90 sec  0.05 sec  0.18 sec 
[01/07 18:09:15    124s] (I)       | +-Export cong map                                    3.74%  37.92 sec  37.94 sec  0.02 sec  0.02 sec 
[01/07 18:09:15    124s] (I)       | | +-Export 2D cong map                               1.03%  37.93 sec  37.94 sec  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | +-Extract Global 3D Wires                            0.54%  37.94 sec  37.94 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | +-Track Assignment (8T)                              8.43%  37.94 sec  37.99 sec  0.05 sec  0.26 sec 
[01/07 18:09:15    124s] (I)       | | +-Initialization                                   0.13%  37.94 sec  37.94 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | | +-Track Assignment Kernel                          8.04%  37.94 sec  37.99 sec  0.05 sec  0.26 sec 
[01/07 18:09:15    124s] (I)       | | +-Free Memory                                      0.00%  37.99 sec  37.99 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)       | +-Export                                            24.38%  37.99 sec  38.14 sec  0.15 sec  0.22 sec 
[01/07 18:09:15    124s] (I)       | | +-Export DB wires                                  3.17%  38.00 sec  38.01 sec  0.02 sec  0.07 sec 
[01/07 18:09:15    124s] (I)       | | | +-Export all nets (8T)                           2.53%  38.00 sec  38.01 sec  0.02 sec  0.06 sec 
[01/07 18:09:15    124s] (I)       | | | +-Set wire vias (8T)                             0.29%  38.01 sec  38.01 sec  0.00 sec  0.01 sec 
[01/07 18:09:15    124s] (I)       | | +-Report wirelength                                2.90%  38.01 sec  38.03 sec  0.02 sec  0.02 sec 
[01/07 18:09:15    124s] (I)       | | +-Update net boxes                                 1.73%  38.03 sec  38.04 sec  0.01 sec  0.03 sec 
[01/07 18:09:15    124s] (I)       | | +-Update timing                                   15.02%  38.04 sec  38.13 sec  0.09 sec  0.09 sec 
[01/07 18:09:15    124s] (I)       | +-Postprocess design                                 0.08%  38.14 sec  38.14 sec  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)      ========================== Summary by functions ==========================
[01/07 18:09:15    124s] (I)       Lv  Step                                           %      Real       CPU 
[01/07 18:09:15    124s] (I)      --------------------------------------------------------------------------
[01/07 18:09:15    124s] (I)        0  Early Global Route                       100.00%  0.61 sec  1.37 sec 
[01/07 18:09:15    124s] (I)        1  Early Global Route kernel                 98.71%  0.60 sec  1.36 sec 
[01/07 18:09:15    124s] (I)        2  Global Routing                            44.36%  0.27 sec  0.75 sec 
[01/07 18:09:15    124s] (I)        2  Export                                    24.38%  0.15 sec  0.22 sec 
[01/07 18:09:15    124s] (I)        2  Import and model                          16.28%  0.10 sec  0.10 sec 
[01/07 18:09:15    124s] (I)        2  Track Assignment (8T)                      8.43%  0.05 sec  0.26 sec 
[01/07 18:09:15    124s] (I)        2  Export cong map                            3.74%  0.02 sec  0.02 sec 
[01/07 18:09:15    124s] (I)        2  Extract Global 3D Wires                    0.54%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        2  Postprocess design                         0.08%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        3  Net group 1                               40.57%  0.25 sec  0.73 sec 
[01/07 18:09:15    124s] (I)        3  Update timing                             15.02%  0.09 sec  0.09 sec 
[01/07 18:09:15    124s] (I)        3  Create route DB                            8.64%  0.05 sec  0.05 sec 
[01/07 18:09:15    124s] (I)        3  Track Assignment Kernel                    8.04%  0.05 sec  0.26 sec 
[01/07 18:09:15    124s] (I)        3  Create place DB                            5.38%  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)        3  Export DB wires                            3.17%  0.02 sec  0.07 sec 
[01/07 18:09:15    124s] (I)        3  Report wirelength                          2.90%  0.02 sec  0.02 sec 
[01/07 18:09:15    124s] (I)        3  Update net boxes                           1.73%  0.01 sec  0.03 sec 
[01/07 18:09:15    124s] (I)        3  Create route kernel                        1.67%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        3  Initialization                             1.38%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        3  Export 2D cong map                         1.03%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        3  Read aux data                              0.24%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        3  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        4  Phase 1d                                  13.76%  0.08 sec  0.32 sec 
[01/07 18:09:15    124s] (I)        4  Phase 1l                                   9.79%  0.06 sec  0.18 sec 
[01/07 18:09:15    124s] (I)        4  Import route data (8T)                     8.58%  0.05 sec  0.05 sec 
[01/07 18:09:15    124s] (I)        4  Phase 1a                                   5.38%  0.03 sec  0.08 sec 
[01/07 18:09:15    124s] (I)        4  Import place data                          5.36%  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)        4  Phase 1b                                   5.34%  0.03 sec  0.07 sec 
[01/07 18:09:15    124s] (I)        4  Export all nets (8T)                       2.53%  0.02 sec  0.06 sec 
[01/07 18:09:15    124s] (I)        4  Generate topology (8T)                     1.73%  0.01 sec  0.05 sec 
[01/07 18:09:15    124s] (I)        4  Phase 1c                                   1.34%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        4  Phase 1e                                   0.68%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        4  Set wire vias (8T)                         0.29%  0.00 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        5  Detoured routing (8T)                     13.69%  0.08 sec  0.31 sec 
[01/07 18:09:15    124s] (I)        5  Layer assignment (8T)                      8.47%  0.05 sec  0.18 sec 
[01/07 18:09:15    124s] (I)        5  Model blockage capacity                    5.07%  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)        5  Monotonic routing (8T)                     4.19%  0.03 sec  0.06 sec 
[01/07 18:09:15    124s] (I)        5  Read nets                                  3.90%  0.02 sec  0.02 sec 
[01/07 18:09:15    124s] (I)        5  Pattern routing (8T)                       3.84%  0.02 sec  0.07 sec 
[01/07 18:09:15    124s] (I)        5  Read instances and placement               1.60%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        5  Two level Routing                          1.31%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        5  Read blockages ( Layer 2-5 )               1.18%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        5  Add via demand to 2D                       0.71%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Pattern Routing Avoiding Blockages         0.70%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Route legalization                         0.53%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Initialize 3D grid graph                   0.29%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Read rows                                  0.01%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Initialize 3D capacity                     4.77%  0.03 sec  0.03 sec 
[01/07 18:09:15    124s] (I)        6  Read instance blockages                    0.83%  0.01 sec  0.01 sec 
[01/07 18:09:15    124s] (I)        6  Two Level Routing (Regular)                0.74%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Legalize Blockage Violations               0.41%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Two Level Routing (Strong)                 0.29%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Read PG blockages                          0.18%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.08%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Legalize Reach Aware Violations            0.05%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] (I)        7  Allocate memory for PG via list            0.04%  0.00 sec  0.00 sec 
[01/07 18:09:15    124s] Running post-eGR process
[01/07 18:09:15    124s] Extraction called for design 'fpga_top' of instances=11558 and nets=14131 using extraction engine 'preRoute' .
[01/07 18:09:15    124s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:09:15    124s] RC Extraction called in multi-corner(1) mode.
[01/07 18:09:15    124s] RCMode: PreRoute
[01/07 18:09:15    124s]       RC Corner Indexes            0   
[01/07 18:09:15    124s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:09:15    124s] Resistance Scaling Factor    : 1.00000 
[01/07 18:09:15    124s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:09:15    124s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:09:15    124s] Shrink Factor                : 1.00000
[01/07 18:09:15    124s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:09:15    124s] Using Quantus QRC technology file ...
[01/07 18:09:15    124s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:15    124s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:09:15    124s] eee: pegSigSF=1.070000
[01/07 18:09:15    124s] Initializing multi-corner resistance tables ...
[01/07 18:09:15    124s] eee: Grid unit RC data computation started
[01/07 18:09:15    124s] eee: Grid unit RC data computation completed
[01/07 18:09:15    124s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:09:15    124s] eee: l=2 avDens=0.100964 usedTrk=4565.459421 availTrk=45218.501903 sigTrk=4565.459421
[01/07 18:09:15    124s] eee: l=3 avDens=0.151541 usedTrk=4651.695282 availTrk=30695.867505 sigTrk=4651.695282
[01/07 18:09:15    124s] eee: l=4 avDens=0.061176 usedTrk=1731.363142 availTrk=28301.182138 sigTrk=1731.363142
[01/07 18:09:15    124s] eee: l=5 avDens=0.172549 usedTrk=1001.811377 availTrk=5805.951000 sigTrk=1001.811377
[01/07 18:09:15    124s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:15    124s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:09:15    124s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.320231 uaWl=1.000000 uaWlH=0.136000 aWlH=0.000000 lMod=0 pMax=0.840700 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:09:15    124s] eee: NetCapCache creation started. (Current Mem: 4425.473M) 
[01/07 18:09:15    124s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4425.473M) 
[01/07 18:09:15    124s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:09:15    124s] eee: Metal Layers Info:
[01/07 18:09:15    124s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:15    124s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:09:15    124s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:15    124s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:09:15    124s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:09:15    124s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:09:15    124s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:09:15    124s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:09:15    124s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:15    124s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:09:15    124s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4425.473M)
[01/07 18:09:15    124s] Cell fpga_top LLGs are deleted
[01/07 18:09:15    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:15    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:15    124s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4425.5M, EPOCH TIME: 1736269755.657676
[01/07 18:09:15    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:15    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:15    124s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4425.5M, EPOCH TIME: 1736269755.657935
[01/07 18:09:15    124s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:15    124s] Core basic site is CoreSite
[01/07 18:09:15    124s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:15    124s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:15    124s] Fast DP-INIT is on for default
[01/07 18:09:15    124s] Atter site array init, number of instance map data is 0.
[01/07 18:09:15    124s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.008, MEM:4425.5M, EPOCH TIME: 1736269755.665671
[01/07 18:09:15    124s] 
[01/07 18:09:15    124s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:15    124s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:15    124s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.010, MEM:4425.5M, EPOCH TIME: 1736269755.667643
[01/07 18:09:15    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:15    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:15    124s] Starting delay calculation for Setup views
[01/07 18:09:15    124s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:09:15    124s] #################################################################################
[01/07 18:09:15    124s] # Design Stage: PreRoute
[01/07 18:09:15    124s] # Design Name: fpga_top
[01/07 18:09:15    124s] # Design Mode: 130nm
[01/07 18:09:15    124s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:09:15    124s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:09:15    124s] # Signoff Settings: SI Off 
[01/07 18:09:15    124s] #################################################################################
[01/07 18:09:16    125s] Calculate delays in BcWc mode...
[01/07 18:09:16    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 4483.2M, InitMEM = 4483.2M)
[01/07 18:09:16    125s] Start delay calculation (fullDC) (8 T). (MEM=2953.52)
[01/07 18:09:16    125s] End AAE Lib Interpolated Model. (MEM=4494.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:16    128s] Total number of fetched objects 13594
[01/07 18:09:16    128s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:09:16    128s] End delay calculation. (MEM=2988.68 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:09:16    128s] End delay calculation (fullDC). (MEM=2988.68 CPU=0:00:02.2 REAL=0:00:00.0)
[01/07 18:09:16    128s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 4932.3M) ***
[01/07 18:09:17    129s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:02.0 totSessionCpu=0:02:10 mem=4932.3M)
[01/07 18:09:17    130s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    264 (264)     |   -0.625   |    292 (292)     |
|   max_tran     |     83 (207)     |   -6.344   |    232 (505)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
------------------------------------------------------------------

[01/07 18:09:17    130s] **optDesign ... cpu = 0:00:09, real = 0:00:16, mem = 2972.5M, totSessionCpu=0:02:10 **
[01/07 18:09:17    130s] Begin: Collecting metrics
[01/07 18:09:17    130s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       40.50 | 0:00:02  |        4506 |   83 | 264 |
 ----------------------------------------------------------------------------------- 
[01/07 18:09:17    130s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2972.6M, current mem=2972.6M)

[01/07 18:09:17    130s] End: Collecting metrics
[01/07 18:09:17    130s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.3/0:00:15.9 (0.6), totSession cpu/real = 0:02:10.4/0:02:27.5 (0.9), mem = 4507.3M
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] =============================================================================================
[01/07 18:09:17    130s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.31-s109_1
[01/07 18:09:17    130s] =============================================================================================
[01/07 18:09:17    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:17    130s] ---------------------------------------------------------------------------------------------
[01/07 18:09:17    130s] [ ViewPruning            ]      2   0:00:00.1  (   0.6 % )     0:00:00.3 /  0:00:01.1    3.9
[01/07 18:09:17    130s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:05.3    3.4
[01/07 18:09:17    130s] [ MetricReport           ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:17    130s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    3.0
[01/07 18:09:17    130s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:17    130s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/07 18:09:17    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:17    130s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:17    130s] [ MetricInit             ]      1   0:00:01.5  (   9.5 % )     0:00:01.5 /  0:00:01.5    1.0
[01/07 18:09:17    130s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[01/07 18:09:17    130s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:01.4    2.2
[01/07 18:09:17    130s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.4
[01/07 18:09:17    130s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.0 % )     0:00:01.4 /  0:00:05.0    3.5
[01/07 18:09:17    130s] [ FullDelayCalc          ]      1   0:00:00.9  (   5.5 % )     0:00:00.9 /  0:00:03.2    3.6
[01/07 18:09:17    130s] [ TimingUpdate           ]      2   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:01.6    5.2
[01/07 18:09:17    130s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[01/07 18:09:17    130s] [ MISC                   ]          0:00:11.3  (  71.5 % )     0:00:11.3 /  0:00:00.3    0.0
[01/07 18:09:17    130s] ---------------------------------------------------------------------------------------------
[01/07 18:09:17    130s]  InitOpt #1 TOTAL                   0:00:15.9  ( 100.0 % )     0:00:15.9 /  0:00:09.3    0.6
[01/07 18:09:17    130s] ---------------------------------------------------------------------------------------------
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/07 18:09:17    130s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:09:17    130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:10 mem=4507.3M
[01/07 18:09:17    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:4507.3M, EPOCH TIME: 1736269757.390362
[01/07 18:09:17    130s] Processing tracks to init pin-track alignment.
[01/07 18:09:17    130s] z: 2, totalTracks: 1
[01/07 18:09:17    130s] z: 4, totalTracks: 1
[01/07 18:09:17    130s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:17    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4507.3M, EPOCH TIME: 1736269757.395054
[01/07 18:09:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:17    130s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:17    130s] OPERPROF:     Starting CMU at level 3, MEM:4507.3M, EPOCH TIME: 1736269757.399210
[01/07 18:09:17    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4507.3M, EPOCH TIME: 1736269757.399672
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:17    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4507.3M, EPOCH TIME: 1736269757.400441
[01/07 18:09:17    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4507.3M, EPOCH TIME: 1736269757.400485
[01/07 18:09:17    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4507.3M, EPOCH TIME: 1736269757.401368
[01/07 18:09:17    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4507.3MB).
[01/07 18:09:17    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.012, MEM:4507.3M, EPOCH TIME: 1736269757.402382
[01/07 18:09:17    130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=4507.3M
[01/07 18:09:17    130s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4507.3M, EPOCH TIME: 1736269757.413232
[01/07 18:09:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.010, MEM:4507.3M, EPOCH TIME: 1736269757.423416
[01/07 18:09:17    130s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:09:17    130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:10 mem=4507.3M
[01/07 18:09:17    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:4507.3M, EPOCH TIME: 1736269757.423750
[01/07 18:09:17    130s] Processing tracks to init pin-track alignment.
[01/07 18:09:17    130s] z: 2, totalTracks: 1
[01/07 18:09:17    130s] z: 4, totalTracks: 1
[01/07 18:09:17    130s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:17    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4507.3M, EPOCH TIME: 1736269757.427539
[01/07 18:09:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:17    130s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:17    130s] OPERPROF:     Starting CMU at level 3, MEM:4507.3M, EPOCH TIME: 1736269757.430832
[01/07 18:09:17    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4507.3M, EPOCH TIME: 1736269757.431265
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:17    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:4507.3M, EPOCH TIME: 1736269757.431998
[01/07 18:09:17    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4507.3M, EPOCH TIME: 1736269757.432049
[01/07 18:09:17    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4507.3M, EPOCH TIME: 1736269757.432212
[01/07 18:09:17    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4507.3MB).
[01/07 18:09:17    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:4507.3M, EPOCH TIME: 1736269757.433187
[01/07 18:09:17    130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=4507.3M
[01/07 18:09:17    130s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4507.3M, EPOCH TIME: 1736269757.443246
[01/07 18:09:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:17    130s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.008, MEM:4507.3M, EPOCH TIME: 1736269757.451543
[01/07 18:09:17    130s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:10.5/0:02:27.6 (0.9), mem = 4507.3M
[01/07 18:09:17    130s] *** Starting optimizing excluded clock nets MEM= 4507.3M) ***
[01/07 18:09:17    130s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4507.3M) ***
[01/07 18:09:17    130s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:10.5/0:02:27.6 (0.9), mem = 4507.3M
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] =============================================================================================
[01/07 18:09:17    130s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.31-s109_1
[01/07 18:09:17    130s] =============================================================================================
[01/07 18:09:17    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:17    130s] ---------------------------------------------------------------------------------------------
[01/07 18:09:17    130s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:17    130s] ---------------------------------------------------------------------------------------------
[01/07 18:09:17    130s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:17    130s] ---------------------------------------------------------------------------------------------
[01/07 18:09:17    130s] 
[01/07 18:09:17    130s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[01/07 18:09:17    131s] The useful skew maximum allowed delay is: 0.3
[01/07 18:09:17    131s] Deleting Lib Analyzer.
[01/07 18:09:17    131s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:11.8/0:02:28.0 (0.9), mem = 4483.3M
[01/07 18:09:17    131s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:17    131s] Info: 39 io nets excluded
[01/07 18:09:17    131s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:17    131s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=4483.3M
[01/07 18:09:17    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=4483.3M
[01/07 18:09:17    131s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:09:17    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.1
[01/07 18:09:17    131s] 
[01/07 18:09:17    131s] Creating Lib Analyzer ...
[01/07 18:09:17    131s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:17    131s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:17    131s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:17    131s] 
[01/07 18:09:17    131s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:18    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=4515.3M
[01/07 18:09:18    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=4515.3M
[01/07 18:09:18    132s] Creating Lib Analyzer, finished. 
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Active Setup views: VIEW_SETUP 
[01/07 18:09:18    132s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4515.3M, EPOCH TIME: 1736269758.182156
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:18    132s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4515.3M, EPOCH TIME: 1736269758.186446
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] [oiPhyDebug] optDemand 1653363023200.00, spDemand 160499023200.00.
[01/07 18:09:18    132s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11558
[01/07 18:09:18    132s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:09:18    132s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:12 mem=4515.3M
[01/07 18:09:18    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:4515.3M, EPOCH TIME: 1736269758.190034
[01/07 18:09:18    132s] Processing tracks to init pin-track alignment.
[01/07 18:09:18    132s] z: 2, totalTracks: 1
[01/07 18:09:18    132s] z: 4, totalTracks: 1
[01/07 18:09:18    132s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:18    132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4515.3M, EPOCH TIME: 1736269758.193608
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:18    132s] OPERPROF:     Starting CMU at level 3, MEM:4515.3M, EPOCH TIME: 1736269758.196831
[01/07 18:09:18    132s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4515.3M, EPOCH TIME: 1736269758.197255
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:18    132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:4515.3M, EPOCH TIME: 1736269758.197996
[01/07 18:09:18    132s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4515.3M, EPOCH TIME: 1736269758.198046
[01/07 18:09:18    132s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4515.3M, EPOCH TIME: 1736269758.198236
[01/07 18:09:18    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4515.3MB).
[01/07 18:09:18    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:4515.3M, EPOCH TIME: 1736269758.199225
[01/07 18:09:18    132s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:18    132s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11558
[01/07 18:09:18    132s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=4515.3M
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Footprint cell information for calculating maxBufDist
[01/07 18:09:18    132s] *info: There are 7 candidate Buffer cells
[01/07 18:09:18    132s] *info: There are 9 candidate Inverter cells
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] #optDebug: Start CG creation (mem=4515.3M)
[01/07 18:09:18    132s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:18    132s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:18    132s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:18    132s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:18    132s] ToF 1934.1750um
[01/07 18:09:18    132s] (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgPrt (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgEgp (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgPbk (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgNrb(cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgObs (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgCon (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s]  ...processing cgPdm (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4562.2M)
[01/07 18:09:18    132s] ### Creating RouteCongInterface, started
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] #optDebug: {0, 1.000}
[01/07 18:09:18    132s] ### Creating RouteCongInterface, finished
[01/07 18:09:18    132s] {MG  {4 0 40 0.68449} }
[01/07 18:09:18    132s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4922.8M, EPOCH TIME: 1736269758.529527
[01/07 18:09:18    132s] Found 0 hard placement blockage before merging.
[01/07 18:09:18    132s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4922.8M, EPOCH TIME: 1736269758.529668
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Netlist preparation processing... 
[01/07 18:09:18    132s] Removed 0 instance
[01/07 18:09:18    132s] *info: Marking 0 isolation instances dont touch
[01/07 18:09:18    132s] *info: Marking 0 level shifter instances dont touch
[01/07 18:09:18    132s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:18    132s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11558
[01/07 18:09:18    132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5180.1M, EPOCH TIME: 1736269758.601688
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11506).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.012, MEM:4522.1M, EPOCH TIME: 1736269758.613684
[01/07 18:09:18    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.1
[01/07 18:09:18    132s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:02:12.7/0:02:28.7 (0.9), mem = 4522.1M
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] =============================================================================================
[01/07 18:09:18    132s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.31-s109_1
[01/07 18:09:18    132s] =============================================================================================
[01/07 18:09:18    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:18    132s] ---------------------------------------------------------------------------------------------
[01/07 18:09:18    132s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:18    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:18    132s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    2.0
[01/07 18:09:18    132s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:09:18    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    1.5
[01/07 18:09:18    132s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:09:18    132s] [ ChannelGraphInit       ]      1   0:00:00.2  (  29.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:18    132s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.2    6.1
[01/07 18:09:18    132s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.2    7.1
[01/07 18:09:18    132s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:18    132s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:18    132s] [ MISC                   ]          0:00:00.1  (  18.9 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 18:09:18    132s] ---------------------------------------------------------------------------------------------
[01/07 18:09:18    132s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.9    1.3
[01/07 18:09:18    132s] ---------------------------------------------------------------------------------------------
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Begin: Collecting metrics
[01/07 18:09:18    132s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.000 |   0 |       40.50 | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist |       |     |             | 0:00:01  |        4522 |      |     |
 ------------------------------------------------------------------------------------ 
[01/07 18:09:18    132s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2988.4M, current mem=2988.4M)

[01/07 18:09:18    132s] End: Collecting metrics
[01/07 18:09:18    132s] Running new flow changes for HFN
[01/07 18:09:18    132s] Begin: GigaOpt high fanout net optimization
[01/07 18:09:18    132s] GigaOpt HFN: use maxLocalDensity 1.2
[01/07 18:09:18    132s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 18:09:18    132s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:12.9/0:02:28.9 (0.9), mem = 4522.1M
[01/07 18:09:18    132s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:18    132s] Info: 39 io nets excluded
[01/07 18:09:18    132s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:18    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.2
[01/07 18:09:18    132s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Active Setup views: VIEW_SETUP 
[01/07 18:09:18    132s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4522.1M, EPOCH TIME: 1736269758.867828
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] 
[01/07 18:09:18    132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:18    132s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4522.1M, EPOCH TIME: 1736269758.872011
[01/07 18:09:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    132s] [oiPhyDebug] optDemand 1653363023200.00, spDemand 160499023200.00.
[01/07 18:09:18    132s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11558
[01/07 18:09:18    132s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:09:18    132s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:13 mem=4522.1M
[01/07 18:09:18    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:4522.1M, EPOCH TIME: 1736269758.874941
[01/07 18:09:18    132s] Processing tracks to init pin-track alignment.
[01/07 18:09:18    132s] z: 2, totalTracks: 1
[01/07 18:09:18    132s] z: 4, totalTracks: 1
[01/07 18:09:18    132s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:18    133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4522.1M, EPOCH TIME: 1736269758.878416
[01/07 18:09:18    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:18    133s] 
[01/07 18:09:18    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:18    133s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:18    133s] OPERPROF:     Starting CMU at level 3, MEM:4522.1M, EPOCH TIME: 1736269758.881537
[01/07 18:09:18    133s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4522.1M, EPOCH TIME: 1736269758.881959
[01/07 18:09:18    133s] 
[01/07 18:09:18    133s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:18    133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:4522.1M, EPOCH TIME: 1736269758.882699
[01/07 18:09:18    133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4522.1M, EPOCH TIME: 1736269758.882742
[01/07 18:09:18    133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4522.1M, EPOCH TIME: 1736269758.882919
[01/07 18:09:18    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4522.1MB).
[01/07 18:09:18    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4522.1M, EPOCH TIME: 1736269758.883888
[01/07 18:09:18    133s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:18    133s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11558
[01/07 18:09:18    133s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=4522.1M
[01/07 18:09:18    133s] ### Creating RouteCongInterface, started
[01/07 18:09:18    133s] 
[01/07 18:09:18    133s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:09:18    133s] 
[01/07 18:09:18    133s] #optDebug: {0, 1.000}
[01/07 18:09:18    133s] ### Creating RouteCongInterface, finished
[01/07 18:09:18    133s] {MG  {4 0 40 0.68449} }
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    133s] AoF 2314.0790um
[01/07 18:09:19    133s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:19    133s] Dumping Information for Job ...
[01/07 18:09:19    133s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:19    133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:19    133s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:09:19    133s] [GPS-DRV] drvFixingStage: Large Scale
[01/07 18:09:19    133s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:09:19    133s] [GPS-DRV] setupTNSCost  : 0
[01/07 18:09:19    133s] [GPS-DRV] maxIter       : 1
[01/07 18:09:19    133s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[01/07 18:09:19    133s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:09:19    133s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:09:19    133s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:09:19    133s] [GPS-DRV] maxLocalDensity: 1.2
[01/07 18:09:19    133s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:09:19    133s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:09:19    133s] [GPS-DRV] isCPECostingOn: false
[01/07 18:09:19    133s] [GPS-DRV] All active and enabled setup views
[01/07 18:09:19    133s] [GPS-DRV]     VIEW_SETUP
[01/07 18:09:19    133s] [GPS-DRV] maxTran off
[01/07 18:09:19    133s] [GPS-DRV] maxCap off
[01/07 18:09:19    133s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:09:19    133s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[01/07 18:09:19    133s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:09:19    133s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4911.8M, EPOCH TIME: 1736269759.095715
[01/07 18:09:19    133s] Found 0 hard placement blockage before merging.
[01/07 18:09:19    133s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4911.8M, EPOCH TIME: 1736269759.095826
[01/07 18:09:19    133s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[01/07 18:09:19    133s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:09:19    133s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:19    133s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:09:19    133s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:19    133s] |   40.50%|        -|   0.000|   0.000|   0:00:00.0| 4915.8M|
[01/07 18:09:19    133s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:19    133s] Dumping Information for Job ...
[01/07 18:09:19    133s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:19    133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:19    133s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:19    133s] Dumping Information for Job ...
[01/07 18:09:19    133s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:19    133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:19    133s] |   40.50%|        -|   0.000|   0.000|   0:00:00.0| 4923.8M|
[01/07 18:09:19    133s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4923.8M) ***
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] ###############################################################################
[01/07 18:09:19    133s] #
[01/07 18:09:19    133s] #  Large fanout net report:  
[01/07 18:09:19    133s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:09:19    133s] #     - current density: 40.50
[01/07 18:09:19    133s] #
[01/07 18:09:19    133s] #  List of high fanout nets:
[01/07 18:09:19    133s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:09:19    133s] #                   - multi-driver net with 2 drivers
[01/07 18:09:19    133s] #                   - Ignored for optimization
[01/07 18:09:19    133s] #
[01/07 18:09:19    133s] ###############################################################################
[01/07 18:09:19    133s] Bottom Preferred Layer:
[01/07 18:09:19    133s]     None
[01/07 18:09:19    133s] Via Pillar Rule:
[01/07 18:09:19    133s]     None
[01/07 18:09:19    133s] Finished writing unified metrics of routing constraints.
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] =======================================================================
[01/07 18:09:19    133s]                 Reasons for remaining drv violations
[01/07 18:09:19    133s] =======================================================================
[01/07 18:09:19    133s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] HFNFixing failure reasons
[01/07 18:09:19    133s] ------------------------------------------------
[01/07 18:09:19    133s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:19    133s] Total-nets :: 11562, Stn-nets :: 32, ratio :: 0.276769 %, Total-len 440953, Stn-len 0
[01/07 18:09:19    133s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11558
[01/07 18:09:19    133s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4795.8M, EPOCH TIME: 1736269759.180420
[01/07 18:09:19    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11506).
[01/07 18:09:19    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.014, MEM:4526.8M, EPOCH TIME: 1736269759.194570
[01/07 18:09:19    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.2
[01/07 18:09:19    133s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.4 (2.1), totSession cpu/real = 0:02:13.7/0:02:29.3 (0.9), mem = 4526.8M
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] =============================================================================================
[01/07 18:09:19    133s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.31-s109_1
[01/07 18:09:19    133s] =============================================================================================
[01/07 18:09:19    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:19    133s] ---------------------------------------------------------------------------------------------
[01/07 18:09:19    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.4
[01/07 18:09:19    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.1    2.2
[01/07 18:09:19    133s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:19    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.1    1.5
[01/07 18:09:19    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.9
[01/07 18:09:19    133s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    133s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:09:19    133s] [ MISC                   ]          0:00:00.3  (  63.9 % )     0:00:00.3 /  0:00:00.6    2.3
[01/07 18:09:19    133s] ---------------------------------------------------------------------------------------------
[01/07 18:09:19    133s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.8    2.1
[01/07 18:09:19    133s] ---------------------------------------------------------------------------------------------
[01/07 18:09:19    133s] 
[01/07 18:09:19    133s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/07 18:09:19    133s] End: GigaOpt high fanout net optimization
[01/07 18:09:19    133s] Begin: Collecting metrics
[01/07 18:09:19    133s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       40.50 | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4522 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       40.50 | 0:00:01  |        4527 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:19    133s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2992.1M, current mem=2992.1M)

[01/07 18:09:19    133s] End: Collecting metrics
[01/07 18:09:19    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:09:19    133s] Deleting Lib Analyzer.
[01/07 18:09:19    133s] Begin: GigaOpt DRV Optimization
[01/07 18:09:19    133s] Begin: Processing multi-driver nets
[01/07 18:09:19    133s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:14.0/0:02:29.5 (0.9), mem = 4526.8M
[01/07 18:09:19    134s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:19    134s] Info: 39 io nets excluded
[01/07 18:09:19    134s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:19    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.3
[01/07 18:09:19    134s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Creating Lib Analyzer ...
[01/07 18:09:19    134s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:19    134s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:19    134s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:19    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=4526.8M
[01/07 18:09:19    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=4526.8M
[01/07 18:09:19    134s] Creating Lib Analyzer, finished. 
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Active Setup views: VIEW_SETUP 
[01/07 18:09:19    134s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4526.8M, EPOCH TIME: 1736269759.671302
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:19    134s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:19    134s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4526.8M, EPOCH TIME: 1736269759.675527
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] [oiPhyDebug] optDemand 1653363023200.00, spDemand 160499023200.00.
[01/07 18:09:19    134s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11558
[01/07 18:09:19    134s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:09:19    134s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:14 mem=4526.8M
[01/07 18:09:19    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:4526.8M, EPOCH TIME: 1736269759.678578
[01/07 18:09:19    134s] Processing tracks to init pin-track alignment.
[01/07 18:09:19    134s] z: 2, totalTracks: 1
[01/07 18:09:19    134s] z: 4, totalTracks: 1
[01/07 18:09:19    134s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:19    134s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4526.8M, EPOCH TIME: 1736269759.682052
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:19    134s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:19    134s] OPERPROF:     Starting CMU at level 3, MEM:4526.8M, EPOCH TIME: 1736269759.685145
[01/07 18:09:19    134s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4526.8M, EPOCH TIME: 1736269759.685592
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:19    134s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4526.8M, EPOCH TIME: 1736269759.686320
[01/07 18:09:19    134s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4526.8M, EPOCH TIME: 1736269759.686358
[01/07 18:09:19    134s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4526.8M, EPOCH TIME: 1736269759.686558
[01/07 18:09:19    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4526.8MB).
[01/07 18:09:19    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4526.8M, EPOCH TIME: 1736269759.687534
[01/07 18:09:19    134s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:19    134s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11558
[01/07 18:09:19    134s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:14 mem=4526.8M
[01/07 18:09:19    134s] ### Creating RouteCongInterface, started
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] #optDebug: {0, 1.000}
[01/07 18:09:19    134s] ### Creating RouteCongInterface, finished
[01/07 18:09:19    134s] {MG  {4 0 40 0.68449} }
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:19    134s] AoF 2314.0790um
[01/07 18:09:19    134s] Total-nets :: 11562, Stn-nets :: 32, ratio :: 0.276769 %, Total-len 440953, Stn-len 0
[01/07 18:09:19    134s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11558
[01/07 18:09:19    134s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4788.5M, EPOCH TIME: 1736269759.896724
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.011, MEM:4527.5M, EPOCH TIME: 1736269759.907668
[01/07 18:09:19    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.3
[01/07 18:09:19    134s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.7), totSession cpu/real = 0:02:14.8/0:02:30.0 (0.9), mem = 4527.5M
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] =============================================================================================
[01/07 18:09:19    134s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.31-s109_1
[01/07 18:09:19    134s] =============================================================================================
[01/07 18:09:19    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:19    134s] ---------------------------------------------------------------------------------------------
[01/07 18:09:19    134s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:19    134s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    134s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    1.8
[01/07 18:09:19    134s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.1    1.6
[01/07 18:09:19    134s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    134s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:19    134s] [ MISC                   ]          0:00:00.2  (  51.8 % )     0:00:00.2 /  0:00:00.5    2.1
[01/07 18:09:19    134s] ---------------------------------------------------------------------------------------------
[01/07 18:09:19    134s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.8    1.7
[01/07 18:09:19    134s] ---------------------------------------------------------------------------------------------
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] End: Processing multi-driver nets
[01/07 18:09:19    134s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 18:09:19    134s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:14.8/0:02:30.0 (0.9), mem = 4527.5M
[01/07 18:09:19    134s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:19    134s] Info: 39 io nets excluded
[01/07 18:09:19    134s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:19    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.4
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Active Setup views: VIEW_SETUP 
[01/07 18:09:19    134s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4527.5M, EPOCH TIME: 1736269759.979423
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:19    134s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:19    134s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4527.5M, EPOCH TIME: 1736269759.983577
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] [oiPhyDebug] optDemand 1653363023200.00, spDemand 160499023200.00.
[01/07 18:09:19    134s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11558
[01/07 18:09:19    134s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:09:19    134s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:15 mem=4527.5M
[01/07 18:09:19    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:4527.5M, EPOCH TIME: 1736269759.986508
[01/07 18:09:19    134s] Processing tracks to init pin-track alignment.
[01/07 18:09:19    134s] z: 2, totalTracks: 1
[01/07 18:09:19    134s] z: 4, totalTracks: 1
[01/07 18:09:19    134s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:19    134s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4527.5M, EPOCH TIME: 1736269759.990361
[01/07 18:09:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:19    134s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:19    134s] OPERPROF:     Starting CMU at level 3, MEM:4527.5M, EPOCH TIME: 1736269759.993546
[01/07 18:09:19    134s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4527.5M, EPOCH TIME: 1736269759.994002
[01/07 18:09:19    134s] 
[01/07 18:09:19    134s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:19    134s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4527.5M, EPOCH TIME: 1736269759.994738
[01/07 18:09:19    134s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4527.5M, EPOCH TIME: 1736269759.994780
[01/07 18:09:19    134s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4527.5M, EPOCH TIME: 1736269759.994918
[01/07 18:09:19    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4527.5MB).
[01/07 18:09:19    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4527.5M, EPOCH TIME: 1736269759.995889
[01/07 18:09:20    134s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:20    134s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11558
[01/07 18:09:20    134s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=4527.5M
[01/07 18:09:20    134s] ### Creating RouteCongInterface, started
[01/07 18:09:20    134s] 
[01/07 18:09:20    134s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:09:20    134s] 
[01/07 18:09:20    134s] #optDebug: {0, 1.000}
[01/07 18:09:20    134s] ### Creating RouteCongInterface, finished
[01/07 18:09:20    134s] {MG  {4 0 40 0.68449} }
[01/07 18:09:20    135s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:09:20    135s] [GPS-DRV] drvFixingStage: Large Scale
[01/07 18:09:20    135s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:09:20    135s] [GPS-DRV] setupTNSCost  : 0
[01/07 18:09:20    135s] [GPS-DRV] maxIter       : 2
[01/07 18:09:20    135s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[01/07 18:09:20    135s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:09:20    135s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:09:20    135s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:09:20    135s] [GPS-DRV] maxLocalDensity: 1.2
[01/07 18:09:20    135s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:09:20    135s] [GPS-DRV] Dflt RT Characteristic Length 1605.91um AoF 2314.08um x 1
[01/07 18:09:20    135s] [GPS-DRV] isCPECostingOn: false
[01/07 18:09:20    135s] [GPS-DRV] All active and enabled setup views
[01/07 18:09:20    135s] [GPS-DRV]     VIEW_SETUP
[01/07 18:09:20    135s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:09:20    135s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:09:20    135s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:09:20    135s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[01/07 18:09:20    135s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:09:20    135s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4917.2M, EPOCH TIME: 1736269760.147573
[01/07 18:09:20    135s] Found 0 hard placement blockage before merging.
[01/07 18:09:20    135s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4917.2M, EPOCH TIME: 1736269760.147691
[01/07 18:09:20    135s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[01/07 18:09:20    135s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:09:20    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:20    135s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 18:09:20    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:20    135s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 18:09:20    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:20    135s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:20    135s] Dumping Information for Job ...
[01/07 18:09:20    135s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:20    135s] Info: violation cost 3566.561279 (cap = 723.937073, tran = 2842.623291, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:20    135s] |   251|   540|    -6.46|   367|   367|    -0.64|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 40.50%|          |         |
[01/07 18:09:20    138s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:20    138s] Dumping Information for Job ...
[01/07 18:09:20    138s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:20    138s] Info: violation cost 168.863235 (cap = 168.791763, tran = 0.071458, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:20    138s] |    38|    77|    -0.86|   125|   125|    -0.15|     0|     0|     0|     0|     2.68|     0.00|     255|      48|       0| 41.68%| 0:00:00.0|  5253.4M|
[01/07 18:09:21    139s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:21    139s] Dumping Information for Job ...
[01/07 18:09:21    139s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:21    139s] Info: violation cost 168.734512 (cap = 168.734512, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:21    139s] |    36|    75|    -0.86|   124|   124|    -0.15|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       2| 41.68%| 0:00:01.0|  5254.4M|
[01/07 18:09:21    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] ###############################################################################
[01/07 18:09:21    139s] #
[01/07 18:09:21    139s] #  Large fanout net report:  
[01/07 18:09:21    139s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:09:21    139s] #     - current density: 41.68
[01/07 18:09:21    139s] #
[01/07 18:09:21    139s] #  List of high fanout nets:
[01/07 18:09:21    139s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:09:21    139s] #                   - multi-driver net with 2 drivers
[01/07 18:09:21    139s] #                   - Ignored for optimization
[01/07 18:09:21    139s] #
[01/07 18:09:21    139s] ###############################################################################
[01/07 18:09:21    139s] Bottom Preferred Layer:
[01/07 18:09:21    139s]     None
[01/07 18:09:21    139s] Via Pillar Rule:
[01/07 18:09:21    139s]     None
[01/07 18:09:21    139s] Finished writing unified metrics of routing constraints.
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] =======================================================================
[01/07 18:09:21    139s]                 Reasons for remaining drv violations
[01/07 18:09:21    139s] =======================================================================
[01/07 18:09:21    139s] *info: Total 125 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] MultiBuffering failure reasons
[01/07 18:09:21    139s] ------------------------------------------------
[01/07 18:09:21    139s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:09:21    139s] *info:    81 net(s): Could not be fixed because term is inside don't touch hierarchy.
[01/07 18:09:21    139s] *info:    43 net(s): Could not be fixed because of hier port constraint.
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] *** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:01.0 mem=5254.4M) ***
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:21    139s] Total-nets :: 11865, Stn-nets :: 164, ratio :: 1.38222 %, Total-len 440136, Stn-len 15722
[01/07 18:09:21    139s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11861
[01/07 18:09:21    139s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5126.4M, EPOCH TIME: 1736269761.095234
[01/07 18:09:21    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11809).
[01/07 18:09:21    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.013, MEM:4710.4M, EPOCH TIME: 1736269761.108561
[01/07 18:09:21    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.4
[01/07 18:09:21    139s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:01.2 (3.9), totSession cpu/real = 0:02:19.5/0:02:31.2 (0.9), mem = 4710.4M
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] =============================================================================================
[01/07 18:09:21    139s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.31-s109_1
[01/07 18:09:21    139s] =============================================================================================
[01/07 18:09:21    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:21    139s] ---------------------------------------------------------------------------------------------
[01/07 18:09:21    139s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.7
[01/07 18:09:21    139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    139s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.9
[01/07 18:09:21    139s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:21    139s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    1.5
[01/07 18:09:21    139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    139s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:04.0    4.5
[01/07 18:09:21    139s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.8 /  0:00:03.7    4.5
[01/07 18:09:21    139s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    139s] [ OptEval                ]      3   0:00:00.3  (  21.9 % )     0:00:00.3 /  0:00:02.0    7.8
[01/07 18:09:21    139s] [ OptCommit              ]      3   0:00:00.2  (  19.6 % )     0:00:00.2 /  0:00:00.3    1.1
[01/07 18:09:21    139s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.6 % )     0:00:00.2 /  0:00:01.2    5.2
[01/07 18:09:21    139s] [ IncrDelayCalc          ]     17   0:00:00.2  (  16.3 % )     0:00:00.2 /  0:00:01.1    5.8
[01/07 18:09:21    139s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.2    6.9
[01/07 18:09:21    139s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.6
[01/07 18:09:21    139s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    139s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.3    2.5
[01/07 18:09:21    139s] [ MISC                   ]          0:00:00.2  (  17.0 % )     0:00:00.2 /  0:00:00.5    2.5
[01/07 18:09:21    139s] ---------------------------------------------------------------------------------------------
[01/07 18:09:21    139s]  DrvOpt #3 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:04.7    3.9
[01/07 18:09:21    139s] ---------------------------------------------------------------------------------------------
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] End: GigaOpt DRV Optimization
[01/07 18:09:21    139s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/07 18:09:21    139s] **optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 3098.1M, totSessionCpu=0:02:19 **
[01/07 18:09:21    139s] Begin: Collecting metrics
[01/07 18:09:21    139s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       40.50 | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4522 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       40.50 | 0:00:01  |        4527 |      |     |
| drv_fixing_2     |     0.000 |    2.681 |         0 |        0 |       41.68 | 0:00:02  |        4710 |   36 | 124 |
 -------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:21    139s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3098.1M, current mem=3098.1M)

[01/07 18:09:21    139s] End: Collecting metrics
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Active setup views:
[01/07 18:09:21    139s]  VIEW_SETUP
[01/07 18:09:21    139s]   Dominating endpoints: 0
[01/07 18:09:21    139s]   Dominating TNS: -0.000
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:09:21    139s] Deleting Lib Analyzer.
[01/07 18:09:21    139s] Begin: GigaOpt Global Optimization
[01/07 18:09:21    139s] *info: use new DP (enabled)
[01/07 18:09:21    139s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/07 18:09:21    139s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:21    139s] Info: 39 io nets excluded
[01/07 18:09:21    139s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:21    139s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:19.7/0:02:31.5 (0.9), mem = 4972.1M
[01/07 18:09:21    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.5
[01/07 18:09:21    139s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Creating Lib Analyzer ...
[01/07 18:09:21    139s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:21    139s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:21    139s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:21    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=4972.1M
[01/07 18:09:21    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=4972.1M
[01/07 18:09:21    139s] Creating Lib Analyzer, finished. 
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Active Setup views: VIEW_SETUP 
[01/07 18:09:21    139s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4972.1M, EPOCH TIME: 1736269761.589510
[01/07 18:09:21    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:21    139s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:21    139s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4972.1M, EPOCH TIME: 1736269761.593772
[01/07 18:09:21    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] [oiPhyDebug] optDemand 1658017376800.00, spDemand 165153376800.00.
[01/07 18:09:21    139s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11861
[01/07 18:09:21    139s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:09:21    139s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:20 mem=4972.1M
[01/07 18:09:21    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:4972.1M, EPOCH TIME: 1736269761.596891
[01/07 18:09:21    139s] Processing tracks to init pin-track alignment.
[01/07 18:09:21    139s] z: 2, totalTracks: 1
[01/07 18:09:21    139s] z: 4, totalTracks: 1
[01/07 18:09:21    139s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:21    139s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4972.1M, EPOCH TIME: 1736269761.600574
[01/07 18:09:21    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:21    139s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:21    139s] OPERPROF:     Starting CMU at level 3, MEM:4972.1M, EPOCH TIME: 1736269761.603720
[01/07 18:09:21    139s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4972.1M, EPOCH TIME: 1736269761.604569
[01/07 18:09:21    139s] 
[01/07 18:09:21    139s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:21    139s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4972.1M, EPOCH TIME: 1736269761.605333
[01/07 18:09:21    139s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4972.1M, EPOCH TIME: 1736269761.605372
[01/07 18:09:21    139s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4972.1M, EPOCH TIME: 1736269761.605510
[01/07 18:09:21    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4972.1MB).
[01/07 18:09:21    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4972.1M, EPOCH TIME: 1736269761.606512
[01/07 18:09:21    139s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:21    140s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11861
[01/07 18:09:21    140s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:20 mem=4972.1M
[01/07 18:09:21    140s] ### Creating RouteCongInterface, started
[01/07 18:09:21    140s] 
[01/07 18:09:21    140s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:09:21    140s] 
[01/07 18:09:21    140s] #optDebug: {0, 1.000}
[01/07 18:09:21    140s] ### Creating RouteCongInterface, finished
[01/07 18:09:21    140s] {MG  {4 0 40 0.68449} }
[01/07 18:09:21    140s] *info: 39 io nets excluded
[01/07 18:09:21    140s] *info: 2 clock nets excluded
[01/07 18:09:21    140s] *info: 38 multi-driver nets excluded.
[01/07 18:09:21    140s] *info: 1056 no-driver nets excluded.
[01/07 18:09:21    140s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5177.3M, EPOCH TIME: 1736269761.786428
[01/07 18:09:21    140s] Found 0 hard placement blockage before merging.
[01/07 18:09:21    140s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5177.3M, EPOCH TIME: 1736269761.786605
[01/07 18:09:21    140s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/07 18:09:21    140s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:09:21    140s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[01/07 18:09:21    140s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:09:21    140s] |   0.000|   0.000|   41.68%|   0:00:00.0| 5177.3M|VIEW_SETUP|       NA| NA                                                 |
[01/07 18:09:21    140s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:09:21    140s] 
[01/07 18:09:21    140s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5177.3M) ***
[01/07 18:09:21    140s] 
[01/07 18:09:21    140s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5177.3M) ***
[01/07 18:09:21    140s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:21    140s] Bottom Preferred Layer:
[01/07 18:09:21    140s]     None
[01/07 18:09:21    140s] Via Pillar Rule:
[01/07 18:09:21    140s]     None
[01/07 18:09:21    140s] Finished writing unified metrics of routing constraints.
[01/07 18:09:21    140s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/07 18:09:21    140s] Total-nets :: 11865, Stn-nets :: 164, ratio :: 1.38222 %, Total-len 440136, Stn-len 15722
[01/07 18:09:21    140s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11861
[01/07 18:09:21    140s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5049.3M, EPOCH TIME: 1736269761.871931
[01/07 18:09:21    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11809).
[01/07 18:09:21    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:21    140s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.015, MEM:4745.3M, EPOCH TIME: 1736269761.887368
[01/07 18:09:21    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.5
[01/07 18:09:21    140s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.3), totSession cpu/real = 0:02:20.4/0:02:32.0 (0.9), mem = 4745.3M
[01/07 18:09:21    140s] 
[01/07 18:09:21    140s] =============================================================================================
[01/07 18:09:21    140s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.31-s109_1
[01/07 18:09:21    140s] =============================================================================================
[01/07 18:09:21    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:21    140s] ---------------------------------------------------------------------------------------------
[01/07 18:09:21    140s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:09:21    140s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  31.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:21    140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    140s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.1    2.0
[01/07 18:09:21    140s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 18:09:21    140s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.1    1.6
[01/07 18:09:21    140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    140s] [ TransformInit          ]      1   0:00:00.1  (  23.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/07 18:09:21    140s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    140s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:21    140s] [ MISC                   ]          0:00:00.1  (  23.9 % )     0:00:00.1 /  0:00:00.2    1.7
[01/07 18:09:21    140s] ---------------------------------------------------------------------------------------------
[01/07 18:09:21    140s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.3
[01/07 18:09:21    140s] ---------------------------------------------------------------------------------------------
[01/07 18:09:21    140s] 
[01/07 18:09:21    140s] End: GigaOpt Global Optimization
[01/07 18:09:21    140s] Begin: Collecting metrics
[01/07 18:09:22    140s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       40.50 | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4522 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       40.50 | 0:00:01  |        4527 |      |     |
| drv_fixing_2     |     0.000 |    2.681 |         0 |        0 |       41.68 | 0:00:02  |        4710 |   36 | 124 |
| global_opt       |           |    2.681 |           |        0 |       41.68 | 0:00:01  |        4743 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:22    140s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3117.5M, current mem=3117.5M)

[01/07 18:09:22    140s] End: Collecting metrics
[01/07 18:09:22    140s] *** Timing Is met
[01/07 18:09:22    140s] *** Check timing (0:00:00.0)
[01/07 18:09:22    140s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:09:22    140s] Deleting Lib Analyzer.
[01/07 18:09:22    140s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[01/07 18:09:22    140s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:22    140s] Info: 39 io nets excluded
[01/07 18:09:22    140s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:22    140s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=4743.3M
[01/07 18:09:22    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=4743.3M
[01/07 18:09:22    140s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:09:22    140s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5133.0M, EPOCH TIME: 1736269762.114136
[01/07 18:09:22    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:22    140s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:22    140s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5133.0M, EPOCH TIME: 1736269762.118499
[01/07 18:09:22    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    140s] [oiPhyDebug] optDemand 1658017376800.00, spDemand 165153376800.00.
[01/07 18:09:22    140s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11861
[01/07 18:09:22    140s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:09:22    140s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:21 mem=5133.0M
[01/07 18:09:22    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:5133.0M, EPOCH TIME: 1736269762.121596
[01/07 18:09:22    140s] Processing tracks to init pin-track alignment.
[01/07 18:09:22    140s] z: 2, totalTracks: 1
[01/07 18:09:22    140s] z: 4, totalTracks: 1
[01/07 18:09:22    140s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:22    140s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5133.0M, EPOCH TIME: 1736269762.125262
[01/07 18:09:22    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:22    140s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:22    140s] OPERPROF:     Starting CMU at level 3, MEM:5133.0M, EPOCH TIME: 1736269762.128475
[01/07 18:09:22    140s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:5133.0M, EPOCH TIME: 1736269762.128909
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:22    140s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:5133.0M, EPOCH TIME: 1736269762.129665
[01/07 18:09:22    140s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5133.0M, EPOCH TIME: 1736269762.129708
[01/07 18:09:22    140s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5133.0M, EPOCH TIME: 1736269762.129863
[01/07 18:09:22    140s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5133.0MB).
[01/07 18:09:22    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:5133.0M, EPOCH TIME: 1736269762.130862
[01/07 18:09:22    140s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:22    140s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11861
[01/07 18:09:22    140s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=5133.0M
[01/07 18:09:22    140s] Begin: Area Reclaim Optimization
[01/07 18:09:22    140s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.7/0:02:32.3 (0.9), mem = 5133.0M
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] Creating Lib Analyzer ...
[01/07 18:09:22    140s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:22    140s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:22    140s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:22    140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:21 mem=5135.0M
[01/07 18:09:22    140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:21 mem=5135.0M
[01/07 18:09:22    140s] Creating Lib Analyzer, finished. 
[01/07 18:09:22    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.6
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] Active Setup views: VIEW_SETUP 
[01/07 18:09:22    140s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11861
[01/07 18:09:22    140s] ### Creating RouteCongInterface, started
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:09:22    140s] 
[01/07 18:09:22    140s] #optDebug: {0, 1.000}
[01/07 18:09:22    140s] ### Creating RouteCongInterface, finished
[01/07 18:09:22    140s] {MG  {4 0 40 0.68449} }
[01/07 18:09:22    140s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5135.0M, EPOCH TIME: 1736269762.404168
[01/07 18:09:22    140s] Found 0 hard placement blockage before merging.
[01/07 18:09:22    140s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5135.0M, EPOCH TIME: 1736269762.404333
[01/07 18:09:22    141s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.68
[01/07 18:09:22    141s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:22    141s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:09:22    141s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:22    141s] |   41.68%|        -|   0.000|   0.000|   0:00:00.0| 5135.0M|
[01/07 18:09:22    141s] |   41.68%|        0|   0.000|   0.000|   0:00:00.0| 5135.0M|
[01/07 18:09:22    141s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:09:22    141s] |   41.68%|        0|   0.000|   0.000|   0:00:00.0| 5135.0M|
[01/07 18:09:22    141s] |   41.67%|        1|   0.000|   0.000|   0:00:00.0| 5154.1M|
[01/07 18:09:22    141s] |   41.65%|       14|   0.000|   0.000|   0:00:00.0| 5287.6M|
[01/07 18:09:22    141s] |   41.65%|        0|   0.000|   0.000|   0:00:00.0| 5287.6M|
[01/07 18:09:22    141s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:09:22    141s] |   41.65%|        0|   0.000|   0.000|   0:00:00.0| 5287.6M|
[01/07 18:09:22    141s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:22    141s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.65
[01/07 18:09:22    141s] 
[01/07 18:09:22    141s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 14 **
[01/07 18:09:22    141s] --------------------------------------------------------------
[01/07 18:09:22    141s] |                                   | Total     | Sequential |
[01/07 18:09:22    141s] --------------------------------------------------------------
[01/07 18:09:22    141s] | Num insts resized                 |      14  |       0    |
[01/07 18:09:22    141s] | Num insts undone                  |       0  |       0    |
[01/07 18:09:22    141s] | Num insts Downsized               |      14  |       0    |
[01/07 18:09:22    141s] | Num insts Samesized               |       0  |       0    |
[01/07 18:09:22    141s] | Num insts Upsized                 |       0  |       0    |
[01/07 18:09:22    141s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 18:09:22    141s] --------------------------------------------------------------
[01/07 18:09:22    141s] Bottom Preferred Layer:
[01/07 18:09:22    141s]     None
[01/07 18:09:22    141s] Via Pillar Rule:
[01/07 18:09:22    141s]     None
[01/07 18:09:22    141s] Finished writing unified metrics of routing constraints.
[01/07 18:09:22    141s] 
[01/07 18:09:22    141s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/07 18:09:22    141s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:00.0) **
[01/07 18:09:22    141s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:22    141s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11860
[01/07 18:09:22    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.6
[01/07 18:09:22    141s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.7), totSession cpu/real = 0:02:21.8/0:02:32.9 (0.9), mem = 5287.6M
[01/07 18:09:22    141s] 
[01/07 18:09:22    141s] =============================================================================================
[01/07 18:09:22    141s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.31-s109_1
[01/07 18:09:22    141s] =============================================================================================
[01/07 18:09:22    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:22    141s] ---------------------------------------------------------------------------------------------
[01/07 18:09:22    141s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:09:22    141s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:22    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:22    141s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:22    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.6
[01/07 18:09:22    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:22    141s] [ OptimizationStep       ]      1   0:00:00.1  (  23.4 % )     0:00:00.3 /  0:00:00.8    2.4
[01/07 18:09:22    141s] [ OptSingleIteration     ]      6   0:00:00.0  (   6.3 % )     0:00:00.2 /  0:00:00.6    3.5
[01/07 18:09:22    141s] [ OptGetWeight           ]    104   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:22    141s] [ OptEval                ]    104   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.4    7.1
[01/07 18:09:22    141s] [ OptCommit              ]    104   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:22    141s] [ PostCommitDelayUpdate  ]    104   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    2.0
[01/07 18:09:22    141s] [ IncrDelayCalc          ]     15   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    2.1
[01/07 18:09:22    141s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    2.3
[01/07 18:09:22    141s] [ MISC                   ]          0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/07 18:09:22    141s] ---------------------------------------------------------------------------------------------
[01/07 18:09:22    141s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.7
[01/07 18:09:22    141s] ---------------------------------------------------------------------------------------------
[01/07 18:09:22    141s] 
[01/07 18:09:22    141s] Executing incremental physical updates
[01/07 18:09:22    141s] Executing incremental physical updates
[01/07 18:09:22    141s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11860
[01/07 18:09:22    141s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5159.6M, EPOCH TIME: 1736269762.767689
[01/07 18:09:22    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11808).
[01/07 18:09:22    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:22    141s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.015, MEM:4736.6M, EPOCH TIME: 1736269762.782307
[01/07 18:09:22    141s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=4736.63M, totSessionCpu=0:02:22).
[01/07 18:09:22    141s] Begin: Collecting metrics
[01/07 18:09:22    141s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       40.50 | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4522 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       40.50 | 0:00:01  |        4527 |      |     |
| drv_fixing_2     |     0.000 |    2.681 |         0 |        0 |       41.68 | 0:00:02  |        4710 |   36 | 124 |
| global_opt       |           |    2.681 |           |        0 |       41.68 | 0:00:01  |        4743 |      |     |
| area_reclaiming  |     0.000 |    2.681 |         0 |        0 |       41.65 | 0:00:00  |        4737 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:22    142s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3117.5M, current mem=3116.6M)

[01/07 18:09:22    142s] End: Collecting metrics
[01/07 18:09:22    142s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.0/0:02:33.1 (0.9), mem = 4736.6M
[01/07 18:09:22    142s] 
[01/07 18:09:22    142s] *** Start incrementalPlace ***
[01/07 18:09:22    142s] User Input Parameters:
[01/07 18:09:22    142s] - Congestion Driven    : On
[01/07 18:09:22    142s] - Timing Driven        : On
[01/07 18:09:22    142s] - Area-Violation Based : On
[01/07 18:09:22    142s] - Start Rollback Level : -5
[01/07 18:09:22    142s] - Legalized            : On
[01/07 18:09:22    142s] - Window Based         : Off
[01/07 18:09:22    142s] - eDen incr mode       : Off
[01/07 18:09:22    142s] - Small incr mode      : Off
[01/07 18:09:22    142s] 
[01/07 18:09:22    142s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4736.6M, EPOCH TIME: 1736269762.983636
[01/07 18:09:22    142s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4736.6M, EPOCH TIME: 1736269762.983683
[01/07 18:09:22    142s] no activity file in design. spp won't run.
[01/07 18:09:23    142s] Effort level <high> specified for reg2reg path_group
[01/07 18:09:23    142s] No Views given, use default active views for adaptive view pruning
[01/07 18:09:23    142s] Active views:
[01/07 18:09:23    142s]   VIEW_SETUP
[01/07 18:09:23    142s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4736.6M, EPOCH TIME: 1736269763.174298
[01/07 18:09:23    142s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:4736.6M, EPOCH TIME: 1736269763.177599
[01/07 18:09:23    142s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4736.6M, EPOCH TIME: 1736269763.177659
[01/07 18:09:23    142s] Starting Early Global Route congestion estimation: mem = 4736.6M
[01/07 18:09:23    142s] (I)      Initializing eGR engine (regular)
[01/07 18:09:23    142s] Set min layer with default ( 2 )
[01/07 18:09:23    142s] Set max layer with default ( 127 )
[01/07 18:09:23    142s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:23    142s] Min route layer (adjusted) = 2
[01/07 18:09:23    142s] Max route layer (adjusted) = 5
[01/07 18:09:23    142s] (I)      clean place blk overflow:
[01/07 18:09:23    142s] (I)      H : enabled 1.00 0
[01/07 18:09:23    142s] (I)      V : enabled 1.00 0
[01/07 18:09:23    142s] (I)      Initializing eGR engine (regular)
[01/07 18:09:23    142s] Set min layer with default ( 2 )
[01/07 18:09:23    142s] Set max layer with default ( 127 )
[01/07 18:09:23    142s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:23    142s] Min route layer (adjusted) = 2
[01/07 18:09:23    142s] Max route layer (adjusted) = 5
[01/07 18:09:23    142s] (I)      clean place blk overflow:
[01/07 18:09:23    142s] (I)      H : enabled 1.00 0
[01/07 18:09:23    142s] (I)      V : enabled 1.00 0
[01/07 18:09:23    142s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.54 MB )
[01/07 18:09:23    142s] (I)      Running eGR Regular flow
[01/07 18:09:23    142s] (I)      # wire layers (front) : 6
[01/07 18:09:23    142s] (I)      # wire layers (back)  : 0
[01/07 18:09:23    142s] (I)      min wire layer : 1
[01/07 18:09:23    142s] (I)      max wire layer : 5
[01/07 18:09:23    142s] (I)      # cut layers (front) : 5
[01/07 18:09:23    142s] (I)      # cut layers (back)  : 0
[01/07 18:09:23    142s] (I)      min cut layer : 1
[01/07 18:09:23    142s] (I)      max cut layer : 4
[01/07 18:09:23    142s] (I)      ================================ Layers ================================
[01/07 18:09:23    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:23    142s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:23    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:23    142s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:23    142s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:23    142s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:23    142s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:23    142s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:23    142s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:23    142s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:23    142s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:23    142s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:23    142s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:23    142s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:23    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:23    142s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:23    142s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:23    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:23    142s] (I)      Started Import and model ( Curr Mem: 4.54 MB )
[01/07 18:09:23    142s] (I)      == Non-default Options ==
[01/07 18:09:23    142s] (I)      Maximum routing layer                              : 5
[01/07 18:09:23    142s] (I)      Top routing layer                                  : 5
[01/07 18:09:23    142s] (I)      Number of threads                                  : 8
[01/07 18:09:23    142s] (I)      Route tie net to shape                             : auto
[01/07 18:09:23    142s] (I)      Use non-blocking free Dbs wires                    : false
[01/07 18:09:23    142s] (I)      Method to set GCell size                           : row
[01/07 18:09:23    142s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:23    142s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:23    142s] (I)      ============== Pin Summary ==============
[01/07 18:09:23    142s] (I)      +-------+--------+---------+------------+
[01/07 18:09:23    142s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:23    142s] (I)      +-------+--------+---------+------------+
[01/07 18:09:23    142s] (I)      |     1 |  37262 |   99.09 |        Pin |
[01/07 18:09:23    142s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:23    142s] (I)      |     3 |    304 |    0.81 | Pin access |
[01/07 18:09:23    142s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:23    142s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:09:23    142s] (I)      +-------+--------+---------+------------+
[01/07 18:09:23    142s] (I)      Custom ignore net properties:
[01/07 18:09:23    142s] (I)      1 : NotLegal
[01/07 18:09:23    142s] (I)      Default ignore net properties:
[01/07 18:09:23    142s] (I)      1 : Special
[01/07 18:09:23    142s] (I)      2 : Analog
[01/07 18:09:23    142s] (I)      3 : Fixed
[01/07 18:09:23    142s] (I)      4 : Skipped
[01/07 18:09:23    142s] (I)      5 : MixedSignal
[01/07 18:09:23    142s] (I)      Prerouted net properties:
[01/07 18:09:23    142s] (I)      1 : NotLegal
[01/07 18:09:23    142s] (I)      2 : Special
[01/07 18:09:23    142s] (I)      3 : Analog
[01/07 18:09:23    142s] (I)      4 : Fixed
[01/07 18:09:23    142s] (I)      5 : Skipped
[01/07 18:09:23    142s] (I)      6 : MixedSignal
[01/07 18:09:23    142s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:09:23    142s] (I)      Use row-based GCell size
[01/07 18:09:23    142s] (I)      Use row-based GCell align
[01/07 18:09:23    142s] (I)      layer 0 area = 83000
[01/07 18:09:23    142s] (I)      layer 1 area = 67600
[01/07 18:09:23    142s] (I)      layer 2 area = 240000
[01/07 18:09:23    142s] (I)      layer 3 area = 240000
[01/07 18:09:23    142s] (I)      layer 4 area = 4000000
[01/07 18:09:23    142s] (I)      GCell unit size   : 4140
[01/07 18:09:23    142s] (I)      GCell multiplier  : 1
[01/07 18:09:23    142s] (I)      GCell row height  : 4140
[01/07 18:09:23    142s] (I)      Actual row height : 4140
[01/07 18:09:23    142s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:23    142s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:23    142s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:23    142s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:23    142s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:23    142s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:23    142s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:23    142s] (I)      ============== Default via ===============
[01/07 18:09:23    142s] (I)      +---+------------------+-----------------+
[01/07 18:09:23    142s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:23    142s] (I)      +---+------------------+-----------------+
[01/07 18:09:23    142s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:23    142s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:23    142s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:23    142s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:23    142s] (I)      +---+------------------+-----------------+
[01/07 18:09:23    142s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:23    142s] [NR-eGR] Read 6281 PG shapes
[01/07 18:09:23    142s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:23    142s] [NR-eGR] Read 0 other shapes
[01/07 18:09:23    142s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:23    142s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:09:23    142s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:09:23    142s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:23    142s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:23    142s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:23    142s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:23    142s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:23    142s] [NR-eGR] #prerouted nets         : 0
[01/07 18:09:23    142s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:23    142s] [NR-eGR] #prerouted wires        : 0
[01/07 18:09:23    142s] [NR-eGR] Read 11864 nets ( ignored 0 )
[01/07 18:09:23    142s] (I)        Front-side 11864 ( ignored 0 )
[01/07 18:09:23    142s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:23    142s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:23    142s] (I)      Reading macro buffers
[01/07 18:09:23    142s] (I)      Number of macro buffers: 0
[01/07 18:09:23    142s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:23    142s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:09:23    142s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:09:23    142s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:09:23    142s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:09:23    142s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:09:23    142s] (I)      Number of ignored nets                =      0
[01/07 18:09:23    142s] (I)      Number of connected nets              =      0
[01/07 18:09:23    142s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:09:23    142s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:23    142s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:23    142s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:23    142s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:23    142s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:23    142s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:23    142s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/07 18:09:23    142s] (I)      Ndr track 0 does not exist
[01/07 18:09:23    142s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:23    142s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:23    142s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:23    142s] (I)      Site width          :   460  (dbu)
[01/07 18:09:23    142s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:23    142s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:23    142s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:23    142s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:23    142s] (I)      Grid                :   382   385     5
[01/07 18:09:23    142s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:23    142s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:23    142s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:23    142s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:23    142s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:23    142s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:23    142s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:23    142s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:23    142s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:23    142s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:23    142s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:23    142s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:23    142s] (I)      --------------------------------------------------------
[01/07 18:09:23    142s] 
[01/07 18:09:23    142s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:23    142s] [NR-eGR] Rule id: 0  Nets: 11832
[01/07 18:09:23    142s] [NR-eGR] ========================================
[01/07 18:09:23    142s] [NR-eGR] 
[01/07 18:09:23    142s] (I)      ======== NDR :  =========
[01/07 18:09:23    142s] (I)      +--------------+--------+
[01/07 18:09:23    142s] (I)      |           ID |      0 |
[01/07 18:09:23    142s] (I)      |         Name |        |
[01/07 18:09:23    142s] (I)      |      Default |    yes |
[01/07 18:09:23    142s] (I)      |  Clk Special |     no |
[01/07 18:09:23    142s] (I)      | Hard spacing |     no |
[01/07 18:09:23    142s] (I)      |    NDR track | (none) |
[01/07 18:09:23    142s] (I)      |      NDR via | (none) |
[01/07 18:09:23    142s] (I)      |  Extra space |      0 |
[01/07 18:09:23    142s] (I)      |      Shields |      0 |
[01/07 18:09:23    142s] (I)      |   Demand (H) |      1 |
[01/07 18:09:23    142s] (I)      |   Demand (V) |      1 |
[01/07 18:09:23    142s] (I)      |        #Nets |  11832 |
[01/07 18:09:23    142s] (I)      +--------------+--------+
[01/07 18:09:23    142s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:23    142s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:23    142s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:23    142s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:23    142s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:23    142s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:23    142s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:23    142s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:23    142s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:23    142s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:23    142s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:23    142s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:23    142s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:23    142s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:09:23    142s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:09:23    142s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:09:23    142s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:09:23    142s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:23    142s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.55 MB )
[01/07 18:09:23    142s] (I)      Reset routing kernel
[01/07 18:09:23    142s] (I)      Started Global Routing ( Curr Mem: 4.55 MB )
[01/07 18:09:23    142s] (I)      totalPins=36055  totalGlobalPin=34890 (96.77%)
[01/07 18:09:23    142s] (I)      ================= Net Group Info =================
[01/07 18:09:23    142s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:23    142s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:23    142s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:23    142s] (I)      |  1 |          11832 |      met2(2) |   met5(5) |
[01/07 18:09:23    142s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:23    142s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:09:23    142s] (I)      total 2D Demand : 1145 = (0 H, 1145 V)
[01/07 18:09:23    142s] (I)      #blocked GCells = 64770
[01/07 18:09:23    142s] (I)      #regions = 4
[01/07 18:09:23    142s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:23    142s] [NR-eGR] Layer group 1: route 11832 net(s) in layer range [2, 5]
[01/07 18:09:23    142s] (I)      
[01/07 18:09:23    142s] (I)      ============  Phase 1a Route ============
[01/07 18:09:23    142s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 99
[01/07 18:09:23    142s] (I)      Usage: 100428 = (49689 H, 50739 V) = (8.54% H, 4.52% V) = (2.057e+05um H, 2.101e+05um V)
[01/07 18:09:23    142s] (I)      
[01/07 18:09:23    142s] (I)      ============  Phase 1b Route ============
[01/07 18:09:23    142s] (I)      Usage: 100551 = (49725 H, 50826 V) = (8.54% H, 4.53% V) = (2.059e+05um H, 2.104e+05um V)
[01/07 18:09:23    142s] (I)      Overflow of layer group 1: 1.47% H + 0.01% V. EstWL: 4.162811e+05um
[01/07 18:09:23    142s] (I)      Congestion metric : 4.66%H 0.04%V, 4.70%HV
[01/07 18:09:23    142s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:09:23    142s] (I)      
[01/07 18:09:23    142s] (I)      ============  Phase 1c Route ============
[01/07 18:09:23    142s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:23    142s] (I)      Usage: 100939 = (49897 H, 51042 V) = (8.57% H, 4.55% V) = (2.066e+05um H, 2.113e+05um V)
[01/07 18:09:23    142s] (I)      
[01/07 18:09:23    142s] (I)      ============  Phase 1d Route ============
[01/07 18:09:23    143s] (I)      Usage: 101339 = (49977 H, 51362 V) = (8.59% H, 4.58% V) = (2.069e+05um H, 2.126e+05um V)
[01/07 18:09:23    143s] (I)      
[01/07 18:09:23    143s] (I)      ============  Phase 1e Route ============
[01/07 18:09:23    143s] (I)      Usage: 101339 = (49977 H, 51362 V) = (8.59% H, 4.58% V) = (2.069e+05um H, 2.126e+05um V)
[01/07 18:09:23    143s] [NR-eGR] Early Global Route overflow of layer group 1: 1.24% H + 0.01% V. EstWL: 4.195435e+05um
[01/07 18:09:23    143s] (I)      
[01/07 18:09:23    143s] (I)      ============  Phase 1l Route ============
[01/07 18:09:23    143s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:09:23    143s] (I)      Layer  2:     691695     53597         1      600246      719946    (45.47%) 
[01/07 18:09:23    143s] (I)      Layer  3:     511966    104274      9801      465485      530049    (46.76%) 
[01/07 18:09:23    143s] (I)      Layer  4:     433320     26185       401      505753      481708    (51.22%) 
[01/07 18:09:23    143s] (I)      Layer  5:      71304      6115       110       92980       72942    (56.04%) 
[01/07 18:09:23    143s] (I)      Total:       1708285    190171     10313     1664464     1804643    (47.98%) 
[01/07 18:09:23    143s] (I)      
[01/07 18:09:23    143s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:09:23    143s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:09:23    143s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:09:23    143s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[01/07 18:09:23    143s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:09:23    143s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:23    143s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:23    143s] [NR-eGR]    met3 ( 3)      3959( 5.07%)       371( 0.48%)         8( 0.01%)   ( 5.55%) 
[01/07 18:09:23    143s] [NR-eGR]    met4 ( 4)       239( 0.33%)         1( 0.00%)         0( 0.00%)   ( 0.34%) 
[01/07 18:09:23    143s] [NR-eGR]    met5 ( 5)       109( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[01/07 18:09:23    143s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:09:23    143s] [NR-eGR]        Total      4308( 1.46%)       372( 0.13%)         8( 0.00%)   ( 1.59%) 
[01/07 18:09:23    143s] [NR-eGR] 
[01/07 18:09:23    143s] (I)      Finished Global Routing ( CPU: 0.87 sec, Real: 0.30 sec, Curr Mem: 4.56 MB )
[01/07 18:09:23    143s] (I)      Updating congestion map
[01/07 18:09:23    143s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:09:23    143s] [NR-eGR] Overflow after Early Global Route 3.86% H + 0.01% V
[01/07 18:09:23    143s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.99 sec, Real: 0.42 sec, Curr Mem: 4.55 MB )
[01/07 18:09:23    143s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 4744.9M
[01/07 18:09:23    143s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.992, REAL:0.428, MEM:4744.9M, EPOCH TIME: 1736269763.605291
[01/07 18:09:23    143s] OPERPROF: Starting HotSpotCal at level 1, MEM:4744.9M, EPOCH TIME: 1736269763.605331
[01/07 18:09:23    143s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:23    143s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:09:23    143s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:23    143s] [hotspot] | normalized |         40.92 |        185.77 |
[01/07 18:09:23    143s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:23    143s] Local HotSpot Analysis: normalized max congestion hotspot area = 40.92, normalized total congestion hotspot area = 185.77 (area is in unit of 4 std-cell row bins)
[01/07 18:09:23    143s] [hotspot] max/total 40.92/185.77, big hotspot (>10) total 115.08
[01/07 18:09:23    143s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot] |  1  |   897.46   665.62  1029.94   764.98 |       35.41   | grid_clb_1__1_/logical_til... |
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot] |  2  |   566.26   864.34   632.50   963.70 |       18.43   | grid_clb_1__1_/logical_til... |
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot] |  3  |   566.26   764.98   632.50   831.22 |       12.59   | grid_clb_1__1_/logical_til... |
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot] |  4  |   632.50   731.86   698.74   798.10 |       11.93   | grid_clb_1__1_/logical_til... |
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot] |  5  |   599.38   632.50   665.62   698.74 |        5.44   | grid_clb_1__1_/logical_til... |
[01/07 18:09:23    143s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:23    143s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:23    143s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:23    143s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:23    143s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_5 
[01/07 18:09:23    143s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:23    143s] Top 5 hotspots total area: 83.80
[01/07 18:09:23    143s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.008, MEM:4744.9M, EPOCH TIME: 1736269763.613429
[01/07 18:09:23    143s] 
[01/07 18:09:23    143s] === incrementalPlace Internal Loop 1 ===
[01/07 18:09:23    143s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:23    143s] UM:*                                                                   incrNP_iter_start
[01/07 18:09:23    143s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/07 18:09:23    143s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4744.9M, EPOCH TIME: 1736269763.726346
[01/07 18:09:23    143s] Processing tracks to init pin-track alignment.
[01/07 18:09:23    143s] z: 2, totalTracks: 1
[01/07 18:09:23    143s] z: 4, totalTracks: 1
[01/07 18:09:23    143s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:23    143s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4744.9M, EPOCH TIME: 1736269763.731249
[01/07 18:09:23    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:23    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:23    143s] 
[01/07 18:09:23    143s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:23    143s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:23    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:4744.9M, EPOCH TIME: 1736269763.735545
[01/07 18:09:23    143s] OPERPROF:   Starting post-place ADS at level 2, MEM:4744.9M, EPOCH TIME: 1736269763.735609
[01/07 18:09:23    143s] ADSU 0.417 -> 0.426. site 208080.000 -> 203400.000. GS 33.120
[01/07 18:09:23    143s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.019, REAL:0.018, MEM:4744.9M, EPOCH TIME: 1736269763.753583
[01/07 18:09:23    143s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4744.9M, EPOCH TIME: 1736269763.753817
[01/07 18:09:23    143s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4744.9M, EPOCH TIME: 1736269763.754160
[01/07 18:09:23    143s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4744.9M, EPOCH TIME: 1736269763.754194
[01/07 18:09:23    143s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:4744.9M, EPOCH TIME: 1736269763.756155
[01/07 18:09:23    143s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4744.9M, EPOCH TIME: 1736269763.758537
[01/07 18:09:23    143s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4744.9M, EPOCH TIME: 1736269763.759018
[01/07 18:09:23    143s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4744.9M, EPOCH TIME: 1736269763.759519
[01/07 18:09:23    143s] no activity file in design. spp won't run.
[01/07 18:09:23    143s] [spp] 0
[01/07 18:09:23    143s] [adp] 0:1:1:3
[01/07 18:09:23    143s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:4744.9M, EPOCH TIME: 1736269763.761161
[01/07 18:09:23    143s] SP #FI/SF FL/PI 0/0 11808/0
[01/07 18:09:23    143s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.040, REAL:0.036, MEM:4744.9M, EPOCH TIME: 1736269763.762156
[01/07 18:09:23    143s] PP off. flexM 0
[01/07 18:09:23    143s] OPERPROF: Starting CDPad at level 1, MEM:4744.9M, EPOCH TIME: 1736269763.770414
[01/07 18:09:23    143s] 3DP is on.
[01/07 18:09:23    143s] 3DP OF M2 0.005, M4 0.006. Diff 0, Offset 0
[01/07 18:09:23    143s] 3DP (1, 3) DPT Adjust 1. 0.837, 0.801, delta 0.035. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/07 18:09:23    143s] CDPadU 0.699 -> 0.752. R=0.426, N=11808, GS=4.140
[01/07 18:09:23    143s] OPERPROF: Finished CDPad at level 1, CPU:0.311, REAL:0.063, MEM:4744.9M, EPOCH TIME: 1736269763.833324
[01/07 18:09:23    143s] OPERPROF: Starting InitSKP at level 1, MEM:4744.9M, EPOCH TIME: 1736269763.833420
[01/07 18:09:23    143s] no activity file in design. spp won't run.
[01/07 18:09:23    144s] no activity file in design. spp won't run.
[01/07 18:09:24    145s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[01/07 18:09:24    145s] OPERPROF: Finished InitSKP at level 1, CPU:1.060, REAL:0.424, MEM:4860.9M, EPOCH TIME: 1736269764.257752
[01/07 18:09:24    145s] NP #FI/FS/SF FL/PI: 0/52/0 11808/0
[01/07 18:09:24    145s] no activity file in design. spp won't run.
[01/07 18:09:24    145s] 
[01/07 18:09:24    145s] AB Est...
[01/07 18:09:24    145s] OPERPROF: Starting NP-Place at level 1, MEM:4862.6M, EPOCH TIME: 1736269764.273789
[01/07 18:09:24    145s] OPERPROF: Finished NP-Place at level 1, CPU:0.040, REAL:0.021, MEM:4882.3M, EPOCH TIME: 1736269764.294938
[01/07 18:09:24    145s] Iteration  4: Skipped, with CDP Off
[01/07 18:09:24    145s] 
[01/07 18:09:24    145s] AB Est...
[01/07 18:09:24    145s] OPERPROF: Starting NP-Place at level 1, MEM:4914.3M, EPOCH TIME: 1736269764.306691
[01/07 18:09:24    145s] OPERPROF: Finished NP-Place at level 1, CPU:0.034, REAL:0.014, MEM:4882.3M, EPOCH TIME: 1736269764.320805
[01/07 18:09:24    145s] Iteration  5: Skipped, with CDP Off
[01/07 18:09:24    145s] OPERPROF: Starting NP-Place at level 1, MEM:5010.3M, EPOCH TIME: 1736269764.364655
[01/07 18:09:24    145s] SKP will use view:
[01/07 18:09:24    145s]   VIEW_SETUP
[01/07 18:09:25    147s] Iteration  6: Total net bbox = 2.694e+05 (1.37e+05 1.32e+05)
[01/07 18:09:25    147s]               Est.  stn bbox = 3.671e+05 (1.85e+05 1.82e+05)
[01/07 18:09:25    147s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 5272.6M
[01/07 18:09:25    147s] OPERPROF: Finished NP-Place at level 1, CPU:2.678, REAL:0.702, MEM:5176.6M, EPOCH TIME: 1736269765.066466
[01/07 18:09:25    147s] no activity file in design. spp won't run.
[01/07 18:09:25    147s] NP #FI/FS/SF FL/PI: 0/52/0 11808/0
[01/07 18:09:25    147s] no activity file in design. spp won't run.
[01/07 18:09:25    148s] OPERPROF: Starting NP-Place at level 1, MEM:5144.6M, EPOCH TIME: 1736269765.118531
[01/07 18:09:25    150s] Iteration  7: Total net bbox = 2.828e+05 (1.45e+05 1.38e+05)
[01/07 18:09:25    150s]               Est.  stn bbox = 3.835e+05 (1.95e+05 1.89e+05)
[01/07 18:09:25    150s]               cpu = 0:00:02.5 real = 0:00:00.0 mem = 5265.6M
[01/07 18:09:25    150s] OPERPROF: Finished NP-Place at level 1, CPU:2.552, REAL:0.626, MEM:5169.6M, EPOCH TIME: 1736269765.744656
[01/07 18:09:25    150s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[01/07 18:09:25    150s] MH packer: No MH instances from GP
[01/07 18:09:25    150s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:25    150s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5041.6M, DRC: 0)
[01/07 18:09:25    150s] no activity file in design. spp won't run.
[01/07 18:09:25    150s] NP #FI/FS/SF FL/PI: 0/52/0 11808/0
[01/07 18:09:25    150s] no activity file in design. spp won't run.
[01/07 18:09:25    150s] OPERPROF: Starting NP-Place at level 1, MEM:5137.6M, EPOCH TIME: 1736269765.798248
[01/07 18:09:26    154s] Iteration  8: Total net bbox = 2.903e+05 (1.48e+05 1.42e+05)
[01/07 18:09:26    154s]               Est.  stn bbox = 3.920e+05 (1.99e+05 1.93e+05)
[01/07 18:09:26    154s]               cpu = 0:00:04.1 real = 0:00:01.0 mem = 5260.6M
[01/07 18:09:26    154s] OPERPROF: Finished NP-Place at level 1, CPU:4.112, REAL:1.010, MEM:5164.6M, EPOCH TIME: 1736269766.807872
[01/07 18:09:26    154s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[01/07 18:09:26    154s] MH packer: No MH instances from GP
[01/07 18:09:26    154s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:26    154s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5036.6M, DRC: 0)
[01/07 18:09:26    154s] no activity file in design. spp won't run.
[01/07 18:09:26    154s] NP #FI/FS/SF FL/PI: 0/52/0 11808/0
[01/07 18:09:26    154s] no activity file in design. spp won't run.
[01/07 18:09:26    154s] OPERPROF: Starting NP-Place at level 1, MEM:5132.6M, EPOCH TIME: 1736269766.861919
[01/07 18:09:29    166s] Iteration  9: Total net bbox = 3.113e+05 (1.59e+05 1.53e+05)
[01/07 18:09:29    166s]               Est.  stn bbox = 4.114e+05 (2.08e+05 2.03e+05)
[01/07 18:09:29    166s]               cpu = 0:00:11.8 real = 0:00:03.0 mem = 5261.6M
[01/07 18:09:29    166s] OPERPROF: Finished NP-Place at level 1, CPU:11.817, REAL:2.400, MEM:5165.6M, EPOCH TIME: 1736269769.261842
[01/07 18:09:29    166s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[01/07 18:09:29    166s] MH packer: No MH instances from GP
[01/07 18:09:29    166s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:29    166s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5037.6M, DRC: 0)
[01/07 18:09:29    166s] no activity file in design. spp won't run.
[01/07 18:09:29    166s] NP #FI/FS/SF FL/PI: 0/52/0 11808/0
[01/07 18:09:29    166s] no activity file in design. spp won't run.
[01/07 18:09:29    166s] OPERPROF: Starting NP-Place at level 1, MEM:5133.6M, EPOCH TIME: 1736269769.316140
[01/07 18:09:29    166s] GP RA stats: MHOnly 0 nrInst 11808 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/07 18:09:30    171s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:5393.9M, EPOCH TIME: 1736269770.324896
[01/07 18:09:30    171s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:5393.9M, EPOCH TIME: 1736269770.325047
[01/07 18:09:30    171s] Iteration 10: Total net bbox = 3.188e+05 (1.63e+05 1.55e+05)
[01/07 18:09:30    171s]               Est.  stn bbox = 4.174e+05 (2.12e+05 2.05e+05)
[01/07 18:09:30    171s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 5293.9M
[01/07 18:09:30    171s] OPERPROF: Finished NP-Place at level 1, CPU:4.304, REAL:1.012, MEM:5165.9M, EPOCH TIME: 1736269770.328416
[01/07 18:09:30    171s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[01/07 18:09:30    171s] MH packer: No MH instances from GP
[01/07 18:09:30    171s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:30    171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5037.9M, DRC: 0)
[01/07 18:09:30    171s] Move report: Timing Driven Placement moves 11808 insts, mean move: 35.00 um, max move: 178.62 um 
[01/07 18:09:30    171s] 	Max move on inst (sb_0__0_/mux_right_track_14/INVX1_0_): (830.76, 992.68) --> (681.11, 1021.64)
[01/07 18:09:30    171s] no activity file in design. spp won't run.
[01/07 18:09:30    171s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:5037.9M, EPOCH TIME: 1736269770.345440
[01/07 18:09:30    171s] Saved padding area to DB
[01/07 18:09:30    171s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:5037.9M, EPOCH TIME: 1736269770.346070
[01/07 18:09:30    171s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:5037.9M, EPOCH TIME: 1736269770.347500
[01/07 18:09:30    171s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:5037.9M, EPOCH TIME: 1736269770.349527
[01/07 18:09:30    171s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 18:09:30    171s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:5037.9M, EPOCH TIME: 1736269770.352041
[01/07 18:09:30    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:30    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:30    171s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.009, REAL:0.008, MEM:5037.9M, EPOCH TIME: 1736269770.353281
[01/07 18:09:30    171s] 
[01/07 18:09:30    171s] Finished Incremental Placement (cpu=0:00:27.8, real=0:00:07.0, mem=5037.9M)
[01/07 18:09:30    171s] CongRepair sets shifter mode to gplace
[01/07 18:09:30    171s] TDRefine: refinePlace mode is spiral
[01/07 18:09:30    171s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5037.9M, EPOCH TIME: 1736269770.354142
[01/07 18:09:30    171s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5037.9M, EPOCH TIME: 1736269770.354182
[01/07 18:09:30    171s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5037.9M, EPOCH TIME: 1736269770.354231
[01/07 18:09:30    171s] Processing tracks to init pin-track alignment.
[01/07 18:09:30    171s] z: 2, totalTracks: 1
[01/07 18:09:30    171s] z: 4, totalTracks: 1
[01/07 18:09:30    171s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:30    171s] Cell fpga_top LLGs are deleted
[01/07 18:09:30    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:30    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:30    171s] # Building fpga_top llgBox search-tree.
[01/07 18:09:30    171s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5037.9M, EPOCH TIME: 1736269770.358302
[01/07 18:09:30    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:30    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:30    171s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5037.9M, EPOCH TIME: 1736269770.358559
[01/07 18:09:30    171s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:30    171s] Core basic site is CoreSite
[01/07 18:09:30    171s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:30    171s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:30    171s] Fast DP-INIT is on for default
[01/07 18:09:30    171s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:30    171s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:30    171s] Atter site array init, number of instance map data is 0.
[01/07 18:09:30    171s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.007, MEM:5037.9M, EPOCH TIME: 1736269770.365688
[01/07 18:09:30    171s] 
[01/07 18:09:30    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:30    171s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:30    171s] OPERPROF:         Starting CMU at level 5, MEM:5037.9M, EPOCH TIME: 1736269770.366807
[01/07 18:09:30    171s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:5037.9M, EPOCH TIME: 1736269770.367245
[01/07 18:09:30    171s] 
[01/07 18:09:30    171s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:30    171s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.015, REAL:0.010, MEM:5037.9M, EPOCH TIME: 1736269770.368025
[01/07 18:09:30    171s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5037.9M, EPOCH TIME: 1736269770.368068
[01/07 18:09:30    171s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5037.9M, EPOCH TIME: 1736269770.368210
[01/07 18:09:30    171s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5037.9MB).
[01/07 18:09:30    171s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.015, MEM:5037.9M, EPOCH TIME: 1736269770.369211
[01/07 18:09:30    171s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.020, REAL:0.015, MEM:5037.9M, EPOCH TIME: 1736269770.369239
[01/07 18:09:30    171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.3
[01/07 18:09:30    171s] OPERPROF:   Starting Refine-Place at level 2, MEM:5037.9M, EPOCH TIME: 1736269770.369316
[01/07 18:09:30    171s] *** Starting refinePlace (0:02:51 mem=5037.9M) ***
[01/07 18:09:30    171s] Total net bbox length = 3.341e+05 (1.732e+05 1.610e+05) (ext = 5.362e+04)
[01/07 18:09:30    171s] 
[01/07 18:09:30    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:30    171s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:30    171s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:09:30    171s] Set min layer with default ( 2 )
[01/07 18:09:30    171s] Set max layer with default ( 127 )
[01/07 18:09:30    171s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:30    171s] Min route layer (adjusted) = 2
[01/07 18:09:30    171s] Max route layer (adjusted) = 5
[01/07 18:09:30    171s] Set min layer with default ( 2 )
[01/07 18:09:30    171s] Set max layer with default ( 127 )
[01/07 18:09:30    171s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:30    171s] Min route layer (adjusted) = 2
[01/07 18:09:30    171s] Max route layer (adjusted) = 5
[01/07 18:09:30    171s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5037.9M, EPOCH TIME: 1736269770.381162
[01/07 18:09:30    171s] Starting refinePlace ...
[01/07 18:09:30    171s] Set min layer with default ( 2 )
[01/07 18:09:30    171s] Set max layer with default ( 127 )
[01/07 18:09:30    171s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:30    171s] Min route layer (adjusted) = 2
[01/07 18:09:30    171s] Max route layer (adjusted) = 5
[01/07 18:09:30    171s] Set min layer with default ( 2 )
[01/07 18:09:30    171s] Set max layer with default ( 127 )
[01/07 18:09:30    171s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:30    171s] Min route layer (adjusted) = 2
[01/07 18:09:30    171s] Max route layer (adjusted) = 5
[01/07 18:09:30    171s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:09:30    171s] DDP markSite nrRow 153 nrJob 153
[01/07 18:09:30    171s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/07 18:09:30    171s] ** Cut row section cpu time 0:00:00.0.
[01/07 18:09:30    171s]  ** Cut row section real time 0:00:00.0.
[01/07 18:09:30    171s]    Spread Effort: high, pre-route mode, useDDP on.
[01/07 18:09:30    171s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=5005.9MB) @(0:02:51 - 0:02:52).
[01/07 18:09:30    171s] Move report: preRPlace moves 11808 insts, mean move: 0.36 um, max move: 8.36 um 
[01/07 18:09:30    171s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_): (484.45, 810.53) --> (480.24, 806.38)
[01/07 18:09:30    171s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[01/07 18:09:30    171s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5005.9M, EPOCH TIME: 1736269770.461252
[01/07 18:09:30    171s] Tweakage: fix icg 0, fix clk 0.
[01/07 18:09:30    171s] Tweakage: density cost 0, scale 0.4.
[01/07 18:09:30    171s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:09:30    171s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5139.3M, EPOCH TIME: 1736269770.474436
[01/07 18:09:30    171s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:5139.3M, EPOCH TIME: 1736269770.478428
[01/07 18:09:30    171s] Tweakage perm 588 insts, flip 5353 insts.
[01/07 18:09:30    171s] Tweakage perm 149 insts, flip 381 insts.
[01/07 18:09:30    171s] Tweakage perm 73 insts, flip 64 insts.
[01/07 18:09:30    171s] Tweakage perm 4 insts, flip 4 insts.
[01/07 18:09:30    171s] Tweakage perm 320 insts, flip 1127 insts.
[01/07 18:09:30    171s] Tweakage perm 38 insts, flip 95 insts.
[01/07 18:09:30    171s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.439, REAL:0.395, MEM:5139.3M, EPOCH TIME: 1736269770.873089
[01/07 18:09:30    171s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.443, REAL:0.400, MEM:5139.3M, EPOCH TIME: 1736269770.873937
[01/07 18:09:30    171s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.459, REAL:0.416, MEM:5043.3M, EPOCH TIME: 1736269770.876801
[01/07 18:09:30    171s] Move report: Congestion aware Tweak moves 1263 insts, mean move: 6.01 um, max move: 48.76 um 
[01/07 18:09:30    171s] 	Max move on inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_): (1101.24, 847.78) --> (1052.48, 847.78)
[01/07 18:09:30    171s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=5043.3mb) @(0:02:52 - 0:02:52).
[01/07 18:09:30    172s] 
[01/07 18:09:30    172s]  === Spiral for Logical I: (movable: 11808) ===
[01/07 18:09:30    172s] 
[01/07 18:09:30    172s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:09:30    172s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7f42c2495340.
[01/07 18:09:30    172s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 3 thread pools are available.
[01/07 18:09:31    172s] 
[01/07 18:09:31    172s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:09:31    172s] 
[01/07 18:09:31    172s]  Info: 0 filler has been deleted!
[01/07 18:09:31    172s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:09:31    172s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:09:31    172s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:09:31    172s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=5139.3MB) @(0:02:52 - 0:02:52).
[01/07 18:09:31    172s] Move report: Detail placement moves 11808 insts, mean move: 0.98 um, max move: 48.93 um 
[01/07 18:09:31    172s] 	Max move on inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_): (1101.40, 847.79) --> (1052.48, 847.78)
[01/07 18:09:31    172s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5139.3MB
[01/07 18:09:31    172s] Statistics of distance of Instance movement in refine placement:
[01/07 18:09:31    172s]   maximum (X+Y) =        48.93 um
[01/07 18:09:31    172s]   inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_) with max move: (1101.4, 847.791) -> (1052.48, 847.78)
[01/07 18:09:31    172s]   mean    (X+Y) =         0.98 um
[01/07 18:09:31    172s] Summary Report:
[01/07 18:09:31    172s] Instances move: 11808 (out of 11808 movable)
[01/07 18:09:31    172s] Instances flipped: 0
[01/07 18:09:31    172s] Mean displacement: 0.98 um
[01/07 18:09:31    172s] Max displacement: 48.93 um (Instance: cbx_1__0_/mux_top_ipin_4/INVX4_0_) (1101.4, 847.791) -> (1052.48, 847.78)
[01/07 18:09:31    172s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: INVX4
[01/07 18:09:31    172s] 	Violation at original loc: Overlapping with other instance
[01/07 18:09:31    172s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:09:31    172s] Total instances moved : 11808
[01/07 18:09:31    172s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.148, REAL:0.681, MEM:5139.3M, EPOCH TIME: 1736269771.061827
[01/07 18:09:31    172s] Total net bbox length = 3.225e+05 (1.623e+05 1.602e+05) (ext = 5.419e+04)
[01/07 18:09:31    172s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 5139.3MB
[01/07 18:09:31    172s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=5139.3MB) @(0:02:51 - 0:02:52).
[01/07 18:09:31    172s] *** Finished refinePlace (0:02:52 mem=5139.3M) ***
[01/07 18:09:31    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.3
[01/07 18:09:31    172s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.164, REAL:0.696, MEM:5139.3M, EPOCH TIME: 1736269771.065772
[01/07 18:09:31    172s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5139.3M, EPOCH TIME: 1736269771.065837
[01/07 18:09:31    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11808).
[01/07 18:09:31    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    172s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.034, REAL:0.019, MEM:5157.3M, EPOCH TIME: 1736269771.085322
[01/07 18:09:31    172s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.218, REAL:0.731, MEM:5157.3M, EPOCH TIME: 1736269771.085393
[01/07 18:09:31    172s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5157.3M, EPOCH TIME: 1736269771.086214
[01/07 18:09:31    172s] Starting Early Global Route congestion estimation: mem = 5157.3M
[01/07 18:09:31    172s] (I)      Initializing eGR engine (regular)
[01/07 18:09:31    172s] Set min layer with default ( 2 )
[01/07 18:09:31    172s] Set max layer with default ( 127 )
[01/07 18:09:31    172s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:31    172s] Min route layer (adjusted) = 2
[01/07 18:09:31    172s] Max route layer (adjusted) = 5
[01/07 18:09:31    172s] (I)      clean place blk overflow:
[01/07 18:09:31    172s] (I)      H : enabled 1.00 0
[01/07 18:09:31    172s] (I)      V : enabled 1.00 0
[01/07 18:09:31    172s] (I)      Initializing eGR engine (regular)
[01/07 18:09:31    172s] Set min layer with default ( 2 )
[01/07 18:09:31    172s] Set max layer with default ( 127 )
[01/07 18:09:31    172s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:31    172s] Min route layer (adjusted) = 2
[01/07 18:09:31    172s] Max route layer (adjusted) = 5
[01/07 18:09:31    172s] (I)      clean place blk overflow:
[01/07 18:09:31    172s] (I)      H : enabled 1.00 0
[01/07 18:09:31    172s] (I)      V : enabled 1.00 0
[01/07 18:09:31    172s] (I)      Started Early Global Route kernel ( Curr Mem: 4.95 MB )
[01/07 18:09:31    172s] (I)      Running eGR Regular flow
[01/07 18:09:31    172s] (I)      # wire layers (front) : 6
[01/07 18:09:31    172s] (I)      # wire layers (back)  : 0
[01/07 18:09:31    172s] (I)      min wire layer : 1
[01/07 18:09:31    172s] (I)      max wire layer : 5
[01/07 18:09:31    172s] (I)      # cut layers (front) : 5
[01/07 18:09:31    172s] (I)      # cut layers (back)  : 0
[01/07 18:09:31    172s] (I)      min cut layer : 1
[01/07 18:09:31    172s] (I)      max cut layer : 4
[01/07 18:09:31    172s] (I)      ================================ Layers ================================
[01/07 18:09:31    172s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:31    172s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:31    172s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:31    172s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:31    172s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:31    172s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:31    172s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:31    172s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:31    172s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:31    172s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:31    172s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:31    172s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:31    172s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:31    172s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:31    172s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:31    172s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:31    172s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:31    172s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:31    172s] (I)      Started Import and model ( Curr Mem: 4.95 MB )
[01/07 18:09:31    172s] (I)      == Non-default Options ==
[01/07 18:09:31    172s] (I)      Maximum routing layer                              : 5
[01/07 18:09:31    172s] (I)      Top routing layer                                  : 5
[01/07 18:09:31    172s] (I)      Number of threads                                  : 8
[01/07 18:09:31    172s] (I)      Route tie net to shape                             : auto
[01/07 18:09:31    172s] (I)      Use non-blocking free Dbs wires                    : false
[01/07 18:09:31    172s] (I)      Method to set GCell size                           : row
[01/07 18:09:31    172s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:31    172s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:31    172s] (I)      ============== Pin Summary ==============
[01/07 18:09:31    172s] (I)      +-------+--------+---------+------------+
[01/07 18:09:31    172s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:31    172s] (I)      +-------+--------+---------+------------+
[01/07 18:09:31    172s] (I)      |     1 |  37262 |   99.09 |        Pin |
[01/07 18:09:31    172s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:31    172s] (I)      |     3 |    304 |    0.81 | Pin access |
[01/07 18:09:31    172s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:31    172s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:09:31    172s] (I)      +-------+--------+---------+------------+
[01/07 18:09:31    172s] (I)      Custom ignore net properties:
[01/07 18:09:31    172s] (I)      1 : NotLegal
[01/07 18:09:31    172s] (I)      Default ignore net properties:
[01/07 18:09:31    172s] (I)      1 : Special
[01/07 18:09:31    172s] (I)      2 : Analog
[01/07 18:09:31    172s] (I)      3 : Fixed
[01/07 18:09:31    172s] (I)      4 : Skipped
[01/07 18:09:31    172s] (I)      5 : MixedSignal
[01/07 18:09:31    172s] (I)      Prerouted net properties:
[01/07 18:09:31    172s] (I)      1 : NotLegal
[01/07 18:09:31    172s] (I)      2 : Special
[01/07 18:09:31    172s] (I)      3 : Analog
[01/07 18:09:31    172s] (I)      4 : Fixed
[01/07 18:09:31    172s] (I)      5 : Skipped
[01/07 18:09:31    172s] (I)      6 : MixedSignal
[01/07 18:09:31    172s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:09:31    172s] (I)      Use row-based GCell size
[01/07 18:09:31    172s] (I)      Use row-based GCell align
[01/07 18:09:31    172s] (I)      layer 0 area = 83000
[01/07 18:09:31    172s] (I)      layer 1 area = 67600
[01/07 18:09:31    172s] (I)      layer 2 area = 240000
[01/07 18:09:31    172s] (I)      layer 3 area = 240000
[01/07 18:09:31    172s] (I)      layer 4 area = 4000000
[01/07 18:09:31    172s] (I)      GCell unit size   : 4140
[01/07 18:09:31    172s] (I)      GCell multiplier  : 1
[01/07 18:09:31    172s] (I)      GCell row height  : 4140
[01/07 18:09:31    172s] (I)      Actual row height : 4140
[01/07 18:09:31    172s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:31    172s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:31    172s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:31    172s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:31    172s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:31    172s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:31    172s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:31    172s] (I)      ============== Default via ===============
[01/07 18:09:31    172s] (I)      +---+------------------+-----------------+
[01/07 18:09:31    172s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:31    172s] (I)      +---+------------------+-----------------+
[01/07 18:09:31    172s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:31    172s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:31    172s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:31    172s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:31    172s] (I)      +---+------------------+-----------------+
[01/07 18:09:31    172s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:31    172s] [NR-eGR] Read 6281 PG shapes
[01/07 18:09:31    172s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:31    172s] [NR-eGR] Read 0 other shapes
[01/07 18:09:31    172s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:31    172s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:09:31    172s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:09:31    172s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:31    172s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:31    172s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:31    172s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:31    172s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:31    172s] [NR-eGR] #prerouted nets         : 0
[01/07 18:09:31    172s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:31    172s] [NR-eGR] #prerouted wires        : 0
[01/07 18:09:31    172s] [NR-eGR] Read 11864 nets ( ignored 0 )
[01/07 18:09:31    172s] (I)        Front-side 11864 ( ignored 0 )
[01/07 18:09:31    172s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:31    172s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:31    172s] (I)      Reading macro buffers
[01/07 18:09:31    172s] (I)      Number of macro buffers: 0
[01/07 18:09:31    172s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:31    172s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:09:31    172s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:09:31    172s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:09:31    172s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:09:31    172s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:09:31    172s] (I)      Number of ignored nets                =      0
[01/07 18:09:31    172s] (I)      Number of connected nets              =      0
[01/07 18:09:31    172s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:09:31    172s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:31    172s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:31    172s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:31    172s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:31    172s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:31    172s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:31    172s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/07 18:09:31    172s] (I)      Ndr track 0 does not exist
[01/07 18:09:31    172s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:31    172s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:31    172s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:31    172s] (I)      Site width          :   460  (dbu)
[01/07 18:09:31    172s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:31    172s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:31    172s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:31    172s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:31    172s] (I)      Grid                :   382   385     5
[01/07 18:09:31    172s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:31    172s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:31    172s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:31    172s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:31    172s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:31    172s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:31    172s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:31    172s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:31    172s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:31    172s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:31    172s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:31    172s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:31    172s] (I)      --------------------------------------------------------
[01/07 18:09:31    172s] 
[01/07 18:09:31    172s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:31    172s] [NR-eGR] Rule id: 0  Nets: 11832
[01/07 18:09:31    172s] [NR-eGR] ========================================
[01/07 18:09:31    172s] [NR-eGR] 
[01/07 18:09:31    172s] (I)      ======== NDR :  =========
[01/07 18:09:31    172s] (I)      +--------------+--------+
[01/07 18:09:31    172s] (I)      |           ID |      0 |
[01/07 18:09:31    172s] (I)      |         Name |        |
[01/07 18:09:31    172s] (I)      |      Default |    yes |
[01/07 18:09:31    172s] (I)      |  Clk Special |     no |
[01/07 18:09:31    172s] (I)      | Hard spacing |     no |
[01/07 18:09:31    172s] (I)      |    NDR track | (none) |
[01/07 18:09:31    172s] (I)      |      NDR via | (none) |
[01/07 18:09:31    172s] (I)      |  Extra space |      0 |
[01/07 18:09:31    172s] (I)      |      Shields |      0 |
[01/07 18:09:31    172s] (I)      |   Demand (H) |      1 |
[01/07 18:09:31    172s] (I)      |   Demand (V) |      1 |
[01/07 18:09:31    172s] (I)      |        #Nets |  11832 |
[01/07 18:09:31    172s] (I)      +--------------+--------+
[01/07 18:09:31    172s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:31    172s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:31    172s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:31    172s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:31    172s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:31    172s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:31    172s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:31    172s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:31    172s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:31    172s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:31    172s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:31    172s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:31    172s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:31    172s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:09:31    172s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:09:31    172s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:09:31    172s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:09:31    172s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:31    172s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.96 MB )
[01/07 18:09:31    172s] (I)      Reset routing kernel
[01/07 18:09:31    172s] (I)      Started Global Routing ( Curr Mem: 4.96 MB )
[01/07 18:09:31    172s] (I)      totalPins=36055  totalGlobalPin=35404 (98.19%)
[01/07 18:09:31    172s] (I)      ================= Net Group Info =================
[01/07 18:09:31    172s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:31    172s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:31    172s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:31    172s] (I)      |  1 |          11832 |      met2(2) |   met5(5) |
[01/07 18:09:31    172s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:31    172s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:09:31    172s] (I)      total 2D Demand : 642 = (0 H, 642 V)
[01/07 18:09:31    172s] (I)      #blocked GCells = 64770
[01/07 18:09:31    172s] (I)      #regions = 4
[01/07 18:09:31    172s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:31    172s] [NR-eGR] Layer group 1: route 11832 net(s) in layer range [2, 5]
[01/07 18:09:31    172s] (I)      
[01/07 18:09:31    172s] (I)      ============  Phase 1a Route ============
[01/07 18:09:31    172s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[01/07 18:09:31    172s] (I)      Usage: 103543 = (51266 H, 52277 V) = (8.81% H, 4.66% V) = (2.122e+05um H, 2.164e+05um V)
[01/07 18:09:31    172s] (I)      
[01/07 18:09:31    172s] (I)      ============  Phase 1b Route ============
[01/07 18:09:31    172s] (I)      Usage: 103658 = (51308 H, 52350 V) = (8.81% H, 4.67% V) = (2.124e+05um H, 2.167e+05um V)
[01/07 18:09:31    172s] (I)      Overflow of layer group 1: 1.11% H + 0.07% V. EstWL: 4.291441e+05um
[01/07 18:09:31    172s] (I)      Congestion metric : 3.39%H 0.23%V, 3.61%HV
[01/07 18:09:31    172s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:09:31    172s] (I)      
[01/07 18:09:31    172s] (I)      ============  Phase 1c Route ============
[01/07 18:09:31    172s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:31    172s] (I)      Usage: 104074 = (51489 H, 52585 V) = (8.85% H, 4.69% V) = (2.132e+05um H, 2.177e+05um V)
[01/07 18:09:31    172s] (I)      
[01/07 18:09:31    172s] (I)      ============  Phase 1d Route ============
[01/07 18:09:31    173s] (I)      Usage: 104453 = (51533 H, 52920 V) = (8.85% H, 4.72% V) = (2.133e+05um H, 2.191e+05um V)
[01/07 18:09:31    173s] (I)      
[01/07 18:09:31    173s] (I)      ============  Phase 1e Route ============
[01/07 18:09:31    173s] (I)      Usage: 104453 = (51533 H, 52920 V) = (8.85% H, 4.72% V) = (2.133e+05um H, 2.191e+05um V)
[01/07 18:09:31    173s] [NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.00% V. EstWL: 4.324354e+05um
[01/07 18:09:31    173s] (I)      
[01/07 18:09:31    173s] (I)      ============  Phase 1l Route ============
[01/07 18:09:31    173s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:09:31    173s] (I)      Layer  2:     691695     53697         0      600246      719946    (45.47%) 
[01/07 18:09:31    173s] (I)      Layer  3:     511966    106097      8455      465485      530049    (46.76%) 
[01/07 18:09:31    173s] (I)      Layer  4:     433320     27635       345      505753      481708    (51.22%) 
[01/07 18:09:31    173s] (I)      Layer  5:      71304      5931        93       92980       72942    (56.04%) 
[01/07 18:09:31    173s] (I)      Total:       1708285    193360      8893     1664464     1804643    (47.98%) 
[01/07 18:09:31    173s] (I)      
[01/07 18:09:31    173s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:09:31    173s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[01/07 18:09:31    173s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:09:31    173s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[01/07 18:09:31    173s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/07 18:09:31    173s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:31    173s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:31    173s] [NR-eGR]    met3 ( 3)      2751( 3.52%)       944( 1.21%)       242( 0.31%)        30( 0.04%)   ( 5.08%) 
[01/07 18:09:31    173s] [NR-eGR]    met4 ( 4)       193( 0.27%)        18( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.30%) 
[01/07 18:09:31    173s] [NR-eGR]    met5 ( 5)        91( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[01/07 18:09:31    173s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/07 18:09:31    173s] [NR-eGR]        Total      3035( 1.03%)       962( 0.33%)       244( 0.08%)        30( 0.01%)   ( 1.45%) 
[01/07 18:09:31    173s] [NR-eGR] 
[01/07 18:09:31    173s] (I)      Finished Global Routing ( CPU: 0.97 sec, Real: 0.33 sec, Curr Mem: 4.97 MB )
[01/07 18:09:31    173s] (I)      Updating congestion map
[01/07 18:09:31    173s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:09:31    173s] [NR-eGR] Overflow after Early Global Route 3.39% H + 0.00% V
[01/07 18:09:31    173s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.46 sec, Curr Mem: 4.96 MB )
[01/07 18:09:31    173s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 5163.5M
[01/07 18:09:31    173s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.106, REAL:0.462, MEM:5163.5M, EPOCH TIME: 1736269771.548278
[01/07 18:09:31    173s] OPERPROF: Starting HotSpotCal at level 1, MEM:5163.5M, EPOCH TIME: 1736269771.548320
[01/07 18:09:31    173s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:31    173s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:09:31    173s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:31    173s] [hotspot] | normalized |          3.54 |         57.57 |
[01/07 18:09:31    173s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:31    173s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.54, normalized total congestion hotspot area = 57.57 (area is in unit of 4 std-cell row bins)
[01/07 18:09:31    173s] [hotspot] max/total 3.54/57.57, big hotspot (>10) total 0.00
[01/07 18:09:31    173s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  1  |   764.98   864.34   831.22   930.58 |        4.72   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  2  |   996.82   599.38  1063.06   665.62 |        3.93   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  3  |   963.70   533.14  1029.94   599.38 |        3.21   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  4  |   632.50   731.86   698.74   798.10 |        3.02   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  5  |   996.82   864.34  1063.06   930.58 |        3.02   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default_[hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] Top 5 hotspots total area: 17.90
[01/07 18:09:31    173s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.008, MEM:5163.5M, EPOCH TIME: 1736269771.555927
[01/07 18:09:31    173s] OPERPROF: Starting HotSpotCal at level 1, MEM:5163.5M, EPOCH TIME: 1736269771.556702
[01/07 18:09:31    173s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:31    173s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:09:31    173s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:31    173s] [hotspot] | normalized |          3.54 |         57.57 |
[01/07 18:09:31    173s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:31    173s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.54, normalized total congestion hotspot area = 57.57 (area is in unit of 4 std-cell row bins)
[01/07 18:09:31    173s] [hotspot] max/total 3.54/57.57, big hotspot (>10) total 0.00
[01/07 18:09:31    173s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  1  |   764.98   864.34   831.22   930.58 |        4.72   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  2  |   996.82   599.38  1063.06   665.62 |        3.93   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  3  |   963.70   533.14  1029.94   599.38 |        3.21   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  4  |   632.50   731.86   698.74   798.10 |        3.02   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot] |  5  |   996.82   864.34  1063.06   930.58 |        3.02   | grid_clb_1__1_/logical_til... |
[01/07 18:09:31    173s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default_[hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:31    173s] Top 5 hotspots total area: 17.90
[01/07 18:09:31    173s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.006, MEM:5163.5M, EPOCH TIME: 1736269771.562675
[01/07 18:09:31    173s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5163.5M, EPOCH TIME: 1736269771.562719
[01/07 18:09:31    173s] Starting Early Global Route wiring: mem = 5163.5M
[01/07 18:09:31    173s] (I)      Running track assignment and export wires
[01/07 18:09:31    173s] (I)      Delete wires for 11832 nets 
[01/07 18:09:31    173s] (I)      ============= Track Assignment ============
[01/07 18:09:31    173s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.96 MB )
[01/07 18:09:31    173s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:09:31    173s] (I)      Run Multi-thread track assignment
[01/07 18:09:31    173s] (I)      Finished Track Assignment (8T) ( CPU: 0.29 sec, Real: 0.06 sec, Curr Mem: 4.99 MB )
[01/07 18:09:31    173s] (I)      Started Export ( Curr Mem: 4.99 MB )
[01/07 18:09:31    173s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:09:31    173s] [NR-eGR] Total eGR-routed clock nets wire length: 13017um, number of vias: 4691
[01/07 18:09:31    173s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:31    173s] [NR-eGR]               Length (um)   Vias 
[01/07 18:09:31    173s] [NR-eGR] ---------------------------------
[01/07 18:09:31    173s] [NR-eGR]  met1  (1H)             0  35744 
[01/07 18:09:31    173s] [NR-eGR]  met2  (2V)        187391  47445 
[01/07 18:09:31    173s] [NR-eGR]  met3  (3H)        197782   8542 
[01/07 18:09:31    173s] [NR-eGR]  met4  (4V)         43639   6672 
[01/07 18:09:31    173s] [NR-eGR]  met5  (5H)         21433      0 
[01/07 18:09:31    173s] [NR-eGR] ---------------------------------
[01/07 18:09:31    173s] [NR-eGR]        Total       450244  98403 
[01/07 18:09:31    173s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:31    173s] [NR-eGR] Total half perimeter of net bounding box: 322467um
[01/07 18:09:31    173s] [NR-eGR] Total length: 450244um, number of vias: 98403
[01/07 18:09:31    173s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:31    173s] (I)      == Layer wire length by net rule ==
[01/07 18:09:31    173s] (I)                     Default 
[01/07 18:09:31    173s] (I)      -----------------------
[01/07 18:09:31    173s] (I)       met1  (1H)        0um 
[01/07 18:09:31    173s] (I)       met2  (2V)   187391um 
[01/07 18:09:31    173s] (I)       met3  (3H)   197782um 
[01/07 18:09:31    173s] (I)       met4  (4V)    43639um 
[01/07 18:09:31    173s] (I)       met5  (5H)    21433um 
[01/07 18:09:31    173s] (I)      -----------------------
[01/07 18:09:31    173s] (I)             Total  450244um 
[01/07 18:09:31    173s] (I)      == Layer via count by net rule ==
[01/07 18:09:31    173s] (I)                    Default 
[01/07 18:09:31    173s] (I)      ----------------------
[01/07 18:09:31    173s] (I)       met1  (1H)     35744 
[01/07 18:09:31    173s] (I)       met2  (2V)     47445 
[01/07 18:09:31    173s] (I)       met3  (3H)      8542 
[01/07 18:09:31    173s] (I)       met4  (4V)      6672 
[01/07 18:09:31    173s] (I)       met5  (5H)         0 
[01/07 18:09:31    173s] (I)      ----------------------
[01/07 18:09:31    173s] (I)             Total    98403 
[01/07 18:09:31    174s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.12 sec, Curr Mem: 4.81 MB )
[01/07 18:09:31    174s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:31    174s] (I)      Global routing data unavailable, rerun eGR
[01/07 18:09:31    174s] (I)      Initializing eGR engine (regular)
[01/07 18:09:31    174s] Set min layer with default ( 2 )
[01/07 18:09:31    174s] Set max layer with default ( 127 )
[01/07 18:09:31    174s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:31    174s] Min route layer (adjusted) = 2
[01/07 18:09:31    174s] Max route layer (adjusted) = 5
[01/07 18:09:31    174s] (I)      clean place blk overflow:
[01/07 18:09:31    174s] (I)      H : enabled 1.00 0
[01/07 18:09:31    174s] (I)      V : enabled 1.00 0
[01/07 18:09:31    174s] Early Global Route wiring runtime: 0.20 seconds, mem = 5056.8M
[01/07 18:09:31    174s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.508, REAL:0.204, MEM:5056.8M, EPOCH TIME: 1736269771.766354
[01/07 18:09:31    174s] 0 delay mode for cte disabled.
[01/07 18:09:31    174s] SKP cleared!
[01/07 18:09:31    174s] 
[01/07 18:09:31    174s] *** Finished incrementalPlace (cpu=0:00:32.1, real=0:00:09.0)***
[01/07 18:09:31    174s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4848.8M, EPOCH TIME: 1736269771.787899
[01/07 18:09:31    174s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4848.8M, EPOCH TIME: 1736269771.787962
[01/07 18:09:31    174s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4848.8M, EPOCH TIME: 1736269771.791650
[01/07 18:09:31    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    174s] Cell fpga_top LLGs are deleted
[01/07 18:09:31    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:31    174s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:4806.8M, EPOCH TIME: 1736269771.796392
[01/07 18:09:31    174s] Start to check current routing status for nets...
[01/07 18:09:31    174s] All nets are already routed correctly.
[01/07 18:09:31    174s] End to check current routing status for nets (mem=4806.8M)
[01/07 18:09:31    174s] Extraction called for design 'fpga_top' of instances=11860 and nets=14703 using extraction engine 'preRoute' .
[01/07 18:09:31    174s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:09:31    174s] RC Extraction called in multi-corner(1) mode.
[01/07 18:09:31    174s] RCMode: PreRoute
[01/07 18:09:31    174s]       RC Corner Indexes            0   
[01/07 18:09:31    174s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:09:31    174s] Resistance Scaling Factor    : 1.00000 
[01/07 18:09:31    174s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:09:31    174s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:09:31    174s] Shrink Factor                : 1.00000
[01/07 18:09:31    174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:09:31    174s] Using Quantus QRC technology file ...
[01/07 18:09:31    174s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:31    174s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:09:31    174s] eee: pegSigSF=1.070000
[01/07 18:09:31    174s] Initializing multi-corner resistance tables ...
[01/07 18:09:31    174s] eee: Grid unit RC data computation started
[01/07 18:09:31    174s] eee: Grid unit RC data computation completed
[01/07 18:09:31    174s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:09:31    174s] eee: l=2 avDens=0.101392 usedTrk=4526.343476 availTrk=44641.800572 sigTrk=4526.343476
[01/07 18:09:31    174s] eee: l=3 avDens=0.158298 usedTrk=4792.158209 availTrk=30273.048642 sigTrk=4792.158209
[01/07 18:09:31    174s] eee: l=4 avDens=0.064353 usedTrk=1843.969175 availTrk=28654.141668 sigTrk=1843.969175
[01/07 18:09:31    174s] eee: l=5 avDens=0.172589 usedTrk=1012.279490 availTrk=5865.266570 sigTrk=1012.279490
[01/07 18:09:31    174s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:31    174s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:09:31    174s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315476 uaWl=1.000000 uaWlH=0.144500 aWlH=0.000000 lMod=0 pMax=0.842500 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:09:31    174s] eee: NetCapCache creation started. (Current Mem: 4806.848M) 
[01/07 18:09:31    174s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4806.848M) 
[01/07 18:09:31    174s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:09:31    174s] eee: Metal Layers Info:
[01/07 18:09:31    174s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:31    174s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:09:31    174s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:31    174s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:09:31    174s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:09:31    174s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:09:31    174s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:09:31    174s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:09:31    174s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:31    174s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:09:31    174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4806.848M)
[01/07 18:09:31    174s] **optDesign ... cpu = 0:00:53, real = 0:00:30, mem = 2943.5M, totSessionCpu=0:02:54 **
[01/07 18:09:31    174s] Starting delay calculation for Setup views
[01/07 18:09:32    174s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:09:32    174s] #################################################################################
[01/07 18:09:32    174s] # Design Stage: PreRoute
[01/07 18:09:32    174s] # Design Name: fpga_top
[01/07 18:09:32    174s] # Design Mode: 130nm
[01/07 18:09:32    174s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:09:32    174s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:09:32    174s] # Signoff Settings: SI Off 
[01/07 18:09:32    174s] #################################################################################
[01/07 18:09:32    175s] Calculate delays in BcWc mode...
[01/07 18:09:32    175s] Topological Sorting (REAL = 0:00:00.0, MEM = 4783.5M, InitMEM = 4783.5M)
[01/07 18:09:32    175s] Start delay calculation (fullDC) (8 T). (MEM=3049.04)
[01/07 18:09:32    175s] End AAE Lib Interpolated Model. (MEM=4795 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:32    177s] Total number of fetched objects 13820
[01/07 18:09:32    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:32    177s] End delay calculation. (MEM=3075.91 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:09:32    177s] End delay calculation (fullDC). (MEM=3075.91 CPU=0:00:02.3 REAL=0:00:00.0)
[01/07 18:09:32    177s] *** CDM Built up (cpu=0:00:03.1  real=0:00:00.0  mem= 5224.6M) ***
[01/07 18:09:32    177s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:02:58 mem=5224.6M)
[01/07 18:09:32    177s] Begin: Collecting metrics
[01/07 18:09:32    177s] **INFO: Starting Blocking QThread with 8 CPU
[01/07 18:09:32    177s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[01/07 18:09:32    177s] Multi-CPU acceleration using 8 CPU(s).
[01/07 18:09:32      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.6M
[01/07 18:09:33      0s] Multithreaded Timing Analysis is initialized with 8 threads
[01/07 18:09:33      0s] 
[01/07 18:09:33      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3129.2M, current mem=2382.1M)
[01/07 18:09:33      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3129.2M, current mem=2382.1M)
[01/07 18:09:33      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.0M
[01/07 18:09:33      0s] 
[01/07 18:09:33      0s] =============================================================================================
[01/07 18:09:33      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[01/07 18:09:33      0s]                                                                                 23.31-s109_1
[01/07 18:09:33      0s] =============================================================================================
[01/07 18:09:33      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:33      0s] ---------------------------------------------------------------------------------------------
[01/07 18:09:33      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:33      0s] ---------------------------------------------------------------------------------------------
[01/07 18:09:33      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:33      0s] ---------------------------------------------------------------------------------------------
[01/07 18:09:33      0s] 

[01/07 18:09:33    177s]  
_______________________________________________________________________
[01/07 18:09:33    178s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       40.50 |            |              | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4522 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       40.50 |            |              | 0:00:01  |        4527 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       41.68 |            |              | 0:00:02  |        4710 |   36 | 124 |
| global_opt              |           |    2.681 |           |        0 |       41.68 |            |              | 0:00:01  |        4743 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       41.65 |            |              | 0:00:00  |        4737 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        57.57 | 0:00:11  |        4770 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:33    178s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3129.2M, current mem=3053.6M)

[01/07 18:09:33    178s] End: Collecting metrics
[01/07 18:09:33    178s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:36.2/0:00:10.6 (3.4), totSession cpu/real = 0:02:58.2/0:02:43.6 (1.1), mem = 4769.6M
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] =============================================================================================
[01/07 18:09:33    178s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.31-s109_1
[01/07 18:09:33    178s] =============================================================================================
[01/07 18:09:33    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:33    178s] ---------------------------------------------------------------------------------------------
[01/07 18:09:33    178s] [ MetricReport           ]      1   0:00:00.6  (   5.4 % )     0:00:00.6 /  0:00:00.3    0.5
[01/07 18:09:33    178s] [ RefinePlace            ]      1   0:00:00.7  (   6.6 % )     0:00:00.7 /  0:00:01.2    1.7
[01/07 18:09:33    178s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 18:09:33    178s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.3
[01/07 18:09:33    178s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.5 % )     0:00:01.0 /  0:00:03.6    3.6
[01/07 18:09:33    178s] [ FullDelayCalc          ]      1   0:00:00.8  (   7.5 % )     0:00:00.8 /  0:00:03.1    4.0
[01/07 18:09:33    178s] [ TimingUpdate           ]      3   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.7    4.1
[01/07 18:09:33    178s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:33    178s] [ MISC                   ]          0:00:08.0  (  76.2 % )     0:00:08.0 /  0:00:30.6    3.8
[01/07 18:09:33    178s] ---------------------------------------------------------------------------------------------
[01/07 18:09:33    178s]  IncrReplace #1 TOTAL               0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:36.2    3.4
[01/07 18:09:33    178s] ---------------------------------------------------------------------------------------------
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[01/07 18:09:33    178s] Deleting Lib Analyzer.
[01/07 18:09:33    178s] Begin: GigaOpt DRV Optimization
[01/07 18:09:33    178s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 18:09:33    178s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:58.3/0:02:43.7 (1.1), mem = 4793.6M
[01/07 18:09:33    178s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:33    178s] Info: 39 io nets excluded
[01/07 18:09:33    178s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:33    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.7
[01/07 18:09:33    178s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] Creating Lib Analyzer ...
[01/07 18:09:33    178s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:09:33    178s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:09:33    178s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:33    178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=4793.6M
[01/07 18:09:33    178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=4793.6M
[01/07 18:09:33    178s] Creating Lib Analyzer, finished. 
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] Active Setup views: VIEW_SETUP 
[01/07 18:09:33    178s] Cell fpga_top LLGs are deleted
[01/07 18:09:33    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4793.6M, EPOCH TIME: 1736269773.895938
[01/07 18:09:33    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4793.6M, EPOCH TIME: 1736269773.896237
[01/07 18:09:33    178s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:33    178s] Core basic site is CoreSite
[01/07 18:09:33    178s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:33    178s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:33    178s] Fast DP-INIT is on for default
[01/07 18:09:33    178s] Atter site array init, number of instance map data is 0.
[01/07 18:09:33    178s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.008, MEM:4793.6M, EPOCH TIME: 1736269773.904271
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:33    178s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:33    178s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.010, MEM:4793.6M, EPOCH TIME: 1736269773.906184
[01/07 18:09:33    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] [oiPhyDebug] optDemand 1657910730400.00, spDemand 165046730400.00.
[01/07 18:09:33    178s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11860
[01/07 18:09:33    178s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:09:33    178s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:59 mem=4793.6M
[01/07 18:09:33    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:4793.6M, EPOCH TIME: 1736269773.909736
[01/07 18:09:33    178s] Processing tracks to init pin-track alignment.
[01/07 18:09:33    178s] z: 2, totalTracks: 1
[01/07 18:09:33    178s] z: 4, totalTracks: 1
[01/07 18:09:33    178s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:33    178s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4793.6M, EPOCH TIME: 1736269773.913577
[01/07 18:09:33    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:33    178s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:33    178s] OPERPROF:     Starting CMU at level 3, MEM:4793.6M, EPOCH TIME: 1736269773.916816
[01/07 18:09:33    178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4793.6M, EPOCH TIME: 1736269773.917258
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:33    178s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4793.6M, EPOCH TIME: 1736269773.918019
[01/07 18:09:33    178s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4793.6M, EPOCH TIME: 1736269773.918067
[01/07 18:09:33    178s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4793.6M, EPOCH TIME: 1736269773.918226
[01/07 18:09:33    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4793.6MB).
[01/07 18:09:33    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.010, MEM:4793.6M, EPOCH TIME: 1736269773.919237
[01/07 18:09:33    178s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:33    178s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11860
[01/07 18:09:33    178s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:59 mem=4793.6M
[01/07 18:09:33    178s] ### Creating RouteCongInterface, started
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:09:33    178s] 
[01/07 18:09:33    178s] #optDebug: {0, 1.000}
[01/07 18:09:33    178s] ### Creating RouteCongInterface, finished
[01/07 18:09:33    178s] {MG  {4 0 40 0.68449} }
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:09:34    179s] AoF 2314.0790um
[01/07 18:09:34    179s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:09:34    179s] [GPS-DRV] drvFixingStage: Small Scale
[01/07 18:09:34    179s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:09:34    179s] [GPS-DRV] setupTNSCost  : 3
[01/07 18:09:34    179s] [GPS-DRV] maxIter       : 3
[01/07 18:09:34    179s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[01/07 18:09:34    179s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:09:34    179s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:09:34    179s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:09:34    179s] [GPS-DRV] maxLocalDensity: 1.2
[01/07 18:09:34    179s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:09:34    179s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:09:34    179s] [GPS-DRV] isCPECostingOn: false
[01/07 18:09:34    179s] [GPS-DRV] All active and enabled setup views
[01/07 18:09:34    179s] [GPS-DRV]     VIEW_SETUP
[01/07 18:09:34    179s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:09:34    179s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:09:34    179s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:09:34    179s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[01/07 18:09:34    179s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:09:34    179s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5183.3M, EPOCH TIME: 1736269774.129863
[01/07 18:09:34    179s] Found 0 hard placement blockage before merging.
[01/07 18:09:34    179s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5183.3M, EPOCH TIME: 1736269774.130013
[01/07 18:09:34    179s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[01/07 18:09:34    179s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:09:34    179s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:34    179s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 18:09:34    179s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:34    179s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 18:09:34    179s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:34    179s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:34    179s] Dumping Information for Job ...
[01/07 18:09:34    179s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:34    179s] Info: violation cost 167.024124 (cap = 166.511826, tran = 0.512292, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:34    179s] |    40|   106|    -0.88|   138|   138|    -0.15|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.65%|          |         |
[01/07 18:09:34    180s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:34    180s] Dumping Information for Job ...
[01/07 18:09:34    180s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:34    180s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:34    180s] |    38|    81|    -0.88|    49|    49|    -0.09|     0|     0|     0|     0|     2.68|     0.00|      88|       0|       4| 42.00%| 0:00:00.0|  5455.9M|
[01/07 18:09:34    180s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:34    180s] Dumping Information for Job ...
[01/07 18:09:34    180s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:34    180s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:34    180s] |    38|    81|    -0.88|    49|    49|    -0.09|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 42.00%| 0:00:00.0|  5455.9M|
[01/07 18:09:34    180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] ###############################################################################
[01/07 18:09:34    180s] #
[01/07 18:09:34    180s] #  Large fanout net report:  
[01/07 18:09:34    180s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:09:34    180s] #     - current density: 42.00
[01/07 18:09:34    180s] #
[01/07 18:09:34    180s] #  List of high fanout nets:
[01/07 18:09:34    180s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:09:34    180s] #                   - multi-driver net with 2 drivers
[01/07 18:09:34    180s] #                   - Ignored for optimization
[01/07 18:09:34    180s] #
[01/07 18:09:34    180s] ###############################################################################
[01/07 18:09:34    180s] Bottom Preferred Layer:
[01/07 18:09:34    180s]     None
[01/07 18:09:34    180s] Via Pillar Rule:
[01/07 18:09:34    180s]     None
[01/07 18:09:34    180s] Finished writing unified metrics of routing constraints.
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] =======================================================================
[01/07 18:09:34    180s]                 Reasons for remaining drv violations
[01/07 18:09:34    180s] =======================================================================
[01/07 18:09:34    180s] *info: Total 50 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] MultiBuffering failure reasons
[01/07 18:09:34    180s] ------------------------------------------------
[01/07 18:09:34    180s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:09:34    180s] *info:    49 net(s): Could not be fixed because of hier port constraint.
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:00.0 mem=5455.9M) ***
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:34    180s] Total-nets :: 11952, Stn-nets :: 32, ratio :: 0.267738 %, Total-len 450251, Stn-len 0
[01/07 18:09:34    180s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11948
[01/07 18:09:34    180s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5327.9M, EPOCH TIME: 1736269774.478797
[01/07 18:09:34    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11896).
[01/07 18:09:34    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    180s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.019, MEM:4910.9M, EPOCH TIME: 1736269774.497451
[01/07 18:09:34    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.7
[01/07 18:09:34    180s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:00.9 (2.8), totSession cpu/real = 0:03:00.7/0:02:44.6 (1.1), mem = 4910.9M
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] =============================================================================================
[01/07 18:09:34    180s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.31-s109_1
[01/07 18:09:34    180s] =============================================================================================
[01/07 18:09:34    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:34    180s] ---------------------------------------------------------------------------------------------
[01/07 18:09:34    180s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:09:34    180s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  21.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:09:34    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:34    180s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.9
[01/07 18:09:34    180s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:34    180s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 18:09:34    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:34    180s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:01.5    5.3
[01/07 18:09:34    180s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:01.3    5.3
[01/07 18:09:34    180s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:34    180s] [ OptEval                ]      2   0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.8    7.8
[01/07 18:09:34    180s] [ OptCommit              ]      2   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.1    1.0
[01/07 18:09:34    180s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.4    5.6
[01/07 18:09:34    180s] [ IncrDelayCalc          ]      6   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.4    6.3
[01/07 18:09:34    180s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    6.3
[01/07 18:09:34    180s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    3.4
[01/07 18:09:34    180s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:34    180s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    3.4
[01/07 18:09:34    180s] [ MISC                   ]          0:00:00.3  (  33.0 % )     0:00:00.3 /  0:00:00.6    2.0
[01/07 18:09:34    180s] ---------------------------------------------------------------------------------------------
[01/07 18:09:34    180s]  DrvOpt #4 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:02.4    2.8
[01/07 18:09:34    180s] ---------------------------------------------------------------------------------------------
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] End: GigaOpt DRV Optimization
[01/07 18:09:34    180s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/07 18:09:34    180s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4910.9M, EPOCH TIME: 1736269774.503580
[01/07 18:09:34    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    180s] 
[01/07 18:09:34    180s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:34    180s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:34    180s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4910.9M, EPOCH TIME: 1736269774.507866
[01/07 18:09:34    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:34    181s] 
------------------------------------------------------------------
     Summary (cpu=0.04min real=0.02min mem=4910.9M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     30 (30)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (48)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.000%
Routing Overflow: 3.39% H and 0.00% V
------------------------------------------------------------------

[01/07 18:09:34    181s] **optDesign ... cpu = 0:01:00, real = 0:00:33, mem = 3144.7M, totSessionCpu=0:03:01 **
[01/07 18:09:34    181s] Begin: Collecting metrics
[01/07 18:09:34    181s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       40.50 |            |              | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4522 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       40.50 |            |              | 0:00:01  |        4527 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       41.68 |            |              | 0:00:02  |        4710 |   36 | 124 |
| global_opt              |           |    2.681 |           |        0 |       41.68 |            |              | 0:00:01  |        4743 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       41.65 |            |              | 0:00:00  |        4737 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        57.57 | 0:00:11  |        4770 |      |     |
| drv_fixing_3            |     2.683 |    0.000 |         0 |        0 |       42.00 |            |              | 0:00:01  |        4913 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:34    181s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3144.7M, current mem=3144.7M)

[01/07 18:09:34    181s] End: Collecting metrics
[01/07 18:09:34    181s] *** Timing Is met
[01/07 18:09:34    181s] *** Check timing (0:00:00.0)
[01/07 18:09:35    181s] *** Timing Is met
[01/07 18:09:35    181s] *** Check timing (0:00:00.0)
[01/07 18:09:35    181s] *** Timing Is met
[01/07 18:09:35    181s] *** Check timing (0:00:00.0)
[01/07 18:09:35    181s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/07 18:09:35    181s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:35    181s] Info: 39 io nets excluded
[01/07 18:09:35    181s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:35    181s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=4915.0M
[01/07 18:09:35    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=4915.0M
[01/07 18:09:35    181s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:09:35    181s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5272.7M, EPOCH TIME: 1736269775.109022
[01/07 18:09:35    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    181s] 
[01/07 18:09:35    181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:35    181s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:35    181s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5272.7M, EPOCH TIME: 1736269775.113289
[01/07 18:09:35    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    181s] [oiPhyDebug] optDemand 1659297133600.00, spDemand 166433133600.00.
[01/07 18:09:35    181s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11948
[01/07 18:09:35    181s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:09:35    181s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:02 mem=5272.7M
[01/07 18:09:35    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:5272.7M, EPOCH TIME: 1736269775.116571
[01/07 18:09:35    181s] Processing tracks to init pin-track alignment.
[01/07 18:09:35    181s] z: 2, totalTracks: 1
[01/07 18:09:35    181s] z: 4, totalTracks: 1
[01/07 18:09:35    181s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:35    181s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5272.7M, EPOCH TIME: 1736269775.120240
[01/07 18:09:35    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    181s] 
[01/07 18:09:35    181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:35    181s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:35    181s] OPERPROF:     Starting CMU at level 3, MEM:5272.7M, EPOCH TIME: 1736269775.123460
[01/07 18:09:35    181s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:5272.7M, EPOCH TIME: 1736269775.123900
[01/07 18:09:35    181s] 
[01/07 18:09:35    181s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:35    181s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:5272.7M, EPOCH TIME: 1736269775.124686
[01/07 18:09:35    181s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5272.7M, EPOCH TIME: 1736269775.124730
[01/07 18:09:35    181s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5272.7M, EPOCH TIME: 1736269775.124898
[01/07 18:09:35    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5272.7MB).
[01/07 18:09:35    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:5272.7M, EPOCH TIME: 1736269775.125918
[01/07 18:09:35    181s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:35    182s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11948
[01/07 18:09:35    182s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=5304.7M
[01/07 18:09:35    182s] Begin: Area Reclaim Optimization
[01/07 18:09:35    182s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:02.1/0:02:45.3 (1.1), mem = 5304.7M
[01/07 18:09:35    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.8
[01/07 18:09:35    182s] 
[01/07 18:09:35    182s] Active Setup views: VIEW_SETUP 
[01/07 18:09:35    182s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11948
[01/07 18:09:35    182s] ### Creating RouteCongInterface, started
[01/07 18:09:35    182s] 
[01/07 18:09:35    182s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:09:35    182s] 
[01/07 18:09:35    182s] #optDebug: {0, 1.000}
[01/07 18:09:35    182s] ### Creating RouteCongInterface, finished
[01/07 18:09:35    182s] {MG  {4 0 40 0.68449} }
[01/07 18:09:35    182s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5304.7M, EPOCH TIME: 1736269775.239034
[01/07 18:09:35    182s] Found 0 hard placement blockage before merging.
[01/07 18:09:35    182s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5304.7M, EPOCH TIME: 1736269775.239205
[01/07 18:09:35    182s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.00
[01/07 18:09:35    182s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:35    182s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:09:35    182s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:35    182s] |   42.00%|        -|   0.000|   0.000|   0:00:00.0| 5304.7M|
[01/07 18:09:35    182s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:09:35    182s] |   42.00%|        0|   0.000|   0.000|   0:00:00.0| 5304.7M|
[01/07 18:09:35    182s] |   41.99%|        3|   0.000|   0.000|   0:00:00.0| 5419.2M|
[01/07 18:09:35    182s] |   41.95%|       17|   0.000|   0.000|   0:00:00.0| 5457.3M|
[01/07 18:09:35    182s] |   41.95%|        1|   0.000|   0.000|   0:00:00.0| 5457.3M|
[01/07 18:09:35    182s] |   41.95%|        0|   0.000|   0.000|   0:00:00.0| 5457.3M|
[01/07 18:09:35    182s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:09:35    182s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[01/07 18:09:35    182s] |   41.95%|        0|   0.000|   0.000|   0:00:00.0| 5457.3M|
[01/07 18:09:35    182s] +---------+---------+--------+--------+------------+--------+
[01/07 18:09:35    182s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.95
[01/07 18:09:35    182s] 
[01/07 18:09:35    182s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 18 **
[01/07 18:09:35    182s] --------------------------------------------------------------
[01/07 18:09:35    182s] |                                   | Total     | Sequential |
[01/07 18:09:35    182s] --------------------------------------------------------------
[01/07 18:09:35    182s] | Num insts resized                 |      17  |       0    |
[01/07 18:09:35    182s] | Num insts undone                  |       0  |       0    |
[01/07 18:09:35    182s] | Num insts Downsized               |      17  |       0    |
[01/07 18:09:35    182s] | Num insts Samesized               |       0  |       0    |
[01/07 18:09:35    182s] | Num insts Upsized                 |       0  |       0    |
[01/07 18:09:35    182s] | Num multiple commits+uncommits    |       1  |       -    |
[01/07 18:09:35    182s] --------------------------------------------------------------
[01/07 18:09:35    182s] Bottom Preferred Layer:
[01/07 18:09:35    182s]     None
[01/07 18:09:35    182s] Via Pillar Rule:
[01/07 18:09:35    182s]     None
[01/07 18:09:35    182s] Finished writing unified metrics of routing constraints.
[01/07 18:09:35    182s] 
[01/07 18:09:35    182s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/07 18:09:35    182s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:00.0) **
[01/07 18:09:35    182s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5457.3M, EPOCH TIME: 1736269775.623368
[01/07 18:09:35    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:09:35    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.011, MEM:5457.3M, EPOCH TIME: 1736269775.634325
[01/07 18:09:35    183s] *** Finished re-routing un-routed nets (5457.3M) ***
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[01/07 18:09:35    183s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[8].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[10].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[7].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
[01/07 18:09:35    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:5457.3M, EPOCH TIME: 1736269775.714920
[01/07 18:09:35    183s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5457.3M, EPOCH TIME: 1736269775.719095
[01/07 18:09:35    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] 
[01/07 18:09:35    183s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:35    183s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:35    183s] OPERPROF:     Starting CMU at level 3, MEM:5457.3M, EPOCH TIME: 1736269775.722762
[01/07 18:09:35    183s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5457.3M, EPOCH TIME: 1736269775.723508
[01/07 18:09:35    183s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:5457.3M, EPOCH TIME: 1736269775.724286
[01/07 18:09:35    183s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5457.3M, EPOCH TIME: 1736269775.724325
[01/07 18:09:35    183s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5457.3M, EPOCH TIME: 1736269775.724520
[01/07 18:09:35    183s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5457.3M, EPOCH TIME: 1736269775.725464
[01/07 18:09:35    183s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5457.3M, EPOCH TIME: 1736269775.725580
[01/07 18:09:35    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:5457.3M, EPOCH TIME: 1736269775.725660
[01/07 18:09:35    183s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:35    183s] 
[01/07 18:09:35    183s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=5457.3M) ***
[01/07 18:09:35    183s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:35    183s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11945
[01/07 18:09:35    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.8
[01/07 18:09:35    183s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.9), totSession cpu/real = 0:03:03.2/0:02:45.9 (1.1), mem = 5457.3M
[01/07 18:09:35    183s] 
[01/07 18:09:35    183s] =============================================================================================
[01/07 18:09:35    183s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.31-s109_1
[01/07 18:09:35    183s] =============================================================================================
[01/07 18:09:35    183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:35    183s] ---------------------------------------------------------------------------------------------
[01/07 18:09:35    183s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.6
[01/07 18:09:35    183s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:35    183s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:35    183s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 18:09:35    183s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:35    183s] [ OptimizationStep       ]      1   0:00:00.1  (  24.7 % )     0:00:00.3 /  0:00:00.8    2.3
[01/07 18:09:35    183s] [ OptSingleIteration     ]      6   0:00:00.0  (   6.7 % )     0:00:00.2 /  0:00:00.7    3.5
[01/07 18:09:35    183s] [ OptGetWeight           ]    105   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:35    183s] [ OptEval                ]    105   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.4    7.3
[01/07 18:09:35    183s] [ OptCommit              ]    105   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:35    183s] [ PostCommitDelayUpdate  ]    105   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.8
[01/07 18:09:35    183s] [ IncrDelayCalc          ]     16   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.2    3.0
[01/07 18:09:35    183s] [ RefinePlace            ]      1   0:00:00.1  (  20.8 % )     0:00:00.1 /  0:00:00.2    1.4
[01/07 18:09:35    183s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:35    183s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    2.1
[01/07 18:09:35    183s] [ MISC                   ]          0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.2
[01/07 18:09:35    183s] ---------------------------------------------------------------------------------------------
[01/07 18:09:35    183s]  AreaOpt #2 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.9
[01/07 18:09:35    183s] ---------------------------------------------------------------------------------------------
[01/07 18:09:35    183s] 
[01/07 18:09:35    183s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:09:35    183s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5329.3M, EPOCH TIME: 1736269775.757633
[01/07 18:09:35    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:35    183s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.011, MEM:4914.3M, EPOCH TIME: 1736269775.768552
[01/07 18:09:35    183s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=4914.32M, totSessionCpu=0:03:03).
[01/07 18:09:35    183s] Begin: Collecting metrics
[01/07 18:09:35    183s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       40.50 |            |              | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4522 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       40.50 |            |              | 0:00:01  |        4527 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       41.68 |            |              | 0:00:02  |        4710 |   36 | 124 |
| global_opt              |           |    2.681 |           |        0 |       41.68 |            |              | 0:00:01  |        4743 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       41.65 |            |              | 0:00:00  |        4737 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        57.57 | 0:00:11  |        4770 |      |     |
| drv_fixing_3            |     2.683 |    0.000 |         0 |        0 |       42.00 |            |              | 0:00:01  |        4913 |    0 |   0 |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        4914 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:35    183s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3146.1M, current mem=3146.1M)

[01/07 18:09:35    183s] End: Collecting metrics
[01/07 18:09:35    183s] **INFO: Flow update: Design timing is met.
[01/07 18:09:36    183s] Begin: GigaOpt postEco DRV Optimization
[01/07 18:09:36    183s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[01/07 18:09:36    183s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:03.5/0:02:46.1 (1.1), mem = 4914.3M
[01/07 18:09:36    183s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:09:36    183s] Info: 39 io nets excluded
[01/07 18:09:36    183s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:09:36    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.9
[01/07 18:09:36    183s] 
[01/07 18:09:36    183s] Active Setup views: VIEW_SETUP 
[01/07 18:09:36    183s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4914.3M, EPOCH TIME: 1736269776.077856
[01/07 18:09:36    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    183s] 
[01/07 18:09:36    183s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:36    183s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:36    183s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4914.3M, EPOCH TIME: 1736269776.082328
[01/07 18:09:36    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    183s] [oiPhyDebug] optDemand 1659106693600.00, spDemand 166242693600.00.
[01/07 18:09:36    183s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:09:36    183s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:09:36    183s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:04 mem=4914.3M
[01/07 18:09:36    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:4914.3M, EPOCH TIME: 1736269776.085413
[01/07 18:09:36    183s] Processing tracks to init pin-track alignment.
[01/07 18:09:36    183s] z: 2, totalTracks: 1
[01/07 18:09:36    183s] z: 4, totalTracks: 1
[01/07 18:09:36    183s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:36    183s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4914.3M, EPOCH TIME: 1736269776.089080
[01/07 18:09:36    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    183s] 
[01/07 18:09:36    183s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:36    183s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:36    183s] OPERPROF:     Starting CMU at level 3, MEM:4914.3M, EPOCH TIME: 1736269776.092238
[01/07 18:09:36    183s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4914.3M, EPOCH TIME: 1736269776.092684
[01/07 18:09:36    183s] 
[01/07 18:09:36    183s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:36    183s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4914.3M, EPOCH TIME: 1736269776.093453
[01/07 18:09:36    183s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4914.3M, EPOCH TIME: 1736269776.093496
[01/07 18:09:36    183s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4914.3M, EPOCH TIME: 1736269776.093646
[01/07 18:09:36    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4914.3MB).
[01/07 18:09:36    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4914.3M, EPOCH TIME: 1736269776.094660
[01/07 18:09:36    183s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:09:36    183s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:09:36    183s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:04 mem=4914.3M
[01/07 18:09:36    183s] ### Creating RouteCongInterface, started
[01/07 18:09:36    183s] 
[01/07 18:09:36    183s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:09:36    183s] 
[01/07 18:09:36    183s] #optDebug: {0, 1.000}
[01/07 18:09:36    183s] ### Creating RouteCongInterface, finished
[01/07 18:09:36    183s] {MG  {4 0 40 0.68449} }
[01/07 18:09:36    183s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:09:36    183s] [GPS-DRV] drvFixingStage: Small Scale
[01/07 18:09:36    183s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:09:36    183s] [GPS-DRV] setupTNSCost  : 1
[01/07 18:09:36    183s] [GPS-DRV] maxIter       : 3
[01/07 18:09:36    183s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[01/07 18:09:36    183s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:09:36    183s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:09:36    183s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:09:36    183s] [GPS-DRV] maxLocalDensity: 0.98
[01/07 18:09:36    183s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:09:36    183s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:09:36    183s] [GPS-DRV] isCPECostingOn: false
[01/07 18:09:36    183s] [GPS-DRV] All active and enabled setup views
[01/07 18:09:36    183s] [GPS-DRV]     VIEW_SETUP
[01/07 18:09:36    183s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:09:36    183s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:09:36    183s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:09:36    183s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[01/07 18:09:36    183s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:09:36    183s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5304.0M, EPOCH TIME: 1736269776.251133
[01/07 18:09:36    183s] Found 0 hard placement blockage before merging.
[01/07 18:09:36    183s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5304.0M, EPOCH TIME: 1736269776.251253
[01/07 18:09:36    184s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[01/07 18:09:36    184s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:09:36    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:36    184s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 18:09:36    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:36    184s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 18:09:36    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:36    184s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:36    184s] Dumping Information for Job ...
[01/07 18:09:36    184s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:36    184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:36    184s] |    38|    81|    -0.88|    49|    49|    -0.09|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.95%|          |         |
[01/07 18:09:36    184s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:09:36    184s] Dumping Information for Job ...
[01/07 18:09:36    184s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:09:36    184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:09:36    184s] |    38|    81|    -0.88|    49|    49|    -0.09|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.95%| 0:00:00.0|  5306.0M|
[01/07 18:09:36    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] ###############################################################################
[01/07 18:09:36    184s] #
[01/07 18:09:36    184s] #  Large fanout net report:  
[01/07 18:09:36    184s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:09:36    184s] #     - current density: 41.95
[01/07 18:09:36    184s] #
[01/07 18:09:36    184s] #  List of high fanout nets:
[01/07 18:09:36    184s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:09:36    184s] #                   - multi-driver net with 2 drivers
[01/07 18:09:36    184s] #                   - Ignored for optimization
[01/07 18:09:36    184s] #
[01/07 18:09:36    184s] ###############################################################################
[01/07 18:09:36    184s] Bottom Preferred Layer:
[01/07 18:09:36    184s]     None
[01/07 18:09:36    184s] Via Pillar Rule:
[01/07 18:09:36    184s]     None
[01/07 18:09:36    184s] Finished writing unified metrics of routing constraints.
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] =======================================================================
[01/07 18:09:36    184s]                 Reasons for remaining drv violations
[01/07 18:09:36    184s] =======================================================================
[01/07 18:09:36    184s] *info: Total 50 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] MultiBuffering failure reasons
[01/07 18:09:36    184s] ------------------------------------------------
[01/07 18:09:36    184s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:09:36    184s] *info:    49 net(s): Could not be fixed because of hier port constraint.
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=5306.0M) ***
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:09:36    184s] Total-nets :: 11949, Stn-nets :: 35, ratio :: 0.292912 %, Total-len 453562, Stn-len 3956.73
[01/07 18:09:36    184s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:09:36    184s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5178.0M, EPOCH TIME: 1736269776.349343
[01/07 18:09:36    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:09:36    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:36    184s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.013, MEM:4915.0M, EPOCH TIME: 1736269776.361982
[01/07 18:09:36    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.9
[01/07 18:09:36    184s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.4 (2.4), totSession cpu/real = 0:03:04.3/0:02:46.5 (1.1), mem = 4915.0M
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] =============================================================================================
[01/07 18:09:36    184s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              23.31-s109_1
[01/07 18:09:36    184s] =============================================================================================
[01/07 18:09:36    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:36    184s] ---------------------------------------------------------------------------------------------
[01/07 18:09:36    184s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:09:36    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:36    184s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.1    2.0
[01/07 18:09:36    184s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:09:36    184s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   9.3 % )     0:00:00.0 /  0:00:00.1    1.5
[01/07 18:09:36    184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:36    184s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.2    5.1
[01/07 18:09:36    184s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    4.9
[01/07 18:09:36    184s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:36    184s] [ OptEval                ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    0.0
[01/07 18:09:36    184s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:36    184s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    6.3
[01/07 18:09:36    184s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    4.3
[01/07 18:09:36    184s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:36    184s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:36    184s] [ MISC                   ]          0:00:00.2  (  58.2 % )     0:00:00.2 /  0:00:00.5    2.3
[01/07 18:09:36    184s] ---------------------------------------------------------------------------------------------
[01/07 18:09:36    184s]  DrvOpt #5 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.8    2.4
[01/07 18:09:36    184s] ---------------------------------------------------------------------------------------------
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] Begin: Collecting metrics
[01/07 18:09:36    184s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       40.50 |            |              | 0:00:02  |        4506 |   83 | 264 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4522 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       40.50 |            |              | 0:00:01  |        4527 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       41.68 |            |              | 0:00:02  |        4710 |   36 | 124 |
| global_opt              |           |    2.681 |           |        0 |       41.68 |            |              | 0:00:01  |        4743 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       41.65 |            |              | 0:00:00  |        4737 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        57.57 | 0:00:11  |        4770 |      |     |
| drv_fixing_3            |     2.683 |    0.000 |         0 |        0 |       42.00 |            |              | 0:00:01  |        4913 |    0 |   0 |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        4914 |      |     |
| drv_eco_fixing          |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        4915 |   38 |  49 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:36    184s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3146.6M, current mem=3146.6M)

[01/07 18:09:36    184s] End: Collecting metrics
[01/07 18:09:36    184s] End: GigaOpt postEco DRV Optimization
[01/07 18:09:36    184s] **INFO: Flow update: Design timing is met.
[01/07 18:09:36    184s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[01/07 18:09:36    184s] **INFO: Flow update: Design timing is met.
[01/07 18:09:36    184s] **INFO: Flow update: Design timing is met.
[01/07 18:09:36    184s] Register exp ratio and priority group on 0 nets on 13475 nets : 
[01/07 18:09:36    184s] 
[01/07 18:09:36    184s] Active setup views:
[01/07 18:09:36    184s]  VIEW_SETUP
[01/07 18:09:36    184s]   Dominating endpoints: 0
[01/07 18:09:36    184s]   Dominating TNS: -0.000
[01/07 18:09:36    184s] 
[01/07 18:09:36    185s] Extraction called for design 'fpga_top' of instances=11945 and nets=14790 using extraction engine 'preRoute' .
[01/07 18:09:36    185s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:09:36    185s] RC Extraction called in multi-corner(1) mode.
[01/07 18:09:36    185s] RCMode: PreRoute
[01/07 18:09:36    185s]       RC Corner Indexes            0   
[01/07 18:09:36    185s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:09:36    185s] Resistance Scaling Factor    : 1.00000 
[01/07 18:09:36    185s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:09:36    185s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:09:36    185s] Shrink Factor                : 1.00000
[01/07 18:09:36    185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:09:36    185s] Using Quantus QRC technology file ...
[01/07 18:09:36    185s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[01/07 18:09:36    185s] Grid density data update skipped
[01/07 18:09:36    185s] eee: pegSigSF=1.070000
[01/07 18:09:36    185s] Initializing multi-corner resistance tables ...
[01/07 18:09:36    185s] eee: Grid unit RC data computation started
[01/07 18:09:36    185s] eee: Grid unit RC data computation completed
[01/07 18:09:36    185s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:09:36    185s] eee: l=2 avDens=0.101392 usedTrk=4526.343476 availTrk=44641.800572 sigTrk=4526.343476
[01/07 18:09:36    185s] eee: l=3 avDens=0.158298 usedTrk=4792.158209 availTrk=30273.048642 sigTrk=4792.158209
[01/07 18:09:36    185s] eee: l=4 avDens=0.064353 usedTrk=1843.969175 availTrk=28654.141668 sigTrk=1843.969175
[01/07 18:09:36    185s] eee: l=5 avDens=0.172589 usedTrk=1012.279490 availTrk=5865.266570 sigTrk=1012.279490
[01/07 18:09:36    185s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:36    185s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:09:36    185s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315476 uaWl=0.000000 uaWlH=0.144500 aWlH=0.000000 lMod=0 pMax=0.842500 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:09:36    185s] eee: NetCapCache creation started. (Current Mem: 4792.184M) 
[01/07 18:09:36    185s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4792.184M) 
[01/07 18:09:36    185s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:09:36    185s] eee: Metal Layers Info:
[01/07 18:09:36    185s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:36    185s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:09:36    185s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:36    185s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:09:36    185s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:09:36    185s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:09:36    185s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:09:36    185s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:09:36    185s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:36    185s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:09:37    185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4792.184M)
[01/07 18:09:37    185s] Skewing Data Summary (End_of_FINAL)
[01/07 18:09:37    185s] 
[01/07 18:09:37    185s] Skew summary for view VIEW_SETUP:
[01/07 18:09:37    185s] * Accumulated skew : count = 0
[01/07 18:09:37    185s] *     Internal use : count = 0
[01/07 18:09:37    185s] 
[01/07 18:09:37    185s] Starting delay calculation for Setup views
[01/07 18:09:37    185s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:09:37    185s] #################################################################################
[01/07 18:09:37    185s] # Design Stage: PreRoute
[01/07 18:09:37    185s] # Design Name: fpga_top
[01/07 18:09:37    185s] # Design Mode: 130nm
[01/07 18:09:37    185s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:09:37    185s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:09:37    185s] # Signoff Settings: SI Off 
[01/07 18:09:37    185s] #################################################################################
[01/07 18:09:37    186s] Calculate delays in BcWc mode...
[01/07 18:09:37    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 4802.6M, InitMEM = 4802.6M)
[01/07 18:09:37    186s] Start delay calculation (fullDC) (8 T). (MEM=3076.27)
[01/07 18:09:37    186s] End AAE Lib Interpolated Model. (MEM=4814.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:37    188s] Total number of fetched objects 13905
[01/07 18:09:37    188s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:37    188s] End delay calculation. (MEM=3107.75 CPU=0:00:01.8 REAL=0:00:00.0)
[01/07 18:09:37    188s] End delay calculation (fullDC). (MEM=3107.75 CPU=0:00:02.2 REAL=0:00:00.0)
[01/07 18:09:37    188s] *** CDM Built up (cpu=0:00:02.9  real=0:00:00.0  mem= 5243.7M) ***
[01/07 18:09:37    188s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:00.0 totSessionCpu=0:03:09 mem=5243.7M)
[01/07 18:09:37    188s] OPTC: user 20.0
[01/07 18:09:38    188s] Reported timing to dir ./timingReports
[01/07 18:09:38    188s] **optDesign ... cpu = 0:01:08, real = 0:00:37, mem = 3076.8M, totSessionCpu=0:03:09 **
[01/07 18:09:38    188s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4781.7M, EPOCH TIME: 1736269778.013533
[01/07 18:09:38    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:38    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:38    188s] 
[01/07 18:09:38    188s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:38    188s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:38    188s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4781.7M, EPOCH TIME: 1736269778.018345
[01/07 18:09:38    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:38    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:40    190s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     30 (30)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (48)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.952%
Routing Overflow: 3.39% H and 0.00% V
------------------------------------------------------------------

[01/07 18:09:40    190s] Begin: Collecting metrics
[01/07 18:09:40    190s] **INFO: Starting Blocking QThread with 8 CPU
[01/07 18:09:40    190s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[01/07 18:09:40    190s] Multi-CPU acceleration using 8 CPU(s).
[01/07 18:09:40      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[01/07 18:09:40      0s] Multithreaded Timing Analysis is initialized with 8 threads
[01/07 18:09:40      0s] 
[01/07 18:09:40      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3146.6M, current mem=2456.7M)
[01/07 18:09:40      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2490.3M, current mem=2461.3M)
[01/07 18:09:40      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 2.3M
[01/07 18:09:40      0s] 
[01/07 18:09:40      0s] =============================================================================================
[01/07 18:09:40      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.31-s109_1
[01/07 18:09:40      0s] =============================================================================================
[01/07 18:09:40      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:40      0s] ---------------------------------------------------------------------------------------------
[01/07 18:09:40      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:09:40      0s] ---------------------------------------------------------------------------------------------
[01/07 18:09:40      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:09:40      0s] ---------------------------------------------------------------------------------------------
[01/07 18:09:40      0s] 

[01/07 18:09:40    190s]  
_______________________________________________________________________
[01/07 18:09:41    190s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:41    190s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[01/07 18:09:41    190s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[01/07 18:09:41    190s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[01/07 18:09:41    190s] | initial_summary         |           |    0.000 |           |        0 |       40.50 |            |              | 0:00:02  |        4506 |   83 | 264 |
[01/07 18:09:41    190s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4522 |      |     |
[01/07 18:09:41    190s] | drv_fixing              |     0.000 |    2.681 |         0 |        0 |       40.50 |            |              | 0:00:01  |        4527 |      |     |
[01/07 18:09:41    190s] | drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       41.68 |            |              | 0:00:02  |        4710 |   36 | 124 |
[01/07 18:09:41    190s] | global_opt              |           |    2.681 |           |        0 |       41.68 |            |              | 0:00:01  |        4743 |      |     |
[01/07 18:09:41    190s] | area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       41.65 |            |              | 0:00:00  |        4737 |      |     |
[01/07 18:09:41    190s] | incremental_replacement |           |          |           |          |             |       3.54 |        57.57 | 0:00:11  |        4770 |      |     |
[01/07 18:09:41    190s] | drv_fixing_3            |     2.683 |    0.000 |         0 |        0 |       42.00 |            |              | 0:00:01  |        4913 |    0 |   0 |
[01/07 18:09:41    190s] | area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        4914 |      |     |
[01/07 18:09:41    190s] | drv_eco_fixing          |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        4915 |   38 |  49 |
[01/07 18:09:41    190s] | final_summary           |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:03  |        4815 |    0 |   0 |
[01/07 18:09:41    190s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:09:41    190s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3146.6M, current mem=3082.1M)

[01/07 18:09:41    190s] End: Collecting metrics
[01/07 18:09:41    190s] **optDesign ... cpu = 0:01:09, real = 0:00:40, mem = 3082.1M, totSessionCpu=0:03:10 **
[01/07 18:09:41    190s] *** Finished optDesign ***
[01/07 18:09:41    190s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:41    190s] UM:*                                                                   final
[01/07 18:09:41    190s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:41    190s] UM:*                                                                   opt_design_prects
[01/07 18:09:45    190s] Info: final physical memory for 9 CRR processes is 824.49MB.
[01/07 18:09:46    190s] Info: Summary of CRR changes:
[01/07 18:09:46    190s]       - Timing transform commits:       0
[01/07 18:09:46    190s] 
[01/07 18:09:46    190s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:20 real=  0:01:01)
[01/07 18:09:46    190s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:00.9)
[01/07 18:09:46    190s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.7)
[01/07 18:09:46    190s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.5 real=0:00:01.4)
[01/07 18:09:46    190s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:32.3 real=0:00:09.0)
[01/07 18:09:46    190s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:00.6)
[01/07 18:09:46    191s] Deleting Lib Analyzer.
[01/07 18:09:46    191s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 18:09:46    191s] clean pInstBBox. size 0
[01/07 18:09:46    191s] Cell fpga_top LLGs are deleted
[01/07 18:09:46    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:46    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:46    191s] Info: pop threads available for lower-level modules during optimization.
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] TimeStamp Deleting Cell Server End ...
[01/07 18:09:46    191s] Disable CTE adjustment.
[01/07 18:09:46    191s] Disable Layer aware incrSKP.
[01/07 18:09:46    191s] #optDebug: fT-D <X 1 0 0 0>
[01/07 18:09:46    191s] VSMManager cleared!
[01/07 18:09:46    191s] **place_opt_design ... cpu = 0:01:10, real = 0:00:45, mem = 4763.8M **
[01/07 18:09:46    191s] *** Finished GigaPlace ***
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] *** Summary of all messages that are not suppressed in this session:
[01/07 18:09:46    191s] Severity  ID               Count  Summary                                  
[01/07 18:09:46    191s] ERROR     IMPESI-2221         27  No driver %s is found in the delay stage...
[01/07 18:09:46    191s] WARNING   IMPOPT-7330         11  Net %s has fanout exceed delaycal_use_de...
[01/07 18:09:46    191s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[01/07 18:09:46    191s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[01/07 18:09:46    191s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[01/07 18:09:46    191s] *** Message Summary: 33 warning(s), 27 error(s)
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:10.1/0:00:44.8 (1.6), totSession cpu/real = 0:03:11.1/0:02:56.4 (1.1), mem = 4763.8M
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] =============================================================================================
[01/07 18:09:46    191s]  Final TAT Report : place_opt_design #1                                         23.31-s109_1
[01/07 18:09:46    191s] =============================================================================================
[01/07 18:09:46    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:09:46    191s] ---------------------------------------------------------------------------------------------
[01/07 18:09:46    191s] [ InitOpt                ]      1   0:00:13.4  (  30.0 % )     0:00:15.9 /  0:00:09.3    0.6
[01/07 18:09:46    191s] [ GlobalOpt              ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.7    1.3
[01/07 18:09:46    191s] [ DrvOpt                 ]      5   0:00:03.3  (   7.4 % )     0:00:03.3 /  0:00:09.6    2.9
[01/07 18:09:46    191s] [ SimplifyNetlist        ]      1   0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.9    1.3
[01/07 18:09:46    191s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:46    191s] [ AreaOpt                ]      2   0:00:01.1  (   2.4 % )     0:00:01.2 /  0:00:02.2    1.8
[01/07 18:09:46    191s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:46    191s] [ ViewPruning            ]     10   0:00:00.2  (   0.4 % )     0:00:00.4 /  0:00:01.2    3.2
[01/07 18:09:46    191s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:04.1 /  0:00:06.8    1.6
[01/07 18:09:46    191s] [ MetricReport           ]     11   0:00:02.9  (   6.4 % )     0:00:02.9 /  0:00:02.2    0.8
[01/07 18:09:46    191s] [ DrvReport              ]      3   0:00:02.3  (   5.2 % )     0:00:02.3 /  0:00:00.8    0.3
[01/07 18:09:46    191s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[01/07 18:09:46    191s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:46    191s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.3
[01/07 18:09:46    191s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.3
[01/07 18:09:46    191s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:09:46    191s] [ IncrReplace            ]      1   0:00:08.1  (  18.0 % )     0:00:10.6 /  0:00:36.2    3.4
[01/07 18:09:46    191s] [ RefinePlace            ]      2   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:01.3    1.6
[01/07 18:09:46    191s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 18:09:46    191s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:01.4    2.2
[01/07 18:09:46    191s] [ ExtractRC              ]      3   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.3
[01/07 18:09:46    191s] [ UpdateTimingGraph      ]      8   0:00:00.5  (   1.1 % )     0:00:03.7 /  0:00:13.6    3.7
[01/07 18:09:46    191s] [ FullDelayCalc          ]      3   0:00:02.4  (   5.3 % )     0:00:02.4 /  0:00:09.2    3.9
[01/07 18:09:46    191s] [ TimingUpdate           ]     33   0:00:01.2  (   2.6 % )     0:00:01.2 /  0:00:05.4    4.6
[01/07 18:09:46    191s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.6
[01/07 18:09:46    191s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[01/07 18:09:46    191s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[01/07 18:09:46    191s] [ MISC                   ]          0:00:06.0  (  13.4 % )     0:00:06.0 /  0:00:01.7    0.3
[01/07 18:09:46    191s] ---------------------------------------------------------------------------------------------
[01/07 18:09:46    191s]  place_opt_design #1 TOTAL          0:00:44.8  ( 100.0 % )     0:00:44.8 /  0:01:10.1    1.6
[01/07 18:09:46    191s] ---------------------------------------------------------------------------------------------
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] #% End place_opt_design (date=01/07 18:09:46, total cpu=0:01:10, real=0:00:45.0, peak res=3146.6M, current mem=3017.4M)
[01/07 18:09:46    191s] <CMD> set_ccopt_property buffer_cells {BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8}
[01/07 18:09:46    191s] <CMD> create_ccopt_clock_tree_spec
[01/07 18:09:46    191s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[01/07 18:09:46    191s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/07 18:09:46    191s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:09:46    191s] Summary for sequential cells identification: 
[01/07 18:09:46    191s]   Identified SBFF number: 16
[01/07 18:09:46    191s]   Identified MBFF number: 0
[01/07 18:09:46    191s]   Identified SB Latch number: 2
[01/07 18:09:46    191s]   Identified MB Latch number: 0
[01/07 18:09:46    191s]   Not identified SBFF number: 0
[01/07 18:09:46    191s]   Not identified MBFF number: 0
[01/07 18:09:46    191s]   Not identified SB Latch number: 0
[01/07 18:09:46    191s]   Not identified MB Latch number: 0
[01/07 18:09:46    191s]   Number of sequential cells which are not FFs: 1
[01/07 18:09:46    191s]  Visiting view : VIEW_SETUP
[01/07 18:09:46    191s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:09:46    191s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:09:46    191s]  Visiting view : VIEW_HOLD
[01/07 18:09:46    191s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:09:46    191s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:09:46    191s] TLC MultiMap info (StdDelay):
[01/07 18:09:46    191s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:09:46    191s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:09:46    191s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:09:46    191s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:09:46    191s]  Setting StdDelay to: 58.5ps
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:09:46    191s] Reset timing graph...
[01/07 18:09:46    191s] Ignoring AAE DB Resetting ...
[01/07 18:09:46    191s] Reset timing graph done.
[01/07 18:09:46    191s] Ignoring AAE DB Resetting ...
[01/07 18:09:46    191s] Analyzing clock structure...
[01/07 18:09:46    191s] Analyzing clock structure done.
[01/07 18:09:46    191s] Reset timing graph...
[01/07 18:09:46    191s] Ignoring AAE DB Resetting ...
[01/07 18:09:46    191s] Reset timing graph done.
[01/07 18:09:46    191s] Extracting original clock gating for prog_clk[0]...
[01/07 18:09:46    191s]   clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
[01/07 18:09:46    191s] Extracting original clock gating for prog_clk[0] done.
[01/07 18:09:46    191s] Extracting original clock gating for clk[0]...
[01/07 18:09:46    191s]   clock_tree clk[0] contains 20 sinks and 0 clock gates.
[01/07 18:09:46    191s] Extracting original clock gating for clk[0] done.
[01/07 18:09:46    191s] The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
[01/07 18:09:46    191s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
[01/07 18:09:46    191s] Checking clock tree convergence...
[01/07 18:09:46    191s] Checking clock tree convergence done.
[01/07 18:09:46    191s] <CMD> clock_opt_design
[01/07 18:09:46    191s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:03:11.9/0:02:57.0 (1.1), mem = 4705.3M
[01/07 18:09:46    191s] **INFO: User's settings:
[01/07 18:09:46    191s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[01/07 18:09:46    191s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[01/07 18:09:46    191s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[01/07 18:09:46    191s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[01/07 18:09:46    191s] setOptMode -opt_drv_margin                                     0
[01/07 18:09:46    191s] setOptMode -opt_drv                                            true
[01/07 18:09:46    191s] setOptMode -opt_resize_flip_flops                              true
[01/07 18:09:46    191s] setOptMode -opt_setup_target_slack                             0
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] Hard fence disabled
[01/07 18:09:46    191s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4705.3M, EPOCH TIME: 1736269786.957299
[01/07 18:09:46    191s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4705.3M, EPOCH TIME: 1736269786.957366
[01/07 18:09:46    191s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4705.3M, EPOCH TIME: 1736269786.957442
[01/07 18:09:46    191s] Processing tracks to init pin-track alignment.
[01/07 18:09:46    191s] z: 2, totalTracks: 1
[01/07 18:09:46    191s] z: 4, totalTracks: 1
[01/07 18:09:46    191s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:46    191s] Cell fpga_top LLGs are deleted
[01/07 18:09:46    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:46    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:46    191s] # Building fpga_top llgBox search-tree.
[01/07 18:09:46    191s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4705.3M, EPOCH TIME: 1736269786.963177
[01/07 18:09:46    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:46    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:46    191s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4705.3M, EPOCH TIME: 1736269786.963496
[01/07 18:09:46    191s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:46    191s] Core basic site is CoreSite
[01/07 18:09:46    191s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:46    191s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:46    191s] Fast DP-INIT is on for default
[01/07 18:09:46    191s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:46    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:46    191s] Atter site array init, number of instance map data is 0.
[01/07 18:09:46    191s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.015, REAL:0.009, MEM:4705.3M, EPOCH TIME: 1736269786.972505
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:46    191s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:46    191s] OPERPROF:         Starting CMU at level 5, MEM:4705.3M, EPOCH TIME: 1736269786.973801
[01/07 18:09:46    191s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.002, MEM:4705.3M, EPOCH TIME: 1736269786.975538
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:46    191s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.021, REAL:0.013, MEM:4705.3M, EPOCH TIME: 1736269786.976307
[01/07 18:09:46    191s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4705.3M, EPOCH TIME: 1736269786.976347
[01/07 18:09:46    191s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4705.3M, EPOCH TIME: 1736269786.976508
[01/07 18:09:46    191s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4705.3MB).
[01/07 18:09:46    191s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.028, REAL:0.020, MEM:4705.3M, EPOCH TIME: 1736269786.977582
[01/07 18:09:46    191s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.028, REAL:0.020, MEM:4705.3M, EPOCH TIME: 1736269786.977611
[01/07 18:09:46    191s] TDRefine: refinePlace mode is spiral
[01/07 18:09:46    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.4
[01/07 18:09:46    191s] OPERPROF:   Starting Refine-Place at level 2, MEM:4705.3M, EPOCH TIME: 1736269786.977695
[01/07 18:09:46    191s] *** Starting refinePlace (0:03:12 mem=4705.3M) ***
[01/07 18:09:46    191s] Total net bbox length = 3.232e+05 (1.626e+05 1.606e+05) (ext = 5.419e+04)
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:46    191s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:46    191s] Set min layer with default ( 2 )
[01/07 18:09:46    191s] Set max layer with default ( 127 )
[01/07 18:09:46    191s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:46    191s] Min route layer (adjusted) = 2
[01/07 18:09:46    191s] Max route layer (adjusted) = 5
[01/07 18:09:46    191s] Set min layer with default ( 2 )
[01/07 18:09:46    191s] Set max layer with default ( 127 )
[01/07 18:09:46    191s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:46    191s] Min route layer (adjusted) = 2
[01/07 18:09:46    191s] Max route layer (adjusted) = 5
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] Starting Small incrNP...
[01/07 18:09:46    191s] User Input Parameters:
[01/07 18:09:46    191s] - Congestion Driven    : Off
[01/07 18:09:46    191s] - Timing Driven        : Off
[01/07 18:09:46    191s] - Area-Violation Based : Off
[01/07 18:09:46    191s] - Start Rollback Level : -5
[01/07 18:09:46    191s] - Legalized            : On
[01/07 18:09:46    191s] - Window Based         : Off
[01/07 18:09:46    191s] - eDen incr mode       : Off
[01/07 18:09:46    191s] - Small incr mode      : On
[01/07 18:09:46    191s] 
[01/07 18:09:46    191s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[01/07 18:09:46    191s] Density distribution unevenness ratio = 12.267%
[01/07 18:09:46    191s] Density distribution unevenness ratio (U70) = 0.008%
[01/07 18:09:46    191s] Density distribution unevenness ratio (U80) = 0.000%
[01/07 18:09:46    191s] Density distribution unevenness ratio (U90) = 0.000%
[01/07 18:09:46    191s] cost 0.706667, thresh 1.000000
[01/07 18:09:46    191s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4705.3M)
[01/07 18:09:46    191s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:09:46    191s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4705.3M, EPOCH TIME: 1736269786.992774
[01/07 18:09:46    191s] Starting refinePlace ...
[01/07 18:09:46    191s] Set min layer with default ( 2 )
[01/07 18:09:46    191s] Set max layer with default ( 127 )
[01/07 18:09:46    191s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:46    191s] Min route layer (adjusted) = 2
[01/07 18:09:46    191s] Max route layer (adjusted) = 5
[01/07 18:09:46    191s] Set min layer with default ( 2 )
[01/07 18:09:46    191s] Set max layer with default ( 127 )
[01/07 18:09:46    191s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:46    191s] Min route layer (adjusted) = 2
[01/07 18:09:46    191s] Max route layer (adjusted) = 5
[01/07 18:09:47    191s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:09:47    191s] DDP markSite nrRow 153 nrJob 153
[01/07 18:09:47    191s] ** Cut row section cpu time 0:00:00.0.
[01/07 18:09:47    191s]  ** Cut row section real time 0:00:00.0.
[01/07 18:09:47    191s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 18:09:47    192s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=4675.4MB) @(0:03:12 - 0:03:12).
[01/07 18:09:47    192s] Move report: preRPlace moves 207 insts, mean move: 1.25 um, max move: 7.36 um 
[01/07 18:09:47    192s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/FE_OFC310_mux_tree_size60_35_sram_0): (575.46, 785.68) --> (572.24, 781.54)
[01/07 18:09:47    192s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: BUFX8
[01/07 18:09:47    192s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4675.4M, EPOCH TIME: 1736269787.071896
[01/07 18:09:47    192s] Tweakage: fix icg 1, fix clk 0.
[01/07 18:09:47    192s] Tweakage: density cost 0, scale 0.4.
[01/07 18:09:47    192s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:09:47    192s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4811.3M, EPOCH TIME: 1736269787.088026
[01/07 18:09:47    192s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4811.3M, EPOCH TIME: 1736269787.092564
[01/07 18:09:47    192s] Tweakage perm 265 insts, flip 850 insts.
[01/07 18:09:47    192s] Tweakage perm 14 insts, flip 41 insts.
[01/07 18:09:47    192s] Tweakage perm 40 insts, flip 40 insts.
[01/07 18:09:47    192s] Tweakage perm 0 insts, flip 0 insts.
[01/07 18:09:47    192s] Tweakage perm 235 insts, flip 793 insts.
[01/07 18:09:47    192s] Tweakage perm 26 insts, flip 38 insts.
[01/07 18:09:47    192s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.446, REAL:0.409, MEM:4811.3M, EPOCH TIME: 1736269787.501831
[01/07 18:09:47    192s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.453, REAL:0.416, MEM:4811.3M, EPOCH TIME: 1736269787.503811
[01/07 18:09:47    192s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.475, REAL:0.436, MEM:4715.3M, EPOCH TIME: 1736269787.508370
[01/07 18:09:47    192s] Move report: Congestion aware Tweak moves 228 insts, mean move: 5.22 um, max move: 18.40 um 
[01/07 18:09:47    192s] 	Max move on inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_): (1052.48, 847.78) --> (1034.08, 847.78)
[01/07 18:09:47    192s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=4715.3mb) @(0:03:12 - 0:03:13).
[01/07 18:09:47    192s] 
[01/07 18:09:47    192s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:09:47    192s] 
[01/07 18:09:47    192s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:09:47    193s] 
[01/07 18:09:47    193s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:09:47    193s] 
[01/07 18:09:47    193s]  Info: 0 filler has been deleted!
[01/07 18:09:47    193s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:09:47    193s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:09:47    193s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:09:47    193s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=4683.3MB) @(0:03:13 - 0:03:13).
[01/07 18:09:47    193s] Move report: Detail placement moves 379 insts, mean move: 3.49 um, max move: 18.40 um 
[01/07 18:09:47    193s] 	Max move on inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_): (1052.48, 847.78) --> (1034.08, 847.78)
[01/07 18:09:47    193s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4683.3MB
[01/07 18:09:47    193s] Statistics of distance of Instance movement in refine placement:
[01/07 18:09:47    193s]   maximum (X+Y) =        18.40 um
[01/07 18:09:47    193s]   inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_) with max move: (1052.48, 847.78) -> (1034.08, 847.78)
[01/07 18:09:47    193s]   mean    (X+Y) =         3.49 um
[01/07 18:09:47    193s] Total instances flipped for legalization: 172
[01/07 18:09:47    193s] Summary Report:
[01/07 18:09:47    193s] Instances move: 379 (out of 11893 movable)
[01/07 18:09:47    193s] Instances flipped: 172
[01/07 18:09:47    193s] Mean displacement: 3.49 um
[01/07 18:09:47    193s] Max displacement: 18.40 um (Instance: cbx_1__0_/mux_top_ipin_4/INVX4_0_) (1052.48, 847.78) -> (1034.08, 847.78)
[01/07 18:09:47    193s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: INVX4
[01/07 18:09:47    193s] 	Violation at original loc: Overlapping with other instance
[01/07 18:09:47    193s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:09:47    193s] Total instances moved : 379
[01/07 18:09:47    193s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.211, REAL:0.732, MEM:4683.3M, EPOCH TIME: 1736269787.724620
[01/07 18:09:47    193s] Total net bbox length = 3.230e+05 (1.624e+05 1.606e+05) (ext = 5.428e+04)
[01/07 18:09:47    193s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4683.3MB
[01/07 18:09:47    193s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=4683.3MB) @(0:03:12 - 0:03:13).
[01/07 18:09:47    193s] *** Finished refinePlace (0:03:13 mem=4683.3M) ***
[01/07 18:09:47    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.4
[01/07 18:09:47    193s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.232, REAL:0.751, MEM:4683.3M, EPOCH TIME: 1736269787.728906
[01/07 18:09:47    193s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4683.3M, EPOCH TIME: 1736269787.728969
[01/07 18:09:47    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:09:47    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:47    193s] Cell fpga_top LLGs are deleted
[01/07 18:09:47    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:47    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:47    193s] # Resetting pin-track-align track data.
[01/07 18:09:47    193s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.038, REAL:0.022, MEM:4706.3M, EPOCH TIME: 1736269787.751343
[01/07 18:09:47    193s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.299, REAL:0.794, MEM:4706.3M, EPOCH TIME: 1736269787.751468
[01/07 18:09:47    193s] ccopt_args: 
[01/07 18:09:47    193s] Turning off fast DC mode.
[01/07 18:09:47    193s] Runtime...
[01/07 18:09:47    193s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[01/07 18:09:47    193s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/07 18:09:47    193s] Set place::cacheFPlanSiteMark to 1
[01/07 18:09:47    193s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/07 18:09:47    193s] Using CCOpt effort standard.
[01/07 18:09:47    193s] Updating ideal nets and annotations...
[01/07 18:09:47    193s] Reset timing graph...
[01/07 18:09:47    193s] Ignoring AAE DB Resetting ...
[01/07 18:09:47    193s] Reset timing graph done.
[01/07 18:09:47    193s] Ignoring AAE DB Resetting ...
[01/07 18:09:48    193s] Reset timing graph...
[01/07 18:09:48    193s] Ignoring AAE DB Resetting ...
[01/07 18:09:48    193s] Reset timing graph done.
[01/07 18:09:48    193s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[01/07 18:09:48    193s] Updating ideal nets and annotations done. (took cpu=0:00:00.6 real=0:00:00.5)
[01/07 18:09:48    193s] CCOpt::Phase::Initialization...
[01/07 18:09:48    193s] Check Prerequisites...
[01/07 18:09:48    193s] Leaving CCOpt scope - CheckPlace...
[01/07 18:09:48    193s] OPERPROF: Starting checkPlace at level 1, MEM:4719.4M, EPOCH TIME: 1736269788.235010
[01/07 18:09:48    193s] Processing tracks to init pin-track alignment.
[01/07 18:09:48    193s] z: 2, totalTracks: 1
[01/07 18:09:48    193s] z: 4, totalTracks: 1
[01/07 18:09:48    193s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:48    193s] Cell fpga_top LLGs are deleted
[01/07 18:09:48    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    193s] # Building fpga_top llgBox search-tree.
[01/07 18:09:48    193s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4719.4M, EPOCH TIME: 1736269788.238595
[01/07 18:09:48    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    193s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4719.4M, EPOCH TIME: 1736269788.238852
[01/07 18:09:48    193s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:48    193s] Core basic site is CoreSite
[01/07 18:09:48    193s] After signature check, allow fast init is false, keep pre-filter is true.
[01/07 18:09:48    193s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/07 18:09:48    193s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:09:48    193s] SiteArray: use 1,175,552 bytes
[01/07 18:09:48    193s] SiteArray: current memory after site array memory allocation 4719.4M
[01/07 18:09:48    193s] SiteArray: FP blocked sites are writable
[01/07 18:09:48    193s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:48    193s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:09:48    193s] Atter site array init, number of instance map data is 0.
[01/07 18:09:48    193s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.008, MEM:4719.4M, EPOCH TIME: 1736269788.246799
[01/07 18:09:48    193s] 
[01/07 18:09:48    193s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:48    193s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:48    193s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.010, MEM:4719.4M, EPOCH TIME: 1736269788.249073
[01/07 18:09:48    193s] Begin checking placement ... (start mem=4719.4M, init mem=4719.4M)
[01/07 18:09:48    193s] Begin checking exclusive groups violation ...
[01/07 18:09:48    193s] There are 0 groups to check, max #box is 0, total #box is 0
[01/07 18:09:48    193s] Finished checking exclusive groups violations. Found 0 Vio.
[01/07 18:09:48    193s] 
[01/07 18:09:48    193s] Running CheckPlace using 8 threads!...
[01/07 18:09:48    193s] 
[01/07 18:09:48    193s] ...checkPlace MT is done!
[01/07 18:09:48    193s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4687.4M, EPOCH TIME: 1736269788.291487
[01/07 18:09:48    194s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:4687.4M, EPOCH TIME: 1736269788.296126
[01/07 18:09:48    194s] *info: Placed = 11893         
[01/07 18:09:48    194s] *info: Unplaced = 0           
[01/07 18:09:48    194s] Placement Density:41.95%(166242/396267)
[01/07 18:09:48    194s] Placement Density (including fixed std cells):41.95%(166242/396267)
[01/07 18:09:48    194s] Cell fpga_top LLGs are deleted
[01/07 18:09:48    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:09:48    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    194s] # Resetting pin-track-align track data.
[01/07 18:09:48    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    194s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4687.4M)
[01/07 18:09:48    194s] OPERPROF: Finished checkPlace at level 1, CPU:0.188, REAL:0.066, MEM:4687.4M, EPOCH TIME: 1736269788.300721
[01/07 18:09:48    194s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
[01/07 18:09:48    194s] Innovus will update I/O latencies
[01/07 18:09:48    194s] Reset timing graph...
[01/07 18:09:48    194s] Ignoring AAE DB Resetting ...
[01/07 18:09:48    194s] Reset timing graph done.
[01/07 18:09:48    194s] Ignoring AAE DB Resetting ...
[01/07 18:09:48    194s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[01/07 18:09:48    194s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[01/07 18:09:48    194s] Affected nets:
[01/07 18:09:48    194s] prog_clk[0]
[01/07 18:09:48    194s] clk[0]
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] No differences between SDC and CTS transition time annotations found.
[01/07 18:09:48    194s] No differences between SDC and CTS delay annotations found.
[01/07 18:09:48    194s] Reset timing graph...
[01/07 18:09:48    194s] Ignoring AAE DB Resetting ...
[01/07 18:09:48    194s] Reset timing graph done.
[01/07 18:09:48    194s] Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] Ideal Nets:
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] ------------------------------------------------------------------------------------------------------------------------
[01/07 18:09:48    194s] Net            Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[01/07 18:09:48    194s] ------------------------------------------------------------------------------------------------------------------------
[01/07 18:09:48    194s] clk[0]         no                                      no                                       no
[01/07 18:09:48    194s] clk[0]         no                                      no                                       no
[01/07 18:09:48    194s] prog_clk[0]    no                                      no                                       no
[01/07 18:09:48    194s] prog_clk[0]    no                                      no                                       no
[01/07 18:09:48    194s] clk[0]         no                                      no                                       no
[01/07 18:09:48    194s] clk[0]         no                                      no                                       no
[01/07 18:09:48    194s] prog_clk[0]    no                                      no                                       no
[01/07 18:09:48    194s] prog_clk[0]    no                                      no                                       no
[01/07 18:09:48    194s] ------------------------------------------------------------------------------------------------------------------------
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] Check Prerequisites done. (took cpu=0:00:00.8 real=0:00:00.5)
[01/07 18:09:48    194s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.8 real=0:00:00.5)
[01/07 18:09:48    194s] Info: 8 threads available for lower-level modules during optimization.
[01/07 18:09:48    194s] Executing ccopt post-processing.
[01/07 18:09:48    194s] Synthesizing clock trees with CCOpt...
[01/07 18:09:48    194s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:03:14.6/0:02:58.9 (1.1), mem = 4689.9M
[01/07 18:09:48    194s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 18:09:48    194s] CCOpt::Phase::PreparingToBalance...
[01/07 18:09:48    194s] Leaving CCOpt scope - Initializing power interface...
[01/07 18:09:48    194s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] Positive (advancing) pin insertion delays
[01/07 18:09:48    194s] =========================================
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] Found 0 advancing pin insertion delay (0.000% of 1478 clock tree sinks)
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] Negative (delaying) pin insertion delays
[01/07 18:09:48    194s] ========================================
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
[01/07 18:09:48    194s] Notify start of optimization...
[01/07 18:09:48    194s] Notify start of optimization done.
[01/07 18:09:48    194s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/07 18:09:48    194s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4689.9M, EPOCH TIME: 1736269788.775798
[01/07 18:09:48    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:48    194s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:4675.9M, EPOCH TIME: 1736269788.779447
[01/07 18:09:48    194s] [oiLAM] Zs 5, 6
[01/07 18:09:48    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=4675.9M
[01/07 18:09:48    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=4675.9M
[01/07 18:09:48    194s] Running pre-eGR process
[01/07 18:09:48    194s] (I)      Started Early Global Route ( Curr Mem: 4.43 MB )
[01/07 18:09:48    194s] (I)      Initializing eGR engine (regular)
[01/07 18:09:48    194s] Set min layer with default ( 2 )
[01/07 18:09:48    194s] Set max layer with default ( 127 )
[01/07 18:09:48    194s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:48    194s] Min route layer (adjusted) = 2
[01/07 18:09:48    194s] Max route layer (adjusted) = 5
[01/07 18:09:48    194s] (I)      clean place blk overflow:
[01/07 18:09:48    194s] (I)      H : enabled 1.00 0
[01/07 18:09:48    194s] (I)      V : enabled 1.00 0
[01/07 18:09:48    194s] (I)      Initializing eGR engine (regular)
[01/07 18:09:48    194s] Set min layer with default ( 2 )
[01/07 18:09:48    194s] Set max layer with default ( 127 )
[01/07 18:09:48    194s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:48    194s] Min route layer (adjusted) = 2
[01/07 18:09:48    194s] Max route layer (adjusted) = 5
[01/07 18:09:48    194s] (I)      clean place blk overflow:
[01/07 18:09:48    194s] (I)      H : enabled 1.00 0
[01/07 18:09:48    194s] (I)      V : enabled 1.00 0
[01/07 18:09:48    194s] (I)      Started Early Global Route kernel ( Curr Mem: 4.43 MB )
[01/07 18:09:48    194s] (I)      Running eGR Regular flow
[01/07 18:09:48    194s] (I)      # wire layers (front) : 6
[01/07 18:09:48    194s] (I)      # wire layers (back)  : 0
[01/07 18:09:48    194s] (I)      min wire layer : 1
[01/07 18:09:48    194s] (I)      max wire layer : 5
[01/07 18:09:48    194s] (I)      # cut layers (front) : 5
[01/07 18:09:48    194s] (I)      # cut layers (back)  : 0
[01/07 18:09:48    194s] (I)      min cut layer : 1
[01/07 18:09:48    194s] (I)      max cut layer : 4
[01/07 18:09:48    194s] (I)      ================================ Layers ================================
[01/07 18:09:48    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:48    194s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:48    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:48    194s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:48    194s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:48    194s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:48    194s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:48    194s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:48    194s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:48    194s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:48    194s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:48    194s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:48    194s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:48    194s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:48    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:48    194s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:48    194s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:48    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:48    194s] (I)      Started Import and model ( Curr Mem: 4.43 MB )
[01/07 18:09:48    194s] (I)      == Non-default Options ==
[01/07 18:09:48    194s] (I)      Maximum routing layer                              : 5
[01/07 18:09:48    194s] (I)      Top routing layer                                  : 5
[01/07 18:09:48    194s] (I)      Number of threads                                  : 8
[01/07 18:09:48    194s] (I)      Route tie net to shape                             : auto
[01/07 18:09:48    194s] (I)      Method to set GCell size                           : row
[01/07 18:09:48    194s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:48    194s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:48    194s] (I)      ============== Pin Summary ==============
[01/07 18:09:48    194s] (I)      +-------+--------+---------+------------+
[01/07 18:09:48    194s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:48    194s] (I)      +-------+--------+---------+------------+
[01/07 18:09:48    194s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:09:48    194s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:48    194s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:09:48    194s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:48    194s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:09:48    194s] (I)      +-------+--------+---------+------------+
[01/07 18:09:48    194s] (I)      Custom ignore net properties:
[01/07 18:09:48    194s] (I)      1 : NotLegal
[01/07 18:09:48    194s] (I)      Default ignore net properties:
[01/07 18:09:48    194s] (I)      1 : Special
[01/07 18:09:48    194s] (I)      2 : Analog
[01/07 18:09:48    194s] (I)      3 : Fixed
[01/07 18:09:48    194s] (I)      4 : Skipped
[01/07 18:09:48    194s] (I)      5 : MixedSignal
[01/07 18:09:48    194s] (I)      Prerouted net properties:
[01/07 18:09:48    194s] (I)      1 : NotLegal
[01/07 18:09:48    194s] (I)      2 : Special
[01/07 18:09:48    194s] (I)      3 : Analog
[01/07 18:09:48    194s] (I)      4 : Fixed
[01/07 18:09:48    194s] (I)      5 : Skipped
[01/07 18:09:48    194s] (I)      6 : MixedSignal
[01/07 18:09:48    194s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:09:48    194s] (I)      Use row-based GCell size
[01/07 18:09:48    194s] (I)      Use row-based GCell align
[01/07 18:09:48    194s] (I)      layer 0 area = 83000
[01/07 18:09:48    194s] (I)      layer 1 area = 67600
[01/07 18:09:48    194s] (I)      layer 2 area = 240000
[01/07 18:09:48    194s] (I)      layer 3 area = 240000
[01/07 18:09:48    194s] (I)      layer 4 area = 4000000
[01/07 18:09:48    194s] (I)      GCell unit size   : 4140
[01/07 18:09:48    194s] (I)      GCell multiplier  : 1
[01/07 18:09:48    194s] (I)      GCell row height  : 4140
[01/07 18:09:48    194s] (I)      Actual row height : 4140
[01/07 18:09:48    194s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:48    194s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:48    194s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:48    194s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:48    194s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:48    194s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:48    194s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:48    194s] (I)      ============== Default via ===============
[01/07 18:09:48    194s] (I)      +---+------------------+-----------------+
[01/07 18:09:48    194s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:48    194s] (I)      +---+------------------+-----------------+
[01/07 18:09:48    194s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:48    194s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:48    194s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:48    194s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:48    194s] (I)      +---+------------------+-----------------+
[01/07 18:09:48    194s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:48    194s] [NR-eGR] Read 6281 PG shapes
[01/07 18:09:48    194s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:48    194s] [NR-eGR] Read 0 other shapes
[01/07 18:09:48    194s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:48    194s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:09:48    194s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:09:48    194s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:48    194s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:48    194s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:48    194s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:48    194s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:48    194s] [NR-eGR] #prerouted nets         : 0
[01/07 18:09:48    194s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:48    194s] [NR-eGR] #prerouted wires        : 0
[01/07 18:09:48    194s] [NR-eGR] Read 11949 nets ( ignored 0 )
[01/07 18:09:48    194s] (I)        Front-side 11949 ( ignored 0 )
[01/07 18:09:48    194s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:48    194s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[01/07 18:09:48    194s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[01/07 18:09:48    194s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:09:48    194s] (I)      Reading macro buffers
[01/07 18:09:48    194s] (I)      Number of macro buffers: 0
[01/07 18:09:48    194s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:48    194s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[01/07 18:09:48    194s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[01/07 18:09:48    194s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[01/07 18:09:48    194s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[01/07 18:09:48    194s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[01/07 18:09:48    194s] (I)      Number of ignored nets                =      0
[01/07 18:09:48    194s] (I)      Number of connected nets              =      0
[01/07 18:09:48    194s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:09:48    194s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:48    194s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:48    194s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:48    194s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:48    194s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:48    194s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:48    194s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/07 18:09:48    194s] (I)      Ndr track 0 does not exist
[01/07 18:09:48    194s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:48    194s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:48    194s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:48    194s] (I)      Site width          :   460  (dbu)
[01/07 18:09:48    194s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:48    194s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:48    194s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:48    194s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:48    194s] (I)      Grid                :   382   385     5
[01/07 18:09:48    194s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:48    194s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:48    194s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:48    194s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:48    194s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:48    194s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:48    194s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:48    194s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:48    194s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:48    194s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:48    194s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:48    194s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:48    194s] (I)      --------------------------------------------------------
[01/07 18:09:48    194s] 
[01/07 18:09:48    194s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:48    194s] [NR-eGR] Rule id: 0  Nets: 11917
[01/07 18:09:48    194s] [NR-eGR] ========================================
[01/07 18:09:48    194s] [NR-eGR] 
[01/07 18:09:48    194s] (I)      ======== NDR :  =========
[01/07 18:09:48    194s] (I)      +--------------+--------+
[01/07 18:09:48    194s] (I)      |           ID |      0 |
[01/07 18:09:48    194s] (I)      |         Name |        |
[01/07 18:09:48    194s] (I)      |      Default |    yes |
[01/07 18:09:48    194s] (I)      |  Clk Special |     no |
[01/07 18:09:48    194s] (I)      | Hard spacing |     no |
[01/07 18:09:48    194s] (I)      |    NDR track | (none) |
[01/07 18:09:48    194s] (I)      |      NDR via | (none) |
[01/07 18:09:48    194s] (I)      |  Extra space |      0 |
[01/07 18:09:48    194s] (I)      |      Shields |      0 |
[01/07 18:09:48    194s] (I)      |   Demand (H) |      1 |
[01/07 18:09:48    194s] (I)      |   Demand (V) |      1 |
[01/07 18:09:48    194s] (I)      |        #Nets |  11917 |
[01/07 18:09:48    194s] (I)      +--------------+--------+
[01/07 18:09:48    194s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:48    194s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:48    194s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:48    194s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:48    194s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:48    194s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:48    194s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:48    194s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:48    194s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:48    194s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:48    194s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:48    194s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:48    194s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:48    194s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:09:48    194s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:09:48    194s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:09:48    194s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:09:48    194s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:48    194s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.44 MB )
[01/07 18:09:48    194s] (I)      Delete wires for 11917 nets (async)
[01/07 18:09:48    194s] (I)      Reset routing kernel
[01/07 18:09:48    194s] (I)      Started Global Routing ( Curr Mem: 4.45 MB )
[01/07 18:09:48    194s] (I)      totalPins=36225  totalGlobalPin=35525 (98.07%)
[01/07 18:09:48    194s] (I)      ================= Net Group Info =================
[01/07 18:09:48    194s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:48    194s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:48    194s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:48    194s] (I)      |  1 |          11917 |      met2(2) |   met5(5) |
[01/07 18:09:48    194s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:48    194s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:09:48    194s] (I)      total 2D Demand : 691 = (0 H, 691 V)
[01/07 18:09:48    194s] (I)      #blocked GCells = 64770
[01/07 18:09:48    194s] (I)      #regions = 4
[01/07 18:09:48    194s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:48    194s] [NR-eGR] Layer group 1: route 11917 net(s) in layer range [2, 5]
[01/07 18:09:48    194s] (I)      
[01/07 18:09:48    194s] (I)      ============  Phase 1a Route ============
[01/07 18:09:48    194s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 106
[01/07 18:09:48    194s] (I)      Usage: 103577 = (51257 H, 52320 V) = (8.81% H, 4.66% V) = (2.122e+05um H, 2.166e+05um V)
[01/07 18:09:48    194s] (I)      
[01/07 18:09:48    194s] (I)      ============  Phase 1b Route ============
[01/07 18:09:49    194s] (I)      Usage: 103684 = (51290 H, 52394 V) = (8.81% H, 4.67% V) = (2.123e+05um H, 2.169e+05um V)
[01/07 18:09:49    194s] (I)      Overflow of layer group 1: 1.09% H + 0.07% V. EstWL: 4.292518e+05um
[01/07 18:09:49    194s] (I)      Congestion metric : 3.33%H 0.23%V, 3.55%HV
[01/07 18:09:49    194s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:09:49    194s] (I)      
[01/07 18:09:49    194s] (I)      ============  Phase 1c Route ============
[01/07 18:09:49    194s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:49    194s] (I)      Usage: 104092 = (51463 H, 52629 V) = (8.84% H, 4.69% V) = (2.131e+05um H, 2.179e+05um V)
[01/07 18:09:49    194s] (I)      
[01/07 18:09:49    194s] (I)      ============  Phase 1d Route ============
[01/07 18:09:49    195s] (I)      Usage: 104493 = (51513 H, 52980 V) = (8.85% H, 4.72% V) = (2.133e+05um H, 2.193e+05um V)
[01/07 18:09:49    195s] (I)      
[01/07 18:09:49    195s] (I)      ============  Phase 1e Route ============
[01/07 18:09:49    195s] (I)      Usage: 104493 = (51513 H, 52980 V) = (8.85% H, 4.72% V) = (2.133e+05um H, 2.193e+05um V)
[01/07 18:09:49    195s] [NR-eGR] Early Global Route overflow of layer group 1: 0.86% H + 0.00% V. EstWL: 4.326010e+05um
[01/07 18:09:49    195s] (I)      
[01/07 18:09:49    195s] (I)      ============  Phase 1l Route ============
[01/07 18:09:49    195s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:09:49    195s] (I)      Layer  2:     691695     54166         1      600246      719946    (45.47%) 
[01/07 18:09:49    195s] (I)      Layer  3:     511966    106422      8479      465485      530049    (46.76%) 
[01/07 18:09:49    195s] (I)      Layer  4:     433320     27235       374      505753      481708    (51.22%) 
[01/07 18:09:49    195s] (I)      Layer  5:      71304      5760        79       92980       72942    (56.04%) 
[01/07 18:09:49    195s] (I)      Total:       1708285    193583      8933     1664464     1804643    (47.98%) 
[01/07 18:09:49    195s] (I)      
[01/07 18:09:49    195s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:09:49    195s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[01/07 18:09:49    195s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:09:49    195s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[01/07 18:09:49    195s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/07 18:09:49    195s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:49    195s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:49    195s] [NR-eGR]    met3 ( 3)      2730( 3.50%)       976( 1.25%)       228( 0.29%)        35( 0.04%)   ( 5.08%) 
[01/07 18:09:49    195s] [NR-eGR]    met4 ( 4)       206( 0.29%)        20( 0.03%)         3( 0.00%)         0( 0.00%)   ( 0.32%) 
[01/07 18:09:49    195s] [NR-eGR]    met5 ( 5)        79( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[01/07 18:09:49    195s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/07 18:09:49    195s] [NR-eGR]        Total      3016( 1.03%)       996( 0.34%)       231( 0.08%)        35( 0.01%)   ( 1.45%) 
[01/07 18:09:49    195s] [NR-eGR] 
[01/07 18:09:49    195s] (I)      Finished Global Routing ( CPU: 0.84 sec, Real: 0.30 sec, Curr Mem: 4.46 MB )
[01/07 18:09:49    195s] (I)      Updating congestion map
[01/07 18:09:49    195s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:09:49    195s] [NR-eGR] Overflow after Early Global Route 3.39% H + 0.00% V
[01/07 18:09:49    195s] (I)      Running track assignment and export wires
[01/07 18:09:49    195s] (I)      ============= Track Assignment ============
[01/07 18:09:49    195s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.45 MB )
[01/07 18:09:49    195s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:09:49    195s] (I)      Run Multi-thread track assignment
[01/07 18:09:49    195s] (I)      Finished Track Assignment (8T) ( CPU: 0.36 sec, Real: 0.08 sec, Curr Mem: 4.52 MB )
[01/07 18:09:49    195s] (I)      Started Export ( Curr Mem: 4.52 MB )
[01/07 18:09:49    195s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:09:49    196s] [NR-eGR] Total eGR-routed clock nets wire length: 13039um, number of vias: 4680
[01/07 18:09:49    196s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:49    196s] [NR-eGR]               Length (um)   Vias 
[01/07 18:09:49    196s] [NR-eGR] ---------------------------------
[01/07 18:09:49    196s] [NR-eGR]  met1  (1H)             0  35914 
[01/07 18:09:49    196s] [NR-eGR]  met2  (2V)        188966  47718 
[01/07 18:09:49    196s] [NR-eGR]  met3  (3H)        198463   8528 
[01/07 18:09:49    196s] [NR-eGR]  met4  (4V)         42145   6596 
[01/07 18:09:49    196s] [NR-eGR]  met5  (5H)         20618      0 
[01/07 18:09:49    196s] [NR-eGR] ---------------------------------
[01/07 18:09:49    196s] [NR-eGR]        Total       450192  98756 
[01/07 18:09:49    196s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:49    196s] [NR-eGR] Total half perimeter of net bounding box: 323010um
[01/07 18:09:49    196s] [NR-eGR] Total length: 450192um, number of vias: 98756
[01/07 18:09:49    196s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:49    196s] (I)      == Layer wire length by net rule ==
[01/07 18:09:49    196s] (I)                     Default 
[01/07 18:09:49    196s] (I)      -----------------------
[01/07 18:09:49    196s] (I)       met1  (1H)        0um 
[01/07 18:09:49    196s] (I)       met2  (2V)   188966um 
[01/07 18:09:49    196s] (I)       met3  (3H)   198463um 
[01/07 18:09:49    196s] (I)       met4  (4V)    42145um 
[01/07 18:09:49    196s] (I)       met5  (5H)    20618um 
[01/07 18:09:49    196s] (I)      -----------------------
[01/07 18:09:49    196s] (I)             Total  450192um 
[01/07 18:09:49    196s] (I)      == Layer via count by net rule ==
[01/07 18:09:49    196s] (I)                    Default 
[01/07 18:09:49    196s] (I)      ----------------------
[01/07 18:09:49    196s] (I)       met1  (1H)     35914 
[01/07 18:09:49    196s] (I)       met2  (2V)     47718 
[01/07 18:09:49    196s] (I)       met3  (3H)      8528 
[01/07 18:09:49    196s] (I)       met4  (4V)      6596 
[01/07 18:09:49    196s] (I)       met5  (5H)         0 
[01/07 18:09:49    196s] (I)      ----------------------
[01/07 18:09:49    196s] (I)             Total    98756 
[01/07 18:09:49    196s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.05 sec, Curr Mem: 4.51 MB )
[01/07 18:09:49    196s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[01/07 18:09:49    196s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:49    196s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 0.56 sec, Curr Mem: 4.51 MB )
[01/07 18:09:49    196s] [NR-eGR] Finished Early Global Route ( CPU: 1.45 sec, Real: 0.56 sec, Curr Mem: 4.46 MB )
[01/07 18:09:49    196s] (I)      ======================================== Runtime Summary =========================================
[01/07 18:09:49    196s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[01/07 18:09:49    196s] (I)      --------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] (I)       Early Global Route                             100.00%  71.41 sec  71.97 sec  0.56 sec  1.45 sec 
[01/07 18:09:49    196s] (I)       +-Early Global Route kernel                     98.48%  71.41 sec  71.97 sec  0.56 sec  1.44 sec 
[01/07 18:09:49    196s] (I)       | +-Import and model                            16.97%  71.42 sec  71.51 sec  0.10 sec  0.10 sec 
[01/07 18:09:49    196s] (I)       | | +-Create place DB                            5.25%  71.42 sec  71.45 sec  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)       | | | +-Import place data                        5.22%  71.42 sec  71.45 sec  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Read instances and placement           1.60%  71.42 sec  71.43 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Read nets                              3.51%  71.43 sec  71.45 sec  0.02 sec  0.02 sec 
[01/07 18:09:49    196s] (I)       | | +-Create route DB                            9.25%  71.45 sec  71.50 sec  0.05 sec  0.05 sec 
[01/07 18:09:49    196s] (I)       | | | +-Import route data (8T)                   9.18%  71.45 sec  71.50 sec  0.05 sec  0.05 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.32%  71.45 sec  71.46 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read routing blockages               0.00%  71.45 sec  71.45 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read instance blockages              0.91%  71.45 sec  71.46 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read PG blockages                    0.20%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read clock blockages                 0.01%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read other blockages                 0.00%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read halo blockages                  0.01%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Read boundary cut boxes              0.00%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Read blackboxes                        0.00%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Read prerouted                         0.01%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Read nets                              0.74%  71.46 sec  71.46 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Set up via pillars                     0.01%  71.47 sec  71.47 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Initialize 3D grid graph               0.38%  71.47 sec  71.47 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Model blockage capacity                5.19%  71.47 sec  71.50 sec  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Initialize 3D capacity               4.83%  71.47 sec  71.50 sec  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)       | | +-Read aux data                              0.00%  71.50 sec  71.50 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | +-Others data preparation                    0.01%  71.50 sec  71.50 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | +-Create route kernel                        1.98%  71.50 sec  71.51 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | +-Global Routing                              53.98%  71.51 sec  71.82 sec  0.30 sec  0.84 sec 
[01/07 18:09:49    196s] (I)       | | +-Initialization                             1.17%  71.51 sec  71.52 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | +-Net group 1                               51.07%  71.52 sec  71.81 sec  0.29 sec  0.82 sec 
[01/07 18:09:49    196s] (I)       | | | +-Generate topology (8T)                   2.58%  71.52 sec  71.54 sec  0.01 sec  0.07 sec 
[01/07 18:09:49    196s] (I)       | | | +-Phase 1a                                 6.85%  71.55 sec  71.59 sec  0.04 sec  0.11 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Pattern routing (8T)                   5.01%  71.55 sec  71.58 sec  0.03 sec  0.10 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.83%  71.58 sec  71.58 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Add via demand to 2D                   0.83%  71.58 sec  71.59 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | +-Phase 1b                                 6.10%  71.59 sec  71.62 sec  0.03 sec  0.07 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Monotonic routing (8T)                 4.62%  71.59 sec  71.61 sec  0.03 sec  0.07 sec 
[01/07 18:09:49    196s] (I)       | | | +-Phase 1c                                 1.42%  71.62 sec  71.63 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Two level Routing                      1.39%  71.62 sec  71.63 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Two Level Routing (Regular)          0.93%  71.62 sec  71.63 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Two Level Routing (Strong)           0.26%  71.63 sec  71.63 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | +-Phase 1d                                21.49%  71.63 sec  71.75 sec  0.12 sec  0.38 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Detoured routing (8T)                 21.45%  71.63 sec  71.75 sec  0.12 sec  0.38 sec 
[01/07 18:09:49    196s] (I)       | | | +-Phase 1e                                 0.44%  71.75 sec  71.75 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Route legalization                     0.32%  71.75 sec  71.75 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | | | +-Legalize Blockage Violations         0.30%  71.75 sec  71.75 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | | +-Phase 1l                                 9.45%  71.76 sec  71.81 sec  0.05 sec  0.17 sec 
[01/07 18:09:49    196s] (I)       | | | | +-Layer assignment (8T)                  8.56%  71.76 sec  71.81 sec  0.05 sec  0.16 sec 
[01/07 18:09:49    196s] (I)       | +-Export cong map                              3.77%  71.82 sec  71.84 sec  0.02 sec  0.02 sec 
[01/07 18:09:49    196s] (I)       | | +-Export 2D cong map                         1.12%  71.83 sec  71.84 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | +-Extract Global 3D Wires                      0.58%  71.84 sec  71.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | +-Track Assignment (8T)                       13.66%  71.84 sec  71.92 sec  0.08 sec  0.36 sec 
[01/07 18:09:49    196s] (I)       | | +-Initialization                             0.20%  71.84 sec  71.85 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | | +-Track Assignment Kernel                   13.16%  71.85 sec  71.92 sec  0.07 sec  0.35 sec 
[01/07 18:09:49    196s] (I)       | | +-Free Memory                                0.00%  71.92 sec  71.92 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | +-Export                                       8.39%  71.92 sec  71.97 sec  0.05 sec  0.12 sec 
[01/07 18:09:49    196s] (I)       | | +-Export DB wires                            3.99%  71.92 sec  71.94 sec  0.02 sec  0.07 sec 
[01/07 18:09:49    196s] (I)       | | | +-Export all nets (8T)                     3.26%  71.92 sec  71.94 sec  0.02 sec  0.06 sec 
[01/07 18:09:49    196s] (I)       | | | +-Set wire vias (8T)                       0.34%  71.94 sec  71.94 sec  0.00 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | +-Report wirelength                          2.60%  71.94 sec  71.96 sec  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)       | | +-Update net boxes                           1.64%  71.96 sec  71.97 sec  0.01 sec  0.03 sec 
[01/07 18:09:49    196s] (I)       | | +-Update timing                              0.00%  71.97 sec  71.97 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)       | +-Postprocess design                           0.08%  71.97 sec  71.97 sec  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)      ======================= Summary by functions ========================
[01/07 18:09:49    196s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:09:49    196s] (I)      ---------------------------------------------------------------------
[01/07 18:09:49    196s] (I)        0  Early Global Route                  100.00%  0.56 sec  1.45 sec 
[01/07 18:09:49    196s] (I)        1  Early Global Route kernel            98.48%  0.56 sec  1.44 sec 
[01/07 18:09:49    196s] (I)        2  Global Routing                       53.98%  0.30 sec  0.84 sec 
[01/07 18:09:49    196s] (I)        2  Import and model                     16.97%  0.10 sec  0.10 sec 
[01/07 18:09:49    196s] (I)        2  Track Assignment (8T)                13.66%  0.08 sec  0.36 sec 
[01/07 18:09:49    196s] (I)        2  Export                                8.39%  0.05 sec  0.12 sec 
[01/07 18:09:49    196s] (I)        2  Export cong map                       3.77%  0.02 sec  0.02 sec 
[01/07 18:09:49    196s] (I)        2  Extract Global 3D Wires               0.58%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        3  Net group 1                          51.07%  0.29 sec  0.82 sec 
[01/07 18:09:49    196s] (I)        3  Track Assignment Kernel              13.16%  0.07 sec  0.35 sec 
[01/07 18:09:49    196s] (I)        3  Create route DB                       9.25%  0.05 sec  0.05 sec 
[01/07 18:09:49    196s] (I)        3  Create place DB                       5.25%  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)        3  Export DB wires                       3.99%  0.02 sec  0.07 sec 
[01/07 18:09:49    196s] (I)        3  Report wirelength                     2.60%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        3  Create route kernel                   1.98%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        3  Update net boxes                      1.64%  0.01 sec  0.03 sec 
[01/07 18:09:49    196s] (I)        3  Initialization                        1.36%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        3  Export 2D cong map                    1.12%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        4  Phase 1d                             21.49%  0.12 sec  0.38 sec 
[01/07 18:09:49    196s] (I)        4  Phase 1l                              9.45%  0.05 sec  0.17 sec 
[01/07 18:09:49    196s] (I)        4  Import route data (8T)                9.18%  0.05 sec  0.05 sec 
[01/07 18:09:49    196s] (I)        4  Phase 1a                              6.85%  0.04 sec  0.11 sec 
[01/07 18:09:49    196s] (I)        4  Phase 1b                              6.10%  0.03 sec  0.07 sec 
[01/07 18:09:49    196s] (I)        4  Import place data                     5.22%  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)        4  Export all nets (8T)                  3.26%  0.02 sec  0.06 sec 
[01/07 18:09:49    196s] (I)        4  Generate topology (8T)                2.58%  0.01 sec  0.07 sec 
[01/07 18:09:49    196s] (I)        4  Phase 1c                              1.42%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        4  Phase 1e                              0.44%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        4  Set wire vias (8T)                    0.34%  0.00 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        5  Detoured routing (8T)                21.45%  0.12 sec  0.38 sec 
[01/07 18:09:49    196s] (I)        5  Layer assignment (8T)                 8.56%  0.05 sec  0.16 sec 
[01/07 18:09:49    196s] (I)        5  Model blockage capacity               5.19%  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)        5  Pattern routing (8T)                  5.01%  0.03 sec  0.10 sec 
[01/07 18:09:49    196s] (I)        5  Monotonic routing (8T)                4.62%  0.03 sec  0.07 sec 
[01/07 18:09:49    196s] (I)        5  Read nets                             4.25%  0.02 sec  0.02 sec 
[01/07 18:09:49    196s] (I)        5  Read instances and placement          1.60%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        5  Two level Routing                     1.39%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        5  Read blockages ( Layer 2-5 )          1.32%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        5  Pattern Routing Avoiding Blockages    0.83%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        5  Add via demand to 2D                  0.83%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        5  Initialize 3D grid graph              0.38%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        5  Route legalization                    0.32%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Initialize 3D capacity                4.83%  0.03 sec  0.03 sec 
[01/07 18:09:49    196s] (I)        6  Two Level Routing (Regular)           0.93%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        6  Read instance blockages               0.91%  0.01 sec  0.01 sec 
[01/07 18:09:49    196s] (I)        6  Legalize Blockage Violations          0.30%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Two Level Routing (Strong)            0.26%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Read PG blockages                     0.20%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[01/07 18:09:49    196s] Running post-eGR process
[01/07 18:09:49    196s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.5 real=0:00:00.6)
[01/07 18:09:49    196s] Legalization setup...
[01/07 18:09:49    196s] Using cell based legalization.
[01/07 18:09:49    196s] Initializing placement interface...
[01/07 18:09:49    196s]   Use check_library -place or consult logv if problems occur.
[01/07 18:09:49    196s]   Leaving CCOpt scope - Initializing placement interface...
[01/07 18:09:49    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:4709.3M, EPOCH TIME: 1736269789.383083
[01/07 18:09:49    196s] Processing tracks to init pin-track alignment.
[01/07 18:09:49    196s] z: 2, totalTracks: 1
[01/07 18:09:49    196s] z: 4, totalTracks: 1
[01/07 18:09:49    196s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:49    196s] Cell fpga_top LLGs are deleted
[01/07 18:09:49    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] # Building fpga_top llgBox search-tree.
[01/07 18:09:49    196s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4709.3M, EPOCH TIME: 1736269789.388566
[01/07 18:09:49    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4709.3M, EPOCH TIME: 1736269789.388813
[01/07 18:09:49    196s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:49    196s] Core basic site is CoreSite
[01/07 18:09:49    196s] After signature check, allow fast init is false, keep pre-filter is true.
[01/07 18:09:49    196s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/07 18:09:49    196s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:09:49    196s] SiteArray: use 1,175,552 bytes
[01/07 18:09:49    196s] SiteArray: current memory after site array memory allocation 4709.3M
[01/07 18:09:49    196s] SiteArray: FP blocked sites are writable
[01/07 18:09:49    196s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:49    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:49    196s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4709.3M, EPOCH TIME: 1736269789.397182
[01/07 18:09:49    196s] Process 2318 (called=4166 computed=49) wires and vias for routing blockage analysis
[01/07 18:09:49    196s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.004, REAL:0.004, MEM:4709.3M, EPOCH TIME: 1736269789.400940
[01/07 18:09:49    196s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:09:49    196s] Atter site array init, number of instance map data is 0.
[01/07 18:09:49    196s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.013, MEM:4709.3M, EPOCH TIME: 1736269789.401603
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:49    196s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:49    196s] OPERPROF:     Starting CMU at level 3, MEM:4709.3M, EPOCH TIME: 1736269789.402921
[01/07 18:09:49    196s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4709.3M, EPOCH TIME: 1736269789.403823
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:49    196s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.016, MEM:4709.3M, EPOCH TIME: 1736269789.404602
[01/07 18:09:49    196s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4709.3M, EPOCH TIME: 1736269789.404654
[01/07 18:09:49    196s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4709.3M, EPOCH TIME: 1736269789.404819
[01/07 18:09:49    196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4709.3MB).
[01/07 18:09:49    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.025, MEM:4709.3M, EPOCH TIME: 1736269789.407654
[01/07 18:09:49    196s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:49    196s] Initializing placement interface done.
[01/07 18:09:49    196s] Leaving CCOpt scope - Cleaning up placement interface...
[01/07 18:09:49    196s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4709.3M, EPOCH TIME: 1736269789.407848
[01/07 18:09:49    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.036, REAL:0.013, MEM:4709.3M, EPOCH TIME: 1736269789.420805
[01/07 18:09:49    196s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:49    196s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:09:49    196s] Leaving CCOpt scope - Initializing placement interface...
[01/07 18:09:49    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:4709.3M, EPOCH TIME: 1736269789.440536
[01/07 18:09:49    196s] Processing tracks to init pin-track alignment.
[01/07 18:09:49    196s] z: 2, totalTracks: 1
[01/07 18:09:49    196s] z: 4, totalTracks: 1
[01/07 18:09:49    196s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:49    196s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4709.3M, EPOCH TIME: 1736269789.444742
[01/07 18:09:49    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:49    196s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:49    196s] OPERPROF:     Starting CMU at level 3, MEM:4709.3M, EPOCH TIME: 1736269789.448464
[01/07 18:09:49    196s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4709.3M, EPOCH TIME: 1736269789.449238
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:49    196s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.005, MEM:4709.3M, EPOCH TIME: 1736269789.450024
[01/07 18:09:49    196s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4709.3M, EPOCH TIME: 1736269789.450067
[01/07 18:09:49    196s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4709.3M, EPOCH TIME: 1736269789.450245
[01/07 18:09:49    196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4709.3MB).
[01/07 18:09:49    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.011, MEM:4709.3M, EPOCH TIME: 1736269789.451279
[01/07 18:09:49    196s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:49    196s] Set min layer with default ( 2 )
[01/07 18:09:49    196s] Set max layer with default ( 127 )
[01/07 18:09:49    196s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:49    196s] Min route layer (adjusted) = 2
[01/07 18:09:49    196s] Max route layer (adjusted) = 5
[01/07 18:09:49    196s] [PSP]    Load db... (mem=4.5M)
[01/07 18:09:49    196s] [PSP]    Read data from FE... (mem=4.5M)
[01/07 18:09:49    196s] (I)      Number of ignored instance 0
[01/07 18:09:49    196s] (I)      Number of inbound cells 0
[01/07 18:09:49    196s] (I)      Number of opened ILM blockages 0
[01/07 18:09:49    196s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/07 18:09:49    196s] (I)      numMoveCells=11893, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[01/07 18:09:49    196s] (I)      cell height: 4140, count: 11893
[01/07 18:09:49    196s] (I)      rowRegion is not equal to core box, resetting core box
[01/07 18:09:49    196s] (I)      rowRegion : (479320, 479320) - (1104920, 1112740)
[01/07 18:09:49    196s] (I)      coreBox   : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:49    196s] [PSP]    Done Read data from FE (cpu=0.011s, mem=4.5M)
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] [PSP]    Done Load db (cpu=0.011s, mem=4.5M)
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] [PSP]    Constructing placeable region... (mem=4.5M)
[01/07 18:09:49    196s] (I)      Constructing bin map
[01/07 18:09:49    196s] (I)      Initialize bin information with width=41400 height=41400
[01/07 18:09:49    196s] (I)      Done constructing bin map
[01/07 18:09:49    196s] [PSP]    Compute region effective width... (mem=4.5M)
[01/07 18:09:49    196s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=4.5M)
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] [PSP]    Done Constructing placeable region (cpu=0.002s, mem=4.5M)
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 18:09:49    196s] Validating CTS configuration...
[01/07 18:09:49    196s] Checking module port directions...
[01/07 18:09:49    196s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:49    196s] Non-default CCOpt properties:
[01/07 18:09:49    196s]   Public non-default CCOpt properties:
[01/07 18:09:49    196s]     buffer_cells is set for at least one object
[01/07 18:09:49    196s]     cts_merge_clock_gates is set for at least one object
[01/07 18:09:49    196s]     cts_merge_clock_logic is set for at least one object
[01/07 18:09:49    196s]     route_type is set for at least one object
[01/07 18:09:49    196s]   No private non-default CCOpt properties
[01/07 18:09:49    196s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:49    196s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:09:49    196s] eee: pegSigSF=1.070000
[01/07 18:09:49    196s] Initializing multi-corner resistance tables ...
[01/07 18:09:49    196s] eee: Grid unit RC data computation started
[01/07 18:09:49    196s] eee: Grid unit RC data computation completed
[01/07 18:09:49    196s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:09:49    196s] eee: l=2 avDens=0.101427 usedTrk=4564.407486 availTrk=45001.800572 sigTrk=4564.407486
[01/07 18:09:49    196s] eee: l=3 avDens=0.157737 usedTrk=4808.623066 availTrk=30485.101873 sigTrk=4808.623066
[01/07 18:09:49    196s] eee: l=4 avDens=0.063992 usedTrk=1807.868213 availTrk=28251.466706 sigTrk=1807.868213
[01/07 18:09:49    196s] eee: l=5 avDens=0.169430 usedTrk=992.602439 availTrk=5858.479680 sigTrk=992.602439
[01/07 18:09:49    196s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:49    196s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:09:49    196s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.309396 uaWl=1.000000 uaWlH=0.139400 aWlH=0.000000 lMod=0 pMax=0.841400 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:09:49    196s] eee: NetCapCache creation started. (Current Mem: 4711.824M) 
[01/07 18:09:49    196s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4711.824M) 
[01/07 18:09:49    196s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:09:49    196s] eee: Metal Layers Info:
[01/07 18:09:49    196s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:49    196s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:09:49    196s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:49    196s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:09:49    196s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:09:49    196s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:09:49    196s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:09:49    196s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:09:49    196s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:49    196s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:09:49    196s] Route type trimming info:
[01/07 18:09:49    196s]   No route type modifications were made.
[01/07 18:09:49    196s] End AAE Lib Interpolated Model. (MEM=4711.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: CLKBUFX2
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.000239
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: BUFX8
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.000265
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: CLKBUFX8
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.000283
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: BUFX16
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.000306
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: CLKBUFX4
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.00036
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: BUFX4
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.000378
[01/07 18:09:49    196s] (I)      Filtering out regions for small cell: BUFX2
[01/07 18:09:49    196s] Accumulated time to calculate placeable region: 0.000397
[01/07 18:09:49    196s] Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 2 of 7 cells
[01/07 18:09:49    196s] Original list had 7 cells:
[01/07 18:09:49    196s] BUFX16 CLKBUFX8 BUFX8 CLKBUFX4 BUFX4 CLKBUFX2 BUFX2 
[01/07 18:09:49    196s] New trimmed list has 5 cells:
[01/07 18:09:49    196s] BUFX16 CLKBUFX8 CLKBUFX4 CLKBUFX2 BUFX2 
[01/07 18:09:49    196s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[01/07 18:09:49    196s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[01/07 18:09:49    196s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[01/07 18:09:49    196s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[01/07 18:09:49    196s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[01/07 18:09:49    196s] Non-default CCOpt properties:
[01/07 18:09:49    196s]   Public non-default CCOpt properties:
[01/07 18:09:49    196s]     cts_merge_clock_gates: true (default: false)
[01/07 18:09:49    196s]     cts_merge_clock_logic: true (default: false)
[01/07 18:09:49    196s]     route_type (leaf): default_route_type_leaf (default: default)
[01/07 18:09:49    196s]     route_type (top): default_route_type_nonleaf (default: default)
[01/07 18:09:49    196s]     route_type (trunk): default_route_type_nonleaf (default: default)
[01/07 18:09:49    196s]   No private non-default CCOpt properties
[01/07 18:09:49    196s] For power domain auto-default:
[01/07 18:09:49    196s]   Buffers:     BUFX16 CLKBUFX8 CLKBUFX4 CLKBUFX2 BUFX2
[01/07 18:09:49    196s]   Inverters:   
[01/07 18:09:49    196s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 396210.420um^2
[01/07 18:09:49    196s] Top Routing info:
[01/07 18:09:49    196s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[01/07 18:09:49    196s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/07 18:09:49    196s] Trunk Routing info:
[01/07 18:09:49    196s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[01/07 18:09:49    196s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 18:09:49    196s] Leaf Routing info:
[01/07 18:09:49    196s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[01/07 18:09:49    196s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 18:09:49    196s] For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[01/07 18:09:49    196s]   Slew time target (leaf):    0.255ns
[01/07 18:09:49    196s]   Slew time target (trunk):   0.255ns
[01/07 18:09:49    196s]   Slew time target (top):     0.255ns (Note: no nets are considered top nets in this clock tree)
[01/07 18:09:49    196s]   Buffer unit delay: 0.224ns
[01/07 18:09:49    196s]   Buffer max distance: 1201.518um
[01/07 18:09:49    196s] Fastest wire driving cells and distances:
[01/07 18:09:49    196s]   Buffer    : {lib_cell:BUFX16, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=1201.518um, saturatedSlew=0.187ns, speed=3578.076um per ns, cellArea=31.700um^2 per 1000um}
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Logic Sizing Table:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ----------------------------------------------------------
[01/07 18:09:49    196s] Cell    Instance count    Source    Eligible library cells
[01/07 18:09:49    196s] ----------------------------------------------------------
[01/07 18:09:49    196s]   (empty table)
[01/07 18:09:49    196s] ----------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[01/07 18:09:49    196s]  Created from constraint modes: {[]}
[01/07 18:09:49    196s]   Sources:                     pin clk[0]
[01/07 18:09:49    196s]   Total number of sinks:       20
[01/07 18:09:49    196s]   Delay constrained sinks:     20
[01/07 18:09:49    196s]   Constrains:                  default
[01/07 18:09:49    196s]   Non-leaf sinks:              0
[01/07 18:09:49    196s]   Ignore pins:                 0
[01/07 18:09:49    196s]  Timing corner MAX_DELAY:setup.late:
[01/07 18:09:49    196s]   Skew target:                 0.224ns
[01/07 18:09:49    196s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[01/07 18:09:49    196s]  Created from constraint modes: {[]}
[01/07 18:09:49    196s]   Sources:                     pin prog_clk[0]
[01/07 18:09:49    196s]   Total number of sinks:       1458
[01/07 18:09:49    196s]   Delay constrained sinks:     1458
[01/07 18:09:49    196s]   Constrains:                  default
[01/07 18:09:49    196s]   Non-leaf sinks:              0
[01/07 18:09:49    196s]   Ignore pins:                 0
[01/07 18:09:49    196s]  Timing corner MAX_DELAY:setup.late:
[01/07 18:09:49    196s]   Skew target:                 0.224ns
[01/07 18:09:49    196s] Primary reporting skew groups are:
[01/07 18:09:49    196s] skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Constraint summary
[01/07 18:09:49    196s] ==================
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Transition constraints are active in the following delay corners:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] MAX_DELAY:setup.late
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Cap constraints are active in the following delay corners:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] MAX_DELAY:setup.late
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Transition constraint summary:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ----------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] Delay corner                      Target (ns)    Num pins    Target source       Clock tree(s)
[01/07 18:09:49    196s] ----------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] MAX_DELAY:setup.late (primary)         -            -               -                  -
[01/07 18:09:49    196s]               -                      0.255            4      auto computed       all
[01/07 18:09:49    196s]               -                      0.150         1478      liberty explicit    all
[01/07 18:09:49    196s] ----------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Capacitance constraint summary:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ------------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[01/07 18:09:49    196s] ------------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] MAX_DELAY:setup.late (primary)        -            -                    -                      -
[01/07 18:09:49    196s]               -                     0.106          2        library_or_sdc_constraint    all
[01/07 18:09:49    196s] ------------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Clock DAG hash initial state: 3107182263784146219 12172569021697135844
[01/07 18:09:49    196s] CTS services accumulated run-time stats initial state:
[01/07 18:09:49    196s]   delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:09:49    196s]   steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[01/07 18:09:49    196s] Clock DAG stats initial state:
[01/07 18:09:49    196s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:09:49    196s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:09:49    196s]   misc counts      : r=2, pp=0, mci=0
[01/07 18:09:49    196s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:09:49    196s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:09:49    196s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:49    196s] UM:*                                                                   InitialState
[01/07 18:09:49    196s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[01/07 18:09:49    196s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Layer information for route type default_route_type_leaf:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] Layer    Preferred    Route    Res.          Cap.          RC
[01/07 18:09:49    196s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] met1     N            H          0.893         0.177         0.158
[01/07 18:09:49    196s] met2     N            V          0.893         0.182         0.163
[01/07 18:09:49    196s] met3     Y            H          0.157         0.297         0.047
[01/07 18:09:49    196s] met4     Y            V          0.157         0.264         0.041
[01/07 18:09:49    196s] met5     N            H          0.018         0.294         0.005
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[01/07 18:09:49    196s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Layer information for route type default_route_type_nonleaf:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] Layer    Preferred    Route    Res.          Cap.          RC
[01/07 18:09:49    196s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] met1     N            H          0.893         0.244         0.218
[01/07 18:09:49    196s] met2     N            V          0.893         0.245         0.219
[01/07 18:09:49    196s] met3     Y            H          0.157         0.356         0.056
[01/07 18:09:49    196s] met4     Y            V          0.157         0.327         0.051
[01/07 18:09:49    196s] met5     N            H          0.018         0.309         0.006
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[01/07 18:09:49    196s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Layer information for route type default_route_type_nonleaf:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] Layer    Preferred    Route    Res.          Cap.          RC
[01/07 18:09:49    196s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] met1     N            H          0.893         0.177         0.158
[01/07 18:09:49    196s] met2     N            V          0.893         0.182         0.163
[01/07 18:09:49    196s] met3     Y            H          0.157         0.297         0.047
[01/07 18:09:49    196s] met4     Y            V          0.157         0.264         0.041
[01/07 18:09:49    196s] met5     N            H          0.018         0.294         0.005
[01/07 18:09:49    196s] --------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Via selection for estimated routes (rule default):
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ----------------------------------------------------------------
[01/07 18:09:49    196s] Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[01/07 18:09:49    196s] Range                    (Ohm)    (fF)     (fs)     Only
[01/07 18:09:49    196s] ----------------------------------------------------------------
[01/07 18:09:49    196s] met1-met2    M1M2_PR     4.500    0.051    0.230    false
[01/07 18:09:49    196s] met2-met3    M2M3_PR     3.410    0.054    0.183    false
[01/07 18:09:49    196s] met3-met4    M3M4_PR     3.410    0.046    0.156    false
[01/07 18:09:49    196s] met4-met5    M4M5_PR     0.380    0.230    0.087    false
[01/07 18:09:49    196s] ----------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[01/07 18:09:49    196s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[01/07 18:09:49    196s] Type 'man IMPCCOPT-2314' for more detail.
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Ideal and dont_touch net fanout counts:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] -----------------------------------------------------------
[01/07 18:09:49    196s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[01/07 18:09:49    196s] -----------------------------------------------------------
[01/07 18:09:49    196s]       1            10                      0
[01/07 18:09:49    196s]      11           100                      1
[01/07 18:09:49    196s]     101          1000                      0
[01/07 18:09:49    196s]    1001         10000                      1
[01/07 18:09:49    196s]   10001           +                        0
[01/07 18:09:49    196s] -----------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Top ideal and dont_touch nets by fanout:
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ------------------------
[01/07 18:09:49    196s] Net name       Fanout ()
[01/07 18:09:49    196s] ------------------------
[01/07 18:09:49    196s] prog_clk[0]      1458
[01/07 18:09:49    196s] clk[0]             20
[01/07 18:09:49    196s] ------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] No dont_touch hnets found in the clock tree
[01/07 18:09:49    196s] No dont_touch hpins found in the clock network.
[01/07 18:09:49    196s] Checking for illegal sizes of clock logic instances...
[01/07 18:09:49    196s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Filtering reasons for cell type: buffer
[01/07 18:09:49    196s] =======================================
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ------------------------------------------------------------------
[01/07 18:09:49    196s] Clock trees    Power domain    Reason              Library cells
[01/07 18:09:49    196s] ------------------------------------------------------------------
[01/07 18:09:49    196s] all            auto-default    Library trimming    { BUFX4 BUFX8 }
[01/07 18:09:49    196s] ------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Filtering reasons for cell type: inverter
[01/07 18:09:49    196s] =========================================
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] ------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] Clock trees    Power domain    Reason                         Library cells
[01/07 18:09:49    196s] ------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[01/07 18:09:49    196s] ------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] 
[01/07 18:09:49    196s] Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.5)
[01/07 18:09:50    196s] CCOpt configuration status: all checks passed.
[01/07 18:09:50    196s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/07 18:09:50    196s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/07 18:09:50    196s]   No exclusion drivers are needed.
[01/07 18:09:50    196s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/07 18:09:50    196s] Antenna diode management...
[01/07 18:09:50    196s]   Found 0 antenna diodes in the clock trees.
[01/07 18:09:50    196s]   
[01/07 18:09:50    196s] Antenna diode management done.
[01/07 18:09:50    196s] Adding driver cells for primary IOs...
[01/07 18:09:50    196s] Adding driver cells for primary IOs done.
[01/07 18:09:50    196s] Adding driver cells for primary IOs...
[01/07 18:09:50    196s] Adding driver cells for primary IOs done.
[01/07 18:09:50    196s] 
[01/07 18:09:50    196s] ----------------------------------------------------------------------------------------------
[01/07 18:09:50    196s] CCOpt reported the following when adding drivers below input ports and above output ports     
[01/07 18:09:50    196s] ----------------------------------------------------------------------------------------------
[01/07 18:09:50    196s]   (empty table)
[01/07 18:09:50    196s] ----------------------------------------------------------------------------------------------
[01/07 18:09:50    196s] 
[01/07 18:09:50    196s] 
[01/07 18:09:50    196s] Adding driver cell for primary IO roots...
[01/07 18:09:50    196s] Adding driver cell for primary IO roots done.
[01/07 18:09:50    196s] Maximizing clock DAG abstraction...
[01/07 18:09:50    196s]   Removing clock DAG drivers
[01/07 18:09:50    196s] Maximizing clock DAG abstraction done.
[01/07 18:09:50    196s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.2 real=0:00:01.2)
[01/07 18:09:50    196s] Synthesizing clock trees...
[01/07 18:09:50    196s]   Preparing To Balance...
[01/07 18:09:50    196s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/07 18:09:50    196s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5224.1M, EPOCH TIME: 1736269790.007861
[01/07 18:09:50    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    196s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.037, REAL:0.011, MEM:5224.1M, EPOCH TIME: 1736269790.019175
[01/07 18:09:50    196s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    196s]   Leaving CCOpt scope - Initializing placement interface...
[01/07 18:09:50    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:5224.1M, EPOCH TIME: 1736269790.019449
[01/07 18:09:50    196s] Processing tracks to init pin-track alignment.
[01/07 18:09:50    196s] z: 2, totalTracks: 1
[01/07 18:09:50    196s] z: 4, totalTracks: 1
[01/07 18:09:50    196s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:50    196s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5224.1M, EPOCH TIME: 1736269790.023576
[01/07 18:09:50    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    196s] 
[01/07 18:09:50    196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:50    196s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:50    196s] OPERPROF:     Starting CMU at level 3, MEM:5224.1M, EPOCH TIME: 1736269790.027231
[01/07 18:09:50    196s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5224.1M, EPOCH TIME: 1736269790.028173
[01/07 18:09:50    196s] 
[01/07 18:09:50    196s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:50    196s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.005, MEM:5224.1M, EPOCH TIME: 1736269790.028967
[01/07 18:09:50    196s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5224.1M, EPOCH TIME: 1736269790.029019
[01/07 18:09:50    196s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5224.1M, EPOCH TIME: 1736269790.029239
[01/07 18:09:50    196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5224.1MB).
[01/07 18:09:50    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.011, MEM:5224.1M, EPOCH TIME: 1736269790.030282
[01/07 18:09:50    196s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    196s]   Merging duplicate siblings in DAG...
[01/07 18:09:50    196s]     Clock DAG hash before merging: 3107182263784146219 12172569021697135844
[01/07 18:09:50    196s]     CTS services accumulated run-time stats before merging:
[01/07 18:09:50    196s]       delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:09:50    196s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[01/07 18:09:50    196s]     Clock DAG stats before merging:
[01/07 18:09:50    196s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:09:50    196s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:09:50    196s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:09:50    196s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:09:50    196s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:09:50    196s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:50    196s] UM:*                                                                   before merging
[01/07 18:09:50    196s]     Resynthesising clock tree into netlist...
[01/07 18:09:50    196s]       Reset timing graph...
[01/07 18:09:50    196s] Ignoring AAE DB Resetting ...
[01/07 18:09:50    196s]       Reset timing graph done.
[01/07 18:09:50    196s]     Resynthesising clock tree into netlist done.
[01/07 18:09:50    196s]     Merging duplicate clock dag driver clones in DAG...
[01/07 18:09:50    196s]     Merging duplicate clock dag driver clones in DAG done.
[01/07 18:09:50    196s]     
[01/07 18:09:50    196s]     Disconnecting clock tree from netlist...
[01/07 18:09:50    196s]     Disconnecting clock tree from netlist done.
[01/07 18:09:50    196s]   Merging duplicate siblings in DAG done.
[01/07 18:09:50    196s]   Applying movement limits...
[01/07 18:09:50    196s]   Applying movement limits done.
[01/07 18:09:50    196s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.1)
[01/07 18:09:50    196s]   CCOpt::Phase::Construction...
[01/07 18:09:50    196s]   Stage::Clustering...
[01/07 18:09:50    196s]   Clustering...
[01/07 18:09:50    196s]     Clock DAG hash before 'Clustering': 3107182263784146219 12172569021697135844
[01/07 18:09:50    196s]     CTS services accumulated run-time stats before 'Clustering':
[01/07 18:09:50    196s]       delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:09:50    196s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[01/07 18:09:50    196s]     Initialize for clustering...
[01/07 18:09:50    196s]     Clock DAG hash before clustering: 3107182263784146219 12172569021697135844
[01/07 18:09:50    196s]     CTS services accumulated run-time stats before clustering:
[01/07 18:09:50    196s]       delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:09:50    196s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[01/07 18:09:50    196s]     Clock DAG stats before clustering:
[01/07 18:09:50    196s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:09:50    196s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:09:50    196s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:09:50    196s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:09:50    196s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:09:50    197s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:50    197s] UM:*                                                                   before clustering
[01/07 18:09:50    197s]     Computing max distances from locked parents...
[01/07 18:09:50    197s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/07 18:09:50    197s]     Computing max distances from locked parents done.
[01/07 18:09:50    197s]     Computing optimal clock node locations...
[01/07 18:09:50    197s]     : End AAE Lib Interpolated Model. (MEM=5224.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:50    197s] ...20% ...40% ...60% ...80% ...100% 
[01/07 18:09:50    197s]     Optimal path computation stats:
[01/07 18:09:50    197s]       Successful          : 0
[01/07 18:09:50    197s]       Unsuccessful        : 0
[01/07 18:09:50    197s]       Immovable           : 2
[01/07 18:09:50    197s]       lockedParentLocation: 0
[01/07 18:09:50    197s]       Region hash         : 9b63d8a4eba3eebd
[01/07 18:09:50    197s]     Unsuccessful details:
[01/07 18:09:50    197s]     
[01/07 18:09:50    197s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    197s]     Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.1)
[01/07 18:09:50    197s]     Bottom-up phase...
[01/07 18:09:50    197s]     Clustering bottom-up starting from leaves...
[01/07 18:09:50    197s]       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:09:50    197s]       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    197s]       Clustering clock_tree prog_clk[0]...
[01/07 18:09:50    197s] Clustering clock_tree clk[0]...
[01/07 18:09:50    197s] Clustering clock_tree clk[0] done.
[01/07 18:09:50    197s]       Clustering clock_tree prog_clk[0] done.
[01/07 18:09:50    197s]     Clustering bottom-up starting from leaves done.
[01/07 18:09:50    197s]     Rebuilding the clock tree after clustering...
[01/07 18:09:50    197s]     Rebuilding the clock tree after clustering done.
[01/07 18:09:50    197s]     Clock DAG hash after bottom-up phase: 3107182263784146219 12172569021697135844
[01/07 18:09:50    197s]     CTS services accumulated run-time stats after bottom-up phase:
[01/07 18:09:50    197s]       delay calculator: calls=1243, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:09:50    197s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[01/07 18:09:50    197s]     Clock DAG stats after bottom-up phase:
[01/07 18:09:50    197s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:09:50    197s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:09:50    197s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:09:50    197s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:09:50    197s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:09:50    197s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:50    197s] UM:*                                                                   after bottom-up phase
[01/07 18:09:50    197s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.2)
[01/07 18:09:50    197s]     Legalizing clock trees...
[01/07 18:09:50    197s]     Resynthesising clock tree into netlist...
[01/07 18:09:50    197s]       Reset timing graph...
[01/07 18:09:50    197s] Ignoring AAE DB Resetting ...
[01/07 18:09:50    197s]       Reset timing graph done.
[01/07 18:09:50    197s]     Resynthesising clock tree into netlist done.
[01/07 18:09:50    197s]     Commiting net attributes....
[01/07 18:09:50    197s]     Commiting net attributes. done.
[01/07 18:09:50    197s]     Leaving CCOpt scope - ClockRefiner...
[01/07 18:09:50    197s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5272.2M, EPOCH TIME: 1736269790.450338
[01/07 18:09:50    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.034, REAL:0.012, MEM:5176.2M, EPOCH TIME: 1736269790.462596
[01/07 18:09:50    197s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:09:50    197s]     Assigned high priority to 1478 instances.
[01/07 18:09:50    197s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/07 18:09:50    197s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/07 18:09:50    197s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5176.2M, EPOCH TIME: 1736269790.481224
[01/07 18:09:50    197s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5176.2M, EPOCH TIME: 1736269790.481296
[01/07 18:09:50    197s] Processing tracks to init pin-track alignment.
[01/07 18:09:50    197s] z: 2, totalTracks: 1
[01/07 18:09:50    197s] z: 4, totalTracks: 1
[01/07 18:09:50    197s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:50    197s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5176.2M, EPOCH TIME: 1736269790.485569
[01/07 18:09:50    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:50    197s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:50    197s] OPERPROF:       Starting CMU at level 4, MEM:5176.2M, EPOCH TIME: 1736269790.489266
[01/07 18:09:50    197s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:5176.2M, EPOCH TIME: 1736269790.490070
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:50    197s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.005, MEM:5176.2M, EPOCH TIME: 1736269790.490848
[01/07 18:09:50    197s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5176.2M, EPOCH TIME: 1736269790.490892
[01/07 18:09:50    197s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5176.2M, EPOCH TIME: 1736269790.491105
[01/07 18:09:50    197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5176.2MB).
[01/07 18:09:50    197s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.011, MEM:5176.2M, EPOCH TIME: 1736269790.492131
[01/07 18:09:50    197s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.014, REAL:0.011, MEM:5176.2M, EPOCH TIME: 1736269790.492163
[01/07 18:09:50    197s] TDRefine: refinePlace mode is spiral
[01/07 18:09:50    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.5
[01/07 18:09:50    197s] OPERPROF: Starting Refine-Place at level 1, MEM:5176.2M, EPOCH TIME: 1736269790.492252
[01/07 18:09:50    197s] *** Starting refinePlace (0:03:18 mem=5176.2M) ***
[01/07 18:09:50    197s] Total net bbox length = 3.230e+05 (1.624e+05 1.606e+05) (ext = 5.428e+04)
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:50    197s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:50    197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:09:50    197s] Set min layer with default ( 2 )
[01/07 18:09:50    197s] Set max layer with default ( 127 )
[01/07 18:09:50    197s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:50    197s] Min route layer (adjusted) = 2
[01/07 18:09:50    197s] Max route layer (adjusted) = 5
[01/07 18:09:50    197s] Set min layer with default ( 2 )
[01/07 18:09:50    197s] Set max layer with default ( 127 )
[01/07 18:09:50    197s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:50    197s] Min route layer (adjusted) = 2
[01/07 18:09:50    197s] Max route layer (adjusted) = 5
[01/07 18:09:50    197s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5176.2M, EPOCH TIME: 1736269790.503386
[01/07 18:09:50    197s] Starting refinePlace ...
[01/07 18:09:50    197s] Set min layer with default ( 2 )
[01/07 18:09:50    197s] Set max layer with default ( 127 )
[01/07 18:09:50    197s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:50    197s] Min route layer (adjusted) = 2
[01/07 18:09:50    197s] Max route layer (adjusted) = 5
[01/07 18:09:50    197s] One DDP V2 for no tweak run.
[01/07 18:09:50    197s] Set min layer with default ( 2 )
[01/07 18:09:50    197s] Set max layer with default ( 127 )
[01/07 18:09:50    197s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:50    197s] Min route layer (adjusted) = 2
[01/07 18:09:50    197s] Max route layer (adjusted) = 5
[01/07 18:09:50    197s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:09:50    197s] DDP markSite nrRow 153 nrJob 153
[01/07 18:09:50    197s]   Spread Effort: high, standalone mode, useDDP on.
[01/07 18:09:50    197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5178.3MB) @(0:03:18 - 0:03:18).
[01/07 18:09:50    197s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:09:50    197s] wireLenOptFixPriorityInst 1478 inst fixed
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:09:50    197s] 
[01/07 18:09:50    197s]  Info: 0 filler has been deleted!
[01/07 18:09:50    197s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:09:50    197s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/07 18:09:50    197s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:09:50    197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5146.3MB) @(0:03:18 - 0:03:18).
[01/07 18:09:50    197s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:09:50    197s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5146.3MB
[01/07 18:09:50    197s] Statistics of distance of Instance movement in refine placement:
[01/07 18:09:50    197s]   maximum (X+Y) =         0.00 um
[01/07 18:09:50    197s]   mean    (X+Y) =         0.00 um
[01/07 18:09:50    197s] Summary Report:
[01/07 18:09:50    197s] Instances move: 0 (out of 11893 movable)
[01/07 18:09:50    197s] Instances flipped: 0
[01/07 18:09:50    197s] Mean displacement: 0.00 um
[01/07 18:09:50    197s] Max displacement: 0.00 um 
[01/07 18:09:50    197s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:09:50    197s] Total instances moved : 0
[01/07 18:09:50    197s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.434, REAL:0.212, MEM:5146.3M, EPOCH TIME: 1736269790.715793
[01/07 18:09:50    197s] Total net bbox length = 3.230e+05 (1.624e+05 1.606e+05) (ext = 5.428e+04)
[01/07 18:09:50    197s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5146.3MB
[01/07 18:09:50    197s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=5146.3MB) @(0:03:18 - 0:03:18).
[01/07 18:09:50    197s] *** Finished refinePlace (0:03:18 mem=5146.3M) ***
[01/07 18:09:50    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.5
[01/07 18:09:50    197s] OPERPROF: Finished Refine-Place at level 1, CPU:0.450, REAL:0.228, MEM:5146.3M, EPOCH TIME: 1736269790.719993
[01/07 18:09:50    197s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5146.3M, EPOCH TIME: 1736269790.720063
[01/07 18:09:50    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:09:50    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    197s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.014, MEM:5176.3M, EPOCH TIME: 1736269790.734002
[01/07 18:09:50    197s]     ClockRefiner summary
[01/07 18:09:50    197s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[01/07 18:09:50    197s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 18:09:50    197s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[01/07 18:09:50    197s]     Revert refine place priority changes on 0 instances.
[01/07 18:09:50    198s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:09:50    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:5176.3M, EPOCH TIME: 1736269790.754740
[01/07 18:09:50    198s] Processing tracks to init pin-track alignment.
[01/07 18:09:50    198s] z: 2, totalTracks: 1
[01/07 18:09:50    198s] z: 4, totalTracks: 1
[01/07 18:09:50    198s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:50    198s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5176.3M, EPOCH TIME: 1736269790.759091
[01/07 18:09:50    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] 
[01/07 18:09:50    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:50    198s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:50    198s] OPERPROF:     Starting CMU at level 3, MEM:5176.3M, EPOCH TIME: 1736269790.762582
[01/07 18:09:50    198s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5176.3M, EPOCH TIME: 1736269790.763394
[01/07 18:09:50    198s] 
[01/07 18:09:50    198s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:50    198s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.005, MEM:5176.3M, EPOCH TIME: 1736269790.764183
[01/07 18:09:50    198s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5176.3M, EPOCH TIME: 1736269790.764223
[01/07 18:09:50    198s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5176.3M, EPOCH TIME: 1736269790.764376
[01/07 18:09:50    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5176.3MB).
[01/07 18:09:50    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.011, MEM:5176.3M, EPOCH TIME: 1736269790.765435
[01/07 18:09:50    198s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.3)
[01/07 18:09:50    198s]     Disconnecting clock tree from netlist...
[01/07 18:09:50    198s]     Disconnecting clock tree from netlist done.
[01/07 18:09:50    198s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/07 18:09:50    198s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5176.3M, EPOCH TIME: 1736269790.767350
[01/07 18:09:50    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.027, REAL:0.010, MEM:5176.3M, EPOCH TIME: 1736269790.777541
[01/07 18:09:50    198s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    198s]     Leaving CCOpt scope - Initializing placement interface...
[01/07 18:09:50    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:5176.3M, EPOCH TIME: 1736269790.777924
[01/07 18:09:50    198s] Processing tracks to init pin-track alignment.
[01/07 18:09:50    198s] z: 2, totalTracks: 1
[01/07 18:09:50    198s] z: 4, totalTracks: 1
[01/07 18:09:50    198s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:50    198s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5176.3M, EPOCH TIME: 1736269790.781915
[01/07 18:09:50    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] 
[01/07 18:09:50    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:50    198s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:50    198s] OPERPROF:     Starting CMU at level 3, MEM:5176.3M, EPOCH TIME: 1736269790.787823
[01/07 18:09:50    198s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5176.3M, EPOCH TIME: 1736269790.788564
[01/07 18:09:50    198s] 
[01/07 18:09:50    198s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:09:50    198s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.007, MEM:5176.3M, EPOCH TIME: 1736269790.789358
[01/07 18:09:50    198s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5176.3M, EPOCH TIME: 1736269790.789398
[01/07 18:09:50    198s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5176.3M, EPOCH TIME: 1736269790.789554
[01/07 18:09:50    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5176.3MB).
[01/07 18:09:50    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:5176.3M, EPOCH TIME: 1736269790.790522
[01/07 18:09:50    198s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    198s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:09:50    198s] End AAE Lib Interpolated Model. (MEM=5176.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:50    198s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    198s]     
[01/07 18:09:50    198s]     Clock tree legalization - Histogram:
[01/07 18:09:50    198s]     ====================================
[01/07 18:09:50    198s]     
[01/07 18:09:50    198s]     --------------------------------
[01/07 18:09:50    198s]     Movement (um)    Number of cells
[01/07 18:09:50    198s]     --------------------------------
[01/07 18:09:50    198s]       (empty table)
[01/07 18:09:50    198s]     --------------------------------
[01/07 18:09:50    198s]     
[01/07 18:09:50    198s]     
[01/07 18:09:50    198s]     Clock tree legalization - There are no Movements:
[01/07 18:09:50    198s]     =================================================
[01/07 18:09:50    198s]     
[01/07 18:09:50    198s]     ---------------------------------------------
[01/07 18:09:50    198s]     Movement (um)    Desired     Achieved    Node
[01/07 18:09:50    198s]                      location    location    
[01/07 18:09:50    198s]     ---------------------------------------------
[01/07 18:09:50    198s]       (empty table)
[01/07 18:09:50    198s]     ---------------------------------------------
[01/07 18:09:50    198s]     
[01/07 18:09:50    198s]     Legalizing clock trees done. (took cpu=0:00:00.6 real=0:00:00.4)
[01/07 18:09:50    198s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:09:50    198s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:09:50    198s]     Clock DAG hash after 'Clustering': 3107182263784146219 12172569021697135844
[01/07 18:09:50    198s]     CTS services accumulated run-time stats after 'Clustering':
[01/07 18:09:50    198s]       delay calculator: calls=1247, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:09:50    198s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[01/07 18:09:50    198s]     Clock DAG stats after 'Clustering':
[01/07 18:09:50    198s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:09:50    198s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:09:50    198s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:09:50    198s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:09:50    198s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:09:50    198s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:09:50    198s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:09:50    198s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:09:50    198s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:09:50    198s]     Clock DAG net violations after 'Clustering':
[01/07 18:09:50    198s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:09:50    198s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/07 18:09:50    198s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:09:50    198s]     Primary reporting skew groups after 'Clustering':
[01/07 18:09:50    198s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:09:50    198s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:09:50    198s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:09:50    198s]     Skew group summary after 'Clustering':
[01/07 18:09:50    198s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:09:50    198s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:09:50    198s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:09:50    198s]   Clustering done. (took cpu=0:00:01.1 real=0:00:00.7)
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Post-Clustering Statistics Report
[01/07 18:09:50    198s]   =================================
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Fanout Statistics:
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   --------------------------------------------------------------------------------------
[01/07 18:09:50    198s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[01/07 18:09:50    198s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[01/07 18:09:50    198s]   --------------------------------------------------------------------------------------
[01/07 18:09:50    198s]   Trunk         1        2.000       2          2        0.000     {1 <= 2}
[01/07 18:09:50    198s]   Leaf          2      739.000      20       1458     1016.820     {1 <= 307, 1 <= 1459}
[01/07 18:09:50    198s]   --------------------------------------------------------------------------------------
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Clustering Failure Statistics:
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   --------------------------------
[01/07 18:09:50    198s]   Net Type    Clusters    Clusters
[01/07 18:09:50    198s]               Tried       Failed
[01/07 18:09:50    198s]   --------------------------------
[01/07 18:09:50    198s]     (empty table)
[01/07 18:09:50    198s]   --------------------------------
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Clustering Partition Statistics:
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   ----------------------------------------------------------------------------------
[01/07 18:09:50    198s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[01/07 18:09:50    198s]               Fraction    Fraction    Count        Size    Size    Size    Size
[01/07 18:09:50    198s]   ----------------------------------------------------------------------------------
[01/07 18:09:50    198s]     (empty table)
[01/07 18:09:50    198s]   ----------------------------------------------------------------------------------
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Longest 5 runtime clustering solutions:
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   ----------------------------------------------------------------------------------
[01/07 18:09:50    198s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[01/07 18:09:50    198s]   ----------------------------------------------------------------------------------
[01/07 18:09:50    198s]   44699.719     1458        0                  1          prog_clk[0]    prog_clk[0]
[01/07 18:09:50    198s]   16321.285      20         0                  1          clk[0]         clk[0]
[01/07 18:09:50    198s]   ----------------------------------------------------------------------------------
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Longest 10 runtime per clock tree:
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   ------------------------------------------------------------------------------------
[01/07 18:09:50    198s]   Wall Time    Mean         Min          Max          Std. Dev    Count    Clock Tree
[01/07 18:09:50    198s]   ------------------------------------------------------------------------------------
[01/07 18:09:50    198s]   44699.719    44699.719    44699.719    44699.719     0.000         1     prog_clk[0]
[01/07 18:09:50    198s]   16321.285    16321.285    16321.285    16321.285     0.000         1     clk[0]
[01/07 18:09:50    198s]   ------------------------------------------------------------------------------------
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Bottom-up runtime statistics:
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   ---------------------------------------------------------
[01/07 18:09:50    198s]   Mean         Min          Max          Std. Dev     Count
[01/07 18:09:50    198s]   ---------------------------------------------------------
[01/07 18:09:50    198s]   30510.502    16321.285    44699.719    20066.583       2
[01/07 18:09:50    198s]   ---------------------------------------------------------
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   
[01/07 18:09:50    198s]   Looking for fanout violations...
[01/07 18:09:50    198s]   Looking for fanout violations done.
[01/07 18:09:50    198s]   CongRepair After Initial Clustering...
[01/07 18:09:50    198s]   Reset timing graph...
[01/07 18:09:50    198s] Ignoring AAE DB Resetting ...
[01/07 18:09:50    198s]   Reset timing graph done.
[01/07 18:09:50    198s]   Leaving CCOpt scope - Early Global Route...
[01/07 18:09:50    198s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5272.6M, EPOCH TIME: 1736269790.830314
[01/07 18:09:50    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[01/07 18:09:50    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] Cell fpga_top LLGs are deleted
[01/07 18:09:50    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:50    198s] # Resetting pin-track-align track data.
[01/07 18:09:50    198s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.035, REAL:0.011, MEM:5176.6M, EPOCH TIME: 1736269790.841233
[01/07 18:09:50    198s]   Clock implementation routing...
[01/07 18:09:50    198s] Net route status summary:
[01/07 18:09:50    198s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:09:50    198s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:09:50    198s]     Routing using eGR only...
[01/07 18:09:50    198s]       Early Global Route - eGR only step...
[01/07 18:09:50    198s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[01/07 18:09:50    198s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[01/07 18:09:50    198s] (ccopt eGR): Start to route 2 all nets
[01/07 18:09:50    198s] Running pre-eGR process
[01/07 18:09:50    198s] [PSP]    Started Early Global Route ( Curr Mem: 4.93 MB )
[01/07 18:09:50    198s] (I)      Initializing eGR engine (clean)
[01/07 18:09:50    198s] Set min layer with default ( 2 )
[01/07 18:09:50    198s] Set max layer with default ( 127 )
[01/07 18:09:50    198s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:50    198s] Min route layer (adjusted) = 2
[01/07 18:09:50    198s] Max route layer (adjusted) = 5
[01/07 18:09:50    198s] (I)      clean place blk overflow:
[01/07 18:09:50    198s] (I)      H : enabled 1.00 0
[01/07 18:09:50    198s] (I)      V : enabled 1.00 0
[01/07 18:09:50    198s] (I)      Initializing eGR engine (clean)
[01/07 18:09:50    198s] Set min layer with default ( 2 )
[01/07 18:09:50    198s] Set max layer with default ( 127 )
[01/07 18:09:50    198s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:50    198s] Min route layer (adjusted) = 2
[01/07 18:09:50    198s] Max route layer (adjusted) = 5
[01/07 18:09:50    198s] (I)      clean place blk overflow:
[01/07 18:09:50    198s] (I)      H : enabled 1.00 0
[01/07 18:09:50    198s] (I)      V : enabled 1.00 0
[01/07 18:09:50    198s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4.93 MB )
[01/07 18:09:50    198s] (I)      Running eGR Cong Clean flow
[01/07 18:09:50    198s] (I)      # wire layers (front) : 6
[01/07 18:09:50    198s] (I)      # wire layers (back)  : 0
[01/07 18:09:50    198s] (I)      min wire layer : 1
[01/07 18:09:50    198s] (I)      max wire layer : 5
[01/07 18:09:50    198s] (I)      # cut layers (front) : 5
[01/07 18:09:50    198s] (I)      # cut layers (back)  : 0
[01/07 18:09:50    198s] (I)      min cut layer : 1
[01/07 18:09:50    198s] (I)      max cut layer : 4
[01/07 18:09:50    198s] (I)      ================================ Layers ================================
[01/07 18:09:50    198s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:50    198s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:50    198s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:50    198s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:50    198s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:50    198s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:50    198s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:50    198s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:50    198s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:50    198s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:50    198s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:50    198s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:50    198s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:50    198s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:50    198s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:50    198s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:50    198s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:50    198s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:50    198s] (I)      Started Import and model ( Curr Mem: 4.93 MB )
[01/07 18:09:50    198s] (I)      == Non-default Options ==
[01/07 18:09:50    198s] (I)      Clean congestion better                            : true
[01/07 18:09:50    198s] (I)      Estimate vias on DPT layer                         : true
[01/07 18:09:50    198s] (I)      Rerouting rounds                                   : 10
[01/07 18:09:50    198s] (I)      Clean congestion layer assignment rounds           : 3
[01/07 18:09:50    198s] (I)      Layer constraints as soft constraints              : true
[01/07 18:09:50    198s] (I)      Soft top layer                                     : true
[01/07 18:09:50    198s] (I)      Skip prospective layer relax nets                  : true
[01/07 18:09:50    198s] (I)      Better NDR handling                                : true
[01/07 18:09:50    198s] (I)      Improved NDR modeling in LA                        : true
[01/07 18:09:50    198s] (I)      Routing cost fix for NDR handling                  : true
[01/07 18:09:50    198s] (I)      Block tracks for preroutes                         : true
[01/07 18:09:50    198s] (I)      Assign IRoute by net group key                     : true
[01/07 18:09:50    198s] (I)      Block unroutable channels                          : true
[01/07 18:09:50    198s] (I)      Block unroutable channels 3D                       : true
[01/07 18:09:50    198s] (I)      Bound layer relaxed segment wl                     : true
[01/07 18:09:50    198s] (I)      Blocked pin reach length threshold                 : 2
[01/07 18:09:50    198s] (I)      Check blockage within NDR space in TA              : true
[01/07 18:09:50    198s] (I)      Skip must join for term with via pillar            : true
[01/07 18:09:50    198s] (I)      Model find APA for IO pin                          : true
[01/07 18:09:50    198s] (I)      On pin location for off pin term                   : true
[01/07 18:09:50    198s] (I)      Handle EOL spacing                                 : true
[01/07 18:09:50    198s] (I)      Merge PG vias by gap                               : true
[01/07 18:09:50    198s] (I)      Maximum routing layer                              : 5
[01/07 18:09:50    198s] (I)      Top routing layer                                  : 5
[01/07 18:09:50    198s] (I)      Ignore routing layer                               : true
[01/07 18:09:50    198s] (I)      Route selected nets only                           : true
[01/07 18:09:50    198s] (I)      Refine MST                                         : true
[01/07 18:09:50    198s] (I)      Honor PRL                                          : true
[01/07 18:09:50    198s] (I)      Strong congestion aware                            : true
[01/07 18:09:50    198s] (I)      Improved initial location for IRoutes              : true
[01/07 18:09:50    198s] (I)      Multi panel TA                                     : true
[01/07 18:09:50    198s] (I)      Penalize wire overlap                              : true
[01/07 18:09:50    198s] (I)      Expand small instance blockage                     : true
[01/07 18:09:50    198s] (I)      Reduce via in TA                                   : true
[01/07 18:09:50    198s] (I)      SS-aware routing                                   : true
[01/07 18:09:50    198s] (I)      Improve tree edge sharing                          : true
[01/07 18:09:50    198s] (I)      Improve 2D via estimation                          : true
[01/07 18:09:50    198s] (I)      Refine Steiner tree                                : true
[01/07 18:09:50    198s] (I)      Build spine tree                                   : true
[01/07 18:09:50    198s] (I)      Model pass through capacity                        : true
[01/07 18:09:50    198s] (I)      Extend blockages by a half GCell                   : true
[01/07 18:09:50    198s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[01/07 18:09:50    198s] (I)      Consider pin shapes                                : true
[01/07 18:09:50    198s] (I)      Consider pin shapes for all nodes                  : true
[01/07 18:09:50    198s] (I)      Consider NR APA                                    : true
[01/07 18:09:50    198s] (I)      Consider IO pin shape                              : true
[01/07 18:09:50    198s] (I)      Fix pin connection bug                             : true
[01/07 18:09:50    198s] (I)      Consider layer RC for local wires                  : true
[01/07 18:09:50    198s] (I)      Honor layer constraint                             : true
[01/07 18:09:50    198s] (I)      Route to clock mesh pin                            : true
[01/07 18:09:50    198s] (I)      LA-aware pin escape length                         : 2
[01/07 18:09:50    198s] (I)      Connect multiple ports                             : true
[01/07 18:09:50    198s] (I)      Split for must join                                : true
[01/07 18:09:50    198s] (I)      Number of threads                                  : 8
[01/07 18:09:50    198s] (I)      Routing effort level                               : 10000
[01/07 18:09:50    198s] (I)      Prefer layer length threshold                      : 8
[01/07 18:09:50    198s] (I)      Overflow penalty cost                              : 10
[01/07 18:09:50    198s] (I)      A-star cost                                        : 0.300000
[01/07 18:09:50    198s] (I)      Misalignment cost                                  : 10.000000
[01/07 18:09:50    198s] (I)      Threshold for short IRoute                         : 6
[01/07 18:09:50    198s] (I)      Via cost during post routing                       : 1.000000
[01/07 18:09:50    198s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/07 18:09:50    198s] (I)      Source-to-sink ratio                               : 0.300000
[01/07 18:09:50    198s] (I)      Scenic ratio bound                                 : 3.000000
[01/07 18:09:50    198s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/07 18:09:50    198s] (I)      Net layer relax scenic ratio                       : 1.250000
[01/07 18:09:50    198s] (I)      Layer demotion scenic scale                        : 1.000000
[01/07 18:09:50    198s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/07 18:09:50    198s] (I)      PG-aware similar topology routing                  : true
[01/07 18:09:50    198s] (I)      Maze routing via cost fix                          : true
[01/07 18:09:50    198s] (I)      Apply PRL on PG terms                              : true
[01/07 18:09:50    198s] (I)      Apply PRL on obs objects                           : true
[01/07 18:09:50    198s] (I)      Handle range-type spacing rules                    : true
[01/07 18:09:50    198s] (I)      PG gap threshold multiplier                        : 10.000000
[01/07 18:09:50    198s] (I)      Parallel spacing query fix                         : true
[01/07 18:09:50    198s] (I)      Force source to root IR                            : true
[01/07 18:09:50    198s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/07 18:09:50    198s] (I)      Multi-pass Schedule                                : {{} {} {}}
[01/07 18:09:50    198s] (I)      Route tie net to shape                             : auto
[01/07 18:09:50    198s] (I)      Do not relax to DPT layer                          : true
[01/07 18:09:50    198s] (I)      No DPT in post routing                             : true
[01/07 18:09:50    198s] (I)      Modeling PG via merging fix                        : true
[01/07 18:09:50    198s] (I)      Shield aware TA                                    : true
[01/07 18:09:50    198s] (I)      Strong shield aware TA                             : true
[01/07 18:09:50    198s] (I)      Overflow calculation fix in LA                     : true
[01/07 18:09:50    198s] (I)      Post routing fix                                   : true
[01/07 18:09:50    198s] (I)      Strong post routing                                : true
[01/07 18:09:50    198s] (I)      Violation on path threshold                        : 1
[01/07 18:09:50    198s] (I)      Pass through capacity modeling                     : true
[01/07 18:09:50    198s] (I)      Read layer and via RC                              : true
[01/07 18:09:50    198s] (I)      Select the non-relaxed segments in post routing stage : true
[01/07 18:09:50    198s] (I)      Select term pin box for io pin                     : true
[01/07 18:09:50    198s] (I)      Penalize NDR sharing                               : true
[01/07 18:09:50    198s] (I)      Enable special modeling                            : false
[01/07 18:09:50    198s] (I)      Keep fixed segments                                : true
[01/07 18:09:50    198s] (I)      Reorder net groups by key                          : true
[01/07 18:09:50    198s] (I)      Increase net scenic ratio                          : true
[01/07 18:09:50    198s] (I)      Method to set GCell size                           : row
[01/07 18:09:50    198s] (I)      Connect multiple ports and must join fix           : true
[01/07 18:09:50    198s] (I)      Avoid high resistance layers                       : true
[01/07 18:09:50    198s] (I)      Segment length threshold                           : 1
[01/07 18:09:50    198s] (I)      Model find APA for IO pin fix                      : true
[01/07 18:09:50    198s] (I)      Avoid connecting non-metal layers                  : true
[01/07 18:09:50    198s] (I)      Use track pitch for NDR                            : true
[01/07 18:09:50    198s] (I)      Decide max and min layer to relax with layer difference : true
[01/07 18:09:50    198s] (I)      Handle non-default track width                     : false
[01/07 18:09:50    198s] (I)      Block unroutable channels fix                      : true
[01/07 18:09:50    198s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:50    198s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:50    198s] (I)      ============== Pin Summary ==============
[01/07 18:09:50    198s] (I)      +-------+--------+---------+------------+
[01/07 18:09:50    198s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:50    198s] (I)      +-------+--------+---------+------------+
[01/07 18:09:50    198s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:09:50    198s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:50    198s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:09:50    198s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:50    198s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:09:50    198s] (I)      +-------+--------+---------+------------+
[01/07 18:09:50    198s] (I)      Custom ignore net properties:
[01/07 18:09:50    198s] (I)      1 : NotLegal
[01/07 18:09:50    198s] (I)      2 : NotSelected
[01/07 18:09:50    198s] (I)      Default ignore net properties:
[01/07 18:09:50    198s] (I)      1 : Special
[01/07 18:09:50    198s] (I)      2 : Analog
[01/07 18:09:50    198s] (I)      3 : Fixed
[01/07 18:09:50    198s] (I)      4 : Skipped
[01/07 18:09:50    198s] (I)      5 : MixedSignal
[01/07 18:09:50    198s] (I)      Prerouted net properties:
[01/07 18:09:50    198s] (I)      1 : NotLegal
[01/07 18:09:50    198s] (I)      2 : Special
[01/07 18:09:50    198s] (I)      3 : Analog
[01/07 18:09:50    198s] (I)      4 : Fixed
[01/07 18:09:50    198s] (I)      5 : Skipped
[01/07 18:09:50    198s] (I)      6 : MixedSignal
[01/07 18:09:50    198s] [NR-eGR] Early global route reroute 2 out of 11949 routable nets
[01/07 18:09:50    198s] (I)      Use row-based GCell size
[01/07 18:09:50    198s] (I)      Use row-based GCell align
[01/07 18:09:50    198s] (I)      layer 0 area = 83000
[01/07 18:09:50    198s] (I)      layer 1 area = 67600
[01/07 18:09:50    198s] (I)      layer 2 area = 240000
[01/07 18:09:50    198s] (I)      layer 3 area = 240000
[01/07 18:09:50    198s] (I)      layer 4 area = 4000000
[01/07 18:09:50    198s] (I)      GCell unit size   : 4140
[01/07 18:09:50    198s] (I)      GCell multiplier  : 1
[01/07 18:09:50    198s] (I)      GCell row height  : 4140
[01/07 18:09:50    198s] (I)      Actual row height : 4140
[01/07 18:09:50    198s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:50    198s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:50    198s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:50    198s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:50    198s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:50    198s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:50    198s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:50    198s] (I)      ============== Default via ===============
[01/07 18:09:50    198s] (I)      +---+------------------+-----------------+
[01/07 18:09:50    198s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:50    198s] (I)      +---+------------------+-----------------+
[01/07 18:09:50    198s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:50    198s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:50    198s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:50    198s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:50    198s] (I)      +---+------------------+-----------------+
[01/07 18:09:50    198s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:50    198s] [NR-eGR] Read 12559 PG shapes
[01/07 18:09:50    198s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:50    198s] [NR-eGR] Read 0 other shapes
[01/07 18:09:50    198s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:50    198s] [NR-eGR] #Instance Blockages : 107148
[01/07 18:09:50    198s] [NR-eGR] #PG Blockages       : 12559
[01/07 18:09:50    198s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:50    198s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:50    198s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:50    198s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:50    198s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:50    198s] [NR-eGR] #prerouted nets         : 0
[01/07 18:09:50    198s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:50    198s] [NR-eGR] #prerouted wires        : 0
[01/07 18:09:50    198s] [NR-eGR] Read 11949 nets ( ignored 11947 )
[01/07 18:09:50    198s] (I)        Front-side 11949 ( ignored 11947 )
[01/07 18:09:50    198s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:50    198s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:50    198s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[01/07 18:09:50    198s] [NR-eGR] #via pillars        : 0
[01/07 18:09:50    198s] [NR-eGR] #must join all port : 0
[01/07 18:09:50    198s] [NR-eGR] #multiple ports     : 0
[01/07 18:09:50    198s] [NR-eGR] #has must join      : 0
[01/07 18:09:50    198s] (I)      Reading macro buffers
[01/07 18:09:50    198s] (I)      Number of macro buffers: 0
[01/07 18:09:50    198s] (I)      ======= RC Report: Rule 0 ========
[01/07 18:09:50    198s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[01/07 18:09:50    198s] (I)      ----------------------------------
[01/07 18:09:50    198s] (I)        met2         0.893        0.245 
[01/07 18:09:50    198s] (I)        met3         0.157        0.356 
[01/07 18:09:50    198s] (I)        met4         0.157        0.327 
[01/07 18:09:50    198s] (I)        met5         0.018        0.309 
[01/07 18:09:50    198s] (I)      ======= RC Report: Rule 1 ========
[01/07 18:09:50    198s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[01/07 18:09:50    198s] (I)      ----------------------------------
[01/07 18:09:50    198s] (I)        met2         0.893        0.182 
[01/07 18:09:50    198s] (I)        met3         0.157        0.297 
[01/07 18:09:50    198s] (I)        met4         0.157        0.264 
[01/07 18:09:50    198s] (I)        met5         0.018        0.294 
[01/07 18:09:50    198s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:50    198s] (I)      Read Num Blocks=121639  Num Prerouted Wires=0  Num CS=0
[01/07 18:09:50    198s] (I)      Layer 1 (V) : #blockages 28105 : #preroutes 0
[01/07 18:09:50    198s] (I)      Layer 2 (H) : #blockages 73062 : #preroutes 0
[01/07 18:09:51    198s] (I)      Layer 3 (V) : #blockages 14488 : #preroutes 0
[01/07 18:09:51    198s] (I)      Layer 4 (H) : #blockages 5654 : #preroutes 0
[01/07 18:09:51    198s] (I)      Moved 2 terms for better access 
[01/07 18:09:51    198s] (I)      Number of ignored nets                =  11947
[01/07 18:09:51    198s] (I)      Number of connected nets              =      0
[01/07 18:09:51    198s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:09:51    198s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:51    198s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:51    198s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:51    198s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:51    198s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:51    198s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:51    198s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[01/07 18:09:51    198s] (I)      Ndr track 0 does not exist
[01/07 18:09:51    198s] (I)      Ndr track 0 does not exist
[01/07 18:09:51    198s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:51    198s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:51    198s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:51    198s] (I)      Site width          :   460  (dbu)
[01/07 18:09:51    198s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:51    198s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:51    198s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:51    198s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:51    198s] (I)      Grid                :   382   385     5
[01/07 18:09:51    198s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:51    198s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:51    198s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:51    198s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:51    198s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:51    198s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:51    198s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:51    198s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:51    198s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:51    198s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:51    198s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:51    198s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:51    198s] (I)      --------------------------------------------------------
[01/07 18:09:51    198s] 
[01/07 18:09:51    198s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:51    198s] [NR-eGR] Rule id: 0  Nets: 1
[01/07 18:09:51    198s] [NR-eGR] Rule id: 1  Nets: 1
[01/07 18:09:51    198s] [NR-eGR] ========================================
[01/07 18:09:51    198s] [NR-eGR] 
[01/07 18:09:51    198s] (I)      ======== NDR :  =========
[01/07 18:09:51    198s] (I)      +--------------+--------+
[01/07 18:09:51    198s] (I)      |           ID |      0 |
[01/07 18:09:51    198s] (I)      |         Name |        |
[01/07 18:09:51    198s] (I)      |      Default |    yes |
[01/07 18:09:51    198s] (I)      |  Clk Special |     no |
[01/07 18:09:51    198s] (I)      | Hard spacing |     no |
[01/07 18:09:51    198s] (I)      |    NDR track | (none) |
[01/07 18:09:51    198s] (I)      |      NDR via | (none) |
[01/07 18:09:51    198s] (I)      |  Extra space |      0 |
[01/07 18:09:51    198s] (I)      |      Shields |      0 |
[01/07 18:09:51    198s] (I)      |   Demand (H) |      1 |
[01/07 18:09:51    198s] (I)      |   Demand (V) |      1 |
[01/07 18:09:51    198s] (I)      |        #Nets |      1 |
[01/07 18:09:51    198s] (I)      +--------------+--------+
[01/07 18:09:51    198s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    198s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:51    198s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    198s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:51    198s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:51    198s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:51    198s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:51    198s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    198s] (I)      ======== NDR :  =========
[01/07 18:09:51    198s] (I)      +--------------+--------+
[01/07 18:09:51    198s] (I)      |           ID |      1 |
[01/07 18:09:51    198s] (I)      |         Name |        |
[01/07 18:09:51    198s] (I)      |      Default |     no |
[01/07 18:09:51    198s] (I)      |  Clk Special |     no |
[01/07 18:09:51    198s] (I)      | Hard spacing |     no |
[01/07 18:09:51    198s] (I)      |    NDR track | (none) |
[01/07 18:09:51    198s] (I)      |      NDR via | (none) |
[01/07 18:09:51    198s] (I)      |  Extra space |      1 |
[01/07 18:09:51    198s] (I)      |      Shields |      0 |
[01/07 18:09:51    198s] (I)      |   Demand (H) |      2 |
[01/07 18:09:51    198s] (I)      |   Demand (V) |      2 |
[01/07 18:09:51    198s] (I)      |        #Nets |      1 |
[01/07 18:09:51    198s] (I)      +--------------+--------+
[01/07 18:09:51    198s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    198s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:51    198s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    198s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:09:51    198s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:09:51    198s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:09:51    198s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:09:51    198s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    198s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:51    198s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:51    198s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:51    198s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:51    198s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:51    198s] (I)      |     2 | 1325555 |   647918 |        48.88% |
[01/07 18:09:51    198s] (I)      |     3 |  999312 |   480812 |        48.11% |
[01/07 18:09:51    198s] (I)      |     4 |  991375 |   558682 |        56.35% |
[01/07 18:09:51    198s] (I)      |     5 |  166170 |    94653 |        56.96% |
[01/07 18:09:51    198s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:51    198s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4.95 MB )
[01/07 18:09:51    198s] (I)      Delete wires for 2 nets (async)
[01/07 18:09:51    198s] (I)      Reset routing kernel
[01/07 18:09:51    198s] (I)      Started Global Routing ( Curr Mem: 4.95 MB )
[01/07 18:09:51    198s] (I)      totalPins=1482  totalGlobalPin=1447 (97.64%)
[01/07 18:09:51    198s] (I)      ================= Net Group Info =================
[01/07 18:09:51    198s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:51    198s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:51    198s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:51    198s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[01/07 18:09:51    198s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[01/07 18:09:51    198s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:51    198s] (I)      total 2D Cap : 956302 = (519129 H, 437173 V)
[01/07 18:09:51    198s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[01/07 18:09:51    198s] (I)      #blocked GCells = 65191
[01/07 18:09:51    198s] (I)      #regions = 460
[01/07 18:09:51    198s] (I)      Adjusted 1 GCells for pin access
[01/07 18:09:51    198s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1a Route ============
[01/07 18:09:51    198s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1b Route ============
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.477600e+02um
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1c Route ============
[01/07 18:09:51    198s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1d Route ============
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1e Route ============
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.477600e+02um
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1f Route ============
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1g Route ============
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1h Route ============
[01/07 18:09:51    198s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1l Route ============
[01/07 18:09:51    198s] (I)      total 2D Cap : 1728865 = (590351 H, 1138514 V)
[01/07 18:09:51    198s] (I)      total 2D Demand : 223 = (87 H, 136 V)
[01/07 18:09:51    198s] (I)      #blocked GCells = 63387
[01/07 18:09:51    198s] (I)      #regions = 3
[01/07 18:09:51    198s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:51    198s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1a Route ============
[01/07 18:09:51    198s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 9
[01/07 18:09:51    198s] (I)      Usage: 2957 = (1384 H, 1573 V) = (0.23% H, 0.14% V) = (5.730e+03um H, 6.512e+03um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1b Route ============
[01/07 18:09:51    198s] (I)      Usage: 2957 = (1384 H, 1573 V) = (0.23% H, 0.14% V) = (5.730e+03um H, 6.512e+03um V)
[01/07 18:09:51    198s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.224198e+04um
[01/07 18:09:51    198s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/07 18:09:51    198s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1c Route ============
[01/07 18:09:51    198s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:51    198s] (I)      Usage: 2957 = (1384 H, 1573 V) = (0.23% H, 0.14% V) = (5.730e+03um H, 6.512e+03um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1d Route ============
[01/07 18:09:51    198s] (I)      Usage: 2957 = (1384 H, 1573 V) = (0.23% H, 0.14% V) = (5.730e+03um H, 6.512e+03um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1e Route ============
[01/07 18:09:51    198s] (I)      Usage: 2957 = (1384 H, 1573 V) = (0.23% H, 0.14% V) = (5.730e+03um H, 6.512e+03um V)
[01/07 18:09:51    198s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.224198e+04um
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1f Route ============
[01/07 18:09:51    198s] (I)      Usage: 2957 = (1384 H, 1573 V) = (0.23% H, 0.14% V) = (5.730e+03um H, 6.512e+03um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1g Route ============
[01/07 18:09:51    198s] (I)      Usage: 2944 = (1376 H, 1568 V) = (0.23% H, 0.14% V) = (5.697e+03um H, 6.492e+03um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1h Route ============
[01/07 18:09:51    198s] (I)      Usage: 2945 = (1375 H, 1570 V) = (0.23% H, 0.14% V) = (5.692e+03um H, 6.500e+03um V)
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] (I)      ============  Phase 1l Route ============
[01/07 18:09:51    198s] (I)      
[01/07 18:09:51    198s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:09:51    198s] [NR-eGR]                        OverCon           OverCon            
[01/07 18:09:51    198s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 18:09:51    198s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/07 18:09:51    198s] [NR-eGR] ---------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:51    198s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:51    198s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:51    198s] [NR-eGR]    met4 ( 4)         2( 0.00%)         4( 0.01%)   ( 0.01%) 
[01/07 18:09:51    198s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:51    198s] [NR-eGR] ---------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR]        Total         2( 0.00%)         4( 0.00%)   ( 0.00%) 
[01/07 18:09:51    198s] [NR-eGR] 
[01/07 18:09:51    198s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.22 sec, Curr Mem: 4.95 MB )
[01/07 18:09:51    198s] (I)      Updating congestion map
[01/07 18:09:51    198s] (I)      total 2D Cap : 1744430 = (595682 H, 1148748 V)
[01/07 18:09:51    198s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 18:09:51    198s] (I)      Running track assignment and export wires
[01/07 18:09:51    198s] (I)      ============= Track Assignment ============
[01/07 18:09:51    198s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.94 MB )
[01/07 18:09:51    198s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:09:51    198s] (I)      Run Multi-thread track assignment
[01/07 18:09:51    198s] (I)      Finished Track Assignment (8T) ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 4.98 MB )
[01/07 18:09:51    198s] (I)      Started Export ( Curr Mem: 4.98 MB )
[01/07 18:09:51    198s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:09:51    198s] [NR-eGR] Total eGR-routed clock nets wire length: 13001um, number of vias: 4029
[01/07 18:09:51    198s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR] Report for selected net(s) only.
[01/07 18:09:51    198s] [NR-eGR]               Length (um)  Vias 
[01/07 18:09:51    198s] [NR-eGR] --------------------------------
[01/07 18:09:51    198s] [NR-eGR]  met1  (1H)             0  1478 
[01/07 18:09:51    198s] [NR-eGR]  met2  (2V)          5211  1897 
[01/07 18:09:51    198s] [NR-eGR]  met3  (3H)          5334   363 
[01/07 18:09:51    198s] [NR-eGR]  met4  (4V)          1658   291 
[01/07 18:09:51    198s] [NR-eGR]  met5  (5H)           797     0 
[01/07 18:09:51    198s] [NR-eGR] --------------------------------
[01/07 18:09:51    198s] [NR-eGR]        Total        13001  4029 
[01/07 18:09:51    198s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR] Total half perimeter of net bounding box: 1584um
[01/07 18:09:51    198s] [NR-eGR] Total length: 13001um, number of vias: 4029
[01/07 18:09:51    198s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR] Total routed clock nets wire length: 13001um, number of vias: 4029
[01/07 18:09:51    198s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR]               Length (um)   Vias 
[01/07 18:09:51    198s] [NR-eGR] ---------------------------------
[01/07 18:09:51    198s] [NR-eGR]  met1  (1H)             0  35914 
[01/07 18:09:51    198s] [NR-eGR]  met2  (2V)        188767  47224 
[01/07 18:09:51    198s] [NR-eGR]  met3  (3H)        198384   8413 
[01/07 18:09:51    198s] [NR-eGR]  met4  (4V)         42402   6554 
[01/07 18:09:51    198s] [NR-eGR]  met5  (5H)         20602      0 
[01/07 18:09:51    198s] [NR-eGR] ---------------------------------
[01/07 18:09:51    198s] [NR-eGR]        Total       450154  98105 
[01/07 18:09:51    198s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:51    198s] [NR-eGR] Total half perimeter of net bounding box: 323010um
[01/07 18:09:51    198s] [NR-eGR] Total length: 450154um, number of vias: 98105
[01/07 18:09:51    198s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:09:51    198s] (I)      == Layer wire length by net rule ==
[01/07 18:09:51    198s] (I)                     Default 
[01/07 18:09:51    198s] (I)      -----------------------
[01/07 18:09:51    198s] (I)       met1  (1H)        0um 
[01/07 18:09:51    198s] (I)       met2  (2V)   188767um 
[01/07 18:09:51    198s] (I)       met3  (3H)   198384um 
[01/07 18:09:51    198s] (I)       met4  (4V)    42402um 
[01/07 18:09:51    198s] (I)       met5  (5H)    20602um 
[01/07 18:09:51    198s] (I)      -----------------------
[01/07 18:09:51    198s] (I)             Total  450154um 
[01/07 18:09:51    198s] (I)      == Layer via count by net rule ==
[01/07 18:09:51    198s] (I)                    Default 
[01/07 18:09:51    198s] (I)      ----------------------
[01/07 18:09:51    198s] (I)       met1  (1H)     35914 
[01/07 18:09:51    198s] (I)       met2  (2V)     47224 
[01/07 18:09:51    198s] (I)       met3  (3H)      8413 
[01/07 18:09:51    198s] (I)       met4  (4V)      6554 
[01/07 18:09:51    198s] (I)       met5  (5H)         0 
[01/07 18:09:51    198s] (I)      ----------------------
[01/07 18:09:51    198s] (I)             Total    98105 
[01/07 18:09:51    198s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 4.97 MB )
[01/07 18:09:51    198s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:51    198s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.46 sec, Curr Mem: 4.97 MB )
[01/07 18:09:51    198s] [NR-eGR] Finished Early Global Route ( CPU: 0.61 sec, Real: 0.47 sec, Curr Mem: 4.93 MB )
[01/07 18:09:51    198s] (I)      ======================================== Runtime Summary =========================================
[01/07 18:09:51    198s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[01/07 18:09:51    198s] (I)      --------------------------------------------------------------------------------------------------
[01/07 18:09:51    198s] (I)       Early Global Route                             100.00%  73.49 sec  73.96 sec  0.47 sec  0.61 sec 
[01/07 18:09:51    198s] (I)       +-Early Global Route kernel                     98.78%  73.49 sec  73.96 sec  0.46 sec  0.60 sec 
[01/07 18:09:51    198s] (I)       | +-Import and model                            29.87%  73.49 sec  73.63 sec  0.14 sec  0.14 sec 
[01/07 18:09:51    198s] (I)       | | +-Create place DB                            6.76%  73.49 sec  73.53 sec  0.03 sec  0.03 sec 
[01/07 18:09:51    198s] (I)       | | | +-Import place data                        6.73%  73.49 sec  73.53 sec  0.03 sec  0.03 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Read instances and placement           1.94%  73.49 sec  73.50 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Read nets                              4.63%  73.50 sec  73.53 sec  0.02 sec  0.02 sec 
[01/07 18:09:51    198s] (I)       | | +-Create route DB                           19.95%  73.53 sec  73.62 sec  0.09 sec  0.09 sec 
[01/07 18:09:51    198s] (I)       | | | +-Import route data (8T)                  19.73%  73.53 sec  73.62 sec  0.09 sec  0.09 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Read blockages ( Layer 2-5 )           2.55%  73.54 sec  73.55 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read routing blockages               0.00%  73.54 sec  73.54 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read instance blockages              1.95%  73.54 sec  73.55 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read PG blockages                    0.33%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read clock blockages                 0.01%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read other blockages                 0.01%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read halo blockages                  0.01%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Read boundary cut boxes              0.00%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Read blackboxes                        0.00%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Read prerouted                         0.02%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Read nets                              0.05%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Set up via pillars                     0.00%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Set up RC info                         0.11%  73.55 sec  73.55 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Initialize 3D grid graph               0.92%  73.55 sec  73.56 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Model blockage capacity               12.69%  73.56 sec  73.62 sec  0.06 sec  0.06 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Initialize 3D capacity              11.99%  73.56 sec  73.62 sec  0.06 sec  0.06 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Move terms for access (8T)             0.19%  73.62 sec  73.62 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Read aux data                              0.00%  73.62 sec  73.62 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Others data preparation                    0.01%  73.62 sec  73.62 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Create route kernel                        2.58%  73.62 sec  73.63 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | +-Global Routing                              47.30%  73.64 sec  73.86 sec  0.22 sec  0.31 sec 
[01/07 18:09:51    198s] (I)       | | +-Initialization                             0.82%  73.64 sec  73.64 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Net group 1                                8.40%  73.64 sec  73.68 sec  0.04 sec  0.06 sec 
[01/07 18:09:51    198s] (I)       | | | +-Generate topology (8T)                   0.04%  73.64 sec  73.64 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1a                                 0.67%  73.65 sec  73.65 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Pattern routing (8T)                   0.22%  73.65 sec  73.65 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.38%  73.65 sec  73.65 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1b                                 0.60%  73.65 sec  73.66 sec  0.00 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Monotonic routing (8T)                 0.47%  73.65 sec  73.66 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1c                                 0.47%  73.66 sec  73.66 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Two level Routing                      0.43%  73.66 sec  73.66 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Two Level Routing (Regular)          0.09%  73.66 sec  73.66 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  73.66 sec  73.66 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1d                                 2.68%  73.66 sec  73.67 sec  0.01 sec  0.03 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Detoured routing (8T)                  2.64%  73.66 sec  73.67 sec  0.01 sec  0.03 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1e                                 0.15%  73.67 sec  73.67 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Route legalization                     0.03%  73.67 sec  73.67 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  73.67 sec  73.67 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1f                                 0.69%  73.67 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Congestion clean                       0.66%  73.67 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1g                                 0.24%  73.68 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Post Routing                           0.20%  73.68 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1h                                 0.23%  73.68 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Post Routing                           0.20%  73.68 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1l                                 0.09%  73.68 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Layer assignment (8T)                  0.04%  73.68 sec  73.68 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Net group 2                               36.89%  73.68 sec  73.85 sec  0.17 sec  0.23 sec 
[01/07 18:09:51    198s] (I)       | | | +-Generate topology (8T)                  22.53%  73.68 sec  73.79 sec  0.11 sec  0.11 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1a                                 1.21%  73.80 sec  73.81 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Pattern routing (8T)                   0.17%  73.80 sec  73.80 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.31%  73.80 sec  73.80 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Add via demand to 2D                   0.53%  73.80 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1b                                 0.55%  73.81 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Monotonic routing (8T)                 0.29%  73.81 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1c                                 0.47%  73.81 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Two level Routing                      0.44%  73.81 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Two Level Routing (Regular)          0.11%  73.81 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Two Level Routing (Strong)           0.10%  73.81 sec  73.81 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1d                                 4.51%  73.81 sec  73.83 sec  0.02 sec  0.08 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Detoured routing (8T)                  4.44%  73.81 sec  73.83 sec  0.02 sec  0.08 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1e                                 0.17%  73.83 sec  73.83 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Route legalization                     0.04%  73.83 sec  73.83 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  73.83 sec  73.83 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1f                                 0.16%  73.83 sec  73.83 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Congestion clean                       0.13%  73.83 sec  73.83 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1g                                 1.13%  73.83 sec  73.84 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Post Routing                           1.09%  73.83 sec  73.84 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1h                                 0.95%  73.84 sec  73.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Post Routing                           0.91%  73.84 sec  73.84 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Phase 1l                                 1.80%  73.84 sec  73.85 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | | | | +-Layer assignment (8T)                  0.34%  73.85 sec  73.85 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | +-Export cong map                              3.89%  73.86 sec  73.88 sec  0.02 sec  0.02 sec 
[01/07 18:09:51    198s] (I)       | | +-Export 2D cong map                         1.36%  73.87 sec  73.88 sec  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)       | +-Extract Global 3D Wires                      0.02%  73.88 sec  73.88 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | +-Track Assignment (8T)                        8.91%  73.88 sec  73.92 sec  0.04 sec  0.07 sec 
[01/07 18:09:51    198s] (I)       | | +-Initialization                             0.00%  73.88 sec  73.88 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Track Assignment Kernel                    8.58%  73.88 sec  73.92 sec  0.04 sec  0.07 sec 
[01/07 18:09:51    198s] (I)       | | +-Free Memory                                0.00%  73.92 sec  73.92 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | +-Export                                       7.55%  73.92 sec  73.96 sec  0.04 sec  0.06 sec 
[01/07 18:09:51    198s] (I)       | | +-Export DB wires                            0.94%  73.92 sec  73.92 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Export all nets (8T)                     0.75%  73.92 sec  73.92 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | | +-Set wire vias (8T)                       0.06%  73.92 sec  73.92 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | | +-Report wirelength                          4.12%  73.92 sec  73.94 sec  0.02 sec  0.02 sec 
[01/07 18:09:51    198s] (I)       | | +-Update net boxes                           2.31%  73.94 sec  73.96 sec  0.01 sec  0.03 sec 
[01/07 18:09:51    198s] (I)       | | +-Update timing                              0.00%  73.96 sec  73.96 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)       | +-Postprocess design                           0.08%  73.96 sec  73.96 sec  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)      ======================= Summary by functions ========================
[01/07 18:09:51    198s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:09:51    198s] (I)      ---------------------------------------------------------------------
[01/07 18:09:51    198s] (I)        0  Early Global Route                  100.00%  0.47 sec  0.61 sec 
[01/07 18:09:51    198s] (I)        1  Early Global Route kernel            98.78%  0.46 sec  0.60 sec 
[01/07 18:09:51    198s] (I)        2  Global Routing                       47.30%  0.22 sec  0.31 sec 
[01/07 18:09:51    198s] (I)        2  Import and model                     29.87%  0.14 sec  0.14 sec 
[01/07 18:09:51    198s] (I)        2  Track Assignment (8T)                 8.91%  0.04 sec  0.07 sec 
[01/07 18:09:51    198s] (I)        2  Export                                7.55%  0.04 sec  0.06 sec 
[01/07 18:09:51    198s] (I)        2  Export cong map                       3.89%  0.02 sec  0.02 sec 
[01/07 18:09:51    198s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        3  Net group 2                          36.89%  0.17 sec  0.23 sec 
[01/07 18:09:51    198s] (I)        3  Create route DB                      19.95%  0.09 sec  0.09 sec 
[01/07 18:09:51    198s] (I)        3  Track Assignment Kernel               8.58%  0.04 sec  0.07 sec 
[01/07 18:09:51    198s] (I)        3  Net group 1                           8.40%  0.04 sec  0.06 sec 
[01/07 18:09:51    198s] (I)        3  Create place DB                       6.76%  0.03 sec  0.03 sec 
[01/07 18:09:51    198s] (I)        3  Report wirelength                     4.12%  0.02 sec  0.02 sec 
[01/07 18:09:51    198s] (I)        3  Create route kernel                   2.58%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        3  Update net boxes                      2.31%  0.01 sec  0.03 sec 
[01/07 18:09:51    198s] (I)        3  Export 2D cong map                    1.36%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        3  Export DB wires                       0.94%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        3  Initialization                        0.82%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        4  Generate topology (8T)               22.57%  0.11 sec  0.11 sec 
[01/07 18:09:51    198s] (I)        4  Import route data (8T)               19.73%  0.09 sec  0.09 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1d                              7.19%  0.03 sec  0.11 sec 
[01/07 18:09:51    198s] (I)        4  Import place data                     6.73%  0.03 sec  0.03 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1l                              1.89%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1a                              1.88%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1g                              1.37%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1h                              1.19%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1b                              1.15%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1c                              0.94%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1f                              0.86%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        4  Export all nets (8T)                  0.75%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        4  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        4  Set wire vias (8T)                    0.06%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Model blockage capacity              12.69%  0.06 sec  0.06 sec 
[01/07 18:09:51    198s] (I)        5  Detoured routing (8T)                 7.08%  0.03 sec  0.11 sec 
[01/07 18:09:51    198s] (I)        5  Read nets                             4.68%  0.02 sec  0.02 sec 
[01/07 18:09:51    198s] (I)        5  Read blockages ( Layer 2-5 )          2.55%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        5  Post Routing                          2.41%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        5  Read instances and placement          1.94%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        5  Initialize 3D grid graph              0.92%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Two level Routing                     0.87%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Congestion clean                      0.78%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Monotonic routing (8T)                0.76%  0.00 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        5  Pattern Routing Avoiding Blockages    0.68%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Add via demand to 2D                  0.53%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Pattern routing (8T)                  0.39%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Layer assignment (8T)                 0.38%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Move terms for access (8T)            0.19%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Set up RC info                        0.11%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Route legalization                    0.07%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Initialize 3D capacity               11.99%  0.06 sec  0.06 sec 
[01/07 18:09:51    198s] (I)        6  Read instance blockages               1.95%  0.01 sec  0.01 sec 
[01/07 18:09:51    198s] (I)        6  Read PG blockages                     0.33%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Two Level Routing (Regular)           0.20%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[01/07 18:09:51    198s] Running post-eGR process
[01/07 18:09:51    198s]       Early Global Route - eGR only step done. (took cpu=0:00:00.7 real=0:00:00.5)
[01/07 18:09:51    198s]     Routing using eGR only done.
[01/07 18:09:51    198s] Net route status summary:
[01/07 18:09:51    198s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:09:51    198s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:09:51    198s] 
[01/07 18:09:51    198s] CCOPT: Done with clock implementation routing.
[01/07 18:09:51    198s] 
[01/07 18:09:51    198s]   Clock implementation routing done.
[01/07 18:09:51    198s]   Fixed 2 wires.
[01/07 18:09:51    198s]   CCOpt: Starting congestion repair using flow wrapper...
[01/07 18:09:51    198s]     Congestion Repair...
[01/07 18:09:51    198s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:03:18.9/0:03:01.5 (1.1), mem = 5180.2M
[01/07 18:09:51    198s] Info: Enable timing driven in postCTS congRepair.
[01/07 18:09:51    198s] 
[01/07 18:09:51    198s] *** Start incrementalPlace ***
[01/07 18:09:51    198s] User Input Parameters:
[01/07 18:09:51    198s] - Congestion Driven    : On
[01/07 18:09:51    198s] - Timing Driven        : On
[01/07 18:09:51    198s] - Area-Violation Based : On
[01/07 18:09:51    198s] - Start Rollback Level : -5
[01/07 18:09:51    198s] - Legalized            : On
[01/07 18:09:51    198s] - Window Based         : Off
[01/07 18:09:51    198s] - eDen incr mode       : Off
[01/07 18:09:51    198s] - Small incr mode      : Off
[01/07 18:09:51    198s] 
[01/07 18:09:51    198s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:5180.2M, EPOCH TIME: 1736269791.416101
[01/07 18:09:51    198s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:5180.2M, EPOCH TIME: 1736269791.416141
[01/07 18:09:51    198s] no activity file in design. spp won't run.
[01/07 18:09:51    198s] Effort level <high> specified for reg2reg path_group
[01/07 18:09:51    199s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/07 18:09:51    199s] No Views given, use default active views for adaptive view pruning
[01/07 18:09:51    199s] Active views:
[01/07 18:09:51    199s]   VIEW_SETUP
[01/07 18:09:51    199s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5231.7M, EPOCH TIME: 1736269791.718700
[01/07 18:09:51    199s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:5231.7M, EPOCH TIME: 1736269791.722345
[01/07 18:09:51    199s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5231.7M, EPOCH TIME: 1736269791.722417
[01/07 18:09:51    199s] Starting Early Global Route congestion estimation: mem = 5231.7M
[01/07 18:09:51    199s] (I)      Initializing eGR engine (regular)
[01/07 18:09:51    199s] Set min layer with default ( 2 )
[01/07 18:09:51    199s] Set max layer with default ( 127 )
[01/07 18:09:51    199s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:51    199s] Min route layer (adjusted) = 2
[01/07 18:09:51    199s] Max route layer (adjusted) = 5
[01/07 18:09:51    199s] (I)      clean place blk overflow:
[01/07 18:09:51    199s] (I)      H : enabled 1.00 0
[01/07 18:09:51    199s] (I)      V : enabled 1.00 0
[01/07 18:09:51    199s] (I)      Initializing eGR engine (regular)
[01/07 18:09:51    199s] Set min layer with default ( 2 )
[01/07 18:09:51    199s] Set max layer with default ( 127 )
[01/07 18:09:51    199s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:51    199s] Min route layer (adjusted) = 2
[01/07 18:09:51    199s] Max route layer (adjusted) = 5
[01/07 18:09:51    199s] (I)      clean place blk overflow:
[01/07 18:09:51    199s] (I)      H : enabled 1.00 0
[01/07 18:09:51    199s] (I)      V : enabled 1.00 0
[01/07 18:09:51    199s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.03 MB )
[01/07 18:09:51    199s] (I)      Running eGR Regular flow
[01/07 18:09:51    199s] (I)      # wire layers (front) : 6
[01/07 18:09:51    199s] (I)      # wire layers (back)  : 0
[01/07 18:09:51    199s] (I)      min wire layer : 1
[01/07 18:09:51    199s] (I)      max wire layer : 5
[01/07 18:09:51    199s] (I)      # cut layers (front) : 5
[01/07 18:09:51    199s] (I)      # cut layers (back)  : 0
[01/07 18:09:51    199s] (I)      min cut layer : 1
[01/07 18:09:51    199s] (I)      max cut layer : 4
[01/07 18:09:51    199s] (I)      ================================ Layers ================================
[01/07 18:09:51    199s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:51    199s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:51    199s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:51    199s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:51    199s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:51    199s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:51    199s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:51    199s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:51    199s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:51    199s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:51    199s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:51    199s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:51    199s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:51    199s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:51    199s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:51    199s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:51    199s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:51    199s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:51    199s] (I)      Started Import and model ( Curr Mem: 5.03 MB )
[01/07 18:09:51    199s] (I)      == Non-default Options ==
[01/07 18:09:51    199s] (I)      Maximum routing layer                              : 5
[01/07 18:09:51    199s] (I)      Top routing layer                                  : 5
[01/07 18:09:51    199s] (I)      Number of threads                                  : 8
[01/07 18:09:51    199s] (I)      Route tie net to shape                             : auto
[01/07 18:09:51    199s] (I)      Use non-blocking free Dbs wires                    : false
[01/07 18:09:51    199s] (I)      Method to set GCell size                           : row
[01/07 18:09:51    199s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:51    199s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:51    199s] (I)      ============== Pin Summary ==============
[01/07 18:09:51    199s] (I)      +-------+--------+---------+------------+
[01/07 18:09:51    199s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:51    199s] (I)      +-------+--------+---------+------------+
[01/07 18:09:51    199s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:09:51    199s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:51    199s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:09:51    199s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:51    199s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:09:51    199s] (I)      +-------+--------+---------+------------+
[01/07 18:09:51    199s] (I)      Custom ignore net properties:
[01/07 18:09:51    199s] (I)      1 : NotLegal
[01/07 18:09:51    199s] (I)      Default ignore net properties:
[01/07 18:09:51    199s] (I)      1 : Special
[01/07 18:09:51    199s] (I)      2 : Analog
[01/07 18:09:51    199s] (I)      3 : Fixed
[01/07 18:09:51    199s] (I)      4 : Skipped
[01/07 18:09:51    199s] (I)      5 : MixedSignal
[01/07 18:09:51    199s] (I)      Prerouted net properties:
[01/07 18:09:51    199s] (I)      1 : NotLegal
[01/07 18:09:51    199s] (I)      2 : Special
[01/07 18:09:51    199s] (I)      3 : Analog
[01/07 18:09:51    199s] (I)      4 : Fixed
[01/07 18:09:51    199s] (I)      5 : Skipped
[01/07 18:09:51    199s] (I)      6 : MixedSignal
[01/07 18:09:51    199s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:09:51    199s] (I)      Use row-based GCell size
[01/07 18:09:51    199s] (I)      Use row-based GCell align
[01/07 18:09:51    199s] (I)      layer 0 area = 83000
[01/07 18:09:51    199s] (I)      layer 1 area = 67600
[01/07 18:09:51    199s] (I)      layer 2 area = 240000
[01/07 18:09:51    199s] (I)      layer 3 area = 240000
[01/07 18:09:51    199s] (I)      layer 4 area = 4000000
[01/07 18:09:51    199s] (I)      GCell unit size   : 4140
[01/07 18:09:51    199s] (I)      GCell multiplier  : 1
[01/07 18:09:51    199s] (I)      GCell row height  : 4140
[01/07 18:09:51    199s] (I)      Actual row height : 4140
[01/07 18:09:51    199s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:51    199s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:51    199s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:51    199s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:51    199s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:51    199s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:51    199s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:51    199s] (I)      ============== Default via ===============
[01/07 18:09:51    199s] (I)      +---+------------------+-----------------+
[01/07 18:09:51    199s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:51    199s] (I)      +---+------------------+-----------------+
[01/07 18:09:51    199s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:51    199s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:51    199s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:51    199s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:51    199s] (I)      +---+------------------+-----------------+
[01/07 18:09:51    199s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:51    199s] [NR-eGR] Read 6281 PG shapes
[01/07 18:09:51    199s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:51    199s] [NR-eGR] Read 0 other shapes
[01/07 18:09:51    199s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:51    199s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:09:51    199s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:09:51    199s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:51    199s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:51    199s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:51    199s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:51    199s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:51    199s] [NR-eGR] #prerouted nets         : 2
[01/07 18:09:51    199s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:51    199s] [NR-eGR] #prerouted wires        : 5222
[01/07 18:09:51    199s] [NR-eGR] Read 11949 nets ( ignored 2 )
[01/07 18:09:51    199s] (I)        Front-side 11949 ( ignored 2 )
[01/07 18:09:51    199s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:51    199s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:51    199s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[01/07 18:09:51    199s] To increase the message display limit, refer to the product command reference manual.
[01/07 18:09:51    199s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:09:51    199s] (I)      Reading macro buffers
[01/07 18:09:51    199s] (I)      Number of macro buffers: 0
[01/07 18:09:51    199s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:51    199s] (I)      Read Num Blocks=52067  Num Prerouted Wires=5222  Num CS=0
[01/07 18:09:51    199s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 3378
[01/07 18:09:51    199s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 1120
[01/07 18:09:51    199s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 583
[01/07 18:09:51    199s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 141
[01/07 18:09:51    199s] (I)      Number of ignored nets                =      2
[01/07 18:09:51    199s] (I)      Number of connected nets              =      0
[01/07 18:09:51    199s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[01/07 18:09:51    199s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:51    199s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:51    199s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:51    199s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:51    199s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:51    199s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:51    199s] (I)      Ndr track 0 does not exist
[01/07 18:09:51    199s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:51    199s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:51    199s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:51    199s] (I)      Site width          :   460  (dbu)
[01/07 18:09:51    199s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:51    199s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:51    199s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:51    199s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:51    199s] (I)      Grid                :   382   385     5
[01/07 18:09:51    199s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:51    199s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:51    199s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:51    199s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:51    199s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:51    199s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:51    199s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:51    199s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:51    199s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:51    199s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:51    199s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:51    199s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:51    199s] (I)      --------------------------------------------------------
[01/07 18:09:51    199s] 
[01/07 18:09:51    199s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:51    199s] [NR-eGR] Rule id: 0  Nets: 11915
[01/07 18:09:51    199s] [NR-eGR] ========================================
[01/07 18:09:51    199s] [NR-eGR] 
[01/07 18:09:51    199s] (I)      ======== NDR :  =========
[01/07 18:09:51    199s] (I)      +--------------+--------+
[01/07 18:09:51    199s] (I)      |           ID |      0 |
[01/07 18:09:51    199s] (I)      |         Name |        |
[01/07 18:09:51    199s] (I)      |      Default |    yes |
[01/07 18:09:51    199s] (I)      |  Clk Special |     no |
[01/07 18:09:51    199s] (I)      | Hard spacing |     no |
[01/07 18:09:51    199s] (I)      |    NDR track | (none) |
[01/07 18:09:51    199s] (I)      |      NDR via | (none) |
[01/07 18:09:51    199s] (I)      |  Extra space |      0 |
[01/07 18:09:51    199s] (I)      |      Shields |      0 |
[01/07 18:09:51    199s] (I)      |   Demand (H) |      1 |
[01/07 18:09:51    199s] (I)      |   Demand (V) |      1 |
[01/07 18:09:51    199s] (I)      |        #Nets |  11915 |
[01/07 18:09:51    199s] (I)      +--------------+--------+
[01/07 18:09:51    199s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    199s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:51    199s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    199s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:51    199s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:51    199s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:51    199s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:51    199s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    199s] (I)      ======== NDR :  =========
[01/07 18:09:51    199s] (I)      +--------------+--------+
[01/07 18:09:51    199s] (I)      |           ID |      1 |
[01/07 18:09:51    199s] (I)      |         Name |        |
[01/07 18:09:51    199s] (I)      |      Default |     no |
[01/07 18:09:51    199s] (I)      |  Clk Special |     no |
[01/07 18:09:51    199s] (I)      | Hard spacing |     no |
[01/07 18:09:51    199s] (I)      |    NDR track | (none) |
[01/07 18:09:51    199s] (I)      |      NDR via | (none) |
[01/07 18:09:51    199s] (I)      |  Extra space |      1 |
[01/07 18:09:51    199s] (I)      |      Shields |      0 |
[01/07 18:09:51    199s] (I)      |   Demand (H) |      2 |
[01/07 18:09:51    199s] (I)      |   Demand (V) |      2 |
[01/07 18:09:51    199s] (I)      |        #Nets |      0 |
[01/07 18:09:51    199s] (I)      +--------------+--------+
[01/07 18:09:51    199s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    199s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:51    199s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    199s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:09:51    199s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:09:51    199s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:09:51    199s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:09:51    199s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:51    199s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:51    199s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:51    199s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:51    199s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:51    199s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:51    199s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:09:51    199s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:09:51    199s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:09:51    199s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:09:51    199s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:51    199s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5.04 MB )
[01/07 18:09:51    199s] (I)      Reset routing kernel
[01/07 18:09:51    199s] (I)      Started Global Routing ( Curr Mem: 5.04 MB )
[01/07 18:09:51    199s] (I)      totalPins=34743  totalGlobalPin=34080 (98.09%)
[01/07 18:09:51    199s] (I)      ================= Net Group Info =================
[01/07 18:09:51    199s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:51    199s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:51    199s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:51    199s] (I)      |  1 |          11915 |      met2(2) |   met5(5) |
[01/07 18:09:51    199s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:51    199s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:09:51    199s] (I)      total 2D Demand : 6545 = (2521 H, 4024 V)
[01/07 18:09:51    199s] (I)      #blocked GCells = 64770
[01/07 18:09:51    199s] (I)      #regions = 4
[01/07 18:09:51    199s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:51    199s] [NR-eGR] Layer group 1: route 11915 net(s) in layer range [2, 5]
[01/07 18:09:51    199s] (I)      
[01/07 18:09:51    199s] (I)      ============  Phase 1a Route ============
[01/07 18:09:51    200s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 106
[01/07 18:09:51    200s] (I)      Usage: 100704 = (49887 H, 50817 V) = (8.57% H, 4.53% V) = (2.065e+05um H, 2.104e+05um V)
[01/07 18:09:51    200s] (I)      
[01/07 18:09:51    200s] (I)      ============  Phase 1b Route ============
[01/07 18:09:51    200s] (I)      Usage: 100804 = (49919 H, 50885 V) = (8.58% H, 4.54% V) = (2.067e+05um H, 2.107e+05um V)
[01/07 18:09:51    200s] (I)      Overflow of layer group 1: 0.99% H + 0.06% V. EstWL: 4.173286e+05um
[01/07 18:09:51    200s] (I)      Congestion metric : 3.01%H 0.22%V, 3.22%HV
[01/07 18:09:51    200s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:09:51    200s] (I)      
[01/07 18:09:51    200s] (I)      ============  Phase 1c Route ============
[01/07 18:09:51    200s] (I)      Level2 Grid: 77 x 77
[01/07 18:09:51    200s] (I)      Usage: 101206 = (50092 H, 51114 V) = (8.61% H, 4.56% V) = (2.074e+05um H, 2.116e+05um V)
[01/07 18:09:51    200s] (I)      
[01/07 18:09:51    200s] (I)      ============  Phase 1d Route ============
[01/07 18:09:52    200s] (I)      Usage: 101554 = (50167 H, 51387 V) = (8.62% H, 4.58% V) = (2.077e+05um H, 2.127e+05um V)
[01/07 18:09:52    200s] (I)      
[01/07 18:09:52    200s] (I)      ============  Phase 1e Route ============
[01/07 18:09:52    200s] (I)      Usage: 101554 = (50167 H, 51387 V) = (8.62% H, 4.58% V) = (2.077e+05um H, 2.127e+05um V)
[01/07 18:09:52    200s] [NR-eGR] Early Global Route overflow of layer group 1: 0.80% H + 0.00% V. EstWL: 4.204336e+05um
[01/07 18:09:52    200s] (I)      
[01/07 18:09:52    200s] (I)      ============  Phase 1l Route ============
[01/07 18:09:52    200s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:09:52    200s] (I)      Layer  2:     691695     53794         0      600246      719946    (45.47%) 
[01/07 18:09:52    200s] (I)      Layer  3:     511966    103885      8036      465485      530049    (46.76%) 
[01/07 18:09:52    200s] (I)      Layer  4:     433320     27105       359      505753      481708    (51.22%) 
[01/07 18:09:52    200s] (I)      Layer  5:      71304      5906        73       92980       72942    (56.04%) 
[01/07 18:09:52    200s] (I)      Total:       1708285    190690      8468     1664464     1804643    (47.98%) 
[01/07 18:09:52    200s] (I)      
[01/07 18:09:52    200s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:09:52    200s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[01/07 18:09:52    200s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:09:52    200s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[01/07 18:09:52    200s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/07 18:09:52    200s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:52    200s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:09:52    200s] [NR-eGR]    met3 ( 3)      2571( 3.29%)       929( 1.19%)       201( 0.26%)        37( 0.05%)   ( 4.79%) 
[01/07 18:09:52    200s] [NR-eGR]    met4 ( 4)       202( 0.28%)        18( 0.03%)         1( 0.00%)         1( 0.00%)   ( 0.31%) 
[01/07 18:09:52    200s] [NR-eGR]    met5 ( 5)        73( 0.11%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[01/07 18:09:52    200s] [NR-eGR] -------------------------------------------------------------------------------------------------
[01/07 18:09:52    200s] [NR-eGR]        Total      2846( 0.97%)       947( 0.32%)       202( 0.07%)        38( 0.01%)   ( 1.37%) 
[01/07 18:09:52    200s] [NR-eGR] 
[01/07 18:09:52    200s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.27 sec, Curr Mem: 5.05 MB )
[01/07 18:09:52    200s] (I)      Updating congestion map
[01/07 18:09:52    200s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:09:52    200s] [NR-eGR] Overflow after Early Global Route 3.24% H + 0.00% V
[01/07 18:09:52    200s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.39 sec, Curr Mem: 5.05 MB )
[01/07 18:09:52    200s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 5249.6M
[01/07 18:09:52    200s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.847, REAL:0.399, MEM:5249.6M, EPOCH TIME: 1736269792.121074
[01/07 18:09:52    200s] OPERPROF: Starting HotSpotCal at level 1, MEM:5249.6M, EPOCH TIME: 1736269792.121114
[01/07 18:09:52    200s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:52    200s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:09:52    200s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:52    200s] [hotspot] | normalized |          4.85 |         57.18 |
[01/07 18:09:52    200s] [hotspot] +------------+---------------+---------------+
[01/07 18:09:52    200s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.85, normalized total congestion hotspot area = 57.18 (area is in unit of 4 std-cell row bins)
[01/07 18:09:52    200s] [hotspot] max/total 4.85/57.18, big hotspot (>10) total 3.28
[01/07 18:09:52    200s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot] |  1  |   665.62   599.38   731.86   665.62 |        5.64   | grid_clb_1__1_/logical_til... |
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot] |  2  |   996.82   599.38  1063.06   665.62 |        4.26   | grid_clb_1__1_/logical_til... |
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot] |  3  |   599.38   731.86   665.62   798.10 |        3.67   | grid_clb_1__1_/logical_til... |
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot] |  4  |   764.98   864.34   831.22   930.58 |        3.41   | grid_clb_1__1_/logical_til... |
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot] |  5  |   665.62   930.58   731.86   996.82 |        2.75   | grid_clb_1__1_/logical_til... |
[01/07 18:09:52    200s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:09:52    200s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:52    200s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:52    200s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:52    200s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:09:52    200s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0 
[01/07 18:09:52    200s] Top 5 hotspots total area: 19.74
[01/07 18:09:52    200s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.008, MEM:5249.6M, EPOCH TIME: 1736269792.129077
[01/07 18:09:52    200s] 
[01/07 18:09:52    200s] === incrementalPlace Internal Loop 1 ===
[01/07 18:09:52    200s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:09:52    200s] UM:*                                                                   incrNP_iter_start
[01/07 18:09:52    200s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[01/07 18:09:52    200s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:5249.6M, EPOCH TIME: 1736269792.245682
[01/07 18:09:52    200s] Processing tracks to init pin-track alignment.
[01/07 18:09:52    200s] z: 2, totalTracks: 1
[01/07 18:09:52    200s] z: 4, totalTracks: 1
[01/07 18:09:52    200s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:52    200s] Cell fpga_top LLGs are deleted
[01/07 18:09:52    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:52    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:52    200s] # Building fpga_top llgBox search-tree.
[01/07 18:09:52    200s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5249.6M, EPOCH TIME: 1736269792.250787
[01/07 18:09:52    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:52    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:52    200s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5249.6M, EPOCH TIME: 1736269792.250939
[01/07 18:09:52    200s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:52    200s] Core basic site is CoreSite
[01/07 18:09:52    200s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:52    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:52    200s] Fast DP-INIT is on for default
[01/07 18:09:52    200s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:52    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:52    200s] Atter site array init, number of instance map data is 0.
[01/07 18:09:52    200s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.008, MEM:5249.6M, EPOCH TIME: 1736269792.259157
[01/07 18:09:52    200s] 
[01/07 18:09:52    200s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:52    200s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:52    200s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.010, MEM:5249.6M, EPOCH TIME: 1736269792.260832
[01/07 18:09:52    200s] OPERPROF:   Starting post-place ADS at level 2, MEM:5249.6M, EPOCH TIME: 1736269792.260882
[01/07 18:09:52    200s] ADSU 0.420 -> 0.426. site 208080.000 -> 205113.600. GS 33.120
[01/07 18:09:52    200s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.019, REAL:0.018, MEM:5249.6M, EPOCH TIME: 1736269792.279079
[01/07 18:09:52    200s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:5249.6M, EPOCH TIME: 1736269792.280921
[01/07 18:09:52    200s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:5249.6M, EPOCH TIME: 1736269792.281283
[01/07 18:09:52    200s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:5249.6M, EPOCH TIME: 1736269792.281320
[01/07 18:09:52    200s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.004, REAL:0.002, MEM:5249.6M, EPOCH TIME: 1736269792.283326
[01/07 18:09:52    200s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:5249.6M, EPOCH TIME: 1736269792.285740
[01/07 18:09:52    200s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:5249.6M, EPOCH TIME: 1736269792.286117
[01/07 18:09:52    200s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:5249.6M, EPOCH TIME: 1736269792.286691
[01/07 18:09:52    200s] no activity file in design. spp won't run.
[01/07 18:09:52    200s] [spp] 0
[01/07 18:09:52    200s] [adp] 0:1:1:3
[01/07 18:09:52    200s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:5249.6M, EPOCH TIME: 1736269792.288509
[01/07 18:09:52    200s] SP #FI/SF FL/PI 0/0 10415/1478
[01/07 18:09:52    200s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.053, REAL:0.044, MEM:5249.6M, EPOCH TIME: 1736269792.289517
[01/07 18:09:52    200s] PP off. flexM 0
[01/07 18:09:52    200s] OPERPROF: Starting CDPad at level 1, MEM:5249.6M, EPOCH TIME: 1736269792.297836
[01/07 18:09:52    200s] 3DP is on.
[01/07 18:09:52    200s] 3DP OF M2 0.005, M4 0.005. Diff 0, Offset 0
[01/07 18:09:52    200s] 3DP (1, 3) DPT Adjust 0. 0.710, 0.737, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/07 18:09:52    201s] CDPadU 0.752 -> 0.753. R=0.426, N=11893, GS=4.140
[01/07 18:09:52    201s] OPERPROF: Finished CDPad at level 1, CPU:0.337, REAL:0.066, MEM:5249.6M, EPOCH TIME: 1736269792.363704
[01/07 18:09:52    201s] OPERPROF: Starting InitSKP at level 1, MEM:5249.6M, EPOCH TIME: 1736269792.363778
[01/07 18:09:52    201s] no activity file in design. spp won't run.
[01/07 18:09:52    201s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:09:52    201s] #################################################################################
[01/07 18:09:52    201s] # Design Stage: PreRoute
[01/07 18:09:52    201s] # Design Name: fpga_top
[01/07 18:09:52    201s] # Design Mode: 130nm
[01/07 18:09:52    201s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:09:52    201s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:09:52    201s] # Signoff Settings: SI Off 
[01/07 18:09:52    201s] #################################################################################
[01/07 18:09:52    201s] Extraction called for design 'fpga_top' of instances=11945 and nets=14790 using extraction engine 'preRoute' .
[01/07 18:09:52    201s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:09:52    201s] RC Extraction called in multi-corner(1) mode.
[01/07 18:09:52    201s] RCMode: PreRoute
[01/07 18:09:52    201s]       RC Corner Indexes            0   
[01/07 18:09:52    201s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:09:52    201s] Resistance Scaling Factor    : 1.00000 
[01/07 18:09:52    201s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:09:52    201s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:09:52    201s] Shrink Factor                : 1.00000
[01/07 18:09:52    201s] Using Quantus QRC technology file ...
[01/07 18:09:52    201s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:09:52    201s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:09:52    201s] eee: pegSigSF=1.070000
[01/07 18:09:52    201s] Initializing multi-corner resistance tables ...
[01/07 18:09:52    201s] eee: Grid unit RC data computation started
[01/07 18:09:52    201s] eee: Grid unit RC data computation completed
[01/07 18:09:52    201s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:09:52    201s] eee: l=2 avDens=0.101320 usedTrk=4559.580432 availTrk=45001.800572 sigTrk=4559.580432
[01/07 18:09:52    201s] eee: l=3 avDens=0.157674 usedTrk=4806.706034 availTrk=30485.101873 sigTrk=4806.706034
[01/07 18:09:52    201s] eee: l=4 avDens=0.064212 usedTrk=1814.080046 availTrk=28251.466706 sigTrk=1814.080046
[01/07 18:09:52    201s] eee: l=5 avDens=0.169365 usedTrk=992.218623 availTrk=5858.479680 sigTrk=992.218623
[01/07 18:09:52    201s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:09:52    201s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:09:52    201s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.308083 uaWl=1.000000 uaWlH=0.138500 aWlH=0.000000 lMod=0 pMax=0.841200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:09:52    201s] eee: NetCapCache creation started. (Current Mem: 5239.566M) 
[01/07 18:09:52    201s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5247.566M) 
[01/07 18:09:52    201s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:09:52    201s] eee: Metal Layers Info:
[01/07 18:09:52    201s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:52    201s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:09:52    201s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:52    201s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:09:52    201s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:09:52    201s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:09:52    201s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:09:52    201s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:09:52    201s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:09:52    201s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:09:52    201s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5247.566M)
[01/07 18:09:52    201s] Calculate delays in BcWc mode...
[01/07 18:09:52    201s] Topological Sorting (REAL = 0:00:00.0, MEM = 5252.6M, InitMEM = 5252.6M)
[01/07 18:09:52    201s] Start delay calculation (fullDC) (8 T). (MEM=3118.76)
[01/07 18:09:52    201s] End AAE Lib Interpolated Model. (MEM=5264.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:53    204s] Total number of fetched objects 13905
[01/07 18:09:53    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:09:53    204s] End delay calculation. (MEM=3155.98 CPU=0:00:01.7 REAL=0:00:01.0)
[01/07 18:09:53    204s] End delay calculation (fullDC). (MEM=3155.98 CPU=0:00:02.2 REAL=0:00:01.0)
[01/07 18:09:53    204s] *** CDM Built up (cpu=0:00:02.9  real=0:00:01.0  mem= 5693.7M) ***
[01/07 18:09:53    204s] no activity file in design. spp won't run.
[01/07 18:09:53    205s] *** Finished SKP initialization (cpu=0:00:04.4, real=0:00:01.0)***
[01/07 18:09:53    205s] OPERPROF: Finished InitSKP at level 1, CPU:4.436, REAL:1.505, MEM:5901.7M, EPOCH TIME: 1736269793.868805
[01/07 18:09:53    205s] NP #FI/FS/SF FL/PI: 0/52/0 11893/1478
[01/07 18:09:53    205s] no activity file in design. spp won't run.
[01/07 18:09:53    205s] 
[01/07 18:09:53    205s] AB Est...
[01/07 18:09:53    205s] OPERPROF: Starting NP-Place at level 1, MEM:5901.7M, EPOCH TIME: 1736269793.886332
[01/07 18:09:53    205s] OPERPROF: Finished NP-Place at level 1, CPU:0.043, REAL:0.029, MEM:5901.7M, EPOCH TIME: 1736269793.915453
[01/07 18:09:53    205s] Iteration  4: Skipped, with CDP Off
[01/07 18:09:53    205s] 
[01/07 18:09:53    205s] AB Est...
[01/07 18:09:53    205s] OPERPROF: Starting NP-Place at level 1, MEM:5933.7M, EPOCH TIME: 1736269793.930114
[01/07 18:09:53    205s] OPERPROF: Finished NP-Place at level 1, CPU:0.039, REAL:0.016, MEM:5901.7M, EPOCH TIME: 1736269793.946126
[01/07 18:09:53    205s] Iteration  5: Skipped, with CDP Off
[01/07 18:09:53    205s] 
[01/07 18:09:53    205s] AB Est...
[01/07 18:09:53    205s] OPERPROF: Starting NP-Place at level 1, MEM:5933.7M, EPOCH TIME: 1736269793.957893
[01/07 18:09:53    205s] OPERPROF: Finished NP-Place at level 1, CPU:0.046, REAL:0.020, MEM:5901.7M, EPOCH TIME: 1736269793.978272
[01/07 18:09:53    205s] Iteration  6: Skipped, with CDP Off
[01/07 18:09:53    205s] 
[01/07 18:09:53    205s] AB Est...
[01/07 18:09:53    205s] OPERPROF: Starting NP-Place at level 1, MEM:5933.7M, EPOCH TIME: 1736269793.991834
[01/07 18:09:54    205s] AB param 80.1% (9521/11893).
[01/07 18:09:54    205s] OPERPROF: Finished NP-Place at level 1, CPU:0.038, REAL:0.019, MEM:5901.7M, EPOCH TIME: 1736269794.010989
[01/07 18:09:54    205s] AB WA 0.81. HSB #SP 0
[01/07 18:09:54    205s] AB Full.
[01/07 18:09:54    206s] OPERPROF: Starting NP-Place at level 1, MEM:6029.7M, EPOCH TIME: 1736269794.047724
[01/07 18:09:54    206s] SKP will use view:
[01/07 18:09:54    206s]   VIEW_SETUP
[01/07 18:09:54    207s] Iteration  7: Total net bbox = 2.831e+05 (1.45e+05 1.38e+05)
[01/07 18:09:54    207s]               Est.  stn bbox = 3.818e+05 (1.93e+05 1.88e+05)
[01/07 18:09:54    207s]               cpu = 0:00:01.8 real = 0:00:00.0 mem = 5751.7M
[01/07 18:09:54    207s] OPERPROF: Finished NP-Place at level 1, CPU:1.811, REAL:0.459, MEM:5655.7M, EPOCH TIME: 1736269794.506384
[01/07 18:09:54    207s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[01/07 18:09:54    207s] MH packer: No MH instances from GP
[01/07 18:09:54    207s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:54    207s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5527.7M, DRC: 0)
[01/07 18:09:54    207s] no activity file in design. spp won't run.
[01/07 18:09:54    207s] NP #FI/FS/SF FL/PI: 0/52/0 11893/1478
[01/07 18:09:54    207s] no activity file in design. spp won't run.
[01/07 18:09:54    207s] OPERPROF: Starting NP-Place at level 1, MEM:5623.7M, EPOCH TIME: 1736269794.568891
[01/07 18:09:55    212s] Iteration  8: Total net bbox = 2.907e+05 (1.48e+05 1.42e+05)
[01/07 18:09:55    212s]               Est.  stn bbox = 3.907e+05 (1.98e+05 1.93e+05)
[01/07 18:09:55    212s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 5746.7M
[01/07 18:09:55    212s] OPERPROF: Finished NP-Place at level 1, CPU:4.348, REAL:1.036, MEM:5650.7M, EPOCH TIME: 1736269795.604696
[01/07 18:09:55    212s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[01/07 18:09:55    212s] MH packer: No MH instances from GP
[01/07 18:09:55    212s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:55    212s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5522.7M, DRC: 0)
[01/07 18:09:55    212s] no activity file in design. spp won't run.
[01/07 18:09:55    212s] NP #FI/FS/SF FL/PI: 0/52/0 11893/1478
[01/07 18:09:55    212s] no activity file in design. spp won't run.
[01/07 18:09:55    212s] OPERPROF: Starting NP-Place at level 1, MEM:5618.7M, EPOCH TIME: 1736269795.671419
[01/07 18:09:58    224s] Iteration  9: Total net bbox = 3.106e+05 (1.58e+05 1.53e+05)
[01/07 18:09:58    224s]               Est.  stn bbox = 4.091e+05 (2.07e+05 2.02e+05)
[01/07 18:09:58    224s]               cpu = 0:00:11.7 real = 0:00:03.0 mem = 5748.0M
[01/07 18:09:58    224s] OPERPROF: Finished NP-Place at level 1, CPU:11.692, REAL:2.384, MEM:5652.0M, EPOCH TIME: 1736269798.055234
[01/07 18:09:58    224s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[01/07 18:09:58    224s] MH packer: No MH instances from GP
[01/07 18:09:58    224s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:58    224s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5524.0M, DRC: 0)
[01/07 18:09:58    224s] no activity file in design. spp won't run.
[01/07 18:09:58    224s] NP #FI/FS/SF FL/PI: 0/52/0 11893/1478
[01/07 18:09:58    224s] no activity file in design. spp won't run.
[01/07 18:09:58    224s] OPERPROF: Starting NP-Place at level 1, MEM:5620.0M, EPOCH TIME: 1736269798.117628
[01/07 18:09:58    224s] GP RA stats: MHOnly 0 nrInst 11893 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/07 18:09:59    229s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:5880.4M, EPOCH TIME: 1736269799.172155
[01/07 18:09:59    229s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:5880.4M, EPOCH TIME: 1736269799.172314
[01/07 18:09:59    229s] Iteration 10: Total net bbox = 3.184e+05 (1.63e+05 1.56e+05)
[01/07 18:09:59    229s]               Est.  stn bbox = 4.153e+05 (2.11e+05 2.05e+05)
[01/07 18:09:59    229s]               cpu = 0:00:05.0 real = 0:00:01.0 mem = 5781.4M
[01/07 18:09:59    229s] OPERPROF: Finished NP-Place at level 1, CPU:5.019, REAL:1.059, MEM:5653.4M, EPOCH TIME: 1736269799.176998
[01/07 18:09:59    229s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[01/07 18:09:59    229s] MH packer: No MH instances from GP
[01/07 18:09:59    229s] 0 (out of 0) MH cells were successfully legalized.
[01/07 18:09:59    229s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5525.4M, DRC: 0)
[01/07 18:09:59    229s] Move report: Timing Driven Placement moves 11893 insts, mean move: 11.44 um, max move: 171.50 um 
[01/07 18:09:59    229s] 	Max move on inst (cbx_1__0_/mux_top_ipin_4/INVX4_0_): (1034.08, 847.78) --> (1102.07, 951.28)
[01/07 18:09:59    229s] no activity file in design. spp won't run.
[01/07 18:09:59    229s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:5525.4M, EPOCH TIME: 1736269799.198258
[01/07 18:09:59    229s] Saved padding area to DB
[01/07 18:09:59    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    229s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.002, REAL:0.002, MEM:5525.4M, EPOCH TIME: 1736269799.200690
[01/07 18:09:59    229s] 
[01/07 18:09:59    229s] Finished Incremental Placement (cpu=0:00:28.7, real=0:00:07.0, mem=5525.4M)
[01/07 18:09:59    229s] CongRepair sets shifter mode to gplace
[01/07 18:09:59    229s] TDRefine: refinePlace mode is spiral
[01/07 18:09:59    229s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5525.4M, EPOCH TIME: 1736269799.200846
[01/07 18:09:59    229s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5525.4M, EPOCH TIME: 1736269799.200877
[01/07 18:09:59    229s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5525.4M, EPOCH TIME: 1736269799.200925
[01/07 18:09:59    229s] Processing tracks to init pin-track alignment.
[01/07 18:09:59    229s] z: 2, totalTracks: 1
[01/07 18:09:59    229s] z: 4, totalTracks: 1
[01/07 18:09:59    229s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:09:59    229s] Cell fpga_top LLGs are deleted
[01/07 18:09:59    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    229s] # Building fpga_top llgBox search-tree.
[01/07 18:09:59    229s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5525.4M, EPOCH TIME: 1736269799.205973
[01/07 18:09:59    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    229s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5525.4M, EPOCH TIME: 1736269799.206217
[01/07 18:09:59    229s] Max number of tech site patterns supported in site array is 256.
[01/07 18:09:59    229s] Core basic site is CoreSite
[01/07 18:09:59    229s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:09:59    229s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:09:59    229s] Fast DP-INIT is on for default
[01/07 18:09:59    229s] Keep-away cache is enable on metals: 1-5
[01/07 18:09:59    229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:09:59    229s] Atter site array init, number of instance map data is 0.
[01/07 18:09:59    229s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.014, REAL:0.008, MEM:5525.4M, EPOCH TIME: 1736269799.213756
[01/07 18:09:59    229s] 
[01/07 18:09:59    229s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:59    229s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:59    229s] 
[01/07 18:09:59    229s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:09:59    229s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.016, REAL:0.010, MEM:5525.4M, EPOCH TIME: 1736269799.215791
[01/07 18:09:59    229s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5525.4M, EPOCH TIME: 1736269799.215839
[01/07 18:09:59    229s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5525.4M, EPOCH TIME: 1736269799.216003
[01/07 18:09:59    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5525.4MB).
[01/07 18:09:59    229s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.016, MEM:5525.4M, EPOCH TIME: 1736269799.217022
[01/07 18:09:59    229s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.022, REAL:0.016, MEM:5525.4M, EPOCH TIME: 1736269799.217052
[01/07 18:09:59    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.6
[01/07 18:09:59    229s] OPERPROF:   Starting Refine-Place at level 2, MEM:5525.4M, EPOCH TIME: 1736269799.217126
[01/07 18:09:59    229s] *** Starting refinePlace (0:03:49 mem=5525.4M) ***
[01/07 18:09:59    229s] Total net bbox length = 3.338e+05 (1.727e+05 1.611e+05) (ext = 5.407e+04)
[01/07 18:09:59    229s] 
[01/07 18:09:59    229s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:09:59    229s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:09:59    229s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:09:59    229s] Set min layer with default ( 2 )
[01/07 18:09:59    229s] Set max layer with default ( 127 )
[01/07 18:09:59    229s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:59    229s] Min route layer (adjusted) = 2
[01/07 18:09:59    229s] Max route layer (adjusted) = 5
[01/07 18:09:59    229s] Set min layer with default ( 2 )
[01/07 18:09:59    229s] Set max layer with default ( 127 )
[01/07 18:09:59    229s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:59    229s] Min route layer (adjusted) = 2
[01/07 18:09:59    229s] Max route layer (adjusted) = 5
[01/07 18:09:59    229s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5525.4M, EPOCH TIME: 1736269799.229179
[01/07 18:09:59    229s] Starting refinePlace ...
[01/07 18:09:59    229s] Set min layer with default ( 2 )
[01/07 18:09:59    229s] Set max layer with default ( 127 )
[01/07 18:09:59    229s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:59    229s] Min route layer (adjusted) = 2
[01/07 18:09:59    229s] Max route layer (adjusted) = 5
[01/07 18:09:59    229s] Set min layer with default ( 2 )
[01/07 18:09:59    229s] Set max layer with default ( 127 )
[01/07 18:09:59    229s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:59    229s] Min route layer (adjusted) = 2
[01/07 18:09:59    229s] Max route layer (adjusted) = 5
[01/07 18:09:59    229s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:09:59    229s] DDP markSite nrRow 153 nrJob 153
[01/07 18:09:59    229s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/07 18:09:59    229s] ** Cut row section cpu time 0:00:00.0.
[01/07 18:09:59    229s]  ** Cut row section real time 0:00:00.0.
[01/07 18:09:59    229s]    Spread Effort: high, pre-route mode, useDDP on.
[01/07 18:09:59    229s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=5493.4MB) @(0:03:49 - 0:03:50).
[01/07 18:09:59    229s] Move report: preRPlace moves 11893 insts, mean move: 0.38 um, max move: 9.57 um 
[01/07 18:09:59    229s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_): (765.49, 496.02) --> (759.92, 500.02)
[01/07 18:09:59    229s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[01/07 18:09:59    229s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5493.4M, EPOCH TIME: 1736269799.314002
[01/07 18:09:59    229s] Tweakage: fix icg 1, fix clk 0.
[01/07 18:09:59    229s] Tweakage: density cost 0, scale 0.4.
[01/07 18:09:59    229s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:09:59    229s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5626.8M, EPOCH TIME: 1736269799.327037
[01/07 18:09:59    229s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:5626.8M, EPOCH TIME: 1736269799.331136
[01/07 18:09:59    229s] Tweakage perm 457 insts, flip 4725 insts.
[01/07 18:09:59    229s] Tweakage perm 77 insts, flip 266 insts.
[01/07 18:09:59    229s] Tweakage perm 41 insts, flip 54 insts.
[01/07 18:09:59    229s] Tweakage perm 1 insts, flip 6 insts.
[01/07 18:09:59    229s] Tweakage perm 269 insts, flip 984 insts.
[01/07 18:09:59    230s] Tweakage perm 27 insts, flip 62 insts.
[01/07 18:09:59    230s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.354, REAL:0.309, MEM:5626.8M, EPOCH TIME: 1736269799.640346
[01/07 18:09:59    230s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.359, REAL:0.315, MEM:5626.8M, EPOCH TIME: 1736269799.641593
[01/07 18:09:59    230s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.375, REAL:0.330, MEM:5530.8M, EPOCH TIME: 1736269799.644167
[01/07 18:09:59    230s] Move report: Congestion aware Tweak moves 963 insts, mean move: 5.07 um, max move: 45.54 um 
[01/07 18:09:59    230s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/FE_OFC135_n_0): (838.12, 1108.60) --> (883.66, 1108.60)
[01/07 18:09:59    230s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:00.0, mem=5530.8mb) @(0:03:50 - 0:03:50).
[01/07 18:09:59    230s] 
[01/07 18:09:59    230s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:09:59    230s] 
[01/07 18:09:59    230s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:09:59    230s] 
[01/07 18:09:59    230s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:09:59    230s] 
[01/07 18:09:59    230s]  Info: 0 filler has been deleted!
[01/07 18:09:59    230s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:09:59    230s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:09:59    230s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:09:59    230s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5498.8MB) @(0:03:50 - 0:03:50).
[01/07 18:09:59    230s] Move report: Detail placement moves 11893 insts, mean move: 0.77 um, max move: 45.38 um 
[01/07 18:09:59    230s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/FE_OFC135_n_0): (838.29, 1108.59) --> (883.66, 1108.60)
[01/07 18:09:59    230s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5498.8MB
[01/07 18:09:59    230s] Statistics of distance of Instance movement in refine placement:
[01/07 18:09:59    230s]   maximum (X+Y) =        45.38 um
[01/07 18:09:59    230s]   inst (grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/FE_OFC135_n_0) with max move: (838.294, 1108.59) -> (883.66, 1108.6)
[01/07 18:09:59    230s]   mean    (X+Y) =         0.77 um
[01/07 18:09:59    230s] Summary Report:
[01/07 18:09:59    230s] Instances move: 11893 (out of 11893 movable)
[01/07 18:09:59    230s] Instances flipped: 0
[01/07 18:09:59    230s] Mean displacement: 0.77 um
[01/07 18:09:59    230s] Max displacement: 45.38 um (Instance: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/FE_OFC135_n_0) (838.294, 1108.59) -> (883.66, 1108.6)
[01/07 18:09:59    230s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[01/07 18:09:59    230s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:09:59    230s] Total instances moved : 11893
[01/07 18:09:59    230s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.087, REAL:0.595, MEM:5498.8M, EPOCH TIME: 1736269799.823779
[01/07 18:09:59    230s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:09:59    230s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5498.8MB
[01/07 18:09:59    230s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=5498.8MB) @(0:03:49 - 0:03:50).
[01/07 18:09:59    230s] *** Finished refinePlace (0:03:50 mem=5498.8M) ***
[01/07 18:09:59    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.6
[01/07 18:09:59    230s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.104, REAL:0.611, MEM:5498.8M, EPOCH TIME: 1736269799.828128
[01/07 18:09:59    230s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5498.8M, EPOCH TIME: 1736269799.828196
[01/07 18:09:59    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:09:59    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:09:59    230s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.033, REAL:0.019, MEM:5517.8M, EPOCH TIME: 1736269799.846735
[01/07 18:09:59    230s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.159, REAL:0.646, MEM:5517.8M, EPOCH TIME: 1736269799.846797
[01/07 18:09:59    230s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5517.8M, EPOCH TIME: 1736269799.847631
[01/07 18:09:59    230s] Starting Early Global Route congestion estimation: mem = 5517.8M
[01/07 18:09:59    230s] (I)      Initializing eGR engine (regular)
[01/07 18:09:59    230s] Set min layer with default ( 2 )
[01/07 18:09:59    230s] Set max layer with default ( 127 )
[01/07 18:09:59    230s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:59    230s] Min route layer (adjusted) = 2
[01/07 18:09:59    230s] Max route layer (adjusted) = 5
[01/07 18:09:59    230s] (I)      clean place blk overflow:
[01/07 18:09:59    230s] (I)      H : enabled 1.00 0
[01/07 18:09:59    230s] (I)      V : enabled 1.00 0
[01/07 18:09:59    230s] (I)      Initializing eGR engine (regular)
[01/07 18:09:59    230s] Set min layer with default ( 2 )
[01/07 18:09:59    230s] Set max layer with default ( 127 )
[01/07 18:09:59    230s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:09:59    230s] Min route layer (adjusted) = 2
[01/07 18:09:59    230s] Max route layer (adjusted) = 5
[01/07 18:09:59    230s] (I)      clean place blk overflow:
[01/07 18:09:59    230s] (I)      H : enabled 1.00 0
[01/07 18:09:59    230s] (I)      V : enabled 1.00 0
[01/07 18:09:59    230s] (I)      Started Early Global Route kernel ( Curr Mem: 5.31 MB )
[01/07 18:09:59    230s] (I)      Running eGR Regular flow
[01/07 18:09:59    230s] (I)      # wire layers (front) : 6
[01/07 18:09:59    230s] (I)      # wire layers (back)  : 0
[01/07 18:09:59    230s] (I)      min wire layer : 1
[01/07 18:09:59    230s] (I)      max wire layer : 5
[01/07 18:09:59    230s] (I)      # cut layers (front) : 5
[01/07 18:09:59    230s] (I)      # cut layers (back)  : 0
[01/07 18:09:59    230s] (I)      min cut layer : 1
[01/07 18:09:59    230s] (I)      max cut layer : 4
[01/07 18:09:59    230s] (I)      ================================ Layers ================================
[01/07 18:09:59    230s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:59    230s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:09:59    230s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:59    230s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:09:59    230s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:09:59    230s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:59    230s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:09:59    230s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:09:59    230s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:09:59    230s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:59    230s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:09:59    230s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:09:59    230s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:09:59    230s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:09:59    230s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:59    230s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:09:59    230s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:09:59    230s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:09:59    230s] (I)      Started Import and model ( Curr Mem: 5.31 MB )
[01/07 18:09:59    230s] (I)      == Non-default Options ==
[01/07 18:09:59    230s] (I)      Maximum routing layer                              : 5
[01/07 18:09:59    230s] (I)      Top routing layer                                  : 5
[01/07 18:09:59    230s] (I)      Number of threads                                  : 8
[01/07 18:09:59    230s] (I)      Route tie net to shape                             : auto
[01/07 18:09:59    230s] (I)      Use non-blocking free Dbs wires                    : false
[01/07 18:09:59    230s] (I)      Method to set GCell size                           : row
[01/07 18:09:59    230s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:09:59    230s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:09:59    230s] (I)      ============== Pin Summary ==============
[01/07 18:09:59    230s] (I)      +-------+--------+---------+------------+
[01/07 18:09:59    230s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:09:59    230s] (I)      +-------+--------+---------+------------+
[01/07 18:09:59    230s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:09:59    230s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:09:59    230s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:09:59    230s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:09:59    230s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:09:59    230s] (I)      +-------+--------+---------+------------+
[01/07 18:09:59    230s] (I)      Custom ignore net properties:
[01/07 18:09:59    230s] (I)      1 : NotLegal
[01/07 18:09:59    230s] (I)      Default ignore net properties:
[01/07 18:09:59    230s] (I)      1 : Special
[01/07 18:09:59    230s] (I)      2 : Analog
[01/07 18:09:59    230s] (I)      3 : Fixed
[01/07 18:09:59    230s] (I)      4 : Skipped
[01/07 18:09:59    230s] (I)      5 : MixedSignal
[01/07 18:09:59    230s] (I)      Prerouted net properties:
[01/07 18:09:59    230s] (I)      1 : NotLegal
[01/07 18:09:59    230s] (I)      2 : Special
[01/07 18:09:59    230s] (I)      3 : Analog
[01/07 18:09:59    230s] (I)      4 : Fixed
[01/07 18:09:59    230s] (I)      5 : Skipped
[01/07 18:09:59    230s] (I)      6 : MixedSignal
[01/07 18:09:59    230s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:09:59    230s] (I)      Use row-based GCell size
[01/07 18:09:59    230s] (I)      Use row-based GCell align
[01/07 18:09:59    230s] (I)      layer 0 area = 83000
[01/07 18:09:59    230s] (I)      layer 1 area = 67600
[01/07 18:09:59    230s] (I)      layer 2 area = 240000
[01/07 18:09:59    230s] (I)      layer 3 area = 240000
[01/07 18:09:59    230s] (I)      layer 4 area = 4000000
[01/07 18:09:59    230s] (I)      GCell unit size   : 4140
[01/07 18:09:59    230s] (I)      GCell multiplier  : 1
[01/07 18:09:59    230s] (I)      GCell row height  : 4140
[01/07 18:09:59    230s] (I)      Actual row height : 4140
[01/07 18:09:59    230s] (I)      GCell align ref   : 479320 479320
[01/07 18:09:59    230s] [NR-eGR] Track table information for default rule: 
[01/07 18:09:59    230s] [NR-eGR] met1 has single uniform track structure
[01/07 18:09:59    230s] [NR-eGR] met2 has single uniform track structure
[01/07 18:09:59    230s] [NR-eGR] met3 has single uniform track structure
[01/07 18:09:59    230s] [NR-eGR] met4 has single uniform track structure
[01/07 18:09:59    230s] [NR-eGR] met5 has single uniform track structure
[01/07 18:09:59    230s] (I)      ============== Default via ===============
[01/07 18:09:59    230s] (I)      +---+------------------+-----------------+
[01/07 18:09:59    230s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:09:59    230s] (I)      +---+------------------+-----------------+
[01/07 18:09:59    230s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:09:59    230s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:09:59    230s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:09:59    230s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:09:59    230s] (I)      +---+------------------+-----------------+
[01/07 18:09:59    230s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:09:59    230s] [NR-eGR] Read 6281 PG shapes
[01/07 18:09:59    230s] [NR-eGR] Read 0 clock shapes
[01/07 18:09:59    230s] [NR-eGR] Read 0 other shapes
[01/07 18:09:59    230s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:09:59    230s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:09:59    230s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:09:59    230s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:09:59    230s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:09:59    230s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:09:59    230s] [NR-eGR] #Other Blockages    : 0
[01/07 18:09:59    230s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:09:59    230s] [NR-eGR] #prerouted nets         : 2
[01/07 18:09:59    230s] [NR-eGR] #prerouted special nets : 0
[01/07 18:09:59    230s] [NR-eGR] #prerouted wires        : 5222
[01/07 18:09:59    230s] [NR-eGR] Read 11949 nets ( ignored 2 )
[01/07 18:09:59    230s] (I)        Front-side 11949 ( ignored 2 )
[01/07 18:09:59    230s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:09:59    230s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:09:59    230s] (I)      Reading macro buffers
[01/07 18:09:59    230s] (I)      Number of macro buffers: 0
[01/07 18:09:59    230s] (I)      early_global_route_priority property id does not exist.
[01/07 18:09:59    230s] (I)      Read Num Blocks=52067  Num Prerouted Wires=5222  Num CS=0
[01/07 18:09:59    230s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 3378
[01/07 18:09:59    230s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 1120
[01/07 18:09:59    230s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 583
[01/07 18:09:59    230s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 141
[01/07 18:09:59    230s] (I)      Number of ignored nets                =      2
[01/07 18:09:59    230s] (I)      Number of connected nets              =      0
[01/07 18:09:59    230s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[01/07 18:09:59    230s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:09:59    230s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:09:59    230s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:09:59    230s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:09:59    230s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:09:59    230s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:09:59    230s] (I)      Ndr track 0 does not exist
[01/07 18:09:59    230s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:09:59    230s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:09:59    230s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:09:59    230s] (I)      Site width          :   460  (dbu)
[01/07 18:09:59    230s] (I)      Row height          :  4140  (dbu)
[01/07 18:09:59    230s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:09:59    230s] (I)      GCell width         :  4140  (dbu)
[01/07 18:09:59    230s] (I)      GCell height        :  4140  (dbu)
[01/07 18:09:59    230s] (I)      Grid                :   382   385     5
[01/07 18:09:59    230s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:09:59    230s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:09:59    230s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:09:59    230s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:09:59    230s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:09:59    230s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:09:59    230s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:09:59    230s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:09:59    230s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:09:59    230s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:09:59    230s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:09:59    230s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:09:59    230s] (I)      --------------------------------------------------------
[01/07 18:09:59    230s] 
[01/07 18:09:59    230s] [NR-eGR] ============ Routing rule table ============
[01/07 18:09:59    230s] [NR-eGR] Rule id: 0  Nets: 11915
[01/07 18:09:59    230s] [NR-eGR] ========================================
[01/07 18:09:59    230s] [NR-eGR] 
[01/07 18:09:59    230s] (I)      ======== NDR :  =========
[01/07 18:09:59    230s] (I)      +--------------+--------+
[01/07 18:09:59    230s] (I)      |           ID |      0 |
[01/07 18:09:59    230s] (I)      |         Name |        |
[01/07 18:09:59    230s] (I)      |      Default |    yes |
[01/07 18:09:59    230s] (I)      |  Clk Special |     no |
[01/07 18:09:59    230s] (I)      | Hard spacing |     no |
[01/07 18:09:59    230s] (I)      |    NDR track | (none) |
[01/07 18:09:59    230s] (I)      |      NDR via | (none) |
[01/07 18:09:59    230s] (I)      |  Extra space |      0 |
[01/07 18:09:59    230s] (I)      |      Shields |      0 |
[01/07 18:09:59    230s] (I)      |   Demand (H) |      1 |
[01/07 18:09:59    230s] (I)      |   Demand (V) |      1 |
[01/07 18:09:59    230s] (I)      |        #Nets |  11915 |
[01/07 18:09:59    230s] (I)      +--------------+--------+
[01/07 18:09:59    230s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:59    230s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:59    230s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:59    230s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:09:59    230s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:09:59    230s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:09:59    230s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:09:59    230s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:59    230s] (I)      ======== NDR :  =========
[01/07 18:09:59    230s] (I)      +--------------+--------+
[01/07 18:09:59    230s] (I)      |           ID |      1 |
[01/07 18:09:59    230s] (I)      |         Name |        |
[01/07 18:09:59    230s] (I)      |      Default |     no |
[01/07 18:09:59    230s] (I)      |  Clk Special |     no |
[01/07 18:09:59    230s] (I)      | Hard spacing |     no |
[01/07 18:09:59    230s] (I)      |    NDR track | (none) |
[01/07 18:09:59    230s] (I)      |      NDR via | (none) |
[01/07 18:09:59    230s] (I)      |  Extra space |      1 |
[01/07 18:09:59    230s] (I)      |      Shields |      0 |
[01/07 18:09:59    230s] (I)      |   Demand (H) |      2 |
[01/07 18:09:59    230s] (I)      |   Demand (V) |      2 |
[01/07 18:09:59    230s] (I)      |        #Nets |      0 |
[01/07 18:09:59    230s] (I)      +--------------+--------+
[01/07 18:09:59    230s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:59    230s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:09:59    230s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:59    230s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:09:59    230s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:09:59    230s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:09:59    230s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:09:59    230s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:09:59    230s] (I)      =============== Blocked Tracks ===============
[01/07 18:09:59    230s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:59    230s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:09:59    230s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:59    230s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:09:59    230s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:09:59    230s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:09:59    230s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:09:59    230s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:09:59    230s] (I)      +-------+---------+----------+---------------+
[01/07 18:09:59    230s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5.33 MB )
[01/07 18:09:59    230s] (I)      Reset routing kernel
[01/07 18:09:59    230s] (I)      Started Global Routing ( Curr Mem: 5.33 MB )
[01/07 18:09:59    230s] (I)      totalPins=34743  totalGlobalPin=34245 (98.57%)
[01/07 18:09:59    230s] (I)      ================= Net Group Info =================
[01/07 18:09:59    230s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:59    230s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:09:59    230s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:59    230s] (I)      |  1 |          11915 |      met2(2) |   met5(5) |
[01/07 18:09:59    230s] (I)      +----+----------------+--------------+-----------+
[01/07 18:09:59    230s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:09:59    230s] (I)      total 2D Demand : 6399 = (2521 H, 3878 V)
[01/07 18:09:59    230s] (I)      #blocked GCells = 64770
[01/07 18:09:59    230s] (I)      #regions = 4
[01/07 18:09:59    230s] (I)      Adjusted 0 GCells for pin access
[01/07 18:09:59    230s] [NR-eGR] Layer group 1: route 11915 net(s) in layer range [2, 5]
[01/07 18:09:59    230s] (I)      
[01/07 18:09:59    230s] (I)      ============  Phase 1a Route ============
[01/07 18:10:00    230s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[01/07 18:10:00    230s] (I)      Usage: 101482 = (50662 H, 50820 V) = (8.70% H, 4.53% V) = (2.097e+05um H, 2.104e+05um V)
[01/07 18:10:00    230s] (I)      
[01/07 18:10:00    230s] (I)      ============  Phase 1b Route ============
[01/07 18:10:00    230s] (I)      Usage: 101581 = (50692 H, 50889 V) = (8.71% H, 4.54% V) = (2.099e+05um H, 2.107e+05um V)
[01/07 18:10:00    230s] (I)      Overflow of layer group 1: 0.95% H + 0.01% V. EstWL: 4.205453e+05um
[01/07 18:10:00    230s] (I)      Congestion metric : 2.87%H 0.02%V, 2.89%HV
[01/07 18:10:00    230s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:10:00    230s] (I)      
[01/07 18:10:00    230s] (I)      ============  Phase 1c Route ============
[01/07 18:10:00    230s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:00    230s] (I)      Usage: 101976 = (50870 H, 51106 V) = (8.74% H, 4.56% V) = (2.106e+05um H, 2.116e+05um V)
[01/07 18:10:00    230s] (I)      
[01/07 18:10:00    230s] (I)      ============  Phase 1d Route ============
[01/07 18:10:00    231s] (I)      Usage: 102307 = (50899 H, 51408 V) = (8.74% H, 4.58% V) = (2.107e+05um H, 2.128e+05um V)
[01/07 18:10:00    231s] (I)      
[01/07 18:10:00    231s] (I)      ============  Phase 1e Route ============
[01/07 18:10:00    231s] (I)      Usage: 102307 = (50899 H, 51408 V) = (8.74% H, 4.58% V) = (2.107e+05um H, 2.128e+05um V)
[01/07 18:10:00    231s] [NR-eGR] Early Global Route overflow of layer group 1: 0.73% H + 0.00% V. EstWL: 4.235510e+05um
[01/07 18:10:00    231s] (I)      
[01/07 18:10:00    231s] (I)      ============  Phase 1l Route ============
[01/07 18:10:00    231s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:10:00    231s] (I)      Layer  2:     691695     54543         1      600246      719946    (45.47%) 
[01/07 18:10:00    231s] (I)      Layer  3:     511966    104672      7692      465485      530049    (46.76%) 
[01/07 18:10:00    231s] (I)      Layer  4:     433320     26499       310      505753      481708    (51.22%) 
[01/07 18:10:00    231s] (I)      Layer  5:      71304      6027        70       92980       72942    (56.04%) 
[01/07 18:10:00    231s] (I)      Total:       1708285    191741      8073     1664464     1804643    (47.98%) 
[01/07 18:10:00    231s] (I)      
[01/07 18:10:00    231s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:10:00    231s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:10:00    231s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:10:00    231s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[01/07 18:10:00    231s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:10:00    231s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:00    231s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:00    231s] [NR-eGR]    met3 ( 3)      3362( 4.30%)       241( 0.31%)         2( 0.00%)   ( 4.62%) 
[01/07 18:10:00    231s] [NR-eGR]    met4 ( 4)       196( 0.27%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[01/07 18:10:00    231s] [NR-eGR]    met5 ( 5)        68( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[01/07 18:10:00    231s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:10:00    231s] [NR-eGR]        Total      3627( 1.23%)       241( 0.08%)         2( 0.00%)   ( 1.32%) 
[01/07 18:10:00    231s] [NR-eGR] 
[01/07 18:10:00    231s] (I)      Finished Global Routing ( CPU: 0.88 sec, Real: 0.30 sec, Curr Mem: 5.33 MB )
[01/07 18:10:00    231s] (I)      Updating congestion map
[01/07 18:10:00    231s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:10:00    231s] [NR-eGR] Overflow after Early Global Route 3.13% H + 0.00% V
[01/07 18:10:00    231s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.01 sec, Real: 0.42 sec, Curr Mem: 5.33 MB )
[01/07 18:10:00    231s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 5524.4M
[01/07 18:10:00    231s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.012, REAL:0.430, MEM:5524.4M, EPOCH TIME: 1736269800.277357
[01/07 18:10:00    231s] OPERPROF: Starting HotSpotCal at level 1, MEM:5524.4M, EPOCH TIME: 1736269800.277398
[01/07 18:10:00    231s] [hotspot] +------------+---------------+---------------+
[01/07 18:10:00    231s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:10:00    231s] [hotspot] +------------+---------------+---------------+
[01/07 18:10:00    231s] [hotspot] | normalized |          4.98 |         39.34 |
[01/07 18:10:00    231s] [hotspot] +------------+---------------+---------------+
[01/07 18:10:00    231s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.98, normalized total congestion hotspot area = 39.34 (area is in unit of 4 std-cell row bins)
[01/07 18:10:00    231s] [hotspot] max/total 4.98/39.34, big hotspot (>10) total 3.93
[01/07 18:10:00    231s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot] |  1  |   764.98   764.98   831.22   831.22 |        4.20   | grid_clb_1__1_/logical_til... |
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot] |  2  |   632.50   897.46   698.74   963.70 |        3.67   | grid_clb_1__1_/logical_til... |
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot] |  3  |   897.46   930.58   963.70   996.82 |        2.36   | grid_clb_1__1_/logical_til... |
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot] |  4  |   996.82   566.26  1063.06   632.50 |        2.10   | grid_clb_1__1_/logical_til... |
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot] |  5  |   897.46   831.22   963.70   897.46 |        2.10   | grid_clb_1__1_/logical_til... |
[01/07 18:10:00    231s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:00    231s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:00    231s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:00    231s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:00    231s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:00    231s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:00    231s] Top 5 hotspots total area: 14.43
[01/07 18:10:00    231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.008, MEM:5524.4M, EPOCH TIME: 1736269800.285043
[01/07 18:10:00    231s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5524.4M, EPOCH TIME: 1736269800.285121
[01/07 18:10:00    231s] Starting Early Global Route wiring: mem = 5524.4M
[01/07 18:10:00    231s] (I)      Running track assignment and export wires
[01/07 18:10:00    231s] (I)      Delete wires for 11915 nets 
[01/07 18:10:00    231s] (I)      ============= Track Assignment ============
[01/07 18:10:00    231s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.33 MB )
[01/07 18:10:00    231s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:10:00    231s] (I)      Run Multi-thread track assignment
[01/07 18:10:00    231s] (I)      Finished Track Assignment (8T) ( CPU: 0.29 sec, Real: 0.06 sec, Curr Mem: 5.35 MB )
[01/07 18:10:00    231s] (I)      Started Export ( Curr Mem: 5.35 MB )
[01/07 18:10:00    231s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:10:00    231s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/07 18:10:00    231s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:00    231s] [NR-eGR]               Length (um)   Vias 
[01/07 18:10:00    231s] [NR-eGR] ---------------------------------
[01/07 18:10:00    231s] [NR-eGR]  met1  (1H)             0  35914 
[01/07 18:10:00    231s] [NR-eGR]  met2  (2V)        190088  46853 
[01/07 18:10:00    231s] [NR-eGR]  met3  (3H)        199975   8469 
[01/07 18:10:00    231s] [NR-eGR]  met4  (4V)         40920   6498 
[01/07 18:10:00    231s] [NR-eGR]  met5  (5H)         21581      0 
[01/07 18:10:00    231s] [NR-eGR] ---------------------------------
[01/07 18:10:00    231s] [NR-eGR]        Total       452564  97734 
[01/07 18:10:00    231s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:00    231s] [NR-eGR] Total half perimeter of net bounding box: 327132um
[01/07 18:10:00    231s] [NR-eGR] Total length: 452564um, number of vias: 97734
[01/07 18:10:00    231s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:00    231s] (I)      == Layer wire length by net rule ==
[01/07 18:10:00    231s] (I)                     Default 
[01/07 18:10:00    231s] (I)      -----------------------
[01/07 18:10:00    231s] (I)       met1  (1H)        0um 
[01/07 18:10:00    231s] (I)       met2  (2V)   190088um 
[01/07 18:10:00    231s] (I)       met3  (3H)   199975um 
[01/07 18:10:00    231s] (I)       met4  (4V)    40920um 
[01/07 18:10:00    231s] (I)       met5  (5H)    21581um 
[01/07 18:10:00    231s] (I)      -----------------------
[01/07 18:10:00    231s] (I)             Total  452564um 
[01/07 18:10:00    231s] (I)      == Layer via count by net rule ==
[01/07 18:10:00    231s] (I)                    Default 
[01/07 18:10:00    231s] (I)      ----------------------
[01/07 18:10:00    231s] (I)       met1  (1H)     35914 
[01/07 18:10:00    231s] (I)       met2  (2V)     46853 
[01/07 18:10:00    231s] (I)       met3  (3H)      8469 
[01/07 18:10:00    231s] (I)       met4  (4V)      6498 
[01/07 18:10:00    231s] (I)       met5  (5H)         0 
[01/07 18:10:00    231s] (I)      ----------------------
[01/07 18:10:00    231s] (I)             Total    97734 
[01/07 18:10:00    232s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.19 sec, Curr Mem: 5.24 MB )
[01/07 18:10:00    232s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:00    232s] (I)      Global routing data unavailable, rerun eGR
[01/07 18:10:00    232s] (I)      Initializing eGR engine (regular)
[01/07 18:10:00    232s] Set min layer with default ( 2 )
[01/07 18:10:00    232s] Set max layer with default ( 127 )
[01/07 18:10:00    232s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:00    232s] Min route layer (adjusted) = 2
[01/07 18:10:00    232s] Max route layer (adjusted) = 5
[01/07 18:10:00    232s] (I)      clean place blk overflow:
[01/07 18:10:00    232s] (I)      H : enabled 1.00 0
[01/07 18:10:00    232s] (I)      V : enabled 1.00 0
[01/07 18:10:00    232s] Early Global Route wiring runtime: 0.28 seconds, mem = 5497.3M
[01/07 18:10:00    232s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.595, REAL:0.279, MEM:5497.3M, EPOCH TIME: 1736269800.564408
[01/07 18:10:00    232s] SKP cleared!
[01/07 18:10:00    232s] 
[01/07 18:10:00    232s] *** Finished incrementalPlace (cpu=0:00:33.3, real=0:00:09.0)***
[01/07 18:10:00    232s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:5289.3M, EPOCH TIME: 1736269800.601281
[01/07 18:10:00    232s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:5289.3M, EPOCH TIME: 1736269800.601443
[01/07 18:10:00    232s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:33.3/0:00:09.2 (3.6), totSession cpu/real = 0:03:52.2/0:03:10.7 (1.2), mem = 5289.3M
[01/07 18:10:00    232s] 
[01/07 18:10:00    232s] =============================================================================================
[01/07 18:10:00    232s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.31-s109_1
[01/07 18:10:00    232s] =============================================================================================
[01/07 18:10:00    232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:00    232s] ---------------------------------------------------------------------------------------------
[01/07 18:10:00    232s] [ RefinePlace            ]      1   0:00:00.6  (   6.6 % )     0:00:00.6 /  0:00:01.1    1.8
[01/07 18:10:00    232s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.9
[01/07 18:10:00    232s] [ ExtractRC              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.3
[01/07 18:10:00    232s] [ FullDelayCalc          ]      1   0:00:00.7  (   7.4 % )     0:00:00.8 /  0:00:02.9    3.7
[01/07 18:10:00    232s] [ TimingUpdate           ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.5    3.4
[01/07 18:10:00    232s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:00    232s] [ MISC                   ]          0:00:07.6  (  83.1 % )     0:00:07.6 /  0:00:28.8    3.8
[01/07 18:10:00    232s] ---------------------------------------------------------------------------------------------
[01/07 18:10:00    232s]  IncrReplace #1 TOTAL               0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:33.3    3.6
[01/07 18:10:00    232s] ---------------------------------------------------------------------------------------------
[01/07 18:10:00    232s] 
[01/07 18:10:00    232s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[01/07 18:10:00    232s]     Congestion Repair done. (took cpu=0:00:33.4 real=0:00:09.2)
[01/07 18:10:00    232s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/07 18:10:00    232s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:00    232s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:00    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:5289.3M, EPOCH TIME: 1736269800.674008
[01/07 18:10:00    232s] Processing tracks to init pin-track alignment.
[01/07 18:10:00    232s] z: 2, totalTracks: 1
[01/07 18:10:00    232s] z: 4, totalTracks: 1
[01/07 18:10:00    232s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:00    232s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5289.3M, EPOCH TIME: 1736269800.680605
[01/07 18:10:00    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:00    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:00    232s] 
[01/07 18:10:00    232s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:00    232s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:00    232s] OPERPROF:     Starting CMU at level 3, MEM:5289.3M, EPOCH TIME: 1736269800.689070
[01/07 18:10:00    232s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:5289.3M, EPOCH TIME: 1736269800.690334
[01/07 18:10:00    232s] 
[01/07 18:10:00    232s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:00    232s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.011, MEM:5289.3M, EPOCH TIME: 1736269800.691663
[01/07 18:10:00    232s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5289.3M, EPOCH TIME: 1736269800.691735
[01/07 18:10:00    232s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5289.3M, EPOCH TIME: 1736269800.691940
[01/07 18:10:00    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5289.3MB).
[01/07 18:10:00    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.019, MEM:5289.3M, EPOCH TIME: 1736269800.693423
[01/07 18:10:00    232s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:34.2 real=0:00:09.9)
[01/07 18:10:00    232s]   Leaving CCOpt scope - extractRC...
[01/07 18:10:00    232s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 18:10:00    232s] Extraction called for design 'fpga_top' of instances=11945 and nets=14790 using extraction engine 'preRoute' .
[01/07 18:10:00    232s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:10:00    232s] RC Extraction called in multi-corner(1) mode.
[01/07 18:10:00    232s] RCMode: PreRoute
[01/07 18:10:00    232s]       RC Corner Indexes            0   
[01/07 18:10:00    232s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:10:00    232s] Resistance Scaling Factor    : 1.00000 
[01/07 18:10:00    232s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:10:00    232s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:10:00    232s] Shrink Factor                : 1.00000
[01/07 18:10:00    232s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:10:00    232s] Using Quantus QRC technology file ...
[01/07 18:10:00    232s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:00    232s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:10:00    232s] eee: pegSigSF=1.070000
[01/07 18:10:00    232s] Initializing multi-corner resistance tables ...
[01/07 18:10:00    232s] eee: Grid unit RC data computation started
[01/07 18:10:00    232s] eee: Grid unit RC data computation completed
[01/07 18:10:00    232s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:10:00    232s] eee: l=2 avDens=0.100893 usedTrk=4591.490091 availTrk=45508.329211 sigTrk=4591.490091
[01/07 18:10:00    232s] eee: l=3 avDens=0.163917 usedTrk=4845.151440 availTrk=29558.537051 sigTrk=4845.151440
[01/07 18:10:00    232s] eee: l=4 avDens=0.061812 usedTrk=1778.298403 availTrk=28769.466428 sigTrk=1778.298403
[01/07 18:10:00    232s] eee: l=5 avDens=0.170708 usedTrk=1015.861376 availTrk=5950.884052 sigTrk=1015.861376
[01/07 18:10:00    232s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:00    232s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:10:00    232s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318273 uaWl=1.000000 uaWlH=0.136600 aWlH=0.000000 lMod=0 pMax=0.840800 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:10:00    232s] eee: NetCapCache creation started. (Current Mem: 5289.316M) 
[01/07 18:10:00    232s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5289.316M) 
[01/07 18:10:00    232s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:10:00    232s] eee: Metal Layers Info:
[01/07 18:10:00    232s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:00    232s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:10:00    232s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:00    232s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:10:00    232s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:10:00    232s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:10:00    232s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:10:00    232s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:10:00    232s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:00    232s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:10:00    232s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5289.316M)
[01/07 18:10:00    232s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 18:10:00    232s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 18:10:00    232s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:10:00    232s] End AAE Lib Interpolated Model. (MEM=5289.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:00    232s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Clock DAG hash after clustering cong repair call: 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/07 18:10:00    232s]     delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]     steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]   Clock DAG stats after clustering cong repair call:
[01/07 18:10:00    232s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]     misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]   Clock DAG net violations after clustering cong repair call:
[01/07 18:10:00    232s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/07 18:10:00    232s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]   Primary reporting skew groups after clustering cong repair call:
[01/07 18:10:00    232s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:00    232s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]   Skew group summary after clustering cong repair call:
[01/07 18:10:00    232s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:00    232s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:00    232s]   CongRepair After Initial Clustering done. (took cpu=0:00:34.5 real=0:00:10.1)
[01/07 18:10:00    232s]   Stage::Clustering done. (took cpu=0:00:35.6 real=0:00:10.8)
[01/07 18:10:00    232s]   Stage::DRV Fixing...
[01/07 18:10:00    232s]   Fixing clock tree slew time and max cap violations...
[01/07 18:10:00    232s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:00    232s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/07 18:10:00    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:00    232s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/07 18:10:00    232s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:00    232s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:00    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 18:10:00    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:00    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:00    232s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Stage::Insertion Delay Reduction...
[01/07 18:10:00    232s]   Removing unnecessary root buffering...
[01/07 18:10:00    232s]     Clock DAG hash before 'Removing unnecessary root buffering': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG hash after 'Removing unnecessary root buffering': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]     Skew group summary after 'Removing unnecessary root buffering':
[01/07 18:10:00    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:00    232s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Removing unconstrained drivers...
[01/07 18:10:00    232s]     Clock DAG hash before 'Removing unconstrained drivers': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG hash after 'Removing unconstrained drivers': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]     Skew group summary after 'Removing unconstrained drivers':
[01/07 18:10:00    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:00    232s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Reducing insertion delay 1...
[01/07 18:10:00    232s]     Clock DAG hash before 'Reducing insertion delay 1': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG hash after 'Reducing insertion delay 1': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]     Skew group summary after 'Reducing insertion delay 1':
[01/07 18:10:00    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:00    232s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Removing longest path buffering...
[01/07 18:10:00    232s]     Clock DAG hash before 'Removing longest path buffering': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG hash after 'Removing longest path buffering': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Removing longest path buffering':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Removing longest path buffering':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:00    232s]     Skew group summary after 'Removing longest path buffering':
[01/07 18:10:00    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:00    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:00    232s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:00    232s]   Reducing delay of long paths...
[01/07 18:10:00    232s]     Clock DAG hash before 'Reducing delay of long paths': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG hash after 'Reducing delay of long paths': 14387118561201929498 5642091633876245253
[01/07 18:10:00    232s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[01/07 18:10:00    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:00    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:00    232s]     Clock DAG stats after 'Reducing delay of long paths':
[01/07 18:10:00    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:00    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:00    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:00    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:00    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:00    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:00    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:00    232s]     Clock DAG net violations after 'Reducing delay of long paths':
[01/07 18:10:00    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:00    232s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[01/07 18:10:00    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:00    232s]     Primary reporting skew groups after 'Reducing delay of long paths':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Reducing delay of long paths':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 18:10:01    232s]   CCOpt::Phase::Construction done. (took cpu=0:00:35.7 real=0:00:10.9)
[01/07 18:10:01    232s]   
[01/07 18:10:01    232s]   
[01/07 18:10:01    232s]   CCOpt::Phase::Implementation...
[01/07 18:10:01    232s]   Stage::Reducing Power...
[01/07 18:10:01    232s]   Improving clock tree routing...
[01/07 18:10:01    232s]     Clock DAG hash before 'Improving clock tree routing': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Iteration 1...
[01/07 18:10:01    232s]     Iteration 1 done.
[01/07 18:10:01    232s]     Clock DAG hash after 'Improving clock tree routing': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Improving clock tree routing':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Improving clock tree routing':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Improving clock tree routing':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Reducing clock tree power 1...
[01/07 18:10:01    232s]     Clock DAG hash before 'Reducing clock tree power 1': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Resizing gates: 
[01/07 18:10:01    232s]     Legalizer releasing space for clock trees
[01/07 18:10:01    232s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 18:10:01    232s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     100% 
[01/07 18:10:01    232s]     Clock DAG hash after 'Reducing clock tree power 1': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Reducing clock tree power 1':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Reducing clock tree power 2...
[01/07 18:10:01    232s]     Clock DAG hash before 'Reducing clock tree power 2': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Path optimization required 0 stage delay updates 
[01/07 18:10:01    232s]     Clock DAG hash after 'Reducing clock tree power 2': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Reducing clock tree power 2':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.0)
[01/07 18:10:01    232s]   Stage::Balancing...
[01/07 18:10:01    232s]   Improving subtree skew...
[01/07 18:10:01    232s]     Clock DAG hash before 'Improving subtree skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG hash after 'Improving subtree skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Improving subtree skew':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Improving subtree skew':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Improving subtree skew':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Improving subtree skew':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Offloading subtrees by buffering...
[01/07 18:10:01    232s]     Clock DAG hash before 'Offloading subtrees by buffering': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG hash after 'Offloading subtrees by buffering': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Offloading subtrees by buffering':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   AdjustingMinPinPIDs for balancing...
[01/07 18:10:01    232s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[01/07 18:10:01    232s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Approximately balancing fragments step...
[01/07 18:10:01    232s]       Clock DAG hash before 'Approximately balancing fragments step': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/07 18:10:01    232s]         delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]         steiner router: calls=1244, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]       Resolve constraints - Approximately balancing fragments...
[01/07 18:10:01    232s]       Resolving skew group constraints...
[01/07 18:10:01    232s]         Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[01/07 18:10:01    232s]       Resolving skew group constraints done.
[01/07 18:10:01    232s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[01/07 18:10:01    232s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/07 18:10:01    232s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]       Approximately balancing fragments...
[01/07 18:10:01    232s]         Moving gates to improve sub-tree skew...
[01/07 18:10:01    232s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/07 18:10:01    232s]             delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]             steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]           Tried: 3 Succeeded: 0
[01/07 18:10:01    232s]           Topology Tried: 0 Succeeded: 0
[01/07 18:10:01    232s]           0 Succeeded with SS ratio
[01/07 18:10:01    232s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/07 18:10:01    232s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/07 18:10:01    232s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/07 18:10:01    232s]             delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]             steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/07 18:10:01    232s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]             misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[01/07 18:10:01    232s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/07 18:10:01    232s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]         Approximately balancing fragments bottom up...
[01/07 18:10:01    232s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/07 18:10:01    232s]             delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]             steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/07 18:10:01    232s]             delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]             steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/07 18:10:01    232s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]             misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[01/07 18:10:01    232s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/07 18:10:01    232s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]         Approximately balancing fragments, wire and cell delays...
[01/07 18:10:01    232s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[01/07 18:10:01    232s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]             delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]             steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]             misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/07 18:10:01    232s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]       Approximately balancing fragments done.
[01/07 18:10:01    232s]       Clock DAG hash after 'Approximately balancing fragments step': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/07 18:10:01    232s]         delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]         steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]       Clock DAG stats after 'Approximately balancing fragments step':
[01/07 18:10:01    232s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]         misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       Clock DAG net violations after 'Approximately balancing fragments step':
[01/07 18:10:01    232s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/07 18:10:01    232s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]     Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 18:10:01    232s]     Clock DAG hash after Approximately balancing fragments: 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[01/07 18:10:01    232s]       delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after Approximately balancing fragments:
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after Approximately balancing fragments:
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after Approximately balancing fragments:
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after Approximately balancing fragments:
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]     Improving fragments clock skew...
[01/07 18:10:01    232s]       Clock DAG hash before 'Improving fragments clock skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/07 18:10:01    232s]         delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]         steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]       Clock DAG hash after 'Improving fragments clock skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/07 18:10:01    232s]         delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]         steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]       Clock DAG stats after 'Improving fragments clock skew':
[01/07 18:10:01    232s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]         misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       Clock DAG net violations after 'Improving fragments clock skew':
[01/07 18:10:01    232s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/07 18:10:01    232s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]       Primary reporting skew groups after 'Improving fragments clock skew':
[01/07 18:10:01    232s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]       Skew group summary after 'Improving fragments clock skew':
[01/07 18:10:01    232s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 18:10:01    232s]   Approximately balancing step...
[01/07 18:10:01    232s]     Clock DAG hash before 'Approximately balancing step': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/07 18:10:01    232s]       delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Resolve constraints - Approximately balancing...
[01/07 18:10:01    232s]     Resolving skew group constraints...
[01/07 18:10:01    232s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[01/07 18:10:01    232s]     Resolving skew group constraints done.
[01/07 18:10:01    232s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     Approximately balancing...
[01/07 18:10:01    232s]       Approximately balancing, wire and cell delays...
[01/07 18:10:01    232s]       Approximately balancing, wire and cell delays, iteration 1...
[01/07 18:10:01    232s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]           delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]           misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/07 18:10:01    232s]           Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/07 18:10:01    232s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     Approximately balancing done.
[01/07 18:10:01    232s]     Clock DAG hash after 'Approximately balancing step': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/07 18:10:01    232s]       delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Approximately balancing step':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Approximately balancing step':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Approximately balancing step':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Approximately balancing step':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Approximately balancing paths...
[01/07 18:10:01    232s]     Clock DAG hash before 'Approximately balancing paths': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/07 18:10:01    232s]       delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Added 0 buffers.
[01/07 18:10:01    232s]     Clock DAG hash after 'Approximately balancing paths': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/07 18:10:01    232s]       delay calculator: calls=1257, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Approximately balancing paths':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Approximately balancing paths':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Approximately balancing paths':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 18:10:01    232s]   Stage::Polishing...
[01/07 18:10:01    232s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:10:01    232s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Clock DAG hash before polishing: 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]   CTS services accumulated run-time stats before polishing:
[01/07 18:10:01    232s]     delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]     steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]   Clock DAG stats before polishing:
[01/07 18:10:01    232s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]     misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]   Clock DAG net violations before polishing:
[01/07 18:10:01    232s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]   Clock DAG primary half-corner transition distribution before polishing:
[01/07 18:10:01    232s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]   Primary reporting skew groups before polishing:
[01/07 18:10:01    232s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]   Skew group summary before polishing:
[01/07 18:10:01    232s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]   
[01/07 18:10:01    232s]   
[01/07 18:10:01    232s]   Merging balancing drivers for power...
[01/07 18:10:01    232s]     Clock DAG hash before 'Merging balancing drivers for power': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Tried: 3 Succeeded: 0
[01/07 18:10:01    232s]     Clock DAG hash after 'Merging balancing drivers for power': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Merging balancing drivers for power':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Improving clock skew...
[01/07 18:10:01    232s]     Clock DAG hash before 'Improving clock skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG hash after 'Improving clock skew': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Improving clock skew':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Improving clock skew':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Improving clock skew':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Improving clock skew':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Moving gates to reduce wire capacitance...
[01/07 18:10:01    232s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/07 18:10:01    232s]     Iteration 1...
[01/07 18:10:01    232s]       Artificially removing short and long paths...
[01/07 18:10:01    232s]         Clock DAG hash before 'Artificially removing short and long paths': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/07 18:10:01    232s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:01    232s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:01    232s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/07 18:10:01    232s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/07 18:10:01    232s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]         Legalizer releasing space for clock trees
[01/07 18:10:01    232s]         Legalizing clock trees...
[01/07 18:10:01    232s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/07 18:10:01    232s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/07 18:10:01    232s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]         Moving gates: 
[01/07 18:10:01    232s]         Legalizer releasing space for clock trees
[01/07 18:10:01    232s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 18:10:01    232s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]         100% 
[01/07 18:10:01    232s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     Iteration 1 done.
[01/07 18:10:01    232s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/07 18:10:01    232s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Reducing clock tree power 3...
[01/07 18:10:01    232s]     Clock DAG hash before 'Reducing clock tree power 3': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Artificially removing short and long paths...
[01/07 18:10:01    232s]       Clock DAG hash before 'Artificially removing short and long paths': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/07 18:10:01    232s]         delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]         steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:01    232s]       For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:01    232s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[01/07 18:10:01    232s]     Resizing gates: 
[01/07 18:10:01    232s]     Legalizer releasing space for clock trees
[01/07 18:10:01    232s]     ...20% ..Legalizing clock trees...
[01/07 18:10:01    232s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]     .40% ...60% ...80% ...100% 
[01/07 18:10:01    232s]     Clock DAG hash after 'Reducing clock tree power 3': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    232s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    232s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    232s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    232s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    232s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    232s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    232s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    232s]     Clock DAG net violations after 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    232s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    232s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    232s]     Skew group summary after 'Reducing clock tree power 3':
[01/07 18:10:01    232s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    232s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    232s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    232s]   Improving insertion delay...
[01/07 18:10:01    232s]     Clock DAG hash before 'Improving insertion delay': 14387118561201929498 5642091633876245253
[01/07 18:10:01    232s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/07 18:10:01    232s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    232s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]     Clock DAG hash after 'Improving insertion delay': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/07 18:10:01    233s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]     Clock DAG stats after 'Improving insertion delay':
[01/07 18:10:01    233s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    233s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    233s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    233s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    233s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    233s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    233s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    233s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    233s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    233s]     Clock DAG net violations after 'Improving insertion delay':
[01/07 18:10:01    233s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    233s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/07 18:10:01    233s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    233s]     Primary reporting skew groups after 'Improving insertion delay':
[01/07 18:10:01    233s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    233s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    233s]     Skew group summary after 'Improving insertion delay':
[01/07 18:10:01    233s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]   Wire Opt OverFix...
[01/07 18:10:01    233s]     Clock DAG hash before 'Wire Opt OverFix': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/07 18:10:01    233s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]     Wire Reduction extra effort...
[01/07 18:10:01    233s]       Clock DAG hash before 'Wire Reduction extra effort': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]         steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/07 18:10:01    233s]       Artificially removing short and long paths...
[01/07 18:10:01    233s]         Clock DAG hash before 'Artificially removing short and long paths': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:01    233s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Global shorten wires A0...
[01/07 18:10:01    233s]         Clock DAG hash before 'Global shorten wires A0': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Move For Wirelength - core...
[01/07 18:10:01    233s]         Clock DAG hash before 'Move For Wirelength - core': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 18:10:01    233s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Global shorten wires A1...
[01/07 18:10:01    233s]         Clock DAG hash before 'Global shorten wires A1': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Move For Wirelength - core...
[01/07 18:10:01    233s]         Clock DAG hash before 'Move For Wirelength - core': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 18:10:01    233s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Global shorten wires B...
[01/07 18:10:01    233s]         Clock DAG hash before 'Global shorten wires B': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Move For Wirelength - branch...
[01/07 18:10:01    233s]         Clock DAG hash before 'Move For Wirelength - branch': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/07 18:10:01    233s]           delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]           steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 18:10:01    233s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 18:10:01    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/07 18:10:01    233s]       Clock DAG hash after 'Wire Reduction extra effort': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]         steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    233s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    233s]         misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    233s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    233s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    233s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    233s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    233s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    233s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    233s]       Clock DAG net violations after 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    233s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    233s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    233s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    233s]       Skew group summary after 'Wire Reduction extra effort':
[01/07 18:10:01    233s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]     Optimizing orientation...
[01/07 18:10:01    233s]     FlipOpt...
[01/07 18:10:01    233s]     Disconnecting clock tree from netlist...
[01/07 18:10:01    233s]     Disconnecting clock tree from netlist done.
[01/07 18:10:01    233s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[01/07 18:10:01    233s]     Resynthesising clock tree into netlist...
[01/07 18:10:01    233s]       Reset timing graph...
[01/07 18:10:01    233s] Ignoring AAE DB Resetting ...
[01/07 18:10:01    233s]       Reset timing graph done.
[01/07 18:10:01    233s]     Resynthesising clock tree into netlist done.
[01/07 18:10:01    233s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s]     Clock DAG hash after 'Wire Opt OverFix': 14387118561201929498 5642091633876245253
[01/07 18:10:01    233s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/07 18:10:01    233s]       delay calculator: calls=1259, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:01    233s]       steiner router: calls=1252, total_wall_time=0.012s, mean_wall_time=0.009ms
[01/07 18:10:01    233s]     Clock DAG stats after 'Wire Opt OverFix':
[01/07 18:10:01    233s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:01    233s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:01    233s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:01    233s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:01    233s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:01    233s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:01    233s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:01    233s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    233s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:01    233s]     Clock DAG net violations after 'Wire Opt OverFix':
[01/07 18:10:01    233s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:01    233s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/07 18:10:01    233s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:01    233s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/07 18:10:01    233s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    233s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:01    233s]     Skew group summary after 'Wire Opt OverFix':
[01/07 18:10:01    233s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:01    233s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:01    233s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 18:10:01    233s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[01/07 18:10:01    233s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.2)
[01/07 18:10:01    233s]   Stage::Updating netlist...
[01/07 18:10:01    233s]   Reset timing graph...
[01/07 18:10:01    233s] Ignoring AAE DB Resetting ...
[01/07 18:10:01    233s]   Reset timing graph done.
[01/07 18:10:01    233s]   Setting non-default rules before calling refine place.
[01/07 18:10:01    233s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/07 18:10:01    233s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5433.8M, EPOCH TIME: 1736269801.492514
[01/07 18:10:01    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[01/07 18:10:01    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.046, REAL:0.018, MEM:5245.8M, EPOCH TIME: 1736269801.510503
[01/07 18:10:01    233s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:01    233s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:01    233s]   Leaving CCOpt scope - ClockRefiner...
[01/07 18:10:01    233s]   Assigned high priority to 0 instances.
[01/07 18:10:01    233s]   Soft fixed 0 clock instances.
[01/07 18:10:01    233s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[01/07 18:10:01    233s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[01/07 18:10:01    233s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5245.8M, EPOCH TIME: 1736269801.528880
[01/07 18:10:01    233s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5245.8M, EPOCH TIME: 1736269801.528948
[01/07 18:10:01    233s] Processing tracks to init pin-track alignment.
[01/07 18:10:01    233s] z: 2, totalTracks: 1
[01/07 18:10:01    233s] z: 4, totalTracks: 1
[01/07 18:10:01    233s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:01    233s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5245.8M, EPOCH TIME: 1736269801.532988
[01/07 18:10:01    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:01    233s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:01    233s] OPERPROF:       Starting CMU at level 4, MEM:5245.8M, EPOCH TIME: 1736269801.536557
[01/07 18:10:01    233s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:5245.8M, EPOCH TIME: 1736269801.537472
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:01    233s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.005, MEM:5245.8M, EPOCH TIME: 1736269801.538239
[01/07 18:10:01    233s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5245.8M, EPOCH TIME: 1736269801.538283
[01/07 18:10:01    233s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5245.8M, EPOCH TIME: 1736269801.538465
[01/07 18:10:01    233s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5245.8MB).
[01/07 18:10:01    233s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.011, MEM:5245.8M, EPOCH TIME: 1736269801.539470
[01/07 18:10:01    233s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.014, REAL:0.011, MEM:5245.8M, EPOCH TIME: 1736269801.539499
[01/07 18:10:01    233s] TDRefine: refinePlace mode is spiral
[01/07 18:10:01    233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.7
[01/07 18:10:01    233s] OPERPROF: Starting Refine-Place at level 1, MEM:5245.8M, EPOCH TIME: 1736269801.539579
[01/07 18:10:01    233s] *** Starting refinePlace (0:03:53 mem=5245.8M) ***
[01/07 18:10:01    233s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:01    233s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:01    233s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:01    233s] Set min layer with default ( 2 )
[01/07 18:10:01    233s] Set max layer with default ( 127 )
[01/07 18:10:01    233s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:01    233s] Min route layer (adjusted) = 2
[01/07 18:10:01    233s] Max route layer (adjusted) = 5
[01/07 18:10:01    233s] Set min layer with default ( 2 )
[01/07 18:10:01    233s] Set max layer with default ( 127 )
[01/07 18:10:01    233s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:01    233s] Min route layer (adjusted) = 2
[01/07 18:10:01    233s] Max route layer (adjusted) = 5
[01/07 18:10:01    233s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5245.8M, EPOCH TIME: 1736269801.550629
[01/07 18:10:01    233s] Starting refinePlace ...
[01/07 18:10:01    233s] Set min layer with default ( 2 )
[01/07 18:10:01    233s] Set max layer with default ( 127 )
[01/07 18:10:01    233s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:01    233s] Min route layer (adjusted) = 2
[01/07 18:10:01    233s] Max route layer (adjusted) = 5
[01/07 18:10:01    233s] One DDP V2 for no tweak run.
[01/07 18:10:01    233s] Set min layer with default ( 2 )
[01/07 18:10:01    233s] Set max layer with default ( 127 )
[01/07 18:10:01    233s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:01    233s] Min route layer (adjusted) = 2
[01/07 18:10:01    233s] Max route layer (adjusted) = 5
[01/07 18:10:01    233s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:10:01    233s] DDP markSite nrRow 153 nrJob 153
[01/07 18:10:01    233s]   Spread Effort: high, standalone mode, useDDP on.
[01/07 18:10:01    233s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5247.9MB) @(0:03:53 - 0:03:53).
[01/07 18:10:01    233s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:01    233s] wireLenOptFixPriorityInst 1478 inst fixed
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:10:01    233s] 
[01/07 18:10:01    233s]  Info: 0 filler has been deleted!
[01/07 18:10:01    233s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:10:01    233s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[01/07 18:10:01    233s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:10:01    233s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=5215.9MB) @(0:03:53 - 0:03:54).
[01/07 18:10:01    233s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:01    233s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5215.9MB
[01/07 18:10:01    233s] Statistics of distance of Instance movement in refine placement:
[01/07 18:10:01    233s]   maximum (X+Y) =         0.00 um
[01/07 18:10:01    233s]   mean    (X+Y) =         0.00 um
[01/07 18:10:01    233s] Summary Report:
[01/07 18:10:01    233s] Instances move: 0 (out of 11893 movable)
[01/07 18:10:01    233s] Instances flipped: 0
[01/07 18:10:01    233s] Mean displacement: 0.00 um
[01/07 18:10:01    233s] Max displacement: 0.00 um 
[01/07 18:10:01    233s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:10:01    233s] Total instances moved : 0
[01/07 18:10:01    233s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.650, REAL:0.330, MEM:5215.9M, EPOCH TIME: 1736269801.880526
[01/07 18:10:01    233s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:01    233s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5215.9MB
[01/07 18:10:01    233s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=5215.9MB) @(0:03:53 - 0:03:54).
[01/07 18:10:01    233s] *** Finished refinePlace (0:03:54 mem=5215.9M) ***
[01/07 18:10:01    233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.7
[01/07 18:10:01    233s] OPERPROF: Finished Refine-Place at level 1, CPU:0.667, REAL:0.347, MEM:5215.9M, EPOCH TIME: 1736269801.886162
[01/07 18:10:01    233s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5215.9M, EPOCH TIME: 1736269801.886233
[01/07 18:10:01    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:01    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:01    233s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.037, REAL:0.017, MEM:5245.9M, EPOCH TIME: 1736269801.902933
[01/07 18:10:01    233s]   ClockRefiner summary
[01/07 18:10:01    233s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[01/07 18:10:01    233s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 18:10:01    233s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[01/07 18:10:01    233s]   Restoring pStatusCts on 0 clock instances.
[01/07 18:10:01    233s]   Revert refine place priority changes on 0 instances.
[01/07 18:10:01    233s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.4)
[01/07 18:10:01    233s]   Stage::Updating netlist done. (took cpu=0:00:00.8 real=0:00:00.4)
[01/07 18:10:01    233s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:00.9)
[01/07 18:10:01    233s]   CCOpt::Phase::eGRPC...
[01/07 18:10:01    233s]   eGR Post Conditioning...
[01/07 18:10:01    233s]     Clock implementation routing...
[01/07 18:10:01    233s]       Leaving CCOpt scope - Routing Tools...
[01/07 18:10:01    233s] Net route status summary:
[01/07 18:10:01    233s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:01    233s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:01    233s]       Routing using eGR only...
[01/07 18:10:01    233s]         Early Global Route - eGR only step...
[01/07 18:10:01    233s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[01/07 18:10:01    233s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[01/07 18:10:01    233s] (ccopt eGR): Start to route 2 all nets
[01/07 18:10:01    233s] Running pre-eGR process
[01/07 18:10:01    233s] [PSP]    Started Early Global Route ( Curr Mem: 4.98 MB )
[01/07 18:10:01    233s] (I)      Initializing eGR engine (clean)
[01/07 18:10:01    233s] Set min layer with default ( 2 )
[01/07 18:10:01    233s] Set max layer with default ( 127 )
[01/07 18:10:01    233s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:01    233s] Min route layer (adjusted) = 2
[01/07 18:10:01    233s] Max route layer (adjusted) = 5
[01/07 18:10:01    233s] (I)      clean place blk overflow:
[01/07 18:10:01    233s] (I)      H : enabled 1.00 0
[01/07 18:10:01    233s] (I)      V : enabled 1.00 0
[01/07 18:10:01    233s] (I)      Initializing eGR engine (clean)
[01/07 18:10:01    233s] Set min layer with default ( 2 )
[01/07 18:10:01    233s] Set max layer with default ( 127 )
[01/07 18:10:01    233s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:01    233s] Min route layer (adjusted) = 2
[01/07 18:10:01    233s] Max route layer (adjusted) = 5
[01/07 18:10:01    233s] (I)      clean place blk overflow:
[01/07 18:10:01    233s] (I)      H : enabled 1.00 0
[01/07 18:10:01    233s] (I)      V : enabled 1.00 0
[01/07 18:10:01    233s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4.98 MB )
[01/07 18:10:01    233s] (I)      Running eGR Cong Clean flow
[01/07 18:10:01    233s] (I)      # wire layers (front) : 6
[01/07 18:10:01    233s] (I)      # wire layers (back)  : 0
[01/07 18:10:01    233s] (I)      min wire layer : 1
[01/07 18:10:01    233s] (I)      max wire layer : 5
[01/07 18:10:01    233s] (I)      # cut layers (front) : 5
[01/07 18:10:01    233s] (I)      # cut layers (back)  : 0
[01/07 18:10:01    233s] (I)      min cut layer : 1
[01/07 18:10:01    233s] (I)      max cut layer : 4
[01/07 18:10:01    233s] (I)      ================================ Layers ================================
[01/07 18:10:01    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:01    233s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:10:01    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:01    233s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:10:01    233s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:10:01    233s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:01    233s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:10:01    233s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:01    233s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:10:01    233s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:01    233s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:10:01    233s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:01    233s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:10:01    233s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:10:01    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:01    233s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:10:01    233s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:10:01    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:01    233s] (I)      Started Import and model ( Curr Mem: 4.98 MB )
[01/07 18:10:01    233s] (I)      == Non-default Options ==
[01/07 18:10:01    233s] (I)      Clean congestion better                            : true
[01/07 18:10:01    233s] (I)      Estimate vias on DPT layer                         : true
[01/07 18:10:01    233s] (I)      Rerouting rounds                                   : 10
[01/07 18:10:01    233s] (I)      Clean congestion layer assignment rounds           : 3
[01/07 18:10:01    233s] (I)      Layer constraints as soft constraints              : true
[01/07 18:10:01    233s] (I)      Soft top layer                                     : true
[01/07 18:10:01    233s] (I)      Skip prospective layer relax nets                  : true
[01/07 18:10:01    233s] (I)      Better NDR handling                                : true
[01/07 18:10:01    233s] (I)      Improved NDR modeling in LA                        : true
[01/07 18:10:01    233s] (I)      Routing cost fix for NDR handling                  : true
[01/07 18:10:01    233s] (I)      Block tracks for preroutes                         : true
[01/07 18:10:01    233s] (I)      Assign IRoute by net group key                     : true
[01/07 18:10:01    233s] (I)      Block unroutable channels                          : true
[01/07 18:10:01    233s] (I)      Block unroutable channels 3D                       : true
[01/07 18:10:01    233s] (I)      Bound layer relaxed segment wl                     : true
[01/07 18:10:01    233s] (I)      Blocked pin reach length threshold                 : 2
[01/07 18:10:01    233s] (I)      Check blockage within NDR space in TA              : true
[01/07 18:10:01    233s] (I)      Skip must join for term with via pillar            : true
[01/07 18:10:01    233s] (I)      Model find APA for IO pin                          : true
[01/07 18:10:01    233s] (I)      On pin location for off pin term                   : true
[01/07 18:10:01    233s] (I)      Handle EOL spacing                                 : true
[01/07 18:10:01    233s] (I)      Merge PG vias by gap                               : true
[01/07 18:10:01    233s] (I)      Maximum routing layer                              : 5
[01/07 18:10:01    233s] (I)      Top routing layer                                  : 5
[01/07 18:10:01    233s] (I)      Ignore routing layer                               : true
[01/07 18:10:01    233s] (I)      Route selected nets only                           : true
[01/07 18:10:01    233s] (I)      Refine MST                                         : true
[01/07 18:10:01    233s] (I)      Honor PRL                                          : true
[01/07 18:10:01    233s] (I)      Strong congestion aware                            : true
[01/07 18:10:01    233s] (I)      Improved initial location for IRoutes              : true
[01/07 18:10:01    233s] (I)      Multi panel TA                                     : true
[01/07 18:10:01    233s] (I)      Penalize wire overlap                              : true
[01/07 18:10:01    233s] (I)      Expand small instance blockage                     : true
[01/07 18:10:01    233s] (I)      Reduce via in TA                                   : true
[01/07 18:10:01    233s] (I)      SS-aware routing                                   : true
[01/07 18:10:01    233s] (I)      Improve tree edge sharing                          : true
[01/07 18:10:01    233s] (I)      Improve 2D via estimation                          : true
[01/07 18:10:01    233s] (I)      Refine Steiner tree                                : true
[01/07 18:10:01    233s] (I)      Build spine tree                                   : true
[01/07 18:10:01    233s] (I)      Model pass through capacity                        : true
[01/07 18:10:01    233s] (I)      Extend blockages by a half GCell                   : true
[01/07 18:10:01    233s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[01/07 18:10:01    233s] (I)      Consider pin shapes                                : true
[01/07 18:10:01    233s] (I)      Consider pin shapes for all nodes                  : true
[01/07 18:10:01    233s] (I)      Consider NR APA                                    : true
[01/07 18:10:01    233s] (I)      Consider IO pin shape                              : true
[01/07 18:10:01    233s] (I)      Fix pin connection bug                             : true
[01/07 18:10:01    233s] (I)      Consider layer RC for local wires                  : true
[01/07 18:10:01    233s] (I)      Honor layer constraint                             : true
[01/07 18:10:01    233s] (I)      Route to clock mesh pin                            : true
[01/07 18:10:01    233s] (I)      LA-aware pin escape length                         : 2
[01/07 18:10:01    233s] (I)      Connect multiple ports                             : true
[01/07 18:10:01    233s] (I)      Split for must join                                : true
[01/07 18:10:01    233s] (I)      Number of threads                                  : 8
[01/07 18:10:01    233s] (I)      Routing effort level                               : 10000
[01/07 18:10:01    233s] (I)      Prefer layer length threshold                      : 8
[01/07 18:10:01    233s] (I)      Overflow penalty cost                              : 10
[01/07 18:10:01    233s] (I)      A-star cost                                        : 0.300000
[01/07 18:10:01    233s] (I)      Misalignment cost                                  : 10.000000
[01/07 18:10:01    233s] (I)      Threshold for short IRoute                         : 6
[01/07 18:10:01    233s] (I)      Via cost during post routing                       : 1.000000
[01/07 18:10:01    233s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/07 18:10:01    233s] (I)      Source-to-sink ratio                               : 0.300000
[01/07 18:10:01    233s] (I)      Scenic ratio bound                                 : 3.000000
[01/07 18:10:01    233s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/07 18:10:01    233s] (I)      Net layer relax scenic ratio                       : 1.250000
[01/07 18:10:01    233s] (I)      Layer demotion scenic scale                        : 1.000000
[01/07 18:10:01    233s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/07 18:10:01    233s] (I)      PG-aware similar topology routing                  : true
[01/07 18:10:01    233s] (I)      Maze routing via cost fix                          : true
[01/07 18:10:01    233s] (I)      Apply PRL on PG terms                              : true
[01/07 18:10:01    233s] (I)      Apply PRL on obs objects                           : true
[01/07 18:10:01    233s] (I)      Handle range-type spacing rules                    : true
[01/07 18:10:01    233s] (I)      PG gap threshold multiplier                        : 10.000000
[01/07 18:10:01    233s] (I)      Parallel spacing query fix                         : true
[01/07 18:10:01    233s] (I)      Force source to root IR                            : true
[01/07 18:10:01    233s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/07 18:10:01    233s] (I)      Multi-pass Schedule                                : {{} {} {}}
[01/07 18:10:01    233s] (I)      Route tie net to shape                             : auto
[01/07 18:10:01    233s] (I)      Do not relax to DPT layer                          : true
[01/07 18:10:01    233s] (I)      No DPT in post routing                             : true
[01/07 18:10:01    233s] (I)      Modeling PG via merging fix                        : true
[01/07 18:10:01    233s] (I)      Shield aware TA                                    : true
[01/07 18:10:01    233s] (I)      Strong shield aware TA                             : true
[01/07 18:10:01    233s] (I)      Overflow calculation fix in LA                     : true
[01/07 18:10:01    233s] (I)      Post routing fix                                   : true
[01/07 18:10:01    233s] (I)      Strong post routing                                : true
[01/07 18:10:01    233s] (I)      Violation on path threshold                        : 1
[01/07 18:10:01    233s] (I)      Pass through capacity modeling                     : true
[01/07 18:10:01    233s] (I)      Read layer and via RC                              : true
[01/07 18:10:01    233s] (I)      Select the non-relaxed segments in post routing stage : true
[01/07 18:10:01    233s] (I)      Select term pin box for io pin                     : true
[01/07 18:10:01    233s] (I)      Penalize NDR sharing                               : true
[01/07 18:10:01    233s] (I)      Enable special modeling                            : false
[01/07 18:10:01    233s] (I)      Keep fixed segments                                : true
[01/07 18:10:01    233s] (I)      Reorder net groups by key                          : true
[01/07 18:10:01    233s] (I)      Increase net scenic ratio                          : true
[01/07 18:10:01    233s] (I)      Method to set GCell size                           : row
[01/07 18:10:01    233s] (I)      Connect multiple ports and must join fix           : true
[01/07 18:10:01    233s] (I)      Avoid high resistance layers                       : true
[01/07 18:10:01    233s] (I)      Segment length threshold                           : 1
[01/07 18:10:01    233s] (I)      Model find APA for IO pin fix                      : true
[01/07 18:10:01    233s] (I)      Avoid connecting non-metal layers                  : true
[01/07 18:10:01    233s] (I)      Use track pitch for NDR                            : true
[01/07 18:10:01    233s] (I)      Decide max and min layer to relax with layer difference : true
[01/07 18:10:01    233s] (I)      Handle non-default track width                     : false
[01/07 18:10:01    233s] (I)      Block unroutable channels fix                      : true
[01/07 18:10:01    233s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:10:01    233s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:10:01    233s] (I)      ============== Pin Summary ==============
[01/07 18:10:01    233s] (I)      +-------+--------+---------+------------+
[01/07 18:10:01    233s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:10:01    233s] (I)      +-------+--------+---------+------------+
[01/07 18:10:01    233s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:10:01    233s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:10:01    233s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:10:01    233s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:10:01    233s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:10:01    233s] (I)      +-------+--------+---------+------------+
[01/07 18:10:01    233s] (I)      Custom ignore net properties:
[01/07 18:10:01    233s] (I)      1 : NotLegal
[01/07 18:10:01    233s] (I)      2 : NotSelected
[01/07 18:10:01    233s] (I)      Default ignore net properties:
[01/07 18:10:01    233s] (I)      1 : Special
[01/07 18:10:01    233s] (I)      2 : Analog
[01/07 18:10:01    233s] (I)      3 : Fixed
[01/07 18:10:01    233s] (I)      4 : Skipped
[01/07 18:10:01    233s] (I)      5 : MixedSignal
[01/07 18:10:01    233s] (I)      Prerouted net properties:
[01/07 18:10:01    233s] (I)      1 : NotLegal
[01/07 18:10:01    233s] (I)      2 : Special
[01/07 18:10:01    233s] (I)      3 : Analog
[01/07 18:10:01    233s] (I)      4 : Fixed
[01/07 18:10:01    233s] (I)      5 : Skipped
[01/07 18:10:01    233s] (I)      6 : MixedSignal
[01/07 18:10:01    234s] [NR-eGR] Early global route reroute 2 out of 11949 routable nets
[01/07 18:10:01    234s] (I)      Use row-based GCell size
[01/07 18:10:01    234s] (I)      Use row-based GCell align
[01/07 18:10:01    234s] (I)      layer 0 area = 83000
[01/07 18:10:01    234s] (I)      layer 1 area = 67600
[01/07 18:10:01    234s] (I)      layer 2 area = 240000
[01/07 18:10:01    234s] (I)      layer 3 area = 240000
[01/07 18:10:01    234s] (I)      layer 4 area = 4000000
[01/07 18:10:01    234s] (I)      GCell unit size   : 4140
[01/07 18:10:01    234s] (I)      GCell multiplier  : 1
[01/07 18:10:01    234s] (I)      GCell row height  : 4140
[01/07 18:10:01    234s] (I)      Actual row height : 4140
[01/07 18:10:01    234s] (I)      GCell align ref   : 479320 479320
[01/07 18:10:01    234s] [NR-eGR] Track table information for default rule: 
[01/07 18:10:01    234s] [NR-eGR] met1 has single uniform track structure
[01/07 18:10:01    234s] [NR-eGR] met2 has single uniform track structure
[01/07 18:10:01    234s] [NR-eGR] met3 has single uniform track structure
[01/07 18:10:01    234s] [NR-eGR] met4 has single uniform track structure
[01/07 18:10:01    234s] [NR-eGR] met5 has single uniform track structure
[01/07 18:10:01    234s] (I)      ============== Default via ===============
[01/07 18:10:01    234s] (I)      +---+------------------+-----------------+
[01/07 18:10:01    234s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:10:01    234s] (I)      +---+------------------+-----------------+
[01/07 18:10:01    234s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:10:01    234s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:10:01    234s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:10:01    234s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:10:01    234s] (I)      +---+------------------+-----------------+
[01/07 18:10:01    234s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:10:02    234s] [NR-eGR] Read 12559 PG shapes
[01/07 18:10:02    234s] [NR-eGR] Read 0 clock shapes
[01/07 18:10:02    234s] [NR-eGR] Read 0 other shapes
[01/07 18:10:02    234s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:10:02    234s] [NR-eGR] #Instance Blockages : 107148
[01/07 18:10:02    234s] [NR-eGR] #PG Blockages       : 12559
[01/07 18:10:02    234s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:10:02    234s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:10:02    234s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:10:02    234s] [NR-eGR] #Other Blockages    : 0
[01/07 18:10:02    234s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:10:02    234s] [NR-eGR] #prerouted nets         : 0
[01/07 18:10:02    234s] [NR-eGR] #prerouted special nets : 0
[01/07 18:10:02    234s] [NR-eGR] #prerouted wires        : 0
[01/07 18:10:02    234s] [NR-eGR] Read 11949 nets ( ignored 11947 )
[01/07 18:10:02    234s] (I)        Front-side 11949 ( ignored 11947 )
[01/07 18:10:02    234s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:10:02    234s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:10:02    234s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[01/07 18:10:02    234s] [NR-eGR] #via pillars        : 0
[01/07 18:10:02    234s] [NR-eGR] #must join all port : 0
[01/07 18:10:02    234s] [NR-eGR] #multiple ports     : 0
[01/07 18:10:02    234s] [NR-eGR] #has must join      : 0
[01/07 18:10:02    234s] (I)      Reading macro buffers
[01/07 18:10:02    234s] (I)      Number of macro buffers: 0
[01/07 18:10:02    234s] (I)      ======= RC Report: Rule 0 ========
[01/07 18:10:02    234s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[01/07 18:10:02    234s] (I)      ----------------------------------
[01/07 18:10:02    234s] (I)        met2         0.893        0.245 
[01/07 18:10:02    234s] (I)        met3         0.157        0.356 
[01/07 18:10:02    234s] (I)        met4         0.157        0.327 
[01/07 18:10:02    234s] (I)        met5         0.018        0.309 
[01/07 18:10:02    234s] (I)      ======= RC Report: Rule 1 ========
[01/07 18:10:02    234s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[01/07 18:10:02    234s] (I)      ----------------------------------
[01/07 18:10:02    234s] (I)        met2         0.893        0.182 
[01/07 18:10:02    234s] (I)        met3         0.157        0.297 
[01/07 18:10:02    234s] (I)        met4         0.157        0.264 
[01/07 18:10:02    234s] (I)        met5         0.018        0.294 
[01/07 18:10:02    234s] (I)      early_global_route_priority property id does not exist.
[01/07 18:10:02    234s] (I)      Read Num Blocks=121639  Num Prerouted Wires=0  Num CS=0
[01/07 18:10:02    234s] (I)      Layer 1 (V) : #blockages 28105 : #preroutes 0
[01/07 18:10:02    234s] (I)      Layer 2 (H) : #blockages 73062 : #preroutes 0
[01/07 18:10:02    234s] (I)      Layer 3 (V) : #blockages 14488 : #preroutes 0
[01/07 18:10:02    234s] (I)      Layer 4 (H) : #blockages 5654 : #preroutes 0
[01/07 18:10:02    234s] (I)      Moved 2 terms for better access 
[01/07 18:10:02    234s] (I)      Number of ignored nets                =  11947
[01/07 18:10:02    234s] (I)      Number of connected nets              =      0
[01/07 18:10:02    234s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:10:02    234s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:10:02    234s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:10:02    234s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:10:02    234s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:10:02    234s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:10:02    234s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:10:02    234s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[01/07 18:10:02    234s] (I)      Ndr track 0 does not exist
[01/07 18:10:02    234s] (I)      Ndr track 0 does not exist
[01/07 18:10:02    234s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:10:02    234s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:10:02    234s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:10:02    234s] (I)      Site width          :   460  (dbu)
[01/07 18:10:02    234s] (I)      Row height          :  4140  (dbu)
[01/07 18:10:02    234s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:10:02    234s] (I)      GCell width         :  4140  (dbu)
[01/07 18:10:02    234s] (I)      GCell height        :  4140  (dbu)
[01/07 18:10:02    234s] (I)      Grid                :   382   385     5
[01/07 18:10:02    234s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:10:02    234s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:10:02    234s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:10:02    234s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:10:02    234s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:10:02    234s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:10:02    234s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:10:02    234s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:10:02    234s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:10:02    234s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:10:02    234s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:10:02    234s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:10:02    234s] (I)      --------------------------------------------------------
[01/07 18:10:02    234s] 
[01/07 18:10:02    234s] [NR-eGR] ============ Routing rule table ============
[01/07 18:10:02    234s] [NR-eGR] Rule id: 0  Nets: 1
[01/07 18:10:02    234s] [NR-eGR] Rule id: 1  Nets: 1
[01/07 18:10:02    234s] [NR-eGR] ========================================
[01/07 18:10:02    234s] [NR-eGR] 
[01/07 18:10:02    234s] (I)      ======== NDR :  =========
[01/07 18:10:02    234s] (I)      +--------------+--------+
[01/07 18:10:02    234s] (I)      |           ID |      0 |
[01/07 18:10:02    234s] (I)      |         Name |        |
[01/07 18:10:02    234s] (I)      |      Default |    yes |
[01/07 18:10:02    234s] (I)      |  Clk Special |     no |
[01/07 18:10:02    234s] (I)      | Hard spacing |     no |
[01/07 18:10:02    234s] (I)      |    NDR track | (none) |
[01/07 18:10:02    234s] (I)      |      NDR via | (none) |
[01/07 18:10:02    234s] (I)      |  Extra space |      0 |
[01/07 18:10:02    234s] (I)      |      Shields |      0 |
[01/07 18:10:02    234s] (I)      |   Demand (H) |      1 |
[01/07 18:10:02    234s] (I)      |   Demand (V) |      1 |
[01/07 18:10:02    234s] (I)      |        #Nets |      1 |
[01/07 18:10:02    234s] (I)      +--------------+--------+
[01/07 18:10:02    234s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:02    234s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:02    234s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:02    234s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:10:02    234s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:10:02    234s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:10:02    234s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:10:02    234s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:02    234s] (I)      ======== NDR :  =========
[01/07 18:10:02    234s] (I)      +--------------+--------+
[01/07 18:10:02    234s] (I)      |           ID |      1 |
[01/07 18:10:02    234s] (I)      |         Name |        |
[01/07 18:10:02    234s] (I)      |      Default |     no |
[01/07 18:10:02    234s] (I)      |  Clk Special |     no |
[01/07 18:10:02    234s] (I)      | Hard spacing |     no |
[01/07 18:10:02    234s] (I)      |    NDR track | (none) |
[01/07 18:10:02    234s] (I)      |      NDR via | (none) |
[01/07 18:10:02    234s] (I)      |  Extra space |      1 |
[01/07 18:10:02    234s] (I)      |      Shields |      0 |
[01/07 18:10:02    234s] (I)      |   Demand (H) |      2 |
[01/07 18:10:02    234s] (I)      |   Demand (V) |      2 |
[01/07 18:10:02    234s] (I)      |        #Nets |      1 |
[01/07 18:10:02    234s] (I)      +--------------+--------+
[01/07 18:10:02    234s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:02    234s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:02    234s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:02    234s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:10:02    234s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:02    234s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:02    234s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:10:02    234s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:02    234s] (I)      =============== Blocked Tracks ===============
[01/07 18:10:02    234s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:02    234s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:10:02    234s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:02    234s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:10:02    234s] (I)      |     2 | 1325555 |   647918 |        48.88% |
[01/07 18:10:02    234s] (I)      |     3 |  999312 |   480812 |        48.11% |
[01/07 18:10:02    234s] (I)      |     4 |  991375 |   558682 |        56.35% |
[01/07 18:10:02    234s] (I)      |     5 |  166170 |    94653 |        56.96% |
[01/07 18:10:02    234s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:02    234s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4.99 MB )
[01/07 18:10:02    234s] (I)      Delete wires for 2 nets (async)
[01/07 18:10:02    234s] (I)      Reset routing kernel
[01/07 18:10:02    234s] (I)      Started Global Routing ( Curr Mem: 4.99 MB )
[01/07 18:10:02    234s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[01/07 18:10:02    234s] (I)      ================= Net Group Info =================
[01/07 18:10:02    234s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:02    234s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:10:02    234s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:02    234s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[01/07 18:10:02    234s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[01/07 18:10:02    234s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:02    234s] (I)      total 2D Cap : 956302 = (519129 H, 437173 V)
[01/07 18:10:02    234s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[01/07 18:10:02    234s] (I)      #blocked GCells = 65191
[01/07 18:10:02    234s] (I)      #regions = 460
[01/07 18:10:02    234s] (I)      Adjusted 1 GCells for pin access
[01/07 18:10:02    234s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1a Route ============
[01/07 18:10:02    234s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[01/07 18:10:02    234s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1b Route ============
[01/07 18:10:02    234s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.477600e+02um
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1c Route ============
[01/07 18:10:02    234s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:02    234s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1d Route ============
[01/07 18:10:02    234s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1e Route ============
[01/07 18:10:02    234s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.519000e+02um
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1f Route ============
[01/07 18:10:02    234s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1g Route ============
[01/07 18:10:02    234s] (I)      Usage: 85 = (40 H, 45 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.863e+02um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1h Route ============
[01/07 18:10:02    234s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1l Route ============
[01/07 18:10:02    234s] (I)      total 2D Cap : 1728865 = (590351 H, 1138514 V)
[01/07 18:10:02    234s] (I)      total 2D Demand : 207 = (102 H, 105 V)
[01/07 18:10:02    234s] (I)      #blocked GCells = 63387
[01/07 18:10:02    234s] (I)      #regions = 3
[01/07 18:10:02    234s] (I)      Adjusted 0 GCells for pin access
[01/07 18:10:02    234s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1a Route ============
[01/07 18:10:02    234s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[01/07 18:10:02    234s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1b Route ============
[01/07 18:10:02    234s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:02    234s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.080954e+04um
[01/07 18:10:02    234s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/07 18:10:02    234s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1c Route ============
[01/07 18:10:02    234s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:02    234s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1d Route ============
[01/07 18:10:02    234s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1e Route ============
[01/07 18:10:02    234s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:02    234s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.080954e+04um
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1f Route ============
[01/07 18:10:02    234s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1g Route ============
[01/07 18:10:02    234s] (I)      Usage: 2605 = (1149 H, 1456 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.028e+03um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1h Route ============
[01/07 18:10:02    234s] (I)      Usage: 2606 = (1149 H, 1457 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.032e+03um V)
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] (I)      ============  Phase 1l Route ============
[01/07 18:10:02    234s] (I)      
[01/07 18:10:02    234s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:10:02    234s] [NR-eGR]                        OverCon           OverCon            
[01/07 18:10:02    234s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 18:10:02    234s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/07 18:10:02    234s] [NR-eGR] ---------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:02    234s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:02    234s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:02    234s] [NR-eGR]    met4 ( 4)         1( 0.00%)         3( 0.00%)   ( 0.01%) 
[01/07 18:10:02    234s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:02    234s] [NR-eGR] ---------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR]        Total         1( 0.00%)         3( 0.00%)   ( 0.00%) 
[01/07 18:10:02    234s] [NR-eGR] 
[01/07 18:10:02    234s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.19 sec, Curr Mem: 4.99 MB )
[01/07 18:10:02    234s] (I)      Updating congestion map
[01/07 18:10:02    234s] (I)      total 2D Cap : 1744430 = (595682 H, 1148748 V)
[01/07 18:10:02    234s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 18:10:02    234s] (I)      Running track assignment and export wires
[01/07 18:10:02    234s] (I)      ============= Track Assignment ============
[01/07 18:10:02    234s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.98 MB )
[01/07 18:10:02    234s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:10:02    234s] (I)      Run Multi-thread track assignment
[01/07 18:10:02    234s] (I)      Finished Track Assignment (8T) ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 5.02 MB )
[01/07 18:10:02    234s] (I)      Started Export ( Curr Mem: 5.02 MB )
[01/07 18:10:02    234s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:10:02    234s] [NR-eGR] Total eGR-routed clock nets wire length: 11486um, number of vias: 3721
[01/07 18:10:02    234s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR] Report for selected net(s) only.
[01/07 18:10:02    234s] [NR-eGR]               Length (um)  Vias 
[01/07 18:10:02    234s] [NR-eGR] --------------------------------
[01/07 18:10:02    234s] [NR-eGR]  met1  (1H)             0  1478 
[01/07 18:10:02    234s] [NR-eGR]  met2  (2V)          5486  1810 
[01/07 18:10:02    234s] [NR-eGR]  met3  (3H)          4632   237 
[01/07 18:10:02    234s] [NR-eGR]  met4  (4V)           918   196 
[01/07 18:10:02    234s] [NR-eGR]  met5  (5H)           450     0 
[01/07 18:10:02    234s] [NR-eGR] --------------------------------
[01/07 18:10:02    234s] [NR-eGR]        Total        11486  3721 
[01/07 18:10:02    234s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR] Total half perimeter of net bounding box: 1565um
[01/07 18:10:02    234s] [NR-eGR] Total length: 11486um, number of vias: 3721
[01/07 18:10:02    234s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR] Total routed clock nets wire length: 11486um, number of vias: 3721
[01/07 18:10:02    234s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR]               Length (um)   Vias 
[01/07 18:10:02    234s] [NR-eGR] ---------------------------------
[01/07 18:10:02    234s] [NR-eGR]  met1  (1H)             0  35914 
[01/07 18:10:02    234s] [NR-eGR]  met2  (2V)        190363  46766 
[01/07 18:10:02    234s] [NR-eGR]  met3  (3H)        199273   8343 
[01/07 18:10:02    234s] [NR-eGR]  met4  (4V)         40180   6403 
[01/07 18:10:02    234s] [NR-eGR]  met5  (5H)         21233      0 
[01/07 18:10:02    234s] [NR-eGR] ---------------------------------
[01/07 18:10:02    234s] [NR-eGR]        Total       451049  97426 
[01/07 18:10:02    234s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:02    234s] [NR-eGR] Total half perimeter of net bounding box: 327132um
[01/07 18:10:02    234s] [NR-eGR] Total length: 451049um, number of vias: 97426
[01/07 18:10:02    234s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:02    234s] (I)      == Layer wire length by net rule ==
[01/07 18:10:02    234s] (I)                     Default 
[01/07 18:10:02    234s] (I)      -----------------------
[01/07 18:10:02    234s] (I)       met1  (1H)        0um 
[01/07 18:10:02    234s] (I)       met2  (2V)   190363um 
[01/07 18:10:02    234s] (I)       met3  (3H)   199273um 
[01/07 18:10:02    234s] (I)       met4  (4V)    40180um 
[01/07 18:10:02    234s] (I)       met5  (5H)    21233um 
[01/07 18:10:02    234s] (I)      -----------------------
[01/07 18:10:02    234s] (I)             Total  451049um 
[01/07 18:10:02    234s] (I)      == Layer via count by net rule ==
[01/07 18:10:02    234s] (I)                    Default 
[01/07 18:10:02    234s] (I)      ----------------------
[01/07 18:10:02    234s] (I)       met1  (1H)     35914 
[01/07 18:10:02    234s] (I)       met2  (2V)     46766 
[01/07 18:10:02    234s] (I)       met3  (3H)      8343 
[01/07 18:10:02    234s] (I)       met4  (4V)      6403 
[01/07 18:10:02    234s] (I)       met5  (5H)         0 
[01/07 18:10:02    234s] (I)      ----------------------
[01/07 18:10:02    234s] (I)             Total    97426 
[01/07 18:10:02    234s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 5.01 MB )
[01/07 18:10:02    234s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:02    234s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 0.43 sec, Curr Mem: 5.01 MB )
[01/07 18:10:02    234s] [NR-eGR] Finished Early Global Route ( CPU: 0.63 sec, Real: 0.44 sec, Curr Mem: 4.97 MB )
[01/07 18:10:02    234s] (I)      ======================================== Runtime Summary =========================================
[01/07 18:10:02    234s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[01/07 18:10:02    234s] (I)      --------------------------------------------------------------------------------------------------
[01/07 18:10:02    234s] (I)       Early Global Route                             100.00%  84.55 sec  84.99 sec  0.44 sec  0.63 sec 
[01/07 18:10:02    234s] (I)       +-Early Global Route kernel                     98.74%  84.55 sec  84.98 sec  0.43 sec  0.63 sec 
[01/07 18:10:02    234s] (I)       | +-Import and model                            31.50%  84.56 sec  84.69 sec  0.14 sec  0.14 sec 
[01/07 18:10:02    234s] (I)       | | +-Create place DB                            6.71%  84.56 sec  84.59 sec  0.03 sec  0.03 sec 
[01/07 18:10:02    234s] (I)       | | | +-Import place data                        6.68%  84.56 sec  84.59 sec  0.03 sec  0.03 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Read instances and placement           2.05%  84.56 sec  84.57 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Read nets                              4.48%  84.57 sec  84.59 sec  0.02 sec  0.02 sec 
[01/07 18:10:02    234s] (I)       | | +-Create route DB                           21.48%  84.59 sec  84.68 sec  0.09 sec  0.09 sec 
[01/07 18:10:02    234s] (I)       | | | +-Import route data (8T)                  21.24%  84.59 sec  84.68 sec  0.09 sec  0.09 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Read blockages ( Layer 2-5 )           2.87%  84.60 sec  84.61 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read routing blockages               0.00%  84.60 sec  84.60 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read instance blockages              2.14%  84.60 sec  84.61 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read PG blockages                    0.40%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read clock blockages                 0.01%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read other blockages                 0.01%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read halo blockages                  0.01%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Read boundary cut boxes              0.00%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Read blackboxes                        0.00%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Read prerouted                         0.02%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Read nets                              0.06%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Set up via pillars                     0.00%  84.61 sec  84.61 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Set up RC info                         0.12%  84.62 sec  84.62 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Initialize 3D grid graph               0.88%  84.62 sec  84.62 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Model blockage capacity               13.46%  84.62 sec  84.68 sec  0.06 sec  0.06 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Initialize 3D capacity              12.80%  84.62 sec  84.68 sec  0.06 sec  0.06 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Move terms for access (8T)             0.14%  84.68 sec  84.68 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Read aux data                              0.00%  84.68 sec  84.68 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Others data preparation                    0.01%  84.68 sec  84.68 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Create route kernel                        2.69%  84.68 sec  84.69 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | +-Global Routing                              43.91%  84.69 sec  84.89 sec  0.19 sec  0.33 sec 
[01/07 18:10:02    234s] (I)       | | +-Initialization                             0.76%  84.69 sec  84.70 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Net group 1                               10.06%  84.70 sec  84.74 sec  0.04 sec  0.09 sec 
[01/07 18:10:02    234s] (I)       | | | +-Generate topology (8T)                   0.08%  84.70 sec  84.70 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1a                                 0.63%  84.71 sec  84.71 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Pattern routing (8T)                   0.16%  84.71 sec  84.71 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.39%  84.71 sec  84.71 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1b                                 0.78%  84.71 sec  84.72 sec  0.00 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Monotonic routing (8T)                 0.64%  84.71 sec  84.72 sec  0.00 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1c                                 0.52%  84.72 sec  84.72 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Two level Routing                      0.48%  84.72 sec  84.72 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Two Level Routing (Regular)          0.10%  84.72 sec  84.72 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  84.72 sec  84.72 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1d                                 3.67%  84.72 sec  84.73 sec  0.02 sec  0.06 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Detoured routing (8T)                  3.63%  84.72 sec  84.73 sec  0.02 sec  0.06 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1e                                 0.18%  84.73 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Route legalization                     0.04%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1f                                 0.77%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Congestion clean                       0.73%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1g                                 0.27%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Post Routing                           0.22%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1h                                 0.26%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Post Routing                           0.22%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1l                                 0.12%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Layer assignment (8T)                  0.06%  84.74 sec  84.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Net group 2                               31.82%  84.74 sec  84.88 sec  0.14 sec  0.23 sec 
[01/07 18:10:02    234s] (I)       | | | +-Generate topology (8T)                  15.55%  84.74 sec  84.81 sec  0.07 sec  0.07 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1a                                 1.33%  84.82 sec  84.83 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Pattern routing (8T)                   0.17%  84.82 sec  84.83 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.33%  84.83 sec  84.83 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Add via demand to 2D                   0.59%  84.83 sec  84.83 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1b                                 0.57%  84.83 sec  84.83 sec  0.00 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Monotonic routing (8T)                 0.30%  84.83 sec  84.83 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1c                                 0.51%  84.83 sec  84.84 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Two level Routing                      0.47%  84.83 sec  84.84 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Two Level Routing (Regular)          0.11%  84.83 sec  84.83 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  84.83 sec  84.84 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1d                                 6.10%  84.84 sec  84.86 sec  0.03 sec  0.11 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Detoured routing (8T)                  6.05%  84.84 sec  84.86 sec  0.03 sec  0.11 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1e                                 0.19%  84.86 sec  84.86 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Route legalization                     0.04%  84.86 sec  84.86 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  84.86 sec  84.86 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1f                                 0.18%  84.86 sec  84.86 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Congestion clean                       0.14%  84.86 sec  84.86 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1g                                 1.02%  84.86 sec  84.87 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Post Routing                           0.98%  84.86 sec  84.87 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1h                                 0.85%  84.87 sec  84.87 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Post Routing                           0.81%  84.87 sec  84.87 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Phase 1l                                 1.78%  84.87 sec  84.88 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | | | | +-Layer assignment (8T)                  0.29%  84.88 sec  84.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | +-Export cong map                              4.27%  84.89 sec  84.90 sec  0.02 sec  0.02 sec 
[01/07 18:10:02    234s] (I)       | | +-Export 2D cong map                         1.47%  84.90 sec  84.90 sec  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)       | +-Extract Global 3D Wires                      0.02%  84.91 sec  84.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | +-Track Assignment (8T)                       10.00%  84.91 sec  84.95 sec  0.04 sec  0.08 sec 
[01/07 18:10:02    234s] (I)       | | +-Initialization                             0.01%  84.91 sec  84.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Track Assignment Kernel                    9.70%  84.91 sec  84.95 sec  0.04 sec  0.08 sec 
[01/07 18:10:02    234s] (I)       | | +-Free Memory                                0.00%  84.95 sec  84.95 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | +-Export                                       7.65%  84.95 sec  84.98 sec  0.03 sec  0.05 sec 
[01/07 18:10:02    234s] (I)       | | +-Export DB wires                            0.90%  84.95 sec  84.95 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Export all nets (8T)                     0.76%  84.95 sec  84.95 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | | +-Set wire vias (8T)                       0.04%  84.95 sec  84.95 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | | +-Report wirelength                          4.66%  84.95 sec  84.97 sec  0.02 sec  0.02 sec 
[01/07 18:10:02    234s] (I)       | | +-Update net boxes                           1.90%  84.97 sec  84.98 sec  0.01 sec  0.03 sec 
[01/07 18:10:02    234s] (I)       | | +-Update timing                              0.00%  84.98 sec  84.98 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)       | +-Postprocess design                           0.10%  84.98 sec  84.98 sec  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)      ======================= Summary by functions ========================
[01/07 18:10:02    234s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:10:02    234s] (I)      ---------------------------------------------------------------------
[01/07 18:10:02    234s] (I)        0  Early Global Route                  100.00%  0.44 sec  0.63 sec 
[01/07 18:10:02    234s] (I)        1  Early Global Route kernel            98.74%  0.43 sec  0.63 sec 
[01/07 18:10:02    234s] (I)        2  Global Routing                       43.91%  0.19 sec  0.33 sec 
[01/07 18:10:02    234s] (I)        2  Import and model                     31.50%  0.14 sec  0.14 sec 
[01/07 18:10:02    234s] (I)        2  Track Assignment (8T)                10.00%  0.04 sec  0.08 sec 
[01/07 18:10:02    234s] (I)        2  Export                                7.65%  0.03 sec  0.05 sec 
[01/07 18:10:02    234s] (I)        2  Export cong map                       4.27%  0.02 sec  0.02 sec 
[01/07 18:10:02    234s] (I)        2  Postprocess design                    0.10%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        3  Net group 2                          31.82%  0.14 sec  0.23 sec 
[01/07 18:10:02    234s] (I)        3  Create route DB                      21.48%  0.09 sec  0.09 sec 
[01/07 18:10:02    234s] (I)        3  Net group 1                          10.06%  0.04 sec  0.09 sec 
[01/07 18:10:02    234s] (I)        3  Track Assignment Kernel               9.70%  0.04 sec  0.08 sec 
[01/07 18:10:02    234s] (I)        3  Create place DB                       6.71%  0.03 sec  0.03 sec 
[01/07 18:10:02    234s] (I)        3  Report wirelength                     4.66%  0.02 sec  0.02 sec 
[01/07 18:10:02    234s] (I)        3  Create route kernel                   2.69%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        3  Update net boxes                      1.90%  0.01 sec  0.03 sec 
[01/07 18:10:02    234s] (I)        3  Export 2D cong map                    1.47%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        3  Export DB wires                       0.90%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        3  Initialization                        0.77%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        4  Import route data (8T)               21.24%  0.09 sec  0.09 sec 
[01/07 18:10:02    234s] (I)        4  Generate topology (8T)               15.64%  0.07 sec  0.07 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1d                              9.77%  0.04 sec  0.17 sec 
[01/07 18:10:02    234s] (I)        4  Import place data                     6.68%  0.03 sec  0.03 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1a                              1.97%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1l                              1.90%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1b                              1.35%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1g                              1.29%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1h                              1.11%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1c                              1.03%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1f                              0.95%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        4  Export all nets (8T)                  0.76%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        4  Phase 1e                              0.37%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        4  Set wire vias (8T)                    0.04%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Model blockage capacity              13.46%  0.06 sec  0.06 sec 
[01/07 18:10:02    234s] (I)        5  Detoured routing (8T)                 9.68%  0.04 sec  0.17 sec 
[01/07 18:10:02    234s] (I)        5  Read nets                             4.54%  0.02 sec  0.02 sec 
[01/07 18:10:02    234s] (I)        5  Read blockages ( Layer 2-5 )          2.87%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        5  Post Routing                          2.22%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        5  Read instances and placement          2.05%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        5  Two level Routing                     0.95%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Monotonic routing (8T)                0.94%  0.00 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        5  Initialize 3D grid graph              0.88%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Congestion clean                      0.87%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Pattern Routing Avoiding Blockages    0.72%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Add via demand to 2D                  0.59%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Layer assignment (8T)                 0.35%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Pattern routing (8T)                  0.33%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Move terms for access (8T)            0.14%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Set up RC info                        0.12%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Route legalization                    0.08%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Initialize 3D capacity               12.80%  0.06 sec  0.06 sec 
[01/07 18:10:02    234s] (I)        6  Read instance blockages               2.14%  0.01 sec  0.01 sec 
[01/07 18:10:02    234s] (I)        6  Read PG blockages                     0.40%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Two Level Routing (Strong)            0.23%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Two Level Routing (Regular)           0.21%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] (I)        7  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[01/07 18:10:02    234s] Running post-eGR process
[01/07 18:10:02    234s]         Early Global Route - eGR only step done. (took cpu=0:00:00.7 real=0:00:00.5)
[01/07 18:10:02    234s]       Routing using eGR only done.
[01/07 18:10:02    234s] Net route status summary:
[01/07 18:10:02    234s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:02    234s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:02    234s] 
[01/07 18:10:02    234s] CCOPT: Done with clock implementation routing.
[01/07 18:10:02    234s] 
[01/07 18:10:02    234s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.5)
[01/07 18:10:02    234s]     Clock implementation routing done.
[01/07 18:10:02    234s]     Leaving CCOpt scope - extractRC...
[01/07 18:10:02    234s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 18:10:02    234s] Extraction called for design 'fpga_top' of instances=11945 and nets=14790 using extraction engine 'preRoute' .
[01/07 18:10:02    234s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:10:02    234s] RC Extraction called in multi-corner(1) mode.
[01/07 18:10:02    234s] RCMode: PreRoute
[01/07 18:10:02    234s]       RC Corner Indexes            0   
[01/07 18:10:02    234s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:10:02    234s] Resistance Scaling Factor    : 1.00000 
[01/07 18:10:02    234s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:10:02    234s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:10:02    234s] Shrink Factor                : 1.00000
[01/07 18:10:02    234s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:10:02    234s] Using Quantus QRC technology file ...
[01/07 18:10:02    234s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:02    234s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:10:02    234s] eee: pegSigSF=1.070000
[01/07 18:10:02    234s] Initializing multi-corner resistance tables ...
[01/07 18:10:02    234s] eee: Grid unit RC data computation started
[01/07 18:10:02    234s] eee: Grid unit RC data computation completed
[01/07 18:10:02    234s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:10:02    234s] eee: l=2 avDens=0.101039 usedTrk=4598.129466 availTrk=45508.329211 sigTrk=4598.129466
[01/07 18:10:02    234s] eee: l=3 avDens=0.163343 usedTrk=4828.188903 availTrk=29558.537051 sigTrk=4828.188903
[01/07 18:10:02    234s] eee: l=4 avDens=0.061334 usedTrk=1760.416280 availTrk=28702.149354 sigTrk=1760.416280
[01/07 18:10:02    234s] eee: l=5 avDens=0.169620 usedTrk=1007.471522 availTrk=5939.572577 sigTrk=1007.471522
[01/07 18:10:02    234s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:02    234s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:10:02    234s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321766 uaWl=1.000000 uaWlH=0.136600 aWlH=0.000000 lMod=0 pMax=0.840800 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:10:02    234s] eee: NetCapCache creation started. (Current Mem: 5247.457M) 
[01/07 18:10:02    234s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5247.457M) 
[01/07 18:10:02    234s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:10:02    234s] eee: Metal Layers Info:
[01/07 18:10:02    234s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:02    234s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:10:02    234s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:02    234s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:10:02    234s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:10:02    234s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:10:02    234s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:10:02    234s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:10:02    234s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:02    234s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:10:02    234s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5247.457M)
[01/07 18:10:02    234s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 18:10:02    234s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
[01/07 18:10:02    234s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:02    234s]     Leaving CCOpt scope - Initializing placement interface...
[01/07 18:10:02    234s] OPERPROF: Starting DPlace-Init at level 1, MEM:5247.5M, EPOCH TIME: 1736269802.563857
[01/07 18:10:02    234s] Processing tracks to init pin-track alignment.
[01/07 18:10:02    234s] z: 2, totalTracks: 1
[01/07 18:10:02    234s] z: 4, totalTracks: 1
[01/07 18:10:02    234s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:02    234s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5247.5M, EPOCH TIME: 1736269802.568213
[01/07 18:10:02    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    234s] 
[01/07 18:10:02    234s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:02    234s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:02    234s] OPERPROF:     Starting CMU at level 3, MEM:5247.5M, EPOCH TIME: 1736269802.572185
[01/07 18:10:02    234s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:5247.5M, EPOCH TIME: 1736269802.573310
[01/07 18:10:02    234s] 
[01/07 18:10:02    234s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:02    234s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.006, MEM:5247.5M, EPOCH TIME: 1736269802.574105
[01/07 18:10:02    234s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5247.5M, EPOCH TIME: 1736269802.574148
[01/07 18:10:02    234s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5247.5M, EPOCH TIME: 1736269802.574367
[01/07 18:10:02    234s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5247.5MB).
[01/07 18:10:02    234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.012, MEM:5247.5M, EPOCH TIME: 1736269802.575376
[01/07 18:10:02    234s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]     Legalizer reserving space for clock trees
[01/07 18:10:02    234s]     Calling post conditioning for eGRPC...
[01/07 18:10:02    234s]       eGRPC...
[01/07 18:10:02    234s]         eGRPC active optimizations:
[01/07 18:10:02    234s]          - Move Down
[01/07 18:10:02    234s]          - Downsizing before DRV sizing
[01/07 18:10:02    234s]          - DRV fixing with sizing
[01/07 18:10:02    234s]          - Move to fanout
[01/07 18:10:02    234s]          - Cloning
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Currently running CTS, using active skew data
[01/07 18:10:02    234s]         Loading clock net RC data...
[01/07 18:10:02    234s]         Preprocessing clock nets...
[01/07 18:10:02    234s]         Nets initialized for optimization: Seen: 2 Attempted: 2 Successful: 0 Unsuccessful: 2 Invalid: 0
[01/07 18:10:02    234s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         ProEngine running disconnected to DB
[01/07 18:10:02    234s]         Disconnecting...
[01/07 18:10:02    234s]         Disconnecting Clock Trees
[01/07 18:10:02    234s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         Reset bufferability constraints...
[01/07 18:10:02    234s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/07 18:10:02    234s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:10:02    234s] End AAE Lib Interpolated Model. (MEM=5247.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:02    234s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         Clock DAG hash eGRPC initial state: 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]         CTS services accumulated run-time stats eGRPC initial state:
[01/07 18:10:02    234s]           delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]           steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]         Clock DAG stats eGRPC initial state:
[01/07 18:10:02    234s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:02    234s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:02    234s]           misc counts      : r=2, pp=0, mci=0
[01/07 18:10:02    234s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:02    234s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:02    234s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:02    234s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:02    234s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]         Clock DAG net violations eGRPC initial state:
[01/07 18:10:02    234s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:02    234s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/07 18:10:02    234s]           Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:02    234s]         Primary reporting skew groups eGRPC initial state:
[01/07 18:10:02    234s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:02    234s]               min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]               max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]         Skew group summary eGRPC initial state:
[01/07 18:10:02    234s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:02    234s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:02    234s]         eGRPC Moving buffers...
[01/07 18:10:02    234s]           Clock DAG hash before 'eGRPC Moving buffers': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]             steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]           Violation analysis...
[01/07 18:10:02    234s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]           Clock DAG hash after 'eGRPC Moving buffers': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]             steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:02    234s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:02    234s]             misc counts      : r=2, pp=0, mci=0
[01/07 18:10:02    234s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:02    234s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:02    234s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:02    234s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:02    234s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:02    234s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:02    234s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]                 min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]                 max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]           Skew group summary after 'eGRPC Moving buffers':
[01/07 18:10:02    234s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:02    234s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/07 18:10:02    234s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]             steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]           Modifying slew-target multiplier from 1 to 0.9
[01/07 18:10:02    234s]           Artificially removing short and long paths...
[01/07 18:10:02    234s]             Clock DAG hash before 'Artificially removing short and long paths': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/07 18:10:02    234s]               delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]               steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]             For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:02    234s]             For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[01/07 18:10:02    234s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:02    234s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]           Downsizing prefiltering...
[01/07 18:10:02    234s]           Downsizing prefiltering done.
[01/07 18:10:02    234s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[01/07 18:10:02    234s]           Downsizing Pass 0...
[01/07 18:10:02    234s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:02    234s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]           Downsizing Pass Summary 0, attempted = 0, resized = 0, running total = 0
[01/07 18:10:02    234s]           DoDownSizing Summary : numSized = 0
[01/07 18:10:02    234s]           Reverting slew-target multiplier from 0.9 to 1
[01/07 18:10:02    234s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]             steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:02    234s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:02    234s]             misc counts      : r=2, pp=0, mci=0
[01/07 18:10:02    234s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:02    234s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:02    234s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:02    234s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:02    234s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:02    234s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:02    234s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]                 min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]                 max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 18:10:02    234s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:02    234s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         eGRPC Fixing DRVs...
[01/07 18:10:02    234s]           Clock DAG hash before 'eGRPC Fixing DRVs': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]             steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:02    234s]           CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 18:10:02    234s]           
[01/07 18:10:02    234s]           Statistics: Fix DRVs (cell sizing):
[01/07 18:10:02    234s]           ===================================
[01/07 18:10:02    234s]           
[01/07 18:10:02    234s]           Cell changes by Net Type:
[01/07 18:10:02    234s]           
[01/07 18:10:02    234s]           -------------------------------------------------------------------------------------------------
[01/07 18:10:02    234s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 18:10:02    234s]           -------------------------------------------------------------------------------------------------
[01/07 18:10:02    234s]           top                0            0           0            0                    0                0
[01/07 18:10:02    234s]           trunk              0            0           0            0                    0                0
[01/07 18:10:02    234s]           leaf               0            0           0            0                    0                0
[01/07 18:10:02    234s]           -------------------------------------------------------------------------------------------------
[01/07 18:10:02    234s]           Total              0            0           0            0                    0                0
[01/07 18:10:02    234s]           -------------------------------------------------------------------------------------------------
[01/07 18:10:02    234s]           
[01/07 18:10:02    234s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 18:10:02    234s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 18:10:02    234s]           
[01/07 18:10:02    234s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]             steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:02    234s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:02    234s]             misc counts      : r=2, pp=0, mci=0
[01/07 18:10:02    234s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:02    234s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:02    234s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:02    234s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:02    234s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:02    234s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:02    234s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]                 min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]                 max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/07 18:10:02    234s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:02    234s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:02    234s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Slew Diagnostics: After DRV fixing
[01/07 18:10:02    234s]         ==================================
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Global Causes:
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         -------------------------------------
[01/07 18:10:02    234s]         Cause
[01/07 18:10:02    234s]         -------------------------------------
[01/07 18:10:02    234s]         DRV fixing with buffering is disabled
[01/07 18:10:02    234s]         -------------------------------------
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Top 5 overslews:
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         ---------------------------------
[01/07 18:10:02    234s]         Overslew    Causes    Driving Pin
[01/07 18:10:02    234s]         ---------------------------------
[01/07 18:10:02    234s]           (empty table)
[01/07 18:10:02    234s]         ---------------------------------
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         -------------------
[01/07 18:10:02    234s]         Cause    Occurences
[01/07 18:10:02    234s]         -------------------
[01/07 18:10:02    234s]           (empty table)
[01/07 18:10:02    234s]         -------------------
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Violation diagnostics counts from the 0 nodes that have violations:
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         -------------------
[01/07 18:10:02    234s]         Cause    Occurences
[01/07 18:10:02    234s]         -------------------
[01/07 18:10:02    234s]           (empty table)
[01/07 18:10:02    234s]         -------------------
[01/07 18:10:02    234s]         
[01/07 18:10:02    234s]         Reconnecting optimized routes...
[01/07 18:10:02    234s]         Reset timing graph...
[01/07 18:10:02    234s] Ignoring AAE DB Resetting ...
[01/07 18:10:02    234s]         Reset timing graph done.
[01/07 18:10:02    234s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         Violation analysis...
[01/07 18:10:02    234s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    234s]         Clock instances to consider for cloning: 0
[01/07 18:10:02    234s]         Reset timing graph...
[01/07 18:10:02    234s] Ignoring AAE DB Resetting ...
[01/07 18:10:02    234s]         Reset timing graph done.
[01/07 18:10:02    234s]         Set dirty flag on 0 instances, 0 nets
[01/07 18:10:02    234s]         Clock DAG hash before routing clock trees: 14387118561201929498 5642091633876245253
[01/07 18:10:02    234s]         CTS services accumulated run-time stats before routing clock trees:
[01/07 18:10:02    234s]           delay calculator: calls=1261, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:02    234s]           steiner router: calls=1253, total_wall_time=0.012s, mean_wall_time=0.010ms
[01/07 18:10:02    234s]         Clock DAG stats before routing clock trees:
[01/07 18:10:02    234s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:02    234s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:02    234s]           misc counts      : r=2, pp=0, mci=0
[01/07 18:10:02    234s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:02    234s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:02    234s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:02    234s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:02    234s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:02    234s]         Clock DAG net violations before routing clock trees:
[01/07 18:10:02    234s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:02    234s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/07 18:10:02    234s]           Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:02    234s]         Primary reporting skew groups before routing clock trees:
[01/07 18:10:02    234s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:02    234s]               min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]               max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:02    234s]         Skew group summary before routing clock trees:
[01/07 18:10:02    234s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:02    234s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:02    234s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:02    234s]       eGRPC done.
[01/07 18:10:02    234s]     Calling post conditioning for eGRPC done.
[01/07 18:10:02    234s]   eGR Post Conditioning done.
[01/07 18:10:02    234s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/07 18:10:02    234s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/07 18:10:02    234s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5343.8M, EPOCH TIME: 1736269802.686901
[01/07 18:10:02    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    234s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.034, REAL:0.011, MEM:5247.8M, EPOCH TIME: 1736269802.697437
[01/07 18:10:02    234s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:02    235s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:02    235s]   Leaving CCOpt scope - ClockRefiner...
[01/07 18:10:02    235s]   Assigned high priority to 0 instances.
[01/07 18:10:02    235s]   Soft fixed 0 clock instances.
[01/07 18:10:02    235s]   Performing Single Pass Refine Place.
[01/07 18:10:02    235s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/07 18:10:02    235s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5247.8M, EPOCH TIME: 1736269802.715690
[01/07 18:10:02    235s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5247.8M, EPOCH TIME: 1736269802.715758
[01/07 18:10:02    235s] Processing tracks to init pin-track alignment.
[01/07 18:10:02    235s] z: 2, totalTracks: 1
[01/07 18:10:02    235s] z: 4, totalTracks: 1
[01/07 18:10:02    235s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:02    235s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5247.8M, EPOCH TIME: 1736269802.719834
[01/07 18:10:02    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:02    235s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:02    235s] OPERPROF:       Starting CMU at level 4, MEM:5247.8M, EPOCH TIME: 1736269802.723432
[01/07 18:10:02    235s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:5247.8M, EPOCH TIME: 1736269802.724342
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:02    235s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.005, MEM:5247.8M, EPOCH TIME: 1736269802.725125
[01/07 18:10:02    235s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5247.8M, EPOCH TIME: 1736269802.725168
[01/07 18:10:02    235s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5247.8M, EPOCH TIME: 1736269802.725343
[01/07 18:10:02    235s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5247.8MB).
[01/07 18:10:02    235s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.011, MEM:5247.8M, EPOCH TIME: 1736269802.726355
[01/07 18:10:02    235s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.011, MEM:5247.8M, EPOCH TIME: 1736269802.726383
[01/07 18:10:02    235s] TDRefine: refinePlace mode is spiral
[01/07 18:10:02    235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.8
[01/07 18:10:02    235s] OPERPROF: Starting Refine-Place at level 1, MEM:5247.8M, EPOCH TIME: 1736269802.726482
[01/07 18:10:02    235s] *** Starting refinePlace (0:03:55 mem=5247.8M) ***
[01/07 18:10:02    235s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:02    235s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:02    235s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:02    235s] Set min layer with default ( 2 )
[01/07 18:10:02    235s] Set max layer with default ( 127 )
[01/07 18:10:02    235s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:02    235s] Min route layer (adjusted) = 2
[01/07 18:10:02    235s] Max route layer (adjusted) = 5
[01/07 18:10:02    235s] Set min layer with default ( 2 )
[01/07 18:10:02    235s] Set max layer with default ( 127 )
[01/07 18:10:02    235s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:02    235s] Min route layer (adjusted) = 2
[01/07 18:10:02    235s] Max route layer (adjusted) = 5
[01/07 18:10:02    235s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5247.8M, EPOCH TIME: 1736269802.737488
[01/07 18:10:02    235s] Starting refinePlace ...
[01/07 18:10:02    235s] Set min layer with default ( 2 )
[01/07 18:10:02    235s] Set max layer with default ( 127 )
[01/07 18:10:02    235s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:02    235s] Min route layer (adjusted) = 2
[01/07 18:10:02    235s] Max route layer (adjusted) = 5
[01/07 18:10:02    235s] One DDP V2 for no tweak run.
[01/07 18:10:02    235s] Set min layer with default ( 2 )
[01/07 18:10:02    235s] Set max layer with default ( 127 )
[01/07 18:10:02    235s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:02    235s] Min route layer (adjusted) = 2
[01/07 18:10:02    235s] Max route layer (adjusted) = 5
[01/07 18:10:02    235s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:10:02    235s] DDP markSite nrRow 153 nrJob 153
[01/07 18:10:02    235s]   Spread Effort: high, standalone mode, useDDP on.
[01/07 18:10:02    235s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5249.9MB) @(0:03:55 - 0:03:55).
[01/07 18:10:02    235s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:02    235s] wireLenOptFixPriorityInst 1478 inst fixed
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:10:02    235s] 
[01/07 18:10:02    235s]  Info: 0 filler has been deleted!
[01/07 18:10:02    235s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:10:02    235s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:10:02    235s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:10:02    235s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5217.9MB) @(0:03:55 - 0:03:55).
[01/07 18:10:02    235s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:02    235s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5217.9MB
[01/07 18:10:02    235s] Statistics of distance of Instance movement in refine placement:
[01/07 18:10:02    235s]   maximum (X+Y) =         0.00 um
[01/07 18:10:02    235s]   mean    (X+Y) =         0.00 um
[01/07 18:10:02    235s] Summary Report:
[01/07 18:10:02    235s] Instances move: 0 (out of 11893 movable)
[01/07 18:10:02    235s] Instances flipped: 0
[01/07 18:10:02    235s] Mean displacement: 0.00 um
[01/07 18:10:02    235s] Max displacement: 0.00 um 
[01/07 18:10:02    235s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:10:02    235s] Total instances moved : 0
[01/07 18:10:02    235s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.417, REAL:0.200, MEM:5217.9M, EPOCH TIME: 1736269802.937076
[01/07 18:10:02    235s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:02    235s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5217.9MB
[01/07 18:10:02    235s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=5217.9MB) @(0:03:55 - 0:03:55).
[01/07 18:10:02    235s] *** Finished refinePlace (0:03:55 mem=5217.9M) ***
[01/07 18:10:02    235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.8
[01/07 18:10:02    235s] OPERPROF: Finished Refine-Place at level 1, CPU:0.432, REAL:0.215, MEM:5217.9M, EPOCH TIME: 1736269802.941062
[01/07 18:10:02    235s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5217.9M, EPOCH TIME: 1736269802.941131
[01/07 18:10:02    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:02    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:02    235s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.042, REAL:0.017, MEM:5246.9M, EPOCH TIME: 1736269802.958121
[01/07 18:10:02    235s]   ClockRefiner summary
[01/07 18:10:02    235s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[01/07 18:10:02    235s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 18:10:02    235s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[01/07 18:10:02    235s]   Restoring pStatusCts on 0 clock instances.
[01/07 18:10:02    235s]   Revert refine place priority changes on 0 instances.
[01/07 18:10:02    235s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.2)
[01/07 18:10:02    235s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.6 real=0:00:01.1)
[01/07 18:10:02    235s]   CCOpt::Phase::Routing...
[01/07 18:10:02    235s]   Clock implementation routing...
[01/07 18:10:02    235s]     Leaving CCOpt scope - Routing Tools...
[01/07 18:10:02    235s] Net route status summary:
[01/07 18:10:02    235s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:02    235s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:02    235s]     Routing using eGR in eGR->NR Step...
[01/07 18:10:02    235s]       Early Global Route - eGR->Nr High Frequency step...
[01/07 18:10:02    235s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[01/07 18:10:02    235s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[01/07 18:10:02    235s] (ccopt eGR): Start to route 2 all nets
[01/07 18:10:02    235s] Running pre-eGR process
[01/07 18:10:02    235s] [PSP]    Started Early Global Route ( Curr Mem: 4.97 MB )
[01/07 18:10:02    235s] (I)      Initializing eGR engine (clean)
[01/07 18:10:03    235s] Set min layer with default ( 2 )
[01/07 18:10:03    235s] Set max layer with default ( 127 )
[01/07 18:10:03    235s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:03    235s] Min route layer (adjusted) = 2
[01/07 18:10:03    235s] Max route layer (adjusted) = 5
[01/07 18:10:03    235s] (I)      clean place blk overflow:
[01/07 18:10:03    235s] (I)      H : enabled 1.00 0
[01/07 18:10:03    235s] (I)      V : enabled 1.00 0
[01/07 18:10:03    235s] (I)      Initializing eGR engine (clean)
[01/07 18:10:03    235s] Set min layer with default ( 2 )
[01/07 18:10:03    235s] Set max layer with default ( 127 )
[01/07 18:10:03    235s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:03    235s] Min route layer (adjusted) = 2
[01/07 18:10:03    235s] Max route layer (adjusted) = 5
[01/07 18:10:03    235s] (I)      clean place blk overflow:
[01/07 18:10:03    235s] (I)      H : enabled 1.00 0
[01/07 18:10:03    235s] (I)      V : enabled 1.00 0
[01/07 18:10:03    235s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4.97 MB )
[01/07 18:10:03    235s] (I)      Running eGR Cong Clean flow
[01/07 18:10:03    235s] (I)      # wire layers (front) : 6
[01/07 18:10:03    235s] (I)      # wire layers (back)  : 0
[01/07 18:10:03    235s] (I)      min wire layer : 1
[01/07 18:10:03    235s] (I)      max wire layer : 5
[01/07 18:10:03    235s] (I)      # cut layers (front) : 5
[01/07 18:10:03    235s] (I)      # cut layers (back)  : 0
[01/07 18:10:03    235s] (I)      min cut layer : 1
[01/07 18:10:03    235s] (I)      max cut layer : 4
[01/07 18:10:03    235s] (I)      ================================ Layers ================================
[01/07 18:10:03    235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:03    235s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:10:03    235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:03    235s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:10:03    235s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:10:03    235s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:03    235s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:10:03    235s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:03    235s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:10:03    235s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:03    235s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:10:03    235s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:03    235s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:10:03    235s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:10:03    235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:03    235s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:10:03    235s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:10:03    235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:03    235s] (I)      Started Import and model ( Curr Mem: 4.97 MB )
[01/07 18:10:03    235s] (I)      == Non-default Options ==
[01/07 18:10:03    235s] (I)      Clean congestion better                            : true
[01/07 18:10:03    235s] (I)      Estimate vias on DPT layer                         : true
[01/07 18:10:03    235s] (I)      Rerouting rounds                                   : 10
[01/07 18:10:03    235s] (I)      Clean congestion layer assignment rounds           : 3
[01/07 18:10:03    235s] (I)      Layer constraints as soft constraints              : true
[01/07 18:10:03    235s] (I)      Soft top layer                                     : true
[01/07 18:10:03    235s] (I)      Skip prospective layer relax nets                  : true
[01/07 18:10:03    235s] (I)      Better NDR handling                                : true
[01/07 18:10:03    235s] (I)      Improved NDR modeling in LA                        : true
[01/07 18:10:03    235s] (I)      Routing cost fix for NDR handling                  : true
[01/07 18:10:03    235s] (I)      Block tracks for preroutes                         : true
[01/07 18:10:03    235s] (I)      Assign IRoute by net group key                     : true
[01/07 18:10:03    235s] (I)      Block unroutable channels                          : true
[01/07 18:10:03    235s] (I)      Block unroutable channels 3D                       : true
[01/07 18:10:03    235s] (I)      Bound layer relaxed segment wl                     : true
[01/07 18:10:03    235s] (I)      Blocked pin reach length threshold                 : 2
[01/07 18:10:03    235s] (I)      Check blockage within NDR space in TA              : true
[01/07 18:10:03    235s] (I)      Skip must join for term with via pillar            : true
[01/07 18:10:03    235s] (I)      Model find APA for IO pin                          : true
[01/07 18:10:03    235s] (I)      On pin location for off pin term                   : true
[01/07 18:10:03    235s] (I)      Handle EOL spacing                                 : true
[01/07 18:10:03    235s] (I)      Merge PG vias by gap                               : true
[01/07 18:10:03    235s] (I)      Maximum routing layer                              : 5
[01/07 18:10:03    235s] (I)      Top routing layer                                  : 5
[01/07 18:10:03    235s] (I)      Ignore routing layer                               : true
[01/07 18:10:03    235s] (I)      Route selected nets only                           : true
[01/07 18:10:03    235s] (I)      Refine MST                                         : true
[01/07 18:10:03    235s] (I)      Honor PRL                                          : true
[01/07 18:10:03    235s] (I)      Strong congestion aware                            : true
[01/07 18:10:03    235s] (I)      Improved initial location for IRoutes              : true
[01/07 18:10:03    235s] (I)      Multi panel TA                                     : true
[01/07 18:10:03    235s] (I)      Penalize wire overlap                              : true
[01/07 18:10:03    235s] (I)      Expand small instance blockage                     : true
[01/07 18:10:03    235s] (I)      Reduce via in TA                                   : true
[01/07 18:10:03    235s] (I)      SS-aware routing                                   : true
[01/07 18:10:03    235s] (I)      Improve tree edge sharing                          : true
[01/07 18:10:03    235s] (I)      Improve 2D via estimation                          : true
[01/07 18:10:03    235s] (I)      Refine Steiner tree                                : true
[01/07 18:10:03    235s] (I)      Build spine tree                                   : true
[01/07 18:10:03    235s] (I)      Model pass through capacity                        : true
[01/07 18:10:03    235s] (I)      Extend blockages by a half GCell                   : true
[01/07 18:10:03    235s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[01/07 18:10:03    235s] (I)      Consider pin shapes                                : true
[01/07 18:10:03    235s] (I)      Consider pin shapes for all nodes                  : true
[01/07 18:10:03    235s] (I)      Consider NR APA                                    : true
[01/07 18:10:03    235s] (I)      Consider IO pin shape                              : true
[01/07 18:10:03    235s] (I)      Fix pin connection bug                             : true
[01/07 18:10:03    235s] (I)      Consider layer RC for local wires                  : true
[01/07 18:10:03    235s] (I)      Honor layer constraint                             : true
[01/07 18:10:03    235s] (I)      Route to clock mesh pin                            : true
[01/07 18:10:03    235s] (I)      LA-aware pin escape length                         : 2
[01/07 18:10:03    235s] (I)      Connect multiple ports                             : true
[01/07 18:10:03    235s] (I)      Split for must join                                : true
[01/07 18:10:03    235s] (I)      Number of threads                                  : 8
[01/07 18:10:03    235s] (I)      Routing effort level                               : 10000
[01/07 18:10:03    235s] (I)      Prefer layer length threshold                      : 8
[01/07 18:10:03    235s] (I)      Overflow penalty cost                              : 10
[01/07 18:10:03    235s] (I)      A-star cost                                        : 0.300000
[01/07 18:10:03    235s] (I)      Misalignment cost                                  : 10.000000
[01/07 18:10:03    235s] (I)      Threshold for short IRoute                         : 6
[01/07 18:10:03    235s] (I)      Via cost during post routing                       : 1.000000
[01/07 18:10:03    235s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/07 18:10:03    235s] (I)      Source-to-sink ratio                               : 0.300000
[01/07 18:10:03    235s] (I)      Scenic ratio bound                                 : 3.000000
[01/07 18:10:03    235s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/07 18:10:03    235s] (I)      Net layer relax scenic ratio                       : 1.250000
[01/07 18:10:03    235s] (I)      Layer demotion scenic scale                        : 1.000000
[01/07 18:10:03    235s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/07 18:10:03    235s] (I)      PG-aware similar topology routing                  : true
[01/07 18:10:03    235s] (I)      Maze routing via cost fix                          : true
[01/07 18:10:03    235s] (I)      Apply PRL on PG terms                              : true
[01/07 18:10:03    235s] (I)      Apply PRL on obs objects                           : true
[01/07 18:10:03    235s] (I)      Handle range-type spacing rules                    : true
[01/07 18:10:03    235s] (I)      PG gap threshold multiplier                        : 10.000000
[01/07 18:10:03    235s] (I)      Parallel spacing query fix                         : true
[01/07 18:10:03    235s] (I)      Force source to root IR                            : true
[01/07 18:10:03    235s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/07 18:10:03    235s] (I)      Multi-pass Schedule                                : {{} {} {}}
[01/07 18:10:03    235s] (I)      Route tie net to shape                             : auto
[01/07 18:10:03    235s] (I)      Do not relax to DPT layer                          : true
[01/07 18:10:03    235s] (I)      No DPT in post routing                             : true
[01/07 18:10:03    235s] (I)      Modeling PG via merging fix                        : true
[01/07 18:10:03    235s] (I)      Shield aware TA                                    : true
[01/07 18:10:03    235s] (I)      Strong shield aware TA                             : true
[01/07 18:10:03    235s] (I)      Overflow calculation fix in LA                     : true
[01/07 18:10:03    235s] (I)      Post routing fix                                   : true
[01/07 18:10:03    235s] (I)      Strong post routing                                : true
[01/07 18:10:03    235s] (I)      Violation on path threshold                        : 1
[01/07 18:10:03    235s] (I)      Pass through capacity modeling                     : true
[01/07 18:10:03    235s] (I)      Read layer and via RC                              : true
[01/07 18:10:03    235s] (I)      Select the non-relaxed segments in post routing stage : true
[01/07 18:10:03    235s] (I)      Select term pin box for io pin                     : true
[01/07 18:10:03    235s] (I)      Penalize NDR sharing                               : true
[01/07 18:10:03    235s] (I)      Enable special modeling                            : false
[01/07 18:10:03    235s] (I)      Keep fixed segments                                : true
[01/07 18:10:03    235s] (I)      Reorder net groups by key                          : true
[01/07 18:10:03    235s] (I)      Increase net scenic ratio                          : true
[01/07 18:10:03    235s] (I)      Method to set GCell size                           : row
[01/07 18:10:03    235s] (I)      Connect multiple ports and must join fix           : true
[01/07 18:10:03    235s] (I)      Avoid high resistance layers                       : true
[01/07 18:10:03    235s] (I)      Segment length threshold                           : 1
[01/07 18:10:03    235s] (I)      Model find APA for IO pin fix                      : true
[01/07 18:10:03    235s] (I)      Avoid connecting non-metal layers                  : true
[01/07 18:10:03    235s] (I)      Use track pitch for NDR                            : true
[01/07 18:10:03    235s] (I)      Decide max and min layer to relax with layer difference : true
[01/07 18:10:03    235s] (I)      Handle non-default track width                     : false
[01/07 18:10:03    235s] (I)      Block unroutable channels fix                      : true
[01/07 18:10:03    235s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:10:03    235s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:10:03    235s] (I)      ============== Pin Summary ==============
[01/07 18:10:03    235s] (I)      +-------+--------+---------+------------+
[01/07 18:10:03    235s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:10:03    235s] (I)      +-------+--------+---------+------------+
[01/07 18:10:03    235s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:10:03    235s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:10:03    235s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:10:03    235s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:10:03    235s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:10:03    235s] (I)      +-------+--------+---------+------------+
[01/07 18:10:03    235s] (I)      Custom ignore net properties:
[01/07 18:10:03    235s] (I)      1 : NotLegal
[01/07 18:10:03    235s] (I)      2 : NotSelected
[01/07 18:10:03    235s] (I)      Default ignore net properties:
[01/07 18:10:03    235s] (I)      1 : Special
[01/07 18:10:03    235s] (I)      2 : Analog
[01/07 18:10:03    235s] (I)      3 : Fixed
[01/07 18:10:03    235s] (I)      4 : Skipped
[01/07 18:10:03    235s] (I)      5 : MixedSignal
[01/07 18:10:03    235s] (I)      Prerouted net properties:
[01/07 18:10:03    235s] (I)      1 : NotLegal
[01/07 18:10:03    235s] (I)      2 : Special
[01/07 18:10:03    235s] (I)      3 : Analog
[01/07 18:10:03    235s] (I)      4 : Fixed
[01/07 18:10:03    235s] (I)      5 : Skipped
[01/07 18:10:03    235s] (I)      6 : MixedSignal
[01/07 18:10:03    235s] [NR-eGR] Early global route reroute 2 out of 11949 routable nets
[01/07 18:10:03    235s] (I)      Use row-based GCell size
[01/07 18:10:03    235s] (I)      Use row-based GCell align
[01/07 18:10:03    235s] (I)      layer 0 area = 83000
[01/07 18:10:03    235s] (I)      layer 1 area = 67600
[01/07 18:10:03    235s] (I)      layer 2 area = 240000
[01/07 18:10:03    235s] (I)      layer 3 area = 240000
[01/07 18:10:03    235s] (I)      layer 4 area = 4000000
[01/07 18:10:03    235s] (I)      GCell unit size   : 4140
[01/07 18:10:03    235s] (I)      GCell multiplier  : 1
[01/07 18:10:03    235s] (I)      GCell row height  : 4140
[01/07 18:10:03    235s] (I)      Actual row height : 4140
[01/07 18:10:03    235s] (I)      GCell align ref   : 479320 479320
[01/07 18:10:03    235s] [NR-eGR] Track table information for default rule: 
[01/07 18:10:03    235s] [NR-eGR] met1 has single uniform track structure
[01/07 18:10:03    235s] [NR-eGR] met2 has single uniform track structure
[01/07 18:10:03    235s] [NR-eGR] met3 has single uniform track structure
[01/07 18:10:03    235s] [NR-eGR] met4 has single uniform track structure
[01/07 18:10:03    235s] [NR-eGR] met5 has single uniform track structure
[01/07 18:10:03    235s] (I)      ============== Default via ===============
[01/07 18:10:03    235s] (I)      +---+------------------+-----------------+
[01/07 18:10:03    235s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:10:03    235s] (I)      +---+------------------+-----------------+
[01/07 18:10:03    235s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:10:03    235s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:10:03    235s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:10:03    235s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:10:03    235s] (I)      +---+------------------+-----------------+
[01/07 18:10:03    235s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:10:03    235s] [NR-eGR] Read 12559 PG shapes
[01/07 18:10:03    235s] [NR-eGR] Read 0 clock shapes
[01/07 18:10:03    235s] [NR-eGR] Read 0 other shapes
[01/07 18:10:03    235s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:10:03    235s] [NR-eGR] #Instance Blockages : 107148
[01/07 18:10:03    235s] [NR-eGR] #PG Blockages       : 12559
[01/07 18:10:03    235s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:10:03    235s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:10:03    235s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:10:03    235s] [NR-eGR] #Other Blockages    : 0
[01/07 18:10:03    235s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:10:03    235s] [NR-eGR] #prerouted nets         : 0
[01/07 18:10:03    235s] [NR-eGR] #prerouted special nets : 0
[01/07 18:10:03    235s] [NR-eGR] #prerouted wires        : 0
[01/07 18:10:03    235s] [NR-eGR] Read 11949 nets ( ignored 11947 )
[01/07 18:10:03    235s] (I)        Front-side 11949 ( ignored 11947 )
[01/07 18:10:03    235s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:10:03    235s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:10:03    235s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[01/07 18:10:03    235s] [NR-eGR] #via pillars        : 0
[01/07 18:10:03    235s] [NR-eGR] #must join all port : 0
[01/07 18:10:03    235s] [NR-eGR] #multiple ports     : 0
[01/07 18:10:03    235s] [NR-eGR] #has must join      : 0
[01/07 18:10:03    235s] (I)      Reading macro buffers
[01/07 18:10:03    235s] (I)      Number of macro buffers: 0
[01/07 18:10:03    235s] (I)      ======= RC Report: Rule 0 ========
[01/07 18:10:03    235s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[01/07 18:10:03    235s] (I)      ----------------------------------
[01/07 18:10:03    235s] (I)        met2         0.893        0.245 
[01/07 18:10:03    235s] (I)        met3         0.157        0.356 
[01/07 18:10:03    235s] (I)        met4         0.157        0.327 
[01/07 18:10:03    235s] (I)        met5         0.018        0.309 
[01/07 18:10:03    235s] (I)      ======= RC Report: Rule 1 ========
[01/07 18:10:03    235s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[01/07 18:10:03    235s] (I)      ----------------------------------
[01/07 18:10:03    235s] (I)        met2         0.893        0.182 
[01/07 18:10:03    235s] (I)        met3         0.157        0.297 
[01/07 18:10:03    235s] (I)        met4         0.157        0.264 
[01/07 18:10:03    235s] (I)        met5         0.018        0.294 
[01/07 18:10:03    235s] (I)      early_global_route_priority property id does not exist.
[01/07 18:10:03    235s] (I)      Read Num Blocks=121639  Num Prerouted Wires=0  Num CS=0
[01/07 18:10:03    235s] (I)      Layer 1 (V) : #blockages 28105 : #preroutes 0
[01/07 18:10:03    235s] (I)      Layer 2 (H) : #blockages 73062 : #preroutes 0
[01/07 18:10:03    235s] (I)      Layer 3 (V) : #blockages 14488 : #preroutes 0
[01/07 18:10:03    235s] (I)      Layer 4 (H) : #blockages 5654 : #preroutes 0
[01/07 18:10:03    235s] (I)      Moved 2 terms for better access 
[01/07 18:10:03    235s] (I)      Number of ignored nets                =  11947
[01/07 18:10:03    235s] (I)      Number of connected nets              =      0
[01/07 18:10:03    235s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/07 18:10:03    235s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:10:03    235s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:10:03    235s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:10:03    235s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:10:03    235s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:10:03    235s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:10:03    235s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[01/07 18:10:03    235s] (I)      Ndr track 0 does not exist
[01/07 18:10:03    235s] (I)      Ndr track 0 does not exist
[01/07 18:10:03    235s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:10:03    235s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:10:03    235s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:10:03    235s] (I)      Site width          :   460  (dbu)
[01/07 18:10:03    235s] (I)      Row height          :  4140  (dbu)
[01/07 18:10:03    235s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:10:03    235s] (I)      GCell width         :  4140  (dbu)
[01/07 18:10:03    235s] (I)      GCell height        :  4140  (dbu)
[01/07 18:10:03    235s] (I)      Grid                :   382   385     5
[01/07 18:10:03    235s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:10:03    235s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:10:03    235s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:10:03    235s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:10:03    235s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:10:03    235s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:10:03    235s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:10:03    235s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:10:03    235s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:10:03    235s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:10:03    235s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:10:03    235s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:10:03    235s] (I)      --------------------------------------------------------
[01/07 18:10:03    235s] 
[01/07 18:10:03    235s] [NR-eGR] ============ Routing rule table ============
[01/07 18:10:03    235s] [NR-eGR] Rule id: 0  Nets: 1
[01/07 18:10:03    235s] [NR-eGR] Rule id: 1  Nets: 1
[01/07 18:10:03    235s] [NR-eGR] ========================================
[01/07 18:10:03    235s] [NR-eGR] 
[01/07 18:10:03    235s] (I)      ======== NDR :  =========
[01/07 18:10:03    235s] (I)      +--------------+--------+
[01/07 18:10:03    235s] (I)      |           ID |      0 |
[01/07 18:10:03    235s] (I)      |         Name |        |
[01/07 18:10:03    235s] (I)      |      Default |    yes |
[01/07 18:10:03    235s] (I)      |  Clk Special |     no |
[01/07 18:10:03    235s] (I)      | Hard spacing |     no |
[01/07 18:10:03    235s] (I)      |    NDR track | (none) |
[01/07 18:10:03    235s] (I)      |      NDR via | (none) |
[01/07 18:10:03    235s] (I)      |  Extra space |      0 |
[01/07 18:10:03    235s] (I)      |      Shields |      0 |
[01/07 18:10:03    235s] (I)      |   Demand (H) |      1 |
[01/07 18:10:03    235s] (I)      |   Demand (V) |      1 |
[01/07 18:10:03    235s] (I)      |        #Nets |      1 |
[01/07 18:10:03    235s] (I)      +--------------+--------+
[01/07 18:10:03    235s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:03    235s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:03    235s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:03    235s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:10:03    235s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:10:03    235s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:10:03    235s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:10:03    235s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:03    235s] (I)      ======== NDR :  =========
[01/07 18:10:03    235s] (I)      +--------------+--------+
[01/07 18:10:03    235s] (I)      |           ID |      1 |
[01/07 18:10:03    235s] (I)      |         Name |        |
[01/07 18:10:03    235s] (I)      |      Default |     no |
[01/07 18:10:03    235s] (I)      |  Clk Special |     no |
[01/07 18:10:03    235s] (I)      | Hard spacing |     no |
[01/07 18:10:03    235s] (I)      |    NDR track | (none) |
[01/07 18:10:03    235s] (I)      |      NDR via | (none) |
[01/07 18:10:03    235s] (I)      |  Extra space |      1 |
[01/07 18:10:03    235s] (I)      |      Shields |      0 |
[01/07 18:10:03    235s] (I)      |   Demand (H) |      2 |
[01/07 18:10:03    235s] (I)      |   Demand (V) |      2 |
[01/07 18:10:03    235s] (I)      |        #Nets |      1 |
[01/07 18:10:03    235s] (I)      +--------------+--------+
[01/07 18:10:03    235s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:03    235s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:03    235s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:03    235s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:10:03    235s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:03    235s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:03    235s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:10:03    235s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:03    235s] (I)      =============== Blocked Tracks ===============
[01/07 18:10:03    235s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:03    235s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:10:03    235s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:03    235s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:10:03    235s] (I)      |     2 | 1325555 |   647918 |        48.88% |
[01/07 18:10:03    235s] (I)      |     3 |  999312 |   480812 |        48.11% |
[01/07 18:10:03    235s] (I)      |     4 |  991375 |   558682 |        56.35% |
[01/07 18:10:03    235s] (I)      |     5 |  166170 |    94653 |        56.96% |
[01/07 18:10:03    235s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:03    235s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4.99 MB )
[01/07 18:10:03    235s] (I)      Delete wires for 2 nets (async)
[01/07 18:10:03    235s] (I)      Reset routing kernel
[01/07 18:10:03    235s] (I)      Started Global Routing ( Curr Mem: 4.99 MB )
[01/07 18:10:03    235s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[01/07 18:10:03    235s] (I)      ================= Net Group Info =================
[01/07 18:10:03    235s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:03    235s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:10:03    235s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:03    235s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[01/07 18:10:03    235s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[01/07 18:10:03    235s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:03    235s] (I)      total 2D Cap : 956302 = (519129 H, 437173 V)
[01/07 18:10:03    235s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[01/07 18:10:03    235s] (I)      #blocked GCells = 65191
[01/07 18:10:03    235s] (I)      #regions = 460
[01/07 18:10:03    235s] (I)      Adjusted 1 GCells for pin access
[01/07 18:10:03    235s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1a Route ============
[01/07 18:10:03    235s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[01/07 18:10:03    235s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1b Route ============
[01/07 18:10:03    235s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.477600e+02um
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1c Route ============
[01/07 18:10:03    235s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:03    235s] (I)      Usage: 84 = (40 H, 44 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1d Route ============
[01/07 18:10:03    235s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1e Route ============
[01/07 18:10:03    235s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.519000e+02um
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1f Route ============
[01/07 18:10:03    235s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1g Route ============
[01/07 18:10:03    235s] (I)      Usage: 85 = (40 H, 45 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.863e+02um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1h Route ============
[01/07 18:10:03    235s] (I)      Usage: 85 = (41 H, 44 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.822e+02um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1l Route ============
[01/07 18:10:03    235s] (I)      total 2D Cap : 1728865 = (590351 H, 1138514 V)
[01/07 18:10:03    235s] (I)      total 2D Demand : 207 = (102 H, 105 V)
[01/07 18:10:03    235s] (I)      #blocked GCells = 63387
[01/07 18:10:03    235s] (I)      #regions = 3
[01/07 18:10:03    235s] (I)      Adjusted 0 GCells for pin access
[01/07 18:10:03    235s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1a Route ============
[01/07 18:10:03    235s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[01/07 18:10:03    235s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1b Route ============
[01/07 18:10:03    235s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:03    235s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.080954e+04um
[01/07 18:10:03    235s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/07 18:10:03    235s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1c Route ============
[01/07 18:10:03    235s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:03    235s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1d Route ============
[01/07 18:10:03    235s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1e Route ============
[01/07 18:10:03    235s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:03    235s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.080954e+04um
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1f Route ============
[01/07 18:10:03    235s] (I)      Usage: 2611 = (1149 H, 1462 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.053e+03um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1g Route ============
[01/07 18:10:03    235s] (I)      Usage: 2605 = (1149 H, 1456 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.028e+03um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1h Route ============
[01/07 18:10:03    235s] (I)      Usage: 2606 = (1149 H, 1457 V) = (0.19% H, 0.13% V) = (4.757e+03um H, 6.032e+03um V)
[01/07 18:10:03    235s] (I)      
[01/07 18:10:03    235s] (I)      ============  Phase 1l Route ============
[01/07 18:10:03    236s] (I)      
[01/07 18:10:03    236s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:10:03    236s] [NR-eGR]                        OverCon           OverCon            
[01/07 18:10:03    236s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/07 18:10:03    236s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/07 18:10:03    236s] [NR-eGR] ---------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:03    236s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:03    236s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:03    236s] [NR-eGR]    met4 ( 4)         1( 0.00%)         3( 0.00%)   ( 0.01%) 
[01/07 18:10:03    236s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:03    236s] [NR-eGR] ---------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR]        Total         1( 0.00%)         3( 0.00%)   ( 0.00%) 
[01/07 18:10:03    236s] [NR-eGR] 
[01/07 18:10:03    236s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.18 sec, Curr Mem: 4.99 MB )
[01/07 18:10:03    236s] (I)      Updating congestion map
[01/07 18:10:03    236s] (I)      total 2D Cap : 1744430 = (595682 H, 1148748 V)
[01/07 18:10:03    236s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 18:10:03    236s] (I)      Running track assignment and export wires
[01/07 18:10:03    236s] (I)      ============= Track Assignment ============
[01/07 18:10:03    236s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.98 MB )
[01/07 18:10:03    236s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:10:03    236s] (I)      Run Multi-thread track assignment
[01/07 18:10:03    236s] (I)      Finished Track Assignment (8T) ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 5.02 MB )
[01/07 18:10:03    236s] (I)      Started Export ( Curr Mem: 5.02 MB )
[01/07 18:10:03    236s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:10:03    236s] [NR-eGR] Total eGR-routed clock nets wire length: 11486um, number of vias: 3721
[01/07 18:10:03    236s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR] Report for selected net(s) only.
[01/07 18:10:03    236s] [NR-eGR]               Length (um)  Vias 
[01/07 18:10:03    236s] [NR-eGR] --------------------------------
[01/07 18:10:03    236s] [NR-eGR]  met1  (1H)             0  1478 
[01/07 18:10:03    236s] [NR-eGR]  met2  (2V)          5486  1810 
[01/07 18:10:03    236s] [NR-eGR]  met3  (3H)          4632   237 
[01/07 18:10:03    236s] [NR-eGR]  met4  (4V)           918   196 
[01/07 18:10:03    236s] [NR-eGR]  met5  (5H)           450     0 
[01/07 18:10:03    236s] [NR-eGR] --------------------------------
[01/07 18:10:03    236s] [NR-eGR]        Total        11486  3721 
[01/07 18:10:03    236s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR] Total half perimeter of net bounding box: 1565um
[01/07 18:10:03    236s] [NR-eGR] Total length: 11486um, number of vias: 3721
[01/07 18:10:03    236s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR] Total routed clock nets wire length: 11486um, number of vias: 3721
[01/07 18:10:03    236s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR]               Length (um)   Vias 
[01/07 18:10:03    236s] [NR-eGR] ---------------------------------
[01/07 18:10:03    236s] [NR-eGR]  met1  (1H)             0  35914 
[01/07 18:10:03    236s] [NR-eGR]  met2  (2V)        190363  46766 
[01/07 18:10:03    236s] [NR-eGR]  met3  (3H)        199273   8343 
[01/07 18:10:03    236s] [NR-eGR]  met4  (4V)         40180   6403 
[01/07 18:10:03    236s] [NR-eGR]  met5  (5H)         21233      0 
[01/07 18:10:03    236s] [NR-eGR] ---------------------------------
[01/07 18:10:03    236s] [NR-eGR]        Total       451049  97426 
[01/07 18:10:03    236s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:03    236s] [NR-eGR] Total half perimeter of net bounding box: 327132um
[01/07 18:10:03    236s] [NR-eGR] Total length: 451049um, number of vias: 97426
[01/07 18:10:03    236s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:03    236s] (I)      == Layer wire length by net rule ==
[01/07 18:10:03    236s] (I)                     Default 
[01/07 18:10:03    236s] (I)      -----------------------
[01/07 18:10:03    236s] (I)       met1  (1H)        0um 
[01/07 18:10:03    236s] (I)       met2  (2V)   190363um 
[01/07 18:10:03    236s] (I)       met3  (3H)   199273um 
[01/07 18:10:03    236s] (I)       met4  (4V)    40180um 
[01/07 18:10:03    236s] (I)       met5  (5H)    21233um 
[01/07 18:10:03    236s] (I)      -----------------------
[01/07 18:10:03    236s] (I)             Total  451049um 
[01/07 18:10:03    236s] (I)      == Layer via count by net rule ==
[01/07 18:10:03    236s] (I)                    Default 
[01/07 18:10:03    236s] (I)      ----------------------
[01/07 18:10:03    236s] (I)       met1  (1H)     35914 
[01/07 18:10:03    236s] (I)       met2  (2V)     46766 
[01/07 18:10:03    236s] (I)       met3  (3H)      8343 
[01/07 18:10:03    236s] (I)       met4  (4V)      6403 
[01/07 18:10:03    236s] (I)       met5  (5H)         0 
[01/07 18:10:03    236s] (I)      ----------------------
[01/07 18:10:03    236s] (I)             Total    97426 
[01/07 18:10:03    236s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 5.01 MB )
[01/07 18:10:03    236s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:03    236s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.42 sec, Curr Mem: 5.01 MB )
[01/07 18:10:03    236s] [NR-eGR] Finished Early Global Route ( CPU: 0.63 sec, Real: 0.42 sec, Curr Mem: 4.97 MB )
[01/07 18:10:03    236s] (I)      ======================================== Runtime Summary =========================================
[01/07 18:10:03    236s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[01/07 18:10:03    236s] (I)      --------------------------------------------------------------------------------------------------
[01/07 18:10:03    236s] (I)       Early Global Route                             100.00%  85.61 sec  86.03 sec  0.42 sec  0.63 sec 
[01/07 18:10:03    236s] (I)       +-Early Global Route kernel                     98.69%  85.61 sec  86.03 sec  0.42 sec  0.62 sec 
[01/07 18:10:03    236s] (I)       | +-Import and model                            32.97%  85.61 sec  85.75 sec  0.14 sec  0.14 sec 
[01/07 18:10:03    236s] (I)       | | +-Create place DB                            7.18%  85.61 sec  85.64 sec  0.03 sec  0.03 sec 
[01/07 18:10:03    236s] (I)       | | | +-Import place data                        7.14%  85.61 sec  85.64 sec  0.03 sec  0.03 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Read instances and placement           2.15%  85.61 sec  85.62 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Read nets                              4.81%  85.62 sec  85.64 sec  0.02 sec  0.02 sec 
[01/07 18:10:03    236s] (I)       | | +-Create route DB                           22.38%  85.64 sec  85.74 sec  0.09 sec  0.10 sec 
[01/07 18:10:03    236s] (I)       | | | +-Import route data (8T)                  22.14%  85.64 sec  85.74 sec  0.09 sec  0.09 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Read blockages ( Layer 2-5 )           2.95%  85.66 sec  85.67 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read routing blockages               0.00%  85.66 sec  85.66 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read instance blockages              2.20%  85.66 sec  85.67 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read PG blockages                    0.40%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read clock blockages                 0.01%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read other blockages                 0.01%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read halo blockages                  0.01%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Read boundary cut boxes              0.00%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Read blackboxes                        0.00%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Read prerouted                         0.02%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Read nets                              0.06%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Set up via pillars                     0.00%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Set up RC info                         0.12%  85.67 sec  85.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Initialize 3D grid graph               0.92%  85.67 sec  85.68 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Model blockage capacity               13.94%  85.68 sec  85.74 sec  0.06 sec  0.06 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Initialize 3D capacity              13.22%  85.68 sec  85.73 sec  0.06 sec  0.06 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Move terms for access (8T)             0.18%  85.74 sec  85.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Read aux data                              0.00%  85.74 sec  85.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Others data preparation                    0.01%  85.74 sec  85.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Create route kernel                        2.79%  85.74 sec  85.75 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | +-Global Routing                              42.58%  85.75 sec  85.93 sec  0.18 sec  0.32 sec 
[01/07 18:10:03    236s] (I)       | | +-Initialization                             0.77%  85.75 sec  85.76 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Net group 1                               10.65%  85.76 sec  85.80 sec  0.05 sec  0.10 sec 
[01/07 18:10:03    236s] (I)       | | | +-Generate topology (8T)                   0.04%  85.76 sec  85.76 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1a                                 0.88%  85.77 sec  85.77 sec  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Pattern routing (8T)                   0.38%  85.77 sec  85.77 sec  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.41%  85.77 sec  85.77 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1b                                 0.75%  85.77 sec  85.77 sec  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Monotonic routing (8T)                 0.60%  85.77 sec  85.77 sec  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1c                                 0.53%  85.77 sec  85.78 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Two level Routing                      0.49%  85.77 sec  85.78 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Two Level Routing (Regular)          0.10%  85.78 sec  85.78 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Two Level Routing (Strong)           0.12%  85.78 sec  85.78 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1d                                 4.09%  85.78 sec  85.79 sec  0.02 sec  0.06 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Detoured routing (8T)                  4.05%  85.78 sec  85.79 sec  0.02 sec  0.06 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1e                                 0.18%  85.79 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Route legalization                     0.04%  85.79 sec  85.79 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  85.79 sec  85.79 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1f                                 0.80%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Congestion clean                       0.75%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1g                                 0.27%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Post Routing                           0.23%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1h                                 0.26%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Post Routing                           0.22%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1l                                 0.11%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Layer assignment (8T)                  0.06%  85.80 sec  85.80 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Net group 2                               29.85%  85.80 sec  85.93 sec  0.13 sec  0.22 sec 
[01/07 18:10:03    236s] (I)       | | | +-Generate topology (8T)                  12.80%  85.80 sec  85.86 sec  0.05 sec  0.05 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1a                                 1.58%  85.87 sec  85.88 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Pattern routing (8T)                   0.34%  85.87 sec  85.87 sec  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.34%  85.87 sec  85.87 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Add via demand to 2D                   0.62%  85.87 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1b                                 0.56%  85.88 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Monotonic routing (8T)                 0.28%  85.88 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1c                                 0.54%  85.88 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Two level Routing                      0.50%  85.88 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Two Level Routing (Regular)          0.12%  85.88 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Two Level Routing (Strong)           0.12%  85.88 sec  85.88 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1d                                 6.44%  85.88 sec  85.91 sec  0.03 sec  0.11 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Detoured routing (8T)                  6.39%  85.88 sec  85.91 sec  0.03 sec  0.11 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1e                                 0.20%  85.91 sec  85.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Route legalization                     0.05%  85.91 sec  85.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  85.91 sec  85.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1f                                 0.18%  85.91 sec  85.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Congestion clean                       0.14%  85.91 sec  85.91 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1g                                 1.05%  85.91 sec  85.92 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Post Routing                           1.01%  85.91 sec  85.92 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1h                                 0.88%  85.92 sec  85.92 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Post Routing                           0.83%  85.92 sec  85.92 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Phase 1l                                 1.92%  85.92 sec  85.93 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | | | | +-Layer assignment (8T)                  0.34%  85.92 sec  85.93 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | +-Export cong map                              4.27%  85.93 sec  85.95 sec  0.02 sec  0.02 sec 
[01/07 18:10:03    236s] (I)       | | +-Export 2D cong map                         1.48%  85.94 sec  85.95 sec  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)       | +-Extract Global 3D Wires                      0.02%  85.95 sec  85.95 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | +-Track Assignment (8T)                        9.76%  85.95 sec  85.99 sec  0.04 sec  0.08 sec 
[01/07 18:10:03    236s] (I)       | | +-Initialization                             0.01%  85.95 sec  85.95 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Track Assignment Kernel                    9.44%  85.95 sec  85.99 sec  0.04 sec  0.08 sec 
[01/07 18:10:03    236s] (I)       | | +-Free Memory                                0.00%  85.99 sec  85.99 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | +-Export                                       7.73%  85.99 sec  86.03 sec  0.03 sec  0.05 sec 
[01/07 18:10:03    236s] (I)       | | +-Export DB wires                            0.93%  85.99 sec  86.00 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Export all nets (8T)                     0.78%  85.99 sec  86.00 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | | +-Set wire vias (8T)                       0.04%  86.00 sec  86.00 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | | +-Report wirelength                          4.81%  86.00 sec  86.02 sec  0.02 sec  0.02 sec 
[01/07 18:10:03    236s] (I)       | | +-Update net boxes                           1.79%  86.02 sec  86.03 sec  0.01 sec  0.03 sec 
[01/07 18:10:03    236s] (I)       | | +-Update timing                              0.00%  86.03 sec  86.03 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)       | +-Postprocess design                           0.09%  86.03 sec  86.03 sec  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)      ======================= Summary by functions ========================
[01/07 18:10:03    236s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:10:03    236s] (I)      ---------------------------------------------------------------------
[01/07 18:10:03    236s] (I)        0  Early Global Route                  100.00%  0.42 sec  0.63 sec 
[01/07 18:10:03    236s] (I)        1  Early Global Route kernel            98.69%  0.42 sec  0.62 sec 
[01/07 18:10:03    236s] (I)        2  Global Routing                       42.58%  0.18 sec  0.32 sec 
[01/07 18:10:03    236s] (I)        2  Import and model                     32.97%  0.14 sec  0.14 sec 
[01/07 18:10:03    236s] (I)        2  Track Assignment (8T)                 9.76%  0.04 sec  0.08 sec 
[01/07 18:10:03    236s] (I)        2  Export                                7.73%  0.03 sec  0.05 sec 
[01/07 18:10:03    236s] (I)        2  Export cong map                       4.27%  0.02 sec  0.02 sec 
[01/07 18:10:03    236s] (I)        2  Postprocess design                    0.09%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        3  Net group 2                          29.85%  0.13 sec  0.22 sec 
[01/07 18:10:03    236s] (I)        3  Create route DB                      22.38%  0.09 sec  0.10 sec 
[01/07 18:10:03    236s] (I)        3  Net group 1                          10.65%  0.05 sec  0.10 sec 
[01/07 18:10:03    236s] (I)        3  Track Assignment Kernel               9.44%  0.04 sec  0.08 sec 
[01/07 18:10:03    236s] (I)        3  Create place DB                       7.18%  0.03 sec  0.03 sec 
[01/07 18:10:03    236s] (I)        3  Report wirelength                     4.81%  0.02 sec  0.02 sec 
[01/07 18:10:03    236s] (I)        3  Create route kernel                   2.79%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        3  Update net boxes                      1.79%  0.01 sec  0.03 sec 
[01/07 18:10:03    236s] (I)        3  Export 2D cong map                    1.48%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        3  Export DB wires                       0.93%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        3  Initialization                        0.77%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        4  Import route data (8T)               22.14%  0.09 sec  0.09 sec 
[01/07 18:10:03    236s] (I)        4  Generate topology (8T)               12.84%  0.05 sec  0.05 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1d                             10.54%  0.04 sec  0.17 sec 
[01/07 18:10:03    236s] (I)        4  Import place data                     7.14%  0.03 sec  0.03 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1a                              2.46%  0.01 sec  0.02 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1l                              2.04%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1g                              1.32%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1b                              1.31%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1h                              1.14%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1c                              1.07%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1f                              0.98%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        4  Export all nets (8T)                  0.78%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        4  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        4  Set wire vias (8T)                    0.04%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Model blockage capacity              13.94%  0.06 sec  0.06 sec 
[01/07 18:10:03    236s] (I)        5  Detoured routing (8T)                10.44%  0.04 sec  0.17 sec 
[01/07 18:10:03    236s] (I)        5  Read nets                             4.87%  0.02 sec  0.02 sec 
[01/07 18:10:03    236s] (I)        5  Read blockages ( Layer 2-5 )          2.95%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        5  Post Routing                          2.29%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        5  Read instances and placement          2.15%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        5  Two level Routing                     0.99%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Initialize 3D grid graph              0.92%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Congestion clean                      0.90%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Monotonic routing (8T)                0.88%  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        5  Pattern Routing Avoiding Blockages    0.75%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Pattern routing (8T)                  0.72%  0.00 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        5  Add via demand to 2D                  0.62%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Layer assignment (8T)                 0.40%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Move terms for access (8T)            0.18%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Set up RC info                        0.12%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Route legalization                    0.09%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Initialize 3D capacity               13.22%  0.06 sec  0.06 sec 
[01/07 18:10:03    236s] (I)        6  Read instance blockages               2.20%  0.01 sec  0.01 sec 
[01/07 18:10:03    236s] (I)        6  Read PG blockages                     0.40%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Two Level Routing (Strong)            0.24%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Two Level Routing (Regular)           0.22%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] (I)        7  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[01/07 18:10:03    236s] Running post-eGR process
[01/07 18:10:03    236s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.7 real=0:00:00.5)
[01/07 18:10:03    236s]     Routing using eGR in eGR->NR Step done.
[01/07 18:10:03    236s]     Routing using NR in eGR->NR Step...
[01/07 18:10:03    236s] 
[01/07 18:10:03    236s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[01/07 18:10:03    236s]   All net are default rule.
[01/07 18:10:03    236s]   Preferred NanoRoute mode settings: Current
[01/07 18:10:03    236s]       Clock detailed routing...
[01/07 18:10:03    236s]         NanoRoute...
[01/07 18:10:03    236s] #% Begin globalDetailRoute (date=01/07 18:10:03, mem=3020.6M)
[01/07 18:10:03    236s] 
[01/07 18:10:03    236s] globalDetailRoute
[01/07 18:10:03    236s] 
[01/07 18:10:03    236s] #Start globalDetailRoute on Tue Jan  7 18:10:03 2025
[01/07 18:10:03    236s] #
[01/07 18:10:03    236s] ### Time Record (globalDetailRoute) is installed.
[01/07 18:10:03    236s] ### Time Record (Pre Callback) is installed.
[01/07 18:10:03    236s] ### Time Record (Pre Callback) is uninstalled.
[01/07 18:10:03    236s] ### Time Record (DB Import) is installed.
[01/07 18:10:03    236s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:10:03    236s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:10:03    236s] ### info: trigger incremental cell import ( 121 new cells ).
[01/07 18:10:03    236s] ### info: trigger incremental reloading library data ( #cell = 121 ).
[01/07 18:10:03    236s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[01/07 18:10:03    236s] #WARNING (NRDB-2054) CELL_VIEW sky130_fd_io__top_ground_hvc_wpad,abstract LAYER met2 has an illegal 0 width or height rectangle.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:10:03    236s] ### Net info: total nets: 14790
[01/07 18:10:03    236s] ### Net info: dirty nets: 0
[01/07 18:10:03    236s] ### Net info: marked as disconnected nets: 0
[01/07 18:10:03    236s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1584.2400 1596.2000 ).
[01/07 18:10:03    236s] #WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1584.2400 1596.2000 ).
[01/07 18:10:03    236s] ### Net info: fully routed nets: 2
[01/07 18:10:03    236s] ### Net info: trivial (< 2 pins) nets: 2841
[01/07 18:10:03    236s] ### Net info: unrouted nets: 11947
[01/07 18:10:03    236s] ### Net info: re-extraction nets: 0
[01/07 18:10:03    236s] ### Net info: selected nets: 2
[01/07 18:10:03    236s] ### Net info: ignored nets: 0
[01/07 18:10:03    236s] ### Net info: skip routing nets: 0
[01/07 18:10:03    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:03    236s] ### import design signature (2): route=609436772 fixed_route=543018277 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1115011763 dirty_area=0 del_dirty_area=0 cell=186872196 placement=679086236 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=543018277 sns=543018277 ppa_info=1676589521
[01/07 18:10:03    236s] ### Time Record (DB Import) is uninstalled.
[01/07 18:10:03    236s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[01/07 18:10:03    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:03    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:03    236s] ### Before assign design signature (3): route=609436772 fixed_route=543018277 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1115011763 dirty_area=0 del_dirty_area=0 cell=186872196 placement=679086236 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=1069576481 routing_via=1 timing=543018277 sns=543018277 ppa_info=1676589521
[01/07 18:10:03    236s] #
[01/07 18:10:03    236s] #Wire/Via statistics before line assignment ...
[01/07 18:10:03    236s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:10:03    236s] #
[01/07 18:10:03    236s] #  Routing Statistics
[01/07 18:10:03    236s] #
[01/07 18:10:03    236s] #-------------+-----------+-----+
[01/07 18:10:03    236s] #  Layer      | Length(um)| Vias|
[01/07 18:10:03    236s] #-------------+-----------+-----+
[01/07 18:10:03    236s] #  poly ( 0H) |          0|    0|
[01/07 18:10:03    236s] #  met1 ( 1H) |          0| 1478|
[01/07 18:10:03    236s] #  met2 ( 2V) |       5486| 1810|
[01/07 18:10:03    236s] #  met3 ( 3H) |       4632|  237|
[01/07 18:10:03    236s] #  met4 ( 4V) |        918|  196|
[01/07 18:10:03    236s] #  met5 ( 5H) |        450|    0|
[01/07 18:10:03    236s] #-------------+-----------+-----+
[01/07 18:10:03    236s] #  Total      |      11486| 3721|
[01/07 18:10:03    236s] #-------------+-----------+-----+
[01/07 18:10:03    236s] #
[01/07 18:10:03    236s] # Total half perimeter of net bounding box: 1582 um.
[01/07 18:10:03    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:03    236s] ### Time Record (Data Preparation) is installed.
[01/07 18:10:03    236s] #Start routing data preparation on Tue Jan  7 18:10:03 2025
[01/07 18:10:03    236s] #
[01/07 18:10:03    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:03    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:03    236s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[01/07 18:10:03    236s] ### Time Record (Cell Pin Access) is installed.
[01/07 18:10:03    236s] #Initial pin access analysis.
[01/07 18:10:03    237s] #Detail pin access analysis.
[01/07 18:10:03    237s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 18:10:03    237s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:10:03    237s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:10:03    237s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[01/07 18:10:03    237s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[01/07 18:10:03    237s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[01/07 18:10:03    237s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[01/07 18:10:03    237s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[01/07 18:10:03    237s] #pin_access_rlayer=2(met2)
[01/07 18:10:03    237s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[01/07 18:10:03    237s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[01/07 18:10:03    237s] #enable_dpt_layer_shield=F
[01/07 18:10:03    237s] #has_line_end_grid=F
[01/07 18:10:04    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3042.04 (MB), peak = 4871.59 (MB)
[01/07 18:10:04    237s] #Regenerating Ggrids automatically.
[01/07 18:10:04    237s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[01/07 18:10:04    237s] #Using automatically generated G-grids.
[01/07 18:10:04    237s] #Done routing data preparation.
[01/07 18:10:04    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3044.39 (MB), peak = 4871.59 (MB)
[01/07 18:10:04    237s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:10:04    237s] ### Time Record (Data Preparation) is installed.
[01/07 18:10:04    237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    237s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:10:04    237s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:04    237s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:10:04    237s] eee: pegSigSF=1.070000
[01/07 18:10:04    237s] Initializing multi-corner resistance tables ...
[01/07 18:10:04    237s] eee: Grid unit RC data computation started
[01/07 18:10:04    237s] eee: Grid unit RC data computation completed
[01/07 18:10:04    237s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[01/07 18:10:04    237s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/07 18:10:04    237s] eee: l=3 avDens=0.006913 usedTrk=14.826087 availTrk=2144.727022 sigTrk=14.826087
[01/07 18:10:04    237s] eee: l=4 avDens=0.041839 usedTrk=789.884637 availTrk=18879.044108 sigTrk=789.884637
[01/07 18:10:04    237s] eee: l=5 avDens=0.149780 usedTrk=494.586014 availTrk=3302.086238 sigTrk=494.586014
[01/07 18:10:04    237s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:04    237s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:10:04    237s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.403297 uaWl=0.000000 uaWlH=0.136600 aWlH=0.000000 lMod=0 pMax=0.840800 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:10:04    237s] eee: NetCapCache creation started. (Current Mem: 5364.715M) 
[01/07 18:10:04    237s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5364.715M) 
[01/07 18:10:04    237s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:10:04    237s] eee: Metal Layers Info:
[01/07 18:10:04    237s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:04    237s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:10:04    237s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:04    237s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:10:04    237s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:10:04    237s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:10:04    237s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:10:04    237s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:10:04    237s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:04    237s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:10:04    237s] ### Successfully loaded pre-route RC model
[01/07 18:10:04    237s] ### Time Record (Line Assignment) is installed.
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] #Distribution of nets:
[01/07 18:10:04    237s] #  
[01/07 18:10:04    237s] # #pin range           #net       % 
[01/07 18:10:04    237s] #------------------------------------
[01/07 18:10:04    237s] #          2           10088 ( 68.2%)
[01/07 18:10:04    237s] #          3            1158 (  7.8%)
[01/07 18:10:04    237s] #          4             191 (  1.3%)
[01/07 18:10:04    237s] #          5              41 (  0.3%)
[01/07 18:10:04    237s] #          6             101 (  0.7%)
[01/07 18:10:04    237s] #          8               1 (  0.0%)
[01/07 18:10:04    237s] #          9               8 (  0.1%)
[01/07 18:10:04    237s] #  10  -  19             190 (  1.3%)
[01/07 18:10:04    237s] #  20  -  29              12 (  0.1%)
[01/07 18:10:04    237s] #  30  -  39              82 (  0.6%)
[01/07 18:10:04    237s] #  40  -  49               5 (  0.0%)
[01/07 18:10:04    237s] #  50  -  59              15 (  0.1%)
[01/07 18:10:04    237s] #  60  -  69              23 (  0.2%)
[01/07 18:10:04    237s] #  1400-1499               2 (  0.0%)
[01/07 18:10:04    237s] #     >=2000               0 (  0.0%)
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] #Total: 14790 nets, 11917 non-trivial nets
[01/07 18:10:04    237s] #                                    #net       % 
[01/07 18:10:04    237s] #-------------------------------------------------
[01/07 18:10:04    237s] #  Fully global routed                  2 ( 0.0%)
[01/07 18:10:04    237s] #  Clock                                2
[01/07 18:10:04    237s] #  Extra space                          1
[01/07 18:10:04    237s] #  Prefer layer range                   2
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] #Nets in 2 layer ranges:
[01/07 18:10:04    237s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[01/07 18:10:04    237s] #---------------------------------------------------------
[01/07 18:10:04    237s] #               met3             met4           1 (  0.0%)
[01/07 18:10:04    237s] #          *    met3             ----           1 (  0.0%)
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] #2 nets selected.
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] ### 
[01/07 18:10:04    237s] ### Net length summary before Line Assignment:
[01/07 18:10:04    237s] ### Layer   H-Len   V-Len         Total       #Up-Via
[01/07 18:10:04    237s] ### -------------------------------------------------
[01/07 18:10:04    237s] ###  met1       0       0       0(  0%)    1478( 40%)
[01/07 18:10:04    237s] ###  met2       0    5486    5486( 48%)    1810( 49%)
[01/07 18:10:04    237s] ###  met3    4631       0    4631( 40%)     241(  6%)
[01/07 18:10:04    237s] ###  met4       0     918     918(  8%)     196(  5%)
[01/07 18:10:04    237s] ###  met5     449       0     449(  4%)       0(  0%)
[01/07 18:10:04    237s] ### -------------------------------------------------
[01/07 18:10:04    237s] ###          5081    6404   11485          3725      
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] #..
[01/07 18:10:04    237s] #
[01/07 18:10:04    237s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --2.39 [8]--
[01/07 18:10:04    237s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.28 [8]--
[01/07 18:10:04    237s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.23 [8]--
[01/07 18:10:04    237s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.21 [8]--
[01/07 18:10:04    237s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --2.13 [8]--
[01/07 18:10:04    237s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --0.99 [8]--
[01/07 18:10:04    237s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.13 [8]--
[01/07 18:10:04    237s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.09 [8]--
[01/07 18:10:04    238s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --2.14 [8]--
[01/07 18:10:04    238s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.09 [8]--
[01/07 18:10:04    238s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.09 [8]--
[01/07 18:10:04    238s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:4.8 GB --1.12 [8]--
[01/07 18:10:04    238s] ### 
[01/07 18:10:04    238s] ### Top 3 overlap violations ...
[01/07 18:10:04    238s] ###   Net: prog_clk[0]
[01/07 18:10:04    238s] ###     met2: (708.3300, 439.6710, 708.4700, 440.7890), length: 1.1180, total: 1.1180
[01/07 18:10:04    238s] ###       fixed object
[01/07 18:10:04    238s] ###   Net: prog_clk[0]
[01/07 18:10:04    238s] ###     met3: (708.4010, 439.5200, 708.8140, 439.8200), length: 0.4130, total: 0.4130
[01/07 18:10:04    238s] ###       fixed object
[01/07 18:10:04    238s] ###   Net: clk[0]
[01/07 18:10:04    238s] ###     met3: (514.7410, 439.5200, 514.7490, 439.8200), length: 0.0080, total: 0.0080
[01/07 18:10:04    238s] ###       fixed object
[01/07 18:10:04    238s] ### 
[01/07 18:10:04    238s] ### Net length and overlap summary after Line Assignment:
[01/07 18:10:04    238s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/07 18:10:04    238s] ### --------------------------------------------------------------------------
[01/07 18:10:04    238s] ###  met1      16       0      16(  0%)    1478( 45%)    0(  0%)     0(  0.0%)
[01/07 18:10:04    238s] ###  met2       0    5385    5385( 48%)    1604( 48%)    1( 33%)     1( 77.6%)
[01/07 18:10:04    238s] ###  met3    4723       0    4723( 42%)     195(  6%)    2( 67%)     0( 22.4%)
[01/07 18:10:04    238s] ###  met4       0     954     954(  8%)      40(  1%)    0(  0%)     0(  0.0%)
[01/07 18:10:04    238s] ###  met5     170       0     170(  2%)       0(  0%)    0(  0%)     0(  0.0%)
[01/07 18:10:04    238s] ### --------------------------------------------------------------------------
[01/07 18:10:04    238s] ###          4910    6339   11250          3317          3           1        
[01/07 18:10:04    238s] #
[01/07 18:10:04    238s] #Line Assignment statistics:
[01/07 18:10:04    238s] #Cpu time = 00:00:01
[01/07 18:10:04    238s] #Elapsed time = 00:00:01
[01/07 18:10:04    238s] #Increased memory = 6.87 (MB)
[01/07 18:10:04    238s] #Total memory = 3075.23 (MB)
[01/07 18:10:04    238s] #Peak memory = 4871.59 (MB)
[01/07 18:10:04    238s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:4.8 GB --1.54 [8]--
[01/07 18:10:04    238s] ### Time Record (Line Assignment) is uninstalled.
[01/07 18:10:04    238s] ### After assign design signature (4): route=1294146468 fixed_route=543018277 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=863112848 dirty_area=0 del_dirty_area=0 cell=186872196 placement=676041628 pin_access=1271706111 inst_pattern=1 inst_orient=1 halo=1429581896 via=1069576481 routing_via=1428595675 timing=543018277 sns=543018277 ppa_info=1676589521
[01/07 18:10:04    238s] #
[01/07 18:10:04    238s] #Wire/Via statistics after line assignment ...
[01/07 18:10:04    238s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:10:04    238s] #
[01/07 18:10:04    238s] #  Routing Statistics
[01/07 18:10:04    238s] #
[01/07 18:10:04    238s] #-------------+-----------+-----+
[01/07 18:10:04    238s] #  Layer      | Length(um)| Vias|
[01/07 18:10:04    238s] #-------------+-----------+-----+
[01/07 18:10:04    238s] #  poly ( 0H) |          0|    0|
[01/07 18:10:04    238s] #  met1 ( 1H) |         16| 1478|
[01/07 18:10:04    238s] #  met2 ( 2V) |       5385| 1604|
[01/07 18:10:04    238s] #  met3 ( 3H) |       4724|  195|
[01/07 18:10:04    238s] #  met4 ( 4V) |        954|   40|
[01/07 18:10:04    238s] #  met5 ( 5H) |        171|    0|
[01/07 18:10:04    238s] #-------------+-----------+-----+
[01/07 18:10:04    238s] #  Total      |      11250| 3317|
[01/07 18:10:04    238s] #-------------+-----------+-----+
[01/07 18:10:04    238s] #
[01/07 18:10:04    238s] # Total half perimeter of net bounding box: 1582 um.
[01/07 18:10:04    238s] #Routing data preparation, pin analysis, line assignment statistics:
[01/07 18:10:04    238s] #Cpu time = 00:00:02
[01/07 18:10:04    238s] #Elapsed time = 00:00:01
[01/07 18:10:04    238s] #Increased memory = 27.46 (MB)
[01/07 18:10:04    238s] #Total memory = 3057.68 (MB)
[01/07 18:10:04    238s] #Peak memory = 4871.59 (MB)
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] #Skip comparing routing design signature in db-snapshot flow
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] #Using multithreading with 8 threads.
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] ### Time Record (Detail Routing) is installed.
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] ### Time Record (Data Preparation) is installed.
[01/07 18:10:04    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[01/07 18:10:04    238s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:10:04    238s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:10:04    238s] #
[01/07 18:10:04    238s] #Start Detail Routing..
[01/07 18:10:04    238s] #start initial detail routing ...
[01/07 18:10:04    238s] ### Design has 2 dirty nets
[01/07 18:10:05    241s] ### Gcell dirty-map stats: routing = 16.27%, drc-check-only = 0.79%
[01/07 18:10:05    241s] ### Gcell ext dirty-map stats: fill = 1176[3.95%] (met1 = 1018[3.42%], met2 = 1096[3.68%], met3 = 940[3.16%], met4 = 199[0.67%], met5 = 43[0.14%]), total gcell = 29756
[01/07 18:10:05    241s] #   number of violations = 0
[01/07 18:10:05    241s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3095.25 (MB), peak = 4871.59 (MB)
[01/07 18:10:05    241s] #Complete Detail Routing.
[01/07 18:10:05    241s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:10:05    241s] #
[01/07 18:10:05    241s] #  Routing Statistics
[01/07 18:10:05    241s] #
[01/07 18:10:05    241s] #-------------+-----------+-----+
[01/07 18:10:05    241s] #  Layer      | Length(um)| Vias|
[01/07 18:10:05    241s] #-------------+-----------+-----+
[01/07 18:10:05    241s] #  poly ( 0H) |          0|    0|
[01/07 18:10:05    241s] #  met1 ( 1H) |          4| 1478|
[01/07 18:10:05    241s] #  met2 ( 2V) |       5463|  939|
[01/07 18:10:05    241s] #  met3 ( 3H) |       4634|  196|
[01/07 18:10:05    241s] #  met4 ( 4V) |        969|   36|
[01/07 18:10:05    241s] #  met5 ( 5H) |        164|    0|
[01/07 18:10:05    241s] #-------------+-----------+-----+
[01/07 18:10:05    241s] #  Total      |      11234| 2649|
[01/07 18:10:05    241s] #-------------+-----------+-----+
[01/07 18:10:05    241s] #
[01/07 18:10:05    241s] # Total half perimeter of net bounding box: 1582 um.
[01/07 18:10:05    241s] #Total number of DRC violations = 0
[01/07 18:10:05    241s] ### Time Record (Detail Routing) is uninstalled.
[01/07 18:10:05    241s] #Cpu time = 00:00:04
[01/07 18:10:05    241s] #Elapsed time = 00:00:01
[01/07 18:10:05    241s] #Increased memory = 12.96 (MB)
[01/07 18:10:05    241s] #Total memory = 3070.64 (MB)
[01/07 18:10:05    241s] #Peak memory = 4871.59 (MB)
[01/07 18:10:05    241s] #detailRoute Statistics:
[01/07 18:10:05    241s] #Cpu time = 00:00:04
[01/07 18:10:05    241s] #Elapsed time = 00:00:01
[01/07 18:10:05    241s] #Increased memory = 12.96 (MB)
[01/07 18:10:05    241s] #Total memory = 3070.64 (MB)
[01/07 18:10:05    241s] #Peak memory = 4871.59 (MB)
[01/07 18:10:05    241s] ### Time Record (DB Export) is installed.
[01/07 18:10:05    242s] ### export design design signature (9): route=910095802 fixed_route=543018277 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1678164754 dirty_area=0 del_dirty_area=0 cell=186872196 placement=676041628 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=543018277 sns=543018277 ppa_info=1676589521
[01/07 18:10:05    242s] ### Time Record (DB Export) is uninstalled.
[01/07 18:10:05    242s] ### Time Record (Post Callback) is installed.
[01/07 18:10:05    242s] ### Time Record (Post Callback) is uninstalled.
[01/07 18:10:05    242s] #
[01/07 18:10:05    242s] #globalDetailRoute statistics:
[01/07 18:10:05    242s] #Cpu time = 00:00:06
[01/07 18:10:05    242s] #Elapsed time = 00:00:02
[01/07 18:10:05    242s] #Increased memory = 52.23 (MB)
[01/07 18:10:05    242s] #Total memory = 3072.83 (MB)
[01/07 18:10:05    242s] #Peak memory = 4871.59 (MB)
[01/07 18:10:05    242s] #Number of warnings = 33
[01/07 18:10:05    242s] #Total number of warnings = 35
[01/07 18:10:05    242s] #Number of fails = 0
[01/07 18:10:05    242s] #Total number of fails = 0
[01/07 18:10:05    242s] #Complete globalDetailRoute on Tue Jan  7 18:10:05 2025
[01/07 18:10:05    242s] #
[01/07 18:10:05    242s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[01/07 18:10:05    242s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 18:10:05    242s] #
[01/07 18:10:05    242s] #  Scalability Statistics
[01/07 18:10:05    242s] #
[01/07 18:10:05    242s] #-------------------------+---------+-------------+------------+
[01/07 18:10:05    242s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[01/07 18:10:05    242s] #-------------------------+---------+-------------+------------+
[01/07 18:10:05    242s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[01/07 18:10:05    242s] #  Line Assignment        | 00:00:01|     00:00:01|         1.0|
[01/07 18:10:05    242s] #  Detail Routing         | 00:00:04|     00:00:01|         1.0|
[01/07 18:10:05    242s] #  Entire Command         | 00:00:06|     00:00:02|         2.9|
[01/07 18:10:05    242s] #-------------------------+---------+-------------+------------+
[01/07 18:10:05    242s] #
[01/07 18:10:05    242s] #% End globalDetailRoute (date=01/07 18:10:05, total cpu=0:00:05.9, real=0:00:02.0, peak res=3063.1M, current mem=3063.1M)
[01/07 18:10:05    242s]         NanoRoute done. (took cpu=0:00:06.0 real=0:00:02.2)
[01/07 18:10:05    242s]       Clock detailed routing done.
[01/07 18:10:05    242s] Skipping check of guided vs. routed net lengths.
[01/07 18:10:05    242s] Set FIXED routing status on 2 net(s)
[01/07 18:10:05    242s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_prog_clk/gpio (sky130_fd_io__top_gpio_ovtv2). Its placement status will remain as PLACED.
[01/07 18:10:05    242s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_clk/gpio (sky130_fd_io__top_gpio_ovtv2). Its placement status will remain as PLACED.
[01/07 18:10:05    242s]       Route Remaining Unrouted Nets...
[01/07 18:10:05    242s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/07 18:10:05    242s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5286.7M, EPOCH TIME: 1736269805.656812
[01/07 18:10:05    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:05    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:05    242s] Cell fpga_top LLGs are deleted
[01/07 18:10:05    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:05    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:05    242s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:5286.7M, EPOCH TIME: 1736269805.657141
[01/07 18:10:05    242s] [oiLAM] Zs 5, 6
[01/07 18:10:05    242s] ### Creating LA Mngr. totSessionCpu=0:04:02 mem=5286.7M
[01/07 18:10:05    242s] ### Creating LA Mngr, finished. totSessionCpu=0:04:02 mem=5286.7M
[01/07 18:10:05    242s] Running pre-eGR process
[01/07 18:10:05    242s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.99 MB )
[01/07 18:10:05    242s] (I)      Initializing eGR engine (regular)
[01/07 18:10:05    242s] Set min layer with default ( 2 )
[01/07 18:10:05    242s] Set max layer with default ( 127 )
[01/07 18:10:05    242s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:05    242s] Min route layer (adjusted) = 2
[01/07 18:10:05    242s] Max route layer (adjusted) = 5
[01/07 18:10:05    242s] (I)      clean place blk overflow:
[01/07 18:10:05    242s] (I)      H : enabled 1.00 0
[01/07 18:10:05    242s] (I)      V : enabled 1.00 0
[01/07 18:10:05    242s] (I)      Initializing eGR engine (regular)
[01/07 18:10:05    242s] Set min layer with default ( 2 )
[01/07 18:10:05    242s] Set max layer with default ( 127 )
[01/07 18:10:05    242s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:05    242s] Min route layer (adjusted) = 2
[01/07 18:10:05    242s] Max route layer (adjusted) = 5
[01/07 18:10:05    242s] (I)      clean place blk overflow:
[01/07 18:10:05    242s] (I)      H : enabled 1.00 0
[01/07 18:10:05    242s] (I)      V : enabled 1.00 0
[01/07 18:10:05    242s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.99 MB )
[01/07 18:10:05    242s] (I)      Running eGR Regular flow
[01/07 18:10:05    242s] (I)      # wire layers (front) : 6
[01/07 18:10:05    242s] (I)      # wire layers (back)  : 0
[01/07 18:10:05    242s] (I)      min wire layer : 1
[01/07 18:10:05    242s] (I)      max wire layer : 5
[01/07 18:10:05    242s] (I)      # cut layers (front) : 5
[01/07 18:10:05    242s] (I)      # cut layers (back)  : 0
[01/07 18:10:05    242s] (I)      min cut layer : 1
[01/07 18:10:05    242s] (I)      max cut layer : 4
[01/07 18:10:05    242s] (I)      ================================ Layers ================================
[01/07 18:10:05    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:05    242s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:10:05    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:05    242s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:10:05    242s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:10:05    242s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:05    242s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:10:05    242s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:05    242s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:10:05    242s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:05    242s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:10:05    242s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:05    242s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:10:05    242s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:10:05    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:05    242s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:10:05    242s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:10:05    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:05    242s] (I)      Started Import and model ( Curr Mem: 4.99 MB )
[01/07 18:10:05    242s] (I)      == Non-default Options ==
[01/07 18:10:05    242s] (I)      Maximum routing layer                              : 5
[01/07 18:10:05    242s] (I)      Top routing layer                                  : 5
[01/07 18:10:05    242s] (I)      Number of threads                                  : 8
[01/07 18:10:05    242s] (I)      Route tie net to shape                             : auto
[01/07 18:10:05    242s] (I)      Method to set GCell size                           : row
[01/07 18:10:05    242s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:10:05    242s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:10:05    242s] (I)      ============== Pin Summary ==============
[01/07 18:10:05    242s] (I)      +-------+--------+---------+------------+
[01/07 18:10:05    242s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:10:05    242s] (I)      +-------+--------+---------+------------+
[01/07 18:10:05    242s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:10:05    242s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:10:05    242s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:10:05    242s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:10:05    242s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:10:05    242s] (I)      +-------+--------+---------+------------+
[01/07 18:10:05    242s] (I)      Custom ignore net properties:
[01/07 18:10:05    242s] (I)      1 : NotLegal
[01/07 18:10:05    242s] (I)      Default ignore net properties:
[01/07 18:10:05    242s] (I)      1 : Special
[01/07 18:10:05    242s] (I)      2 : Analog
[01/07 18:10:05    242s] (I)      3 : Fixed
[01/07 18:10:05    242s] (I)      4 : Skipped
[01/07 18:10:05    242s] (I)      5 : MixedSignal
[01/07 18:10:05    242s] (I)      Prerouted net properties:
[01/07 18:10:05    242s] (I)      1 : NotLegal
[01/07 18:10:05    242s] (I)      2 : Special
[01/07 18:10:05    242s] (I)      3 : Analog
[01/07 18:10:05    242s] (I)      4 : Fixed
[01/07 18:10:05    242s] (I)      5 : Skipped
[01/07 18:10:05    242s] (I)      6 : MixedSignal
[01/07 18:10:05    242s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:10:05    242s] (I)      Use row-based GCell size
[01/07 18:10:05    242s] (I)      Use row-based GCell align
[01/07 18:10:05    242s] (I)      layer 0 area = 83000
[01/07 18:10:05    242s] (I)      layer 1 area = 67600
[01/07 18:10:05    242s] (I)      layer 2 area = 240000
[01/07 18:10:05    242s] (I)      layer 3 area = 240000
[01/07 18:10:05    242s] (I)      layer 4 area = 4000000
[01/07 18:10:05    242s] (I)      GCell unit size   : 4140
[01/07 18:10:05    242s] (I)      GCell multiplier  : 1
[01/07 18:10:05    242s] (I)      GCell row height  : 4140
[01/07 18:10:05    242s] (I)      Actual row height : 4140
[01/07 18:10:05    242s] (I)      GCell align ref   : 479320 479320
[01/07 18:10:05    242s] [NR-eGR] Track table information for default rule: 
[01/07 18:10:05    242s] [NR-eGR] met1 has single uniform track structure
[01/07 18:10:05    242s] [NR-eGR] met2 has single uniform track structure
[01/07 18:10:05    242s] [NR-eGR] met3 has single uniform track structure
[01/07 18:10:05    242s] [NR-eGR] met4 has single uniform track structure
[01/07 18:10:05    242s] [NR-eGR] met5 has single uniform track structure
[01/07 18:10:05    242s] (I)      ============== Default via ===============
[01/07 18:10:05    242s] (I)      +---+------------------+-----------------+
[01/07 18:10:05    242s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:10:05    242s] (I)      +---+------------------+-----------------+
[01/07 18:10:05    242s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:10:05    242s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:10:05    242s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:10:05    242s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:10:05    242s] (I)      +---+------------------+-----------------+
[01/07 18:10:05    242s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:10:05    242s] [NR-eGR] Read 6281 PG shapes
[01/07 18:10:05    242s] [NR-eGR] Read 0 clock shapes
[01/07 18:10:05    242s] [NR-eGR] Read 0 other shapes
[01/07 18:10:05    242s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:10:05    242s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:10:05    242s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:10:05    242s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:10:05    242s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:10:05    242s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:10:05    242s] [NR-eGR] #Other Blockages    : 0
[01/07 18:10:05    242s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:10:05    242s] [NR-eGR] #prerouted nets         : 2
[01/07 18:10:05    242s] [NR-eGR] #prerouted special nets : 0
[01/07 18:10:05    242s] [NR-eGR] #prerouted wires        : 2725
[01/07 18:10:05    242s] [NR-eGR] Read 11949 nets ( ignored 2 )
[01/07 18:10:05    242s] (I)        Front-side 11949 ( ignored 2 )
[01/07 18:10:05    242s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:10:05    242s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:10:05    242s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:10:05    242s] (I)      Reading macro buffers
[01/07 18:10:05    242s] (I)      Number of macro buffers: 0
[01/07 18:10:05    242s] (I)      early_global_route_priority property id does not exist.
[01/07 18:10:05    242s] (I)      Read Num Blocks=52067  Num Prerouted Wires=2725  Num CS=0
[01/07 18:10:05    242s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 2051
[01/07 18:10:05    242s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 534
[01/07 18:10:05    242s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 124
[01/07 18:10:05    242s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 16
[01/07 18:10:05    242s] (I)      Number of ignored nets                =      2
[01/07 18:10:05    242s] (I)      Number of connected nets              =      0
[01/07 18:10:05    242s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[01/07 18:10:05    242s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:10:05    242s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:10:05    242s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:10:05    242s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:10:05    242s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:10:05    242s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:10:05    242s] (I)      Ndr track 0 does not exist
[01/07 18:10:05    242s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:10:05    242s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:10:05    242s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:10:05    242s] (I)      Site width          :   460  (dbu)
[01/07 18:10:05    242s] (I)      Row height          :  4140  (dbu)
[01/07 18:10:05    242s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:10:05    242s] (I)      GCell width         :  4140  (dbu)
[01/07 18:10:05    242s] (I)      GCell height        :  4140  (dbu)
[01/07 18:10:05    242s] (I)      Grid                :   382   385     5
[01/07 18:10:05    242s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:10:05    242s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:10:05    242s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:10:05    242s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:10:05    242s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:10:05    242s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:10:05    242s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:10:05    242s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:10:05    242s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:10:05    242s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:10:05    242s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:10:05    242s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:10:05    242s] (I)      --------------------------------------------------------
[01/07 18:10:05    242s] 
[01/07 18:10:05    242s] [NR-eGR] ============ Routing rule table ============
[01/07 18:10:05    242s] [NR-eGR] Rule id: 0  Nets: 11915
[01/07 18:10:05    242s] [NR-eGR] ========================================
[01/07 18:10:05    242s] [NR-eGR] 
[01/07 18:10:05    242s] (I)      ======== NDR :  =========
[01/07 18:10:05    242s] (I)      +--------------+--------+
[01/07 18:10:05    242s] (I)      |           ID |      0 |
[01/07 18:10:05    242s] (I)      |         Name |        |
[01/07 18:10:05    242s] (I)      |      Default |    yes |
[01/07 18:10:05    242s] (I)      |  Clk Special |     no |
[01/07 18:10:05    242s] (I)      | Hard spacing |     no |
[01/07 18:10:05    242s] (I)      |    NDR track | (none) |
[01/07 18:10:05    242s] (I)      |      NDR via | (none) |
[01/07 18:10:05    242s] (I)      |  Extra space |      0 |
[01/07 18:10:05    242s] (I)      |      Shields |      0 |
[01/07 18:10:05    242s] (I)      |   Demand (H) |      1 |
[01/07 18:10:05    242s] (I)      |   Demand (V) |      1 |
[01/07 18:10:05    242s] (I)      |        #Nets |  11915 |
[01/07 18:10:05    242s] (I)      +--------------+--------+
[01/07 18:10:05    242s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:05    242s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:05    242s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:05    242s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:10:05    242s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:10:05    242s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:10:05    242s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:10:05    242s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:05    242s] (I)      ======== NDR :  =========
[01/07 18:10:05    242s] (I)      +--------------+--------+
[01/07 18:10:05    242s] (I)      |           ID |      1 |
[01/07 18:10:05    242s] (I)      |         Name |        |
[01/07 18:10:05    242s] (I)      |      Default |     no |
[01/07 18:10:05    242s] (I)      |  Clk Special |     no |
[01/07 18:10:05    242s] (I)      | Hard spacing |     no |
[01/07 18:10:05    242s] (I)      |    NDR track | (none) |
[01/07 18:10:05    242s] (I)      |      NDR via | (none) |
[01/07 18:10:05    242s] (I)      |  Extra space |      1 |
[01/07 18:10:05    242s] (I)      |      Shields |      0 |
[01/07 18:10:05    242s] (I)      |   Demand (H) |      2 |
[01/07 18:10:05    242s] (I)      |   Demand (V) |      2 |
[01/07 18:10:05    242s] (I)      |        #Nets |      0 |
[01/07 18:10:05    242s] (I)      +--------------+--------+
[01/07 18:10:05    242s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:05    242s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:05    242s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:05    242s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:10:05    242s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:05    242s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:05    242s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:10:05    242s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:05    242s] (I)      =============== Blocked Tracks ===============
[01/07 18:10:05    242s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:05    242s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:10:05    242s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:05    242s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:10:05    242s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:10:05    242s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:10:05    242s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:10:05    242s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:10:05    242s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:05    242s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5.01 MB )
[01/07 18:10:05    242s] (I)      Delete wires for 11915 nets (async)
[01/07 18:10:05    242s] (I)      Reset routing kernel
[01/07 18:10:05    242s] (I)      Started Global Routing ( Curr Mem: 5.01 MB )
[01/07 18:10:05    242s] (I)      totalPins=34743  totalGlobalPin=34245 (98.57%)
[01/07 18:10:05    242s] (I)      ================= Net Group Info =================
[01/07 18:10:05    242s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:05    242s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:10:05    242s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:05    242s] (I)      |  1 |          11915 |      met2(2) |   met5(5) |
[01/07 18:10:05    242s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:05    242s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:10:05    242s] (I)      total 2D Demand : 4603 = (1608 H, 2995 V)
[01/07 18:10:05    242s] (I)      #blocked GCells = 64770
[01/07 18:10:05    242s] (I)      #regions = 4
[01/07 18:10:05    242s] (I)      Adjusted 0 GCells for pin access
[01/07 18:10:05    242s] [NR-eGR] Layer group 1: route 11915 net(s) in layer range [2, 5]
[01/07 18:10:05    242s] (I)      
[01/07 18:10:05    242s] (I)      ============  Phase 1a Route ============
[01/07 18:10:05    242s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[01/07 18:10:05    242s] (I)      Usage: 101482 = (50663 H, 50819 V) = (8.70% H, 4.53% V) = (2.097e+05um H, 2.104e+05um V)
[01/07 18:10:05    242s] (I)      
[01/07 18:10:05    242s] (I)      ============  Phase 1b Route ============
[01/07 18:10:05    242s] (I)      Usage: 101587 = (50692 H, 50895 V) = (8.71% H, 4.54% V) = (2.099e+05um H, 2.107e+05um V)
[01/07 18:10:05    242s] (I)      Overflow of layer group 1: 0.92% H + 0.01% V. EstWL: 4.205702e+05um
[01/07 18:10:05    242s] (I)      Congestion metric : 2.79%H 0.02%V, 2.81%HV
[01/07 18:10:05    242s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:10:05    242s] (I)      
[01/07 18:10:05    242s] (I)      ============  Phase 1c Route ============
[01/07 18:10:05    242s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:05    242s] (I)      Usage: 101998 = (50870 H, 51128 V) = (8.74% H, 4.56% V) = (2.106e+05um H, 2.117e+05um V)
[01/07 18:10:05    242s] (I)      
[01/07 18:10:05    242s] (I)      ============  Phase 1d Route ============
[01/07 18:10:05    242s] (I)      Usage: 102329 = (50905 H, 51424 V) = (8.75% H, 4.58% V) = (2.107e+05um H, 2.129e+05um V)
[01/07 18:10:05    242s] (I)      
[01/07 18:10:05    242s] (I)      ============  Phase 1e Route ============
[01/07 18:10:05    242s] (I)      Usage: 102329 = (50905 H, 51424 V) = (8.75% H, 4.58% V) = (2.107e+05um H, 2.129e+05um V)
[01/07 18:10:05    242s] [NR-eGR] Early Global Route overflow of layer group 1: 0.69% H + 0.00% V. EstWL: 4.236421e+05um
[01/07 18:10:05    242s] (I)      
[01/07 18:10:05    242s] (I)      ============  Phase 1l Route ============
[01/07 18:10:06    243s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:10:06    243s] (I)      Layer  2:     691695     54258         1      600246      719946    (45.47%) 
[01/07 18:10:06    243s] (I)      Layer  3:     511966    104486      7780      465485      530049    (46.76%) 
[01/07 18:10:06    243s] (I)      Layer  4:     433320     26453       322      505753      481708    (51.22%) 
[01/07 18:10:06    243s] (I)      Layer  5:      71304      5848        70       92980       72942    (56.04%) 
[01/07 18:10:06    243s] (I)      Total:       1708285    191045      8173     1664464     1804643    (47.98%) 
[01/07 18:10:06    243s] (I)      
[01/07 18:10:06    243s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:10:06    243s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:10:06    243s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:10:06    243s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[01/07 18:10:06    243s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:10:06    243s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:06    243s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:06    243s] [NR-eGR]    met3 ( 3)      3398( 4.35%)       253( 0.32%)         2( 0.00%)   ( 4.68%) 
[01/07 18:10:06    243s] [NR-eGR]    met4 ( 4)       204( 0.29%)         1( 0.00%)         0( 0.00%)   ( 0.29%) 
[01/07 18:10:06    243s] [NR-eGR]    met5 ( 5)        68( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[01/07 18:10:06    243s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:10:06    243s] [NR-eGR]        Total      3671( 1.25%)       254( 0.09%)         2( 0.00%)   ( 1.34%) 
[01/07 18:10:06    243s] [NR-eGR] 
[01/07 18:10:06    243s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.27 sec, Curr Mem: 5.02 MB )
[01/07 18:10:06    243s] (I)      Updating congestion map
[01/07 18:10:06    243s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:10:06    243s] [NR-eGR] Overflow after Early Global Route 3.13% H + 0.00% V
[01/07 18:10:06    243s] (I)      Running track assignment and export wires
[01/07 18:10:06    243s] (I)      ============= Track Assignment ============
[01/07 18:10:06    243s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.01 MB )
[01/07 18:10:06    243s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:10:06    243s] (I)      Run Multi-thread track assignment
[01/07 18:10:06    243s] (I)      Finished Track Assignment (8T) ( CPU: 0.29 sec, Real: 0.06 sec, Curr Mem: 5.05 MB )
[01/07 18:10:06    243s] (I)      Started Export ( Curr Mem: 5.05 MB )
[01/07 18:10:06    243s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:10:06    243s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/07 18:10:06    243s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:06    243s] [NR-eGR]               Length (um)   Vias 
[01/07 18:10:06    243s] [NR-eGR] ---------------------------------
[01/07 18:10:06    243s] [NR-eGR]  met1  (1H)             4  35914 
[01/07 18:10:06    243s] [NR-eGR]  met2  (2V)        189593  45827 
[01/07 18:10:06    243s] [NR-eGR]  met3  (3H)        199252   8342 
[01/07 18:10:06    243s] [NR-eGR]  met4  (4V)         41049   6303 
[01/07 18:10:06    243s] [NR-eGR]  met5  (5H)         20970      0 
[01/07 18:10:06    243s] [NR-eGR] ---------------------------------
[01/07 18:10:06    243s] [NR-eGR]        Total       450869  96386 
[01/07 18:10:06    243s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:06    243s] [NR-eGR] Total half perimeter of net bounding box: 327132um
[01/07 18:10:06    243s] [NR-eGR] Total length: 450869um, number of vias: 96386
[01/07 18:10:06    243s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:06    243s] (I)      == Layer wire length by net rule ==
[01/07 18:10:06    243s] (I)                     Default 
[01/07 18:10:06    243s] (I)      -----------------------
[01/07 18:10:06    243s] (I)       met1  (1H)        4um 
[01/07 18:10:06    243s] (I)       met2  (2V)   189593um 
[01/07 18:10:06    243s] (I)       met3  (3H)   199252um 
[01/07 18:10:06    243s] (I)       met4  (4V)    41049um 
[01/07 18:10:06    243s] (I)       met5  (5H)    20970um 
[01/07 18:10:06    243s] (I)      -----------------------
[01/07 18:10:06    243s] (I)             Total  450869um 
[01/07 18:10:06    243s] (I)      == Layer via count by net rule ==
[01/07 18:10:06    243s] (I)                    Default 
[01/07 18:10:06    243s] (I)      ----------------------
[01/07 18:10:06    243s] (I)       met1  (1H)     35914 
[01/07 18:10:06    243s] (I)       met2  (2V)     45827 
[01/07 18:10:06    243s] (I)       met3  (3H)      8342 
[01/07 18:10:06    243s] (I)       met4  (4V)      6303 
[01/07 18:10:06    243s] (I)       met5  (5H)         0 
[01/07 18:10:06    243s] (I)      ----------------------
[01/07 18:10:06    243s] (I)             Total    96386 
[01/07 18:10:06    243s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.05 sec, Curr Mem: 5.04 MB )
[01/07 18:10:06    243s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:06    243s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.32 sec, Real: 0.52 sec, Curr Mem: 5.04 MB )
[01/07 18:10:06    243s] [NR-eGR] Finished Early Global Route ( CPU: 1.33 sec, Real: 0.53 sec, Curr Mem: 5.00 MB )
[01/07 18:10:06    243s] (I)      ======================================== Runtime Summary =========================================
[01/07 18:10:06    243s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[01/07 18:10:06    243s] (I)      --------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s] (I)       Early Global Route                             100.00%  88.27 sec  88.80 sec  0.53 sec  1.33 sec 
[01/07 18:10:06    243s] (I)       +-Early Global Route kernel                     98.45%  88.27 sec  88.79 sec  0.52 sec  1.32 sec 
[01/07 18:10:06    243s] (I)       | +-Import and model                            18.57%  88.27 sec  88.37 sec  0.10 sec  0.10 sec 
[01/07 18:10:06    243s] (I)       | | +-Create place DB                            5.65%  88.27 sec  88.30 sec  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)       | | | +-Import place data                        5.62%  88.27 sec  88.30 sec  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Read instances and placement           1.75%  88.27 sec  88.28 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Read nets                              3.74%  88.28 sec  88.30 sec  0.02 sec  0.02 sec 
[01/07 18:10:06    243s] (I)       | | +-Create route DB                           10.08%  88.30 sec  88.36 sec  0.05 sec  0.05 sec 
[01/07 18:10:06    243s] (I)       | | | +-Import route data (8T)                  10.00%  88.31 sec  88.36 sec  0.05 sec  0.05 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.44%  88.31 sec  88.32 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read routing blockages               0.00%  88.31 sec  88.31 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read instance blockages              0.98%  88.31 sec  88.32 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read PG blockages                    0.21%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read clock blockages                 0.01%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read other blockages                 0.01%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read halo blockages                  0.01%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Read boundary cut boxes              0.00%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Read blackboxes                        0.00%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Read prerouted                         0.24%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Read nets                              0.67%  88.32 sec  88.32 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Set up via pillars                     0.02%  88.33 sec  88.33 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Initialize 3D grid graph               0.42%  88.33 sec  88.33 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Model blockage capacity                5.56%  88.33 sec  88.36 sec  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Initialize 3D capacity               5.19%  88.33 sec  88.36 sec  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)       | | +-Read aux data                              0.00%  88.36 sec  88.36 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | +-Others data preparation                    0.00%  88.36 sec  88.36 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | +-Create route kernel                        2.39%  88.36 sec  88.37 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | +-Global Routing                              51.94%  88.37 sec  88.65 sec  0.27 sec  0.75 sec 
[01/07 18:10:06    243s] (I)       | | +-Initialization                             1.22%  88.37 sec  88.38 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | +-Net group 1                               48.90%  88.38 sec  88.64 sec  0.26 sec  0.73 sec 
[01/07 18:10:06    243s] (I)       | | | +-Generate topology (8T)                   2.18%  88.38 sec  88.39 sec  0.01 sec  0.05 sec 
[01/07 18:10:06    243s] (I)       | | | +-Phase 1a                                 7.30%  88.41 sec  88.44 sec  0.04 sec  0.07 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Pattern routing (8T)                   5.10%  88.41 sec  88.43 sec  0.03 sec  0.06 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.06%  88.43 sec  88.44 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Add via demand to 2D                   0.96%  88.44 sec  88.44 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | +-Phase 1b                                 5.80%  88.44 sec  88.47 sec  0.03 sec  0.05 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Monotonic routing (8T)                 4.39%  88.44 sec  88.47 sec  0.02 sec  0.05 sec 
[01/07 18:10:06    243s] (I)       | | | +-Phase 1c                                 1.39%  88.48 sec  88.48 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Two level Routing                      1.36%  88.48 sec  88.48 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Two Level Routing (Regular)          0.90%  88.48 sec  88.48 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Two Level Routing (Strong)           0.24%  88.48 sec  88.48 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | +-Phase 1d                                17.75%  88.48 sec  88.58 sec  0.09 sec  0.31 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Detoured routing (8T)                 17.71%  88.48 sec  88.58 sec  0.09 sec  0.31 sec 
[01/07 18:10:06    243s] (I)       | | | +-Phase 1e                                 0.47%  88.58 sec  88.58 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Route legalization                     0.35%  88.58 sec  88.58 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | | | +-Legalize Blockage Violations         0.32%  88.58 sec  88.58 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | | +-Phase 1l                                11.22%  88.58 sec  88.64 sec  0.06 sec  0.22 sec 
[01/07 18:10:06    243s] (I)       | | | | +-Layer assignment (8T)                 10.29%  88.58 sec  88.64 sec  0.05 sec  0.22 sec 
[01/07 18:10:06    243s] (I)       | +-Export cong map                              4.03%  88.65 sec  88.67 sec  0.02 sec  0.02 sec 
[01/07 18:10:06    243s] (I)       | | +-Export 2D cong map                         1.22%  88.66 sec  88.67 sec  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)       | +-Extract Global 3D Wires                      0.64%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | +-Track Assignment (8T)                       11.82%  88.67 sec  88.74 sec  0.06 sec  0.29 sec 
[01/07 18:10:06    243s] (I)       | | +-Initialization                             0.18%  88.67 sec  88.68 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | | +-Track Assignment Kernel                   11.30%  88.68 sec  88.73 sec  0.06 sec  0.29 sec 
[01/07 18:10:06    243s] (I)       | | +-Free Memory                                0.00%  88.74 sec  88.74 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | +-Export                                      10.31%  88.74 sec  88.79 sec  0.05 sec  0.15 sec 
[01/07 18:10:06    243s] (I)       | | +-Export DB wires                            5.17%  88.74 sec  88.76 sec  0.03 sec  0.10 sec 
[01/07 18:10:06    243s] (I)       | | | +-Export all nets (8T)                     4.16%  88.74 sec  88.76 sec  0.02 sec  0.08 sec 
[01/07 18:10:06    243s] (I)       | | | +-Set wire vias (8T)                       0.63%  88.76 sec  88.76 sec  0.00 sec  0.02 sec 
[01/07 18:10:06    243s] (I)       | | +-Report wirelength                          3.41%  88.76 sec  88.78 sec  0.02 sec  0.02 sec 
[01/07 18:10:06    243s] (I)       | | +-Update net boxes                           1.54%  88.78 sec  88.79 sec  0.01 sec  0.03 sec 
[01/07 18:10:06    243s] (I)       | | +-Update timing                              0.00%  88.79 sec  88.79 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)       | +-Postprocess design                           0.07%  88.79 sec  88.79 sec  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)      ======================= Summary by functions ========================
[01/07 18:10:06    243s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:10:06    243s] (I)      ---------------------------------------------------------------------
[01/07 18:10:06    243s] (I)        0  Early Global Route                  100.00%  0.53 sec  1.33 sec 
[01/07 18:10:06    243s] (I)        1  Early Global Route kernel            98.45%  0.52 sec  1.32 sec 
[01/07 18:10:06    243s] (I)        2  Global Routing                       51.94%  0.27 sec  0.75 sec 
[01/07 18:10:06    243s] (I)        2  Import and model                     18.57%  0.10 sec  0.10 sec 
[01/07 18:10:06    243s] (I)        2  Track Assignment (8T)                11.82%  0.06 sec  0.29 sec 
[01/07 18:10:06    243s] (I)        2  Export                               10.31%  0.05 sec  0.15 sec 
[01/07 18:10:06    243s] (I)        2  Export cong map                       4.03%  0.02 sec  0.02 sec 
[01/07 18:10:06    243s] (I)        2  Extract Global 3D Wires               0.64%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        3  Net group 1                          48.90%  0.26 sec  0.73 sec 
[01/07 18:10:06    243s] (I)        3  Track Assignment Kernel              11.30%  0.06 sec  0.29 sec 
[01/07 18:10:06    243s] (I)        3  Create route DB                      10.08%  0.05 sec  0.05 sec 
[01/07 18:10:06    243s] (I)        3  Create place DB                       5.65%  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)        3  Export DB wires                       5.17%  0.03 sec  0.10 sec 
[01/07 18:10:06    243s] (I)        3  Report wirelength                     3.41%  0.02 sec  0.02 sec 
[01/07 18:10:06    243s] (I)        3  Create route kernel                   2.39%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        3  Update net boxes                      1.54%  0.01 sec  0.03 sec 
[01/07 18:10:06    243s] (I)        3  Initialization                        1.39%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        3  Export 2D cong map                    1.22%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        4  Phase 1d                             17.75%  0.09 sec  0.31 sec 
[01/07 18:10:06    243s] (I)        4  Phase 1l                             11.22%  0.06 sec  0.22 sec 
[01/07 18:10:06    243s] (I)        4  Import route data (8T)               10.00%  0.05 sec  0.05 sec 
[01/07 18:10:06    243s] (I)        4  Phase 1a                              7.30%  0.04 sec  0.07 sec 
[01/07 18:10:06    243s] (I)        4  Phase 1b                              5.80%  0.03 sec  0.05 sec 
[01/07 18:10:06    243s] (I)        4  Import place data                     5.62%  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)        4  Export all nets (8T)                  4.16%  0.02 sec  0.08 sec 
[01/07 18:10:06    243s] (I)        4  Generate topology (8T)                2.18%  0.01 sec  0.05 sec 
[01/07 18:10:06    243s] (I)        4  Phase 1c                              1.39%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        4  Set wire vias (8T)                    0.63%  0.00 sec  0.02 sec 
[01/07 18:10:06    243s] (I)        4  Phase 1e                              0.47%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        5  Detoured routing (8T)                17.71%  0.09 sec  0.31 sec 
[01/07 18:10:06    243s] (I)        5  Layer assignment (8T)                10.29%  0.05 sec  0.22 sec 
[01/07 18:10:06    243s] (I)        5  Model blockage capacity               5.56%  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)        5  Pattern routing (8T)                  5.10%  0.03 sec  0.06 sec 
[01/07 18:10:06    243s] (I)        5  Read nets                             4.42%  0.02 sec  0.02 sec 
[01/07 18:10:06    243s] (I)        5  Monotonic routing (8T)                4.39%  0.02 sec  0.05 sec 
[01/07 18:10:06    243s] (I)        5  Read instances and placement          1.75%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        5  Read blockages ( Layer 2-5 )          1.44%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        5  Two level Routing                     1.36%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        5  Pattern Routing Avoiding Blockages    1.06%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        5  Add via demand to 2D                  0.96%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        5  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        5  Route legalization                    0.35%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        5  Read prerouted                        0.24%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        5  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Initialize 3D capacity                5.19%  0.03 sec  0.03 sec 
[01/07 18:10:06    243s] (I)        6  Read instance blockages               0.98%  0.01 sec  0.01 sec 
[01/07 18:10:06    243s] (I)        6  Two Level Routing (Regular)           0.90%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Legalize Blockage Violations          0.32%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Two Level Routing (Strong)            0.24%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Read PG blockages                     0.21%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] (I)        7  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[01/07 18:10:06    243s] Running post-eGR process
[01/07 18:10:06    243s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.3 real=0:00:00.5)
[01/07 18:10:06    243s]     Routing using NR in eGR->NR Step done.
[01/07 18:10:06    243s] Net route status summary:
[01/07 18:10:06    243s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:06    243s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:06    243s] 
[01/07 18:10:06    243s] CCOPT: Done with clock implementation routing.
[01/07 18:10:06    243s] 
[01/07 18:10:06    243s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.1 real=0:00:03.2)
[01/07 18:10:06    243s]   Clock implementation routing done.
[01/07 18:10:06    243s]   Leaving CCOpt scope - extractRC...
[01/07 18:10:06    243s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 18:10:06    243s] Extraction called for design 'fpga_top' of instances=11945 and nets=14790 using extraction engine 'preRoute' .
[01/07 18:10:06    243s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:10:06    243s] RC Extraction called in multi-corner(1) mode.
[01/07 18:10:06    243s] RCMode: PreRoute
[01/07 18:10:06    243s]       RC Corner Indexes            0   
[01/07 18:10:06    243s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:10:06    243s] Resistance Scaling Factor    : 1.00000 
[01/07 18:10:06    243s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:10:06    243s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:10:06    243s] Shrink Factor                : 1.00000
[01/07 18:10:06    243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:10:06    243s] Using Quantus QRC technology file ...
[01/07 18:10:06    243s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:06    243s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:10:06    243s] eee: pegSigSF=1.070000
[01/07 18:10:06    243s] Initializing multi-corner resistance tables ...
[01/07 18:10:06    243s] eee: Grid unit RC data computation started
[01/07 18:10:06    243s] eee: Grid unit RC data computation completed
[01/07 18:10:06    243s] eee: l=1 avDens=0.102149 usedTrk=2461.124156 availTrk=24093.535421 sigTrk=2461.124156
[01/07 18:10:06    243s] eee: l=2 avDens=0.099490 usedTrk=4579.535268 availTrk=46030.329228 sigTrk=4579.535268
[01/07 18:10:06    243s] eee: l=3 avDens=0.162898 usedTrk=4827.684664 availTrk=29636.255219 sigTrk=4827.684664
[01/07 18:10:06    243s] eee: l=4 avDens=0.062653 usedTrk=1781.409883 availTrk=28432.881062 sigTrk=1781.409883
[01/07 18:10:06    243s] eee: l=5 avDens=0.167561 usedTrk=1001.110531 availTrk=5974.599044 sigTrk=1001.110531
[01/07 18:10:06    243s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:06    243s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:10:06    243s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.320434 uaWl=1.000000 uaWlH=0.138500 aWlH=0.000000 lMod=0 pMax=0.841200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:10:06    243s] eee: NetCapCache creation started. (Current Mem: 5284.090M) 
[01/07 18:10:06    243s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5284.090M) 
[01/07 18:10:06    243s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:10:06    243s] eee: Metal Layers Info:
[01/07 18:10:06    243s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:06    243s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:10:06    243s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:06    243s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:10:06    243s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:10:06    243s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:10:06    243s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:10:06    243s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:10:06    243s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:06    243s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:10:06    243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5284.090M)
[01/07 18:10:06    243s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 18:10:06    243s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
[01/07 18:10:06    243s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:10:06    243s] End AAE Lib Interpolated Model. (MEM=5284.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:06    243s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]   Clock DAG hash after routing clock trees: 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]   CTS services accumulated run-time stats after routing clock trees:
[01/07 18:10:06    243s]     delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]     steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]   Clock DAG stats after routing clock trees:
[01/07 18:10:06    243s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:06    243s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:06    243s]     misc counts      : r=2, pp=0, mci=0
[01/07 18:10:06    243s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:06    243s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:06    243s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:06    243s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:06    243s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]   Clock DAG net violations after routing clock trees:
[01/07 18:10:06    243s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:06    243s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/07 18:10:06    243s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:06    243s]   Primary reporting skew groups after routing clock trees:
[01/07 18:10:06    243s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]   Skew group summary after routing clock trees:
[01/07 18:10:06    243s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]   CCOpt::Phase::Routing done. (took cpu=0:00:08.3 real=0:00:03.4)
[01/07 18:10:06    243s]   CCOpt::Phase::PostConditioning...
[01/07 18:10:06    243s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:06    243s]   Leaving CCOpt scope - Initializing placement interface...
[01/07 18:10:06    243s] OPERPROF: Starting DPlace-Init at level 1, MEM:5380.4M, EPOCH TIME: 1736269806.377817
[01/07 18:10:06    243s] Processing tracks to init pin-track alignment.
[01/07 18:10:06    243s] z: 2, totalTracks: 1
[01/07 18:10:06    243s] z: 4, totalTracks: 1
[01/07 18:10:06    243s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:06    243s] Cell fpga_top LLGs are deleted
[01/07 18:10:06    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:06    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:06    243s] # Building fpga_top llgBox search-tree.
[01/07 18:10:06    243s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5380.4M, EPOCH TIME: 1736269806.382225
[01/07 18:10:06    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:06    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:06    243s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5380.4M, EPOCH TIME: 1736269806.382485
[01/07 18:10:06    243s] Max number of tech site patterns supported in site array is 256.
[01/07 18:10:06    243s] Core basic site is CoreSite
[01/07 18:10:06    243s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:10:06    243s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:10:06    243s] Fast DP-INIT is on for default
[01/07 18:10:06    243s] Keep-away cache is enable on metals: 1-5
[01/07 18:10:06    243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:10:06    243s] Atter site array init, number of instance map data is 0.
[01/07 18:10:06    243s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.008, MEM:5380.4M, EPOCH TIME: 1736269806.390873
[01/07 18:10:06    243s] 
[01/07 18:10:06    243s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:06    243s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:06    243s] OPERPROF:     Starting CMU at level 3, MEM:5380.4M, EPOCH TIME: 1736269806.394612
[01/07 18:10:06    243s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.004, MEM:5380.4M, EPOCH TIME: 1736269806.398944
[01/07 18:10:06    243s] 
[01/07 18:10:06    243s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:06    243s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.018, MEM:5380.4M, EPOCH TIME: 1736269806.399750
[01/07 18:10:06    243s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5380.4M, EPOCH TIME: 1736269806.399795
[01/07 18:10:06    243s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5380.4M, EPOCH TIME: 1736269806.399998
[01/07 18:10:06    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5380.4MB).
[01/07 18:10:06    243s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.023, MEM:5380.4M, EPOCH TIME: 1736269806.400989
[01/07 18:10:06    243s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]   Removing CTS place status from clock tree and sinks.
[01/07 18:10:06    243s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[01/07 18:10:06    243s]   Legalizer reserving space for clock trees
[01/07 18:10:06    243s]   PostConditioning...
[01/07 18:10:06    243s]     PostConditioning active optimizations:
[01/07 18:10:06    243s]      - DRV fixing with initial upsizing, sizing and buffering
[01/07 18:10:06    243s]      - Skew fixing with sizing
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     Currently running CTS, using active skew data
[01/07 18:10:06    243s]     ProEngine running partially connected to DB
[01/07 18:10:06    243s]     Reset bufferability constraints...
[01/07 18:10:06    243s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/07 18:10:06    243s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]     PostConditioning Upsizing To Fix DRVs...
[01/07 18:10:06    243s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]         steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:06    243s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Statistics: Fix DRVs (initial upsizing):
[01/07 18:10:06    243s]       ========================================
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Cell changes by Net Type:
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       top                0            0           0            0                    0                0
[01/07 18:10:06    243s]       trunk              0            0           0            0                    0                0
[01/07 18:10:06    243s]       leaf               0            0           0            0                    0                0
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       Total              0            0           0            0                    0                0
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 18:10:06    243s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]         steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:06    243s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:06    243s]         misc counts      : r=2, pp=0, mci=0
[01/07 18:10:06    243s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:06    243s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:06    243s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:06    243s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:06    243s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:06    243s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:06    243s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:06    243s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/07 18:10:06    243s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:06    243s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:06    243s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:06    243s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]     Recomputing CTS skew targets...
[01/07 18:10:06    243s]     Resolving skew group constraints...
[01/07 18:10:06    243s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[01/07 18:10:06    243s]     Resolving skew group constraints done.
[01/07 18:10:06    243s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]     PostConditioning Fixing DRVs...
[01/07 18:10:06    243s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]         steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:06    243s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Statistics: Fix DRVs (cell sizing):
[01/07 18:10:06    243s]       ===================================
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Cell changes by Net Type:
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       top                0            0           0            0                    0                0
[01/07 18:10:06    243s]       trunk              0            0           0            0                    0                0
[01/07 18:10:06    243s]       leaf               0            0           0            0                    0                0
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       Total              0            0           0            0                    0                0
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 18:10:06    243s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]         steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:06    243s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:06    243s]         misc counts      : r=2, pp=0, mci=0
[01/07 18:10:06    243s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:06    243s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:06    243s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:06    243s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:06    243s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:06    243s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:06    243s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:06    243s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/07 18:10:06    243s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:06    243s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[01/07 18:10:06    243s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:06    243s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]     Buffering to fix DRVs...
[01/07 18:10:06    243s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/07 18:10:06    243s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 18:10:06    243s]     Inserted 0 buffers and inverters.
[01/07 18:10:06    243s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/07 18:10:06    243s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[01/07 18:10:06    243s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/07 18:10:06    243s]       delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]       steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/07 18:10:06    243s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:06    243s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:06    243s]       misc counts      : r=2, pp=0, mci=0
[01/07 18:10:06    243s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:06    243s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:06    243s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:06    243s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:06    243s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/07 18:10:06    243s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:06    243s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/07 18:10:06    243s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:06    243s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/07 18:10:06    243s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/07 18:10:06    243s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     Slew Diagnostics: After DRV fixing
[01/07 18:10:06    243s]     ==================================
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     Global Causes:
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     -----
[01/07 18:10:06    243s]     Cause
[01/07 18:10:06    243s]     -----
[01/07 18:10:06    243s]       (empty table)
[01/07 18:10:06    243s]     -----
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     Top 5 overslews:
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     ---------------------------------
[01/07 18:10:06    243s]     Overslew    Causes    Driving Pin
[01/07 18:10:06    243s]     ---------------------------------
[01/07 18:10:06    243s]       (empty table)
[01/07 18:10:06    243s]     ---------------------------------
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     -------------------
[01/07 18:10:06    243s]     Cause    Occurences
[01/07 18:10:06    243s]     -------------------
[01/07 18:10:06    243s]       (empty table)
[01/07 18:10:06    243s]     -------------------
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     Violation diagnostics counts from the 0 nodes that have violations:
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     -------------------
[01/07 18:10:06    243s]     Cause    Occurences
[01/07 18:10:06    243s]     -------------------
[01/07 18:10:06    243s]       (empty table)
[01/07 18:10:06    243s]     -------------------
[01/07 18:10:06    243s]     
[01/07 18:10:06    243s]     PostConditioning Fixing Skew by cell sizing...
[01/07 18:10:06    243s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]         steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]       Path optimization required 0 stage delay updates 
[01/07 18:10:06    243s]       Resized 0 clock insts to decrease delay.
[01/07 18:10:06    243s]       Fixing short paths with downsize only
[01/07 18:10:06    243s]       Path optimization required 0 stage delay updates 
[01/07 18:10:06    243s]       Resized 0 clock insts to increase delay.
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Statistics: Fix Skew (cell sizing):
[01/07 18:10:06    243s]       ===================================
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Cell changes by Net Type:
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       top                0            0           0            0                    0                0
[01/07 18:10:06    243s]       trunk              0            0           0            0                    0                0
[01/07 18:10:06    243s]       leaf               0            0           0            0                    0                0
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       Total              0            0           0            0                    0                0
[01/07 18:10:06    243s]       -------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 18:10:06    243s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 18:10:06    243s]       
[01/07 18:10:06    243s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         delay calculator: calls=1263, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]         steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:06    243s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:06    243s]         misc counts      : r=2, pp=0, mci=0
[01/07 18:10:06    243s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:06    243s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:06    243s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:06    243s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:06    243s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:06    243s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:06    243s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/07 18:10:06    243s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:06    243s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]     Reconnecting optimized routes...
[01/07 18:10:06    243s]     Reset timing graph...
[01/07 18:10:06    243s] Ignoring AAE DB Resetting ...
[01/07 18:10:06    243s]     Reset timing graph done.
[01/07 18:10:06    243s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[01/07 18:10:06    243s]     Set dirty flag on 0 instances, 0 nets
[01/07 18:10:06    243s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 18:10:06    243s]   PostConditioning done.
[01/07 18:10:06    243s] Net route status summary:
[01/07 18:10:06    243s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:06    243s]   Non-clock: 14788 (unrouted=2873, trialRouted=11915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2841, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 18:10:06    243s]   Update timing and DAG stats after post-conditioning...
[01/07 18:10:06    243s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:10:06    243s] End AAE Lib Interpolated Model. (MEM=5380.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:06    243s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s]   Clock DAG hash after post-conditioning: 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]   CTS services accumulated run-time stats after post-conditioning:
[01/07 18:10:06    243s]     delay calculator: calls=1265, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]     steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]   Clock DAG stats after post-conditioning:
[01/07 18:10:06    243s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:06    243s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:06    243s]     misc counts      : r=2, pp=0, mci=0
[01/07 18:10:06    243s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:06    243s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:06    243s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:06    243s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:06    243s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:06    243s]   Clock DAG net violations after post-conditioning:
[01/07 18:10:06    243s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:06    243s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/07 18:10:06    243s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:06    243s]   Primary reporting skew groups after post-conditioning:
[01/07 18:10:06    243s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:06    243s]   Skew group summary after post-conditioning:
[01/07 18:10:06    243s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:06    243s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 18:10:06    243s]   Setting CTS place status to fixed for clock tree and sinks.
[01/07 18:10:06    243s]   numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/07 18:10:06    243s]   Post-balance tidy up or trial balance steps...
[01/07 18:10:06    243s]   Clock DAG hash at end of CTS: 14387118561201929498 5642091633876245253
[01/07 18:10:06    243s]   CTS services accumulated run-time stats at end of CTS:
[01/07 18:10:06    243s]     delay calculator: calls=1265, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:06    243s]     steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG stats at end of CTS:
[01/07 18:10:06    243s]   ==============================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -------------------------------------------------------
[01/07 18:10:06    243s]   Cell type                 Count    Area     Capacitance
[01/07 18:10:06    243s]   -------------------------------------------------------
[01/07 18:10:06    243s]   Buffers                     0      0.000       0.000
[01/07 18:10:06    243s]   Inverters                   0      0.000       0.000
[01/07 18:10:06    243s]   Integrated Clock Gates      0      0.000       0.000
[01/07 18:10:06    243s]   Discrete Clock Gates        0      0.000       0.000
[01/07 18:10:06    243s]   Clock Logic                 0      0.000       0.000
[01/07 18:10:06    243s]   All                         0      0.000       0.000
[01/07 18:10:06    243s]   -------------------------------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG miscellaneous counts at end of CTS:
[01/07 18:10:06    243s]   =============================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   ------------------------------
[01/07 18:10:06    243s]   Type                     Count
[01/07 18:10:06    243s]   ------------------------------
[01/07 18:10:06    243s]   Roots                      2
[01/07 18:10:06    243s]   Preserved Ports            0
[01/07 18:10:06    243s]   Multiple Clock Inputs      0
[01/07 18:10:06    243s]   ------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG sink counts at end of CTS:
[01/07 18:10:06    243s]   ====================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -------------------------
[01/07 18:10:06    243s]   Sink type           Count
[01/07 18:10:06    243s]   -------------------------
[01/07 18:10:06    243s]   Regular             1478
[01/07 18:10:06    243s]   Enable Latch           0
[01/07 18:10:06    243s]   Load Capacitance       0
[01/07 18:10:06    243s]   Antenna Diode          0
[01/07 18:10:06    243s]   Node Sink              0
[01/07 18:10:06    243s]   Total               1478
[01/07 18:10:06    243s]   -------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG wire lengths at end of CTS:
[01/07 18:10:06    243s]   =====================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   --------------------
[01/07 18:10:06    243s]   Type     Wire Length
[01/07 18:10:06    243s]   --------------------
[01/07 18:10:06    243s]   Top         0.000
[01/07 18:10:06    243s]   Trunk       0.000
[01/07 18:10:06    243s]   Leaf        0.000
[01/07 18:10:06    243s]   Total       0.000
[01/07 18:10:06    243s]   --------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG hp wire lengths at end of CTS:
[01/07 18:10:06    243s]   ========================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -----------------------
[01/07 18:10:06    243s]   Type     hp Wire Length
[01/07 18:10:06    243s]   -----------------------
[01/07 18:10:06    243s]   Top          0.000
[01/07 18:10:06    243s]   Trunk        0.000
[01/07 18:10:06    243s]   Leaf         0.000
[01/07 18:10:06    243s]   Total        0.000
[01/07 18:10:06    243s]   -----------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG capacitances at end of CTS:
[01/07 18:10:06    243s]   =====================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   --------------------------------
[01/07 18:10:06    243s]   Type     Gate     Wire     Total
[01/07 18:10:06    243s]   --------------------------------
[01/07 18:10:06    243s]   Top      0.000    0.000    0.000
[01/07 18:10:06    243s]   Trunk    0.000    0.000    0.000
[01/07 18:10:06    243s]   Leaf     0.000    0.000    0.000
[01/07 18:10:06    243s]   Total    0.000    0.000    0.000
[01/07 18:10:06    243s]   --------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG sink capacitances at end of CTS:
[01/07 18:10:06    243s]   ==========================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -----------------------------------------------
[01/07 18:10:06    243s]   Total    Average    Std. Dev.    Min      Max
[01/07 18:10:06    243s]   -----------------------------------------------
[01/07 18:10:06    243s]   0.000     0.000       0.000      0.000    0.000
[01/07 18:10:06    243s]   -----------------------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG net violations at end of CTS:
[01/07 18:10:06    243s]   =======================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------
[01/07 18:10:06    243s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------
[01/07 18:10:06    243s]   Fanout      -        1       1358          0        1358    [1358]
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/07 18:10:06    243s]   ====================================================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 18:10:06    243s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   Leaf        0.255       2       0.000       0.000      0.000    0.000    {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}         -
[01/07 18:10:06    243s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Primary reporting skew groups summary at end of CTS:
[01/07 18:10:06    243s]   ====================================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.224         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Skew group summary at end of CTS:
[01/07 18:10:06    243s]   =================================
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   MAX_DELAY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.224         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[01/07 18:10:06    243s]   MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.224         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[01/07 18:10:06    243s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Found a total of 0 clock tree pins with a slew violation.
[01/07 18:10:06    243s]   
[01/07 18:10:06    243s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:06    243s] Synthesizing clock trees done.
[01/07 18:10:06    243s] Tidy Up And Update Timing...
[01/07 18:10:06    243s] External - Set all clocks to propagated mode...
[01/07 18:10:06    243s] Innovus updating I/O latencies
[01/07 18:10:06    245s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:10:06    245s] #################################################################################
[01/07 18:10:06    245s] # Design Stage: PreRoute
[01/07 18:10:06    245s] # Design Name: fpga_top
[01/07 18:10:06    245s] # Design Mode: 130nm
[01/07 18:10:06    245s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:10:06    245s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:10:06    245s] # Signoff Settings: SI Off 
[01/07 18:10:06    245s] #################################################################################
[01/07 18:10:07    245s] Topological Sorting (REAL = 0:00:00.0, MEM = 5434.4M, InitMEM = 5434.4M)
[01/07 18:10:07    245s] Start delay calculation (fullDC) (8 T). (MEM=3187.03)
[01/07 18:10:07    245s] End AAE Lib Interpolated Model. (MEM=5445.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:07    246s] Total number of fetched objects 13905
[01/07 18:10:07    247s] Total number of fetched objects 13905
[01/07 18:10:07    247s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:10:07    247s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:10:07    247s] End delay calculation. (MEM=3221.51 CPU=0:00:00.4 REAL=0:00:00.0)
[01/07 18:10:07    247s] End delay calculation (fullDC). (MEM=3221.51 CPU=0:00:01.3 REAL=0:00:00.0)
[01/07 18:10:07    247s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 5875.6M) ***
[01/07 18:10:07    247s] Setting all clocks to propagated mode.
[01/07 18:10:07    247s] External - Set all clocks to propagated mode done. (took cpu=0:00:03.5 real=0:00:01.3)
[01/07 18:10:07    247s] Clock DAG hash after update timingGraph: 14387118561201929498 5642091633876245253
[01/07 18:10:07    247s] CTS services accumulated run-time stats after update timingGraph:
[01/07 18:10:07    247s]   delay calculator: calls=1265, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:07    247s]   steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:07    247s] Clock DAG stats after update timingGraph:
[01/07 18:10:07    247s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/07 18:10:07    247s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[01/07 18:10:07    247s]   misc counts      : r=2, pp=0, mci=0
[01/07 18:10:07    247s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 18:10:07    247s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[01/07 18:10:07    247s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/07 18:10:07    247s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[01/07 18:10:07    247s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:07    247s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 18:10:07    247s] Clock DAG net violations after update timingGraph:
[01/07 18:10:07    247s]   Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[01/07 18:10:07    247s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/07 18:10:07    247s]   Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[01/07 18:10:07    247s] Primary reporting skew groups after update timingGraph:
[01/07 18:10:07    247s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:07    247s]       min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:07    247s]       max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[01/07 18:10:07    247s] Skew group summary after update timingGraph:
[01/07 18:10:07    247s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:07    247s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 18:10:07    247s] Logging CTS constraint violations...
[01/07 18:10:07    247s]   Clock tree prog_clk[0] has 1 cts_max_fanout violation.
[01/07 18:10:07    247s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (708.800,432.483), in power domain auto-default, has 1458 fanout.
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] Type 'man IMPCCOPT-1157' for more detail.
[01/07 18:10:07    247s] Logging CTS constraint violations done.
[01/07 18:10:07    247s] Tidy Up And Update Timing done. (took cpu=0:00:03.5 real=0:00:01.3)
[01/07 18:10:07    247s] Runtime done. (took cpu=0:00:54.4 real=0:00:20.1)
[01/07 18:10:07    247s] Runtime Report Coverage % = 99.9
[01/07 18:10:07    247s] Runtime Summary
[01/07 18:10:07    247s] ===============
[01/07 18:10:07    247s] Clock Runtime:  (18%) Core CTS           3.69 (Init 1.68, Construction 0.51, Implementation 0.52, eGRPC 0.20, PostConditioning 0.16, Other 0.62)
[01/07 18:10:07    247s] Clock Runtime:  (23%) CTS services       4.64 (RefinePlace 0.93, EarlyGlobalClock 1.15, NanoRoute 2.15, ExtractRC 0.40, TimingAnalysis 0.00)
[01/07 18:10:07    247s] Clock Runtime:  (58%) Other CTS         11.71 (Init 0.68, CongRepair/EGR-DP 9.76, TimingUpdate 1.28, Other 0.00)
[01/07 18:10:07    247s] Clock Runtime: (100%) Total             20.04
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] Runtime Summary:
[01/07 18:10:07    247s] ================
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] --------------------------------------------------------------------------------------------------------------------
[01/07 18:10:07    247s] wall   % time  children  called  name
[01/07 18:10:07    247s] --------------------------------------------------------------------------------------------------------------------
[01/07 18:10:07    247s] 20.07  100.00   20.07      0       
[01/07 18:10:07    247s] 20.07  100.00   20.04      1     Runtime
[01/07 18:10:07    247s]  0.46    2.27    0.00      1     Updating ideal nets and annotations
[01/07 18:10:07    247s]  0.53    2.62    0.53      1     CCOpt::Phase::Initialization
[01/07 18:10:07    247s]  0.53    2.62    0.07      1       Check Prerequisites
[01/07 18:10:07    247s]  0.07    0.34    0.00      1         Leaving CCOpt scope - CheckPlace
[01/07 18:10:07    247s]  1.23    6.15    1.22      1     CCOpt::Phase::PreparingToBalance
[01/07 18:10:07    247s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/07 18:10:07    247s]  0.61    3.02    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/07 18:10:07    247s]  0.08    0.42    0.05      1       Legalization setup
[01/07 18:10:07    247s]  0.04    0.18    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/07 18:10:07    247s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/07 18:10:07    247s]  0.53    2.66    0.00      1       Validating CTS configuration
[01/07 18:10:07    247s]  0.00    0.00    0.00      1         Checking module port directions
[01/07 18:10:07    247s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/07 18:10:07    247s]  0.14    0.71    0.02      1     Preparing To Balance
[01/07 18:10:07    247s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/07 18:10:07    247s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/07 18:10:07    247s] 10.86   54.11   10.86      1     CCOpt::Phase::Construction
[01/07 18:10:07    247s] 10.75   53.58   10.75      1       Stage::Clustering
[01/07 18:10:07    247s]  0.68    3.37    0.65      1         Clustering
[01/07 18:10:07    247s]  0.13    0.65    0.02      1           Initialize for clustering
[01/07 18:10:07    247s]  0.02    0.08    0.00      1             Computing optimal clock node locations
[01/07 18:10:07    247s]  0.16    0.81    0.00      1           Bottom-up phase
[01/07 18:10:07    247s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.35    1.76    0.34      1           Legalizing clock trees
[01/07 18:10:07    247s]  0.32    1.57    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/07 18:10:07    247s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/07 18:10:07    247s]  0.01    0.06    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/07 18:10:07    247s]  0.00    0.02    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s] 10.07   50.19   10.04      1         CongRepair After Initial Clustering
[01/07 18:10:07    247s]  9.86   49.15    9.75      1           Leaving CCOpt scope - Early Global Route
[01/07 18:10:07    247s]  0.54    2.68    0.00      1             Early Global Route - eGR only step
[01/07 18:10:07    247s]  9.21   45.90    0.00      1             Congestion Repair
[01/07 18:10:07    247s]  0.17    0.84    0.00      1           Leaving CCOpt scope - extractRC
[01/07 18:10:07    247s]  0.01    0.05    0.00      1           Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.04    0.18    0.04      1       Stage::DRV Fixing
[01/07 18:10:07    247s]  0.02    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[01/07 18:10:07    247s]  0.02    0.10    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/07 18:10:07    247s]  0.07    0.35    0.07      1       Stage::Insertion Delay Reduction
[01/07 18:10:07    247s]  0.01    0.06    0.00      1         Removing unnecessary root buffering
[01/07 18:10:07    247s]  0.01    0.06    0.00      1         Removing unconstrained drivers
[01/07 18:10:07    247s]  0.01    0.07    0.00      1         Reducing insertion delay 1
[01/07 18:10:07    247s]  0.01    0.06    0.00      1         Removing longest path buffering
[01/07 18:10:07    247s]  0.02    0.09    0.00      1         Reducing delay of long paths
[01/07 18:10:07    247s]  0.90    4.47    0.90      1     CCOpt::Phase::Implementation
[01/07 18:10:07    247s]  0.05    0.24    0.05      1       Stage::Reducing Power
[01/07 18:10:07    247s]  0.01    0.07    0.00      1         Improving clock tree routing
[01/07 18:10:07    247s]  0.01    0.07    0.00      1         Reducing clock tree power 1
[01/07 18:10:07    247s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/07 18:10:07    247s]  0.02    0.09    0.00      1         Reducing clock tree power 2
[01/07 18:10:07    247s]  0.19    0.96    0.19      1       Stage::Balancing
[01/07 18:10:07    247s]  0.02    0.10    0.00      1         Improving subtree skew
[01/07 18:10:07    247s]  0.02    0.08    0.00      1         Offloading subtrees by buffering
[01/07 18:10:07    247s]  0.11    0.54    0.09      1         AdjustingMinPinPIDs for balancing
[01/07 18:10:07    247s]  0.07    0.35    0.06      1           Approximately balancing fragments step
[01/07 18:10:07    247s]  0.03    0.14    0.00      1             Resolve constraints - Approximately balancing fragments
[01/07 18:10:07    247s]  0.00    0.01    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[01/07 18:10:07    247s]  0.01    0.05    0.00      1             Moving gates to improve sub-tree skew
[01/07 18:10:07    247s]  0.01    0.04    0.00      1             Approximately balancing fragments bottom up
[01/07 18:10:07    247s]  0.01    0.05    0.00      1             Approximately balancing fragments, wire and cell delays
[01/07 18:10:07    247s]  0.02    0.10    0.00      1           Improving fragments clock skew
[01/07 18:10:07    247s]  0.03    0.15    0.02      1         Approximately balancing step
[01/07 18:10:07    247s]  0.01    0.04    0.00      1           Resolve constraints - Approximately balancing
[01/07 18:10:07    247s]  0.01    0.05    0.00      1           Approximately balancing, wire and cell delays
[01/07 18:10:07    247s]  0.02    0.09    0.00      1         Approximately balancing paths
[01/07 18:10:07    247s]  0.24    1.19    0.21      1       Stage::Polishing
[01/07 18:10:07    247s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.01    0.06    0.00      1         Merging balancing drivers for power
[01/07 18:10:07    247s]  0.02    0.09    0.00      1         Improving clock skew
[01/07 18:10:07    247s]  0.04    0.18    0.02      1         Moving gates to reduce wire capacitance
[01/07 18:10:07    247s]  0.01    0.03    0.00      1           Artificially removing short and long paths
[01/07 18:10:07    247s]  0.01    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/07 18:10:07    247s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/07 18:10:07    247s]  0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/07 18:10:07    247s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/07 18:10:07    247s]  0.03    0.14    0.01      1         Reducing clock tree power 3
[01/07 18:10:07    247s]  0.01    0.03    0.00      1           Artificially removing short and long paths
[01/07 18:10:07    247s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/07 18:10:07    247s]  0.02    0.10    0.00      1         Improving insertion delay
[01/07 18:10:07    247s]  0.10    0.49    0.08      1         Wire Opt OverFix
[01/07 18:10:07    247s]  0.04    0.20    0.02      1           Wire Reduction extra effort
[01/07 18:10:07    247s]  0.01    0.03    0.00      1             Artificially removing short and long paths
[01/07 18:10:07    247s]  0.00    0.02    0.00      1             Global shorten wires A0
[01/07 18:10:07    247s]  0.00    0.02    0.00      2             Move For Wirelength - core
[01/07 18:10:07    247s]  0.00    0.01    0.00      1             Global shorten wires A1
[01/07 18:10:07    247s]  0.00    0.01    0.00      1             Global shorten wires B
[01/07 18:10:07    247s]  0.00    0.01    0.00      1             Move For Wirelength - branch
[01/07 18:10:07    247s]  0.04    0.20    0.04      1           Optimizing orientation
[01/07 18:10:07    247s]  0.04    0.20    0.00      1             FlipOpt
[01/07 18:10:07    247s]  0.42    2.08    0.39      1       Stage::Updating netlist
[01/07 18:10:07    247s]  0.02    0.09    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/07 18:10:07    247s]  0.38    1.87    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/07 18:10:07    247s]  1.06    5.26    0.97      1     CCOpt::Phase::eGRPC
[01/07 18:10:07    247s]  0.52    2.58    0.50      1       Leaving CCOpt scope - Routing Tools
[01/07 18:10:07    247s]  0.50    2.49    0.00      1         Early Global Route - eGR only step
[01/07 18:10:07    247s]  0.12    0.58    0.00      1       Leaving CCOpt scope - extractRC
[01/07 18:10:07    247s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/07 18:10:07    247s]  0.00    0.00    0.00      1       Loading clock net RC data
[01/07 18:10:07    247s]  0.00    0.00    0.00      1         Preprocessing clock nets
[01/07 18:10:07    247s]  0.00    0.00    0.00      1       Disconnecting
[01/07 18:10:07    247s]  0.01    0.03    0.01      1       Reset bufferability constraints
[01/07 18:10:07    247s]  0.01    0.03    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.02    0.08    0.00      1       eGRPC Moving buffers
[01/07 18:10:07    247s]  0.00    0.02    0.00      1         Violation analysis
[01/07 18:10:07    247s]  0.03    0.15    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/07 18:10:07    247s]  0.01    0.03    0.00      1         Artificially removing short and long paths
[01/07 18:10:07    247s]  0.00    0.01    0.00      1         Downsizing Pass 0
[01/07 18:10:07    247s]  0.01    0.07    0.00      1       eGRPC Fixing DRVs
[01/07 18:10:07    247s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[01/07 18:10:07    247s]  0.00    0.01    0.00      1       Violation analysis
[01/07 18:10:07    247s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/07 18:10:07    247s]  0.24    1.21    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/07 18:10:07    247s]  3.40   16.93    3.37      1     CCOpt::Phase::Routing
[01/07 18:10:07    247s]  3.25   16.20    3.19      1       Leaving CCOpt scope - Routing Tools
[01/07 18:10:07    247s]  0.49    2.42    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/07 18:10:07    247s]  2.15   10.72    0.00      1         NanoRoute
[01/07 18:10:07    247s]  0.55    2.73    0.00      1         Route Remaining Unrouted Nets
[01/07 18:10:07    247s]  0.11    0.57    0.00      1       Leaving CCOpt scope - extractRC
[01/07 18:10:07    247s]  0.00    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.16    0.80    0.10      1     CCOpt::Phase::PostConditioning
[01/07 18:10:07    247s]  0.02    0.12    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/07 18:10:07    247s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/07 18:10:07    247s]  0.02    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/07 18:10:07    247s]  0.01    0.04    0.00      1       Recomputing CTS skew targets
[01/07 18:10:07    247s]  0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[01/07 18:10:07    247s]  0.02    0.08    0.00      1       Buffering to fix DRVs
[01/07 18:10:07    247s]  0.02    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/07 18:10:07    247s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[01/07 18:10:07    247s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/07 18:10:07    247s]  0.00    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[01/07 18:10:07    247s]  0.02    0.08    0.00      1     Post-balance tidy up or trial balance steps
[01/07 18:10:07    247s]  1.30    6.49    1.28      1     Tidy Up And Update Timing
[01/07 18:10:07    247s]  1.28    6.38    0.00      1       External - Set all clocks to propagated mode
[01/07 18:10:07    247s] --------------------------------------------------------------------------------------------------------------------
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 18:10:07    247s] Leaving CCOpt scope - Cleaning up placement interface...
[01/07 18:10:07    247s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5865.9M, EPOCH TIME: 1736269807.847720
[01/07 18:10:07    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[01/07 18:10:07    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:07    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:07    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:07    247s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.046, REAL:0.024, MEM:5268.9M, EPOCH TIME: 1736269807.871828
[01/07 18:10:07    247s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:07    247s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/07 18:10:07    247s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:52.9/0:00:19.1 (2.8), totSession cpu/real = 0:04:07.5/0:03:18.0 (1.2), mem = 5268.9M
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] =============================================================================================
[01/07 18:10:07    247s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.31-s109_1
[01/07 18:10:07    247s] =============================================================================================
[01/07 18:10:07    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:07    247s] ---------------------------------------------------------------------------------------------
[01/07 18:10:07    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:07    247s] [ IncrReplace            ]      1   0:00:07.7  (  40.1 % )     0:00:09.2 /  0:00:33.3    3.6
[01/07 18:10:07    247s] [ RefinePlace            ]      4   0:00:01.4  (   7.3 % )     0:00:01.4 /  0:00:02.6    1.9
[01/07 18:10:07    247s] [ DetailPlaceInit        ]     11   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:07    247s] [ EarlyGlobalRoute       ]      5   0:00:02.5  (  13.1 % )     0:00:02.5 /  0:00:04.7    1.9
[01/07 18:10:07    247s] [ DetailRoute            ]      1   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:03.6    6.0
[01/07 18:10:07    247s] [ ExtractRC              ]      4   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.7    1.4
[01/07 18:10:07    247s] [ FullDelayCalc          ]      2   0:00:01.3  (   6.8 % )     0:00:01.4 /  0:00:05.0    3.5
[01/07 18:10:07    247s] [ TimingUpdate           ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.5    3.4
[01/07 18:10:07    247s] [ MISC                   ]          0:00:04.9  (  25.5 % )     0:00:04.9 /  0:00:06.9    1.4
[01/07 18:10:07    247s] ---------------------------------------------------------------------------------------------
[01/07 18:10:07    247s]  CTS #1 TOTAL                       0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:00:52.9    2.8
[01/07 18:10:07    247s] ---------------------------------------------------------------------------------------------
[01/07 18:10:07    247s] 
[01/07 18:10:07    247s] Synthesizing clock trees with CCOpt done.
[01/07 18:10:08    247s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:10:08    247s] UM:*                                                                   cts
[01/07 18:10:08    247s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3039.4M, totSessionCpu=0:04:08 **
[01/07 18:10:08    247s] 
[01/07 18:10:08    247s] Active Setup views: VIEW_SETUP 
[01/07 18:10:08    247s] GigaOpt running with 8 threads.
[01/07 18:10:08    247s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:07.6/0:03:18.1 (1.2), mem = 4856.9M
[01/07 18:10:08    247s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/07 18:10:08    248s] Need call spDPlaceInit before registerPrioInstLoc.
[01/07 18:10:08    248s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 18:10:08    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:4901.6M, EPOCH TIME: 1736269808.185942
[01/07 18:10:08    248s] Processing tracks to init pin-track alignment.
[01/07 18:10:08    248s] z: 2, totalTracks: 1
[01/07 18:10:08    248s] z: 4, totalTracks: 1
[01/07 18:10:08    248s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:08    248s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4901.6M, EPOCH TIME: 1736269808.190539
[01/07 18:10:08    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:08    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:08    248s] 
[01/07 18:10:08    248s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:08    248s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:08    248s] OPERPROF:     Starting CMU at level 3, MEM:4901.6M, EPOCH TIME: 1736269808.194208
[01/07 18:10:08    248s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4901.6M, EPOCH TIME: 1736269808.195078
[01/07 18:10:08    248s] 
[01/07 18:10:08    248s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:08    248s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.005, MEM:4901.6M, EPOCH TIME: 1736269808.195863
[01/07 18:10:08    248s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4901.6M, EPOCH TIME: 1736269808.195906
[01/07 18:10:08    248s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4901.6M, EPOCH TIME: 1736269808.196070
[01/07 18:10:08    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4901.6MB).
[01/07 18:10:08    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.011, MEM:4901.6M, EPOCH TIME: 1736269808.197120
[01/07 18:10:08    248s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4901.6M, EPOCH TIME: 1736269808.197179
[01/07 18:10:08    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:08    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:08    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:08    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:08    248s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.017, MEM:4870.6M, EPOCH TIME: 1736269808.214332
[01/07 18:10:08    248s] 
[01/07 18:10:08    248s] Creating Lib Analyzer ...
[01/07 18:10:08    248s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:08    248s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:08    248s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:08    248s] 
[01/07 18:10:08    248s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:08    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=4876.6M
[01/07 18:10:08    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=4876.6M
[01/07 18:10:08    248s] Creating Lib Analyzer, finished. 
[01/07 18:10:08    248s] Effort level <high> specified for reg2reg path_group
[01/07 18:10:08    248s] Info: IPO magic value 0x80F9BEEF.
[01/07 18:10:08    248s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[01/07 18:10:08    248s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[01/07 18:10:08    248s]       SynthesisEngine workers will not check out additional licenses.
[01/07 18:10:18    249s] **INFO: Using Advanced Metric Collection system.
[01/07 18:10:18    249s] **optDesign ... cpu = 0:00:02, real = 0:00:10, mem = 3139.8M, totSessionCpu=0:04:09 **
[01/07 18:10:18    249s] #optDebug: { P: 130 W: 9195 FE: standard PE: none LDR: 1}
[01/07 18:10:18    249s] *** optDesign -postCTS ***
[01/07 18:10:18    249s] DRC Margin: user margin 0.0; extra margin 0.2
[01/07 18:10:18    249s] Hold Target Slack: user slack 0
[01/07 18:10:18    249s] Setup Target Slack: user slack 0; extra slack 0.0
[01/07 18:10:18    249s] setUsefulSkewMode -opt_skew_eco_route false
[01/07 18:10:18    249s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4878.6M, EPOCH TIME: 1736269818.736933
[01/07 18:10:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:18    249s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:18    249s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4878.6M, EPOCH TIME: 1736269818.742097
[01/07 18:10:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:10:18    249s] Deleting Lib Analyzer.
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Deleting Cell Server End ...
[01/07 18:10:18    249s] Multi-VT timing optimization disabled based on library information.
[01/07 18:10:18    249s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:10:18    249s] Summary for sequential cells identification: 
[01/07 18:10:18    249s]   Identified SBFF number: 16
[01/07 18:10:18    249s]   Identified MBFF number: 0
[01/07 18:10:18    249s]   Identified SB Latch number: 2
[01/07 18:10:18    249s]   Identified MB Latch number: 0
[01/07 18:10:18    249s]   Not identified SBFF number: 0
[01/07 18:10:18    249s]   Not identified MBFF number: 0
[01/07 18:10:18    249s]   Not identified SB Latch number: 0
[01/07 18:10:18    249s]   Not identified MB Latch number: 0
[01/07 18:10:18    249s]   Number of sequential cells which are not FFs: 1
[01/07 18:10:18    249s]  Visiting view : VIEW_SETUP
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:10:18    249s]  Visiting view : VIEW_HOLD
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:10:18    249s] TLC MultiMap info (StdDelay):
[01/07 18:10:18    249s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:10:18    249s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:10:18    249s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:10:18    249s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:10:18    249s]  Setting StdDelay to: 58.5ps
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Deleting Cell Server End ...
[01/07 18:10:18    249s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4878.6M, EPOCH TIME: 1736269818.798411
[01/07 18:10:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] Cell fpga_top LLGs are deleted
[01/07 18:10:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:18    249s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4872.6M, EPOCH TIME: 1736269818.799200
[01/07 18:10:18    249s] Start to check current routing status for nets...
[01/07 18:10:18    249s] All nets are already routed correctly.
[01/07 18:10:18    249s] End to check current routing status for nets (mem=4872.6M)
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] Creating Lib Analyzer ...
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:10:18    249s] Summary for sequential cells identification: 
[01/07 18:10:18    249s]   Identified SBFF number: 16
[01/07 18:10:18    249s]   Identified MBFF number: 0
[01/07 18:10:18    249s]   Identified SB Latch number: 2
[01/07 18:10:18    249s]   Identified MB Latch number: 0
[01/07 18:10:18    249s]   Not identified SBFF number: 0
[01/07 18:10:18    249s]   Not identified MBFF number: 0
[01/07 18:10:18    249s]   Not identified SB Latch number: 0
[01/07 18:10:18    249s]   Not identified MB Latch number: 0
[01/07 18:10:18    249s]   Number of sequential cells which are not FFs: 1
[01/07 18:10:18    249s]  Visiting view : VIEW_SETUP
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:10:18    249s]  Visiting view : VIEW_HOLD
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:10:18    249s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:10:18    249s] TLC MultiMap info (StdDelay):
[01/07 18:10:18    249s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:10:18    249s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:10:18    249s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:10:18    249s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:10:18    249s]  Setting StdDelay to: 58.5ps
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:10:18    249s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:18    249s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:18    249s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:18    249s] 
[01/07 18:10:18    249s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:19    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=4878.7M
[01/07 18:10:19    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=4878.7M
[01/07 18:10:19    249s] Creating Lib Analyzer, finished. 
[01/07 18:10:19    249s] #optDebug: Start CG creation (mem=4907.7M)
[01/07 18:10:19    249s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:19    249s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:19    249s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:19    249s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:19    249s] ToF 1934.1750um
[01/07 18:10:19    249s] (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgPrt (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgEgp (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgPbk (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgNrb(cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgObs (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgCon (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s]  ...processing cgPdm (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5007.7M)
[01/07 18:10:19    249s] Compute RC Scale Done ...
[01/07 18:10:19    249s] Cell fpga_top LLGs are deleted
[01/07 18:10:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:19    249s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5007.7M, EPOCH TIME: 1736269819.495717
[01/07 18:10:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:19    249s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5007.7M, EPOCH TIME: 1736269819.496012
[01/07 18:10:19    249s] Max number of tech site patterns supported in site array is 256.
[01/07 18:10:19    249s] Core basic site is CoreSite
[01/07 18:10:19    249s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:10:19    249s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:10:19    249s] Fast DP-INIT is on for default
[01/07 18:10:19    249s] Atter site array init, number of instance map data is 0.
[01/07 18:10:19    249s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.009, MEM:5007.7M, EPOCH TIME: 1736269819.505313
[01/07 18:10:19    249s] 
[01/07 18:10:19    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:19    249s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:19    249s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.012, MEM:5007.7M, EPOCH TIME: 1736269819.507228
[01/07 18:10:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:19    249s] Starting delay calculation for Setup views
[01/07 18:10:19    250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:10:19    250s] #################################################################################
[01/07 18:10:19    250s] # Design Stage: PreRoute
[01/07 18:10:19    250s] # Design Name: fpga_top
[01/07 18:10:19    250s] # Design Mode: 130nm
[01/07 18:10:19    250s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:10:19    250s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:10:19    250s] # Signoff Settings: SI Off 
[01/07 18:10:19    250s] #################################################################################
[01/07 18:10:19    250s] Calculate delays in BcWc mode...
[01/07 18:10:19    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 5005.7M, InitMEM = 5005.7M)
[01/07 18:10:19    250s] Start delay calculation (fullDC) (8 T). (MEM=3210.49)
[01/07 18:10:19    250s] End AAE Lib Interpolated Model. (MEM=5017.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:20    252s] Total number of fetched objects 13905
[01/07 18:10:20    252s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:20    252s] End delay calculation. (MEM=3249.18 CPU=0:00:01.7 REAL=0:00:01.0)
[01/07 18:10:20    252s] End delay calculation (fullDC). (MEM=3249.18 CPU=0:00:02.2 REAL=0:00:01.0)
[01/07 18:10:20    252s] *** CDM Built up (cpu=0:00:02.6  real=0:00:01.0  mem= 5350.5M) ***
[01/07 18:10:20    253s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=0:04:14 mem=5350.5M)
[01/07 18:10:20    253s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     34 (34)      |
|   max_tran     |      0 (0)       |   0.000    |     27 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.952%
------------------------------------------------------------------

[01/07 18:10:20    253s] **optDesign ... cpu = 0:00:06, real = 0:00:12, mem = 3224.7M, totSessionCpu=0:04:14 **
[01/07 18:10:20    253s] Begin: Collecting metrics
[01/07 18:10:20    254s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[01/07 18:10:20    254s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3224.7M, current mem=3224.7M)

[01/07 18:10:20    254s] End: Collecting metrics
[01/07 18:10:20    254s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.5/0:00:12.8 (0.5), totSession cpu/real = 0:04:14.1/0:03:31.0 (1.2), mem = 4951.5M
[01/07 18:10:20    254s] 
[01/07 18:10:20    254s] =============================================================================================
[01/07 18:10:20    254s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.31-s109_1
[01/07 18:10:20    254s] =============================================================================================
[01/07 18:10:20    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:20    254s] ---------------------------------------------------------------------------------------------
[01/07 18:10:20    254s] [ ViewPruning            ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.6    3.9
[01/07 18:10:20    254s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:01.2 /  0:00:04.0    3.5
[01/07 18:10:20    254s] [ MetricReport           ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:20    254s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    2.5
[01/07 18:10:20    254s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:20    254s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:10:20    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:20    254s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:20    254s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:20    254s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:20    254s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[01/07 18:10:20    254s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.2 % )     0:00:01.0 /  0:00:03.7    3.6
[01/07 18:10:20    254s] [ FullDelayCalc          ]      1   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:02.6    4.1
[01/07 18:10:20    254s] [ TimingUpdate           ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.9    4.6
[01/07 18:10:20    254s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.7
[01/07 18:10:20    254s] [ MISC                   ]          0:00:10.9  (  84.8 % )     0:00:10.9 /  0:00:01.7    0.2
[01/07 18:10:20    254s] ---------------------------------------------------------------------------------------------
[01/07 18:10:20    254s]  InitOpt #1 TOTAL                   0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:06.5    0.5
[01/07 18:10:20    254s] ---------------------------------------------------------------------------------------------
[01/07 18:10:20    254s] 
[01/07 18:10:20    254s] ** INFO : this run is activating low effort ccoptDesign flow
[01/07 18:10:20    254s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:10:20    254s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:14 mem=4951.5M
[01/07 18:10:20    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:4951.5M, EPOCH TIME: 1736269820.850698
[01/07 18:10:20    254s] Processing tracks to init pin-track alignment.
[01/07 18:10:20    254s] z: 2, totalTracks: 1
[01/07 18:10:20    254s] z: 4, totalTracks: 1
[01/07 18:10:20    254s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:20    254s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4951.5M, EPOCH TIME: 1736269820.855868
[01/07 18:10:20    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:20    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:20    254s] 
[01/07 18:10:20    254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:20    254s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:20    254s] 
[01/07 18:10:20    254s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:20    254s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4951.5M, EPOCH TIME: 1736269820.860507
[01/07 18:10:20    254s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4951.5M, EPOCH TIME: 1736269820.860560
[01/07 18:10:20    254s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4951.5M, EPOCH TIME: 1736269820.860761
[01/07 18:10:20    254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4951.5MB).
[01/07 18:10:20    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:4951.5M, EPOCH TIME: 1736269820.861812
[01/07 18:10:20    254s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=4951.5M
[01/07 18:10:20    254s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4951.5M, EPOCH TIME: 1736269820.873456
[01/07 18:10:20    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:20    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:20    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:20    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:20    254s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.012, MEM:4951.5M, EPOCH TIME: 1736269820.885847
[01/07 18:10:20    254s] OPTC: m4 20.0 50.0 [ 150.0 20.0 50.0 ]
[01/07 18:10:20    254s] OPTC: view 50.0:150.0 [ 0.0500 ]
[01/07 18:10:21    254s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[01/07 18:10:21    255s] #optDebug: fT-E <X 2 0 0 1>
[01/07 18:10:21    255s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[01/07 18:10:21    255s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -292.5 -useBottleneckAnalyzer -drvRatio 0.4
[01/07 18:10:21    255s] Begin: GigaOpt Route Type Constraints Refinement
[01/07 18:10:21    255s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:15.3/0:03:31.3 (1.2), mem = 4919.5M
[01/07 18:10:21    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.10
[01/07 18:10:21    255s] ### Creating RouteCongInterface, started
[01/07 18:10:21    255s] {MMLU 1 1 13475}
[01/07 18:10:21    255s] [oiLAM] Zs 5, 6
[01/07 18:10:21    255s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=4919.5M
[01/07 18:10:21    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=4919.5M
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] #optDebug: {0, 1.000}
[01/07 18:10:21    255s] ### Creating RouteCongInterface, finished
[01/07 18:10:21    255s] Updated routing constraints on 0 nets.
[01/07 18:10:21    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.10
[01/07 18:10:21    255s] Bottom Preferred Layer:
[01/07 18:10:21    255s] +-------------+------------+----------+
[01/07 18:10:21    255s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:21    255s] +-------------+------------+----------+
[01/07 18:10:21    255s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:21    255s] +-------------+------------+----------+
[01/07 18:10:21    255s] Via Pillar Rule:
[01/07 18:10:21    255s]     None
[01/07 18:10:21    255s] Finished writing unified metrics of routing constraints.
[01/07 18:10:21    255s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.4), totSession cpu/real = 0:04:15.3/0:03:31.4 (1.2), mem = 4951.5M
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] =============================================================================================
[01/07 18:10:21    255s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.31-s109_1
[01/07 18:10:21    255s] =============================================================================================
[01/07 18:10:21    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:21    255s] ---------------------------------------------------------------------------------------------
[01/07 18:10:21    255s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  82.3 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:10:21    255s] [ MISC                   ]          0:00:00.0  (  17.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:21    255s] ---------------------------------------------------------------------------------------------
[01/07 18:10:21    255s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:10:21    255s] ---------------------------------------------------------------------------------------------
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] End: GigaOpt Route Type Constraints Refinement
[01/07 18:10:21    255s] Begin: Collecting metrics
[01/07 18:10:21    255s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        4952 |      |     |
 ----------------------------------------------------------------------------------------- 
[01/07 18:10:21    255s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3226.8M, current mem=3226.8M)

[01/07 18:10:21    255s] End: Collecting metrics
[01/07 18:10:21    255s] Deleting Lib Analyzer.
[01/07 18:10:21    255s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:15.5/0:03:31.6 (1.2), mem = 4951.5M
[01/07 18:10:21    255s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:10:21    255s] Info: 39 io nets excluded
[01/07 18:10:21    255s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:21    255s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:10:21    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=4951.5M
[01/07 18:10:21    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=4951.5M
[01/07 18:10:21    255s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:10:21    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.11
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] Creating Lib Analyzer ...
[01/07 18:10:21    255s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:21    255s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:21    255s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:21    255s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:16 mem=4951.5M
[01/07 18:10:21    255s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:16 mem=4951.5M
[01/07 18:10:21    255s] Creating Lib Analyzer, finished. 
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] Active Setup views: VIEW_SETUP 
[01/07 18:10:21    255s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4951.5M, EPOCH TIME: 1736269821.729910
[01/07 18:10:21    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:21    255s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:21    255s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4951.5M, EPOCH TIME: 1736269821.734103
[01/07 18:10:21    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    255s] [oiPhyDebug] optDemand 1659106693600.00, spDemand 166242693600.00.
[01/07 18:10:21    255s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:10:21    255s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:10:21    255s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:16 mem=4951.5M
[01/07 18:10:21    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:4951.5M, EPOCH TIME: 1736269821.737242
[01/07 18:10:21    255s] Processing tracks to init pin-track alignment.
[01/07 18:10:21    255s] z: 2, totalTracks: 1
[01/07 18:10:21    255s] z: 4, totalTracks: 1
[01/07 18:10:21    255s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:21    255s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4951.5M, EPOCH TIME: 1736269821.740925
[01/07 18:10:21    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:21    255s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:21    255s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4951.5M, EPOCH TIME: 1736269821.744780
[01/07 18:10:21    255s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4951.5M, EPOCH TIME: 1736269821.744827
[01/07 18:10:21    255s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4951.5M, EPOCH TIME: 1736269821.745030
[01/07 18:10:21    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4951.5MB).
[01/07 18:10:21    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4951.5M, EPOCH TIME: 1736269821.746071
[01/07 18:10:21    255s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:21    255s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:10:21    255s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=4951.5M
[01/07 18:10:21    255s] ### Creating RouteCongInterface, started
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] #optDebug: {0, 1.000}
[01/07 18:10:21    255s] ### Creating RouteCongInterface, finished
[01/07 18:10:21    255s] {MG  {4 0 40 0.684801} }
[01/07 18:10:21    255s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5341.2M, EPOCH TIME: 1736269821.830087
[01/07 18:10:21    255s] Found 0 hard placement blockage before merging.
[01/07 18:10:21    255s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5341.2M, EPOCH TIME: 1736269821.830353
[01/07 18:10:21    255s] 
[01/07 18:10:21    255s] Netlist preparation processing... 
[01/07 18:10:21    255s] Removed 0 instance
[01/07 18:10:21    255s] *info: Marking 0 isolation instances dont touch
[01/07 18:10:21    255s] *info: Marking 0 level shifter instances dont touch
[01/07 18:10:21    256s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:10:21    256s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:10:21    256s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5604.4M, EPOCH TIME: 1736269821.906816
[01/07 18:10:21    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:21    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:21    256s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.016, MEM:4959.4M, EPOCH TIME: 1736269821.923279
[01/07 18:10:21    256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.11
[01/07 18:10:21    256s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.4), totSession cpu/real = 0:04:16.2/0:03:32.0 (1.2), mem = 4959.4M
[01/07 18:10:21    256s] 
[01/07 18:10:21    256s] =============================================================================================
[01/07 18:10:21    256s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.31-s109_1
[01/07 18:10:21    256s] =============================================================================================
[01/07 18:10:21    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:21    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:21    256s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  39.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:21    256s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:21    256s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.1    2.0
[01/07 18:10:21    256s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:10:21    256s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.1    1.3
[01/07 18:10:21    256s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:21    256s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.2    5.9
[01/07 18:10:21    256s] [ IncrDelayCalc          ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.2    7.4
[01/07 18:10:21    256s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:21    256s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:21    256s] [ MISC                   ]          0:00:00.1  (  31.1 % )     0:00:00.1 /  0:00:00.2    1.1
[01/07 18:10:21    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:21    256s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.4
[01/07 18:10:21    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:21    256s] 
[01/07 18:10:21    256s] Begin: Collecting metrics
[01/07 18:10:22    256s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        4952 |      |     |
| simplify_netlist      |       |     |             | 0:00:01  |        4959 |      |     |
 ----------------------------------------------------------------------------------------- 
[01/07 18:10:22    256s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3235.6M, current mem=3235.6M)

[01/07 18:10:22    256s] End: Collecting metrics
[01/07 18:10:22    256s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:16.4/0:03:32.2 (1.2), mem = 4959.4M
[01/07 18:10:22    256s] *** Starting optimizing excluded clock nets MEM= 4959.4M) ***
[01/07 18:10:22    256s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4959.4M) ***
[01/07 18:10:22    256s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:16.4/0:03:32.2 (1.2), mem = 4959.4M
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] =============================================================================================
[01/07 18:10:22    256s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.31-s109_1
[01/07 18:10:22    256s] =============================================================================================
[01/07 18:10:22    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:22    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    256s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    256s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:16.4/0:03:32.2 (1.2), mem = 4959.4M
[01/07 18:10:22    256s] *** Starting optimizing excluded clock nets MEM= 4959.4M) ***
[01/07 18:10:22    256s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4959.4M) ***
[01/07 18:10:22    256s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:16.4/0:03:32.2 (1.2), mem = 4959.4M
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] =============================================================================================
[01/07 18:10:22    256s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.31-s109_1
[01/07 18:10:22    256s] =============================================================================================
[01/07 18:10:22    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:22    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    256s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    256s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    256s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] Begin: Collecting metrics
[01/07 18:10:22    256s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:00  |        4952 |      |     |
| simplify_netlist        |       |     |             | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:00  |        4959 |      |     |
 ------------------------------------------------------------------------------------------- 
[01/07 18:10:22    256s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3235.6M, current mem=3235.6M)

[01/07 18:10:22    256s] End: Collecting metrics
[01/07 18:10:22    256s] Info: Done creating the CCOpt slew target map.
[01/07 18:10:22    256s] Begin: GigaOpt high fanout net optimization
[01/07 18:10:22    256s] GigaOpt HFN: use maxLocalDensity 1.2
[01/07 18:10:22    256s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 18:10:22    256s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:16.6/0:03:32.4 (1.2), mem = 4959.4M
[01/07 18:10:22    256s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:10:22    256s] Info: 39 io nets excluded
[01/07 18:10:22    256s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:22    256s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:10:22    256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.12
[01/07 18:10:22    256s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] Active Setup views: VIEW_SETUP 
[01/07 18:10:22    256s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4959.4M, EPOCH TIME: 1736269822.389534
[01/07 18:10:22    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:22    256s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:22    256s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4959.4M, EPOCH TIME: 1736269822.393851
[01/07 18:10:22    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    256s] [oiPhyDebug] optDemand 1659106693600.00, spDemand 166242693600.00.
[01/07 18:10:22    256s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:10:22    256s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:10:22    256s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:17 mem=4959.4M
[01/07 18:10:22    256s] OPERPROF: Starting DPlace-Init at level 1, MEM:4959.4M, EPOCH TIME: 1736269822.396879
[01/07 18:10:22    256s] Processing tracks to init pin-track alignment.
[01/07 18:10:22    256s] z: 2, totalTracks: 1
[01/07 18:10:22    256s] z: 4, totalTracks: 1
[01/07 18:10:22    256s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:22    256s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4959.4M, EPOCH TIME: 1736269822.400532
[01/07 18:10:22    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:22    256s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:22    256s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4959.4M, EPOCH TIME: 1736269822.404354
[01/07 18:10:22    256s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4959.4M, EPOCH TIME: 1736269822.404411
[01/07 18:10:22    256s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4959.4M, EPOCH TIME: 1736269822.404616
[01/07 18:10:22    256s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4959.4MB).
[01/07 18:10:22    256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4959.4M, EPOCH TIME: 1736269822.405634
[01/07 18:10:22    256s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:22    256s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:10:22    256s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=4959.4M
[01/07 18:10:22    256s] ### Creating RouteCongInterface, started
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:10:22    256s] 
[01/07 18:10:22    256s] #optDebug: {0, 1.000}
[01/07 18:10:22    256s] ### Creating RouteCongInterface, finished
[01/07 18:10:22    256s] {MG  {4 0 40 0.684801} }
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:22    257s] AoF 2314.0790um
[01/07 18:10:22    257s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:10:22    257s] Dumping Information for Job ...
[01/07 18:10:22    257s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:10:22    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:10:22    257s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:10:22    257s] [GPS-DRV] drvFixingStage: Large Scale
[01/07 18:10:22    257s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:10:22    257s] [GPS-DRV] setupTNSCost  : 0
[01/07 18:10:22    257s] [GPS-DRV] maxIter       : 1
[01/07 18:10:22    257s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[01/07 18:10:22    257s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:10:22    257s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:10:22    257s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:10:22    257s] [GPS-DRV] maxLocalDensity: 1.2
[01/07 18:10:22    257s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:10:22    257s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:10:22    257s] [GPS-DRV] isCPECostingOn: false
[01/07 18:10:22    257s] [GPS-DRV] All active and enabled setup views
[01/07 18:10:22    257s] [GPS-DRV]     VIEW_SETUP
[01/07 18:10:22    257s] [GPS-DRV] maxTran off
[01/07 18:10:22    257s] [GPS-DRV] maxCap off
[01/07 18:10:22    257s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:10:22    257s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/07 18:10:22    257s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:10:22    257s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5349.2M, EPOCH TIME: 1736269822.600701
[01/07 18:10:22    257s] Found 0 hard placement blockage before merging.
[01/07 18:10:22    257s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5349.2M, EPOCH TIME: 1736269822.600822
[01/07 18:10:22    257s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[01/07 18:10:22    257s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:10:22    257s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:22    257s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:10:22    257s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:22    257s] |   41.95%|        -|   0.000|   0.000|   0:00:00.0| 5349.2M|
[01/07 18:10:22    257s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:10:22    257s] Dumping Information for Job ...
[01/07 18:10:22    257s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:10:22    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:10:22    257s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:10:22    257s] Dumping Information for Job ...
[01/07 18:10:22    257s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:10:22    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:10:22    257s] |   41.95%|        -|   0.000|   0.000|   0:00:00.0| 5352.2M|
[01/07 18:10:22    257s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5352.2M) ***
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] ###############################################################################
[01/07 18:10:22    257s] #
[01/07 18:10:22    257s] #  Large fanout net report:  
[01/07 18:10:22    257s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:10:22    257s] #     - current density: 41.95
[01/07 18:10:22    257s] #
[01/07 18:10:22    257s] #  List of high fanout nets:
[01/07 18:10:22    257s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:10:22    257s] #                   - multi-driver net with 2 drivers
[01/07 18:10:22    257s] #                   - Ignored for optimization
[01/07 18:10:22    257s] #
[01/07 18:10:22    257s] ###############################################################################
[01/07 18:10:22    257s] Bottom Preferred Layer:
[01/07 18:10:22    257s] +-------------+------------+----------+
[01/07 18:10:22    257s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:22    257s] +-------------+------------+----------+
[01/07 18:10:22    257s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:22    257s] +-------------+------------+----------+
[01/07 18:10:22    257s] Via Pillar Rule:
[01/07 18:10:22    257s]     None
[01/07 18:10:22    257s] Finished writing unified metrics of routing constraints.
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] =======================================================================
[01/07 18:10:22    257s]                 Reasons for remaining drv violations
[01/07 18:10:22    257s] =======================================================================
[01/07 18:10:22    257s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] HFNFixing failure reasons
[01/07 18:10:22    257s] ------------------------------------------------
[01/07 18:10:22    257s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:10:22    257s] Total-nets :: 11949, Stn-nets :: 32, ratio :: 0.267805 %, Total-len 450869, Stn-len 0
[01/07 18:10:22    257s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:10:22    257s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5224.2M, EPOCH TIME: 1736269822.684920
[01/07 18:10:22    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:22    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:22    257s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.010, MEM:4961.2M, EPOCH TIME: 1736269822.695375
[01/07 18:10:22    257s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.12
[01/07 18:10:22    257s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.4 (2.0), totSession cpu/real = 0:04:17.3/0:03:32.8 (1.2), mem = 4961.2M
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] =============================================================================================
[01/07 18:10:22    257s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.31-s109_1
[01/07 18:10:22    257s] =============================================================================================
[01/07 18:10:22    257s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:22    257s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    257s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 18:10:22    257s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    1.7
[01/07 18:10:22    257s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:10:22    257s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   9.3 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:10:22    257s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.1
[01/07 18:10:22    257s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:22    257s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:10:22    257s] [ MISC                   ]          0:00:00.2  (  62.6 % )     0:00:00.2 /  0:00:00.5    2.3
[01/07 18:10:22    257s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    257s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.8    2.0
[01/07 18:10:22    257s] ---------------------------------------------------------------------------------------------
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/07 18:10:22    257s] End: GigaOpt high fanout net optimization
[01/07 18:10:22    257s] Number of setup views: 1
[01/07 18:10:22    257s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:10:22    257s] Deleting Lib Analyzer.
[01/07 18:10:22    257s] Begin: GigaOpt Global Optimization
[01/07 18:10:22    257s] *info: use new DP (enabled)
[01/07 18:10:22    257s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/07 18:10:22    257s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:10:22    257s] Info: 39 io nets excluded
[01/07 18:10:22    257s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:22    257s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:10:22    257s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:17.5/0:03:32.9 (1.2), mem = 4961.2M
[01/07 18:10:22    257s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.13
[01/07 18:10:22    257s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] Creating Lib Analyzer ...
[01/07 18:10:22    257s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:22    257s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:22    257s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:22    257s] 
[01/07 18:10:22    257s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:23    257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:18 mem=4961.2M
[01/07 18:10:23    257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:18 mem=4961.2M
[01/07 18:10:23    257s] Creating Lib Analyzer, finished. 
[01/07 18:10:23    257s] 
[01/07 18:10:23    257s] Active Setup views: VIEW_SETUP 
[01/07 18:10:23    257s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4961.2M, EPOCH TIME: 1736269823.061585
[01/07 18:10:23    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    257s] 
[01/07 18:10:23    257s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:23    257s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:23    257s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:4961.2M, EPOCH TIME: 1736269823.066094
[01/07 18:10:23    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    257s] [oiPhyDebug] optDemand 1659106693600.00, spDemand 166242693600.00.
[01/07 18:10:23    257s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:10:23    257s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:10:23    257s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:18 mem=4961.2M
[01/07 18:10:23    257s] OPERPROF: Starting DPlace-Init at level 1, MEM:4961.2M, EPOCH TIME: 1736269823.069293
[01/07 18:10:23    257s] Processing tracks to init pin-track alignment.
[01/07 18:10:23    257s] z: 2, totalTracks: 1
[01/07 18:10:23    257s] z: 4, totalTracks: 1
[01/07 18:10:23    257s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:23    257s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4961.2M, EPOCH TIME: 1736269823.072974
[01/07 18:10:23    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    257s] 
[01/07 18:10:23    257s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:23    257s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:23    257s] 
[01/07 18:10:23    257s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:23    257s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4961.2M, EPOCH TIME: 1736269823.076846
[01/07 18:10:23    257s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4961.2M, EPOCH TIME: 1736269823.076893
[01/07 18:10:23    257s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4961.2M, EPOCH TIME: 1736269823.077081
[01/07 18:10:23    257s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4961.2MB).
[01/07 18:10:23    257s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4961.2M, EPOCH TIME: 1736269823.078072
[01/07 18:10:23    257s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:23    257s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:10:23    257s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:18 mem=4961.2M
[01/07 18:10:23    257s] ### Creating RouteCongInterface, started
[01/07 18:10:23    257s] 
[01/07 18:10:23    257s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:10:23    257s] 
[01/07 18:10:23    257s] #optDebug: {0, 1.000}
[01/07 18:10:23    257s] ### Creating RouteCongInterface, finished
[01/07 18:10:23    257s] {MG  {4 0 40 0.684801} }
[01/07 18:10:23    257s] *info: 39 io nets excluded
[01/07 18:10:23    257s] *info: 2 clock nets excluded
[01/07 18:10:23    257s] *info: 38 multi-driver nets excluded.
[01/07 18:10:23    257s] *info: 1058 no-driver nets excluded.
[01/07 18:10:23    257s] *info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:23    258s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5415.9M, EPOCH TIME: 1736269823.275307
[01/07 18:10:23    258s] Found 0 hard placement blockage before merging.
[01/07 18:10:23    258s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5415.9M, EPOCH TIME: 1736269823.275501
[01/07 18:10:23    258s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/07 18:10:23    258s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:10:23    258s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[01/07 18:10:23    258s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:10:23    258s] |   0.000|   0.000|   41.95%|   0:00:00.0| 5421.9M|VIEW_SETUP|       NA| NA                                                 |
[01/07 18:10:23    258s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5421.9M) ***
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5421.9M) ***
[01/07 18:10:23    258s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:10:23    258s] Bottom Preferred Layer:
[01/07 18:10:23    258s] +-------------+------------+----------+
[01/07 18:10:23    258s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:23    258s] +-------------+------------+----------+
[01/07 18:10:23    258s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:23    258s] +-------------+------------+----------+
[01/07 18:10:23    258s] Via Pillar Rule:
[01/07 18:10:23    258s]     None
[01/07 18:10:23    258s] Finished writing unified metrics of routing constraints.
[01/07 18:10:23    258s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/07 18:10:23    258s] Total-nets :: 11949, Stn-nets :: 32, ratio :: 0.267805 %, Total-len 450869, Stn-len 0
[01/07 18:10:23    258s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:10:23    258s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5293.9M, EPOCH TIME: 1736269823.365905
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.018, MEM:4988.9M, EPOCH TIME: 1736269823.383947
[01/07 18:10:23    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.13
[01/07 18:10:23    258s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.3), totSession cpu/real = 0:04:18.2/0:03:33.5 (1.2), mem = 4988.9M
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] =============================================================================================
[01/07 18:10:23    258s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.31-s109_1
[01/07 18:10:23    258s] =============================================================================================
[01/07 18:10:23    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:23    258s] ---------------------------------------------------------------------------------------------
[01/07 18:10:23    258s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:10:23    258s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  32.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:23    258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:23    258s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    2.3
[01/07 18:10:23    258s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:10:23    258s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.1    1.6
[01/07 18:10:23    258s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:23    258s] [ TransformInit          ]      1   0:00:00.1  (  23.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 18:10:23    258s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:23    258s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:23    258s] [ MISC                   ]          0:00:00.1  (  23.8 % )     0:00:00.1 /  0:00:00.2    1.7
[01/07 18:10:23    258s] ---------------------------------------------------------------------------------------------
[01/07 18:10:23    258s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.3
[01/07 18:10:23    258s] ---------------------------------------------------------------------------------------------
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] End: GigaOpt Global Optimization
[01/07 18:10:23    258s] Begin: Collecting metrics
[01/07 18:10:23    258s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        4989 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:23    258s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3256.5M, current mem=3256.5M)

[01/07 18:10:23    258s] End: Collecting metrics
[01/07 18:10:23    258s] *** Timing Is met
[01/07 18:10:23    258s] *** Check timing (0:00:00.0)
[01/07 18:10:23    258s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:10:23    258s] Deleting Lib Analyzer.
[01/07 18:10:23    258s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[01/07 18:10:23    258s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:10:23    258s] Info: 39 io nets excluded
[01/07 18:10:23    258s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:23    258s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:10:23    258s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=4988.9M
[01/07 18:10:23    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:18 mem=4988.9M
[01/07 18:10:23    258s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:10:23    258s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4988.9M, EPOCH TIME: 1736269823.616738
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:23    258s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:23    258s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4988.9M, EPOCH TIME: 1736269823.621294
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5378.6M, EPOCH TIME: 1736269823.632151
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:23    258s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:23    258s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5378.6M, EPOCH TIME: 1736269823.636147
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] [oiPhyDebug] optDemand 1659106693600.00, spDemand 166242693600.00.
[01/07 18:10:23    258s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:10:23    258s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:10:23    258s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:18 mem=5378.6M
[01/07 18:10:23    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:5378.6M, EPOCH TIME: 1736269823.639118
[01/07 18:10:23    258s] Processing tracks to init pin-track alignment.
[01/07 18:10:23    258s] z: 2, totalTracks: 1
[01/07 18:10:23    258s] z: 4, totalTracks: 1
[01/07 18:10:23    258s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:23    258s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5378.6M, EPOCH TIME: 1736269823.642782
[01/07 18:10:23    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:23    258s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:23    258s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5378.6M, EPOCH TIME: 1736269823.646624
[01/07 18:10:23    258s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5378.6M, EPOCH TIME: 1736269823.646673
[01/07 18:10:23    258s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5378.6M, EPOCH TIME: 1736269823.646824
[01/07 18:10:23    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5378.6MB).
[01/07 18:10:23    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5378.6M, EPOCH TIME: 1736269823.647818
[01/07 18:10:23    258s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:23    258s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:10:23    258s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=5378.6M
[01/07 18:10:23    258s] Begin: Area Reclaim Optimization
[01/07 18:10:23    258s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:18.5/0:03:33.8 (1.2), mem = 5378.6M
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] Creating Lib Analyzer ...
[01/07 18:10:23    258s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:23    258s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:23    258s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:23    258s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:19 mem=5380.6M
[01/07 18:10:23    258s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:19 mem=5380.6M
[01/07 18:10:23    258s] Creating Lib Analyzer, finished. 
[01/07 18:10:23    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.14
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] Active Setup views: VIEW_SETUP 
[01/07 18:10:23    258s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11945
[01/07 18:10:23    258s] ### Creating RouteCongInterface, started
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:10:23    258s] 
[01/07 18:10:23    258s] #optDebug: {0, 1.000}
[01/07 18:10:23    258s] ### Creating RouteCongInterface, finished
[01/07 18:10:23    258s] {MG  {4 0 40 0.684801} }
[01/07 18:10:23    258s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5380.6M, EPOCH TIME: 1736269823.916765
[01/07 18:10:23    258s] Found 0 hard placement blockage before merging.
[01/07 18:10:23    258s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5380.6M, EPOCH TIME: 1736269823.916949
[01/07 18:10:23    258s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 41.95
[01/07 18:10:23    258s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:23    258s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:10:23    258s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:23    258s] |   41.95%|        -|   0.100|   0.000|   0:00:00.0| 5380.6M|
[01/07 18:10:23    258s] |   41.95%|        0|   0.100|   0.000|   0:00:00.0| 5380.6M|
[01/07 18:10:24    258s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:10:24    258s] |   41.95%|        0|   0.100|   0.000|   0:00:01.0| 5380.6M|
[01/07 18:10:24    259s] |   41.95%|        0|   0.100|   0.000|   0:00:00.0| 5380.6M|
[01/07 18:10:24    259s] |   41.95%|        4|   0.100|   0.000|   0:00:00.0| 5541.2M|
[01/07 18:10:24    259s] |   41.94%|        1|   0.100|   0.000|   0:00:00.0| 5541.2M|
[01/07 18:10:24    259s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5541.2M|
[01/07 18:10:24    259s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:10:24    259s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5541.2M|
[01/07 18:10:24    259s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:24    259s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 41.94
[01/07 18:10:24    259s] 
[01/07 18:10:24    259s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[01/07 18:10:24    259s] --------------------------------------------------------------
[01/07 18:10:24    259s] |                                   | Total     | Sequential |
[01/07 18:10:24    259s] --------------------------------------------------------------
[01/07 18:10:24    259s] | Num insts resized                 |       3  |       0    |
[01/07 18:10:24    259s] | Num insts undone                  |       1  |       0    |
[01/07 18:10:24    259s] | Num insts Downsized               |       3  |       0    |
[01/07 18:10:24    259s] | Num insts Samesized               |       0  |       0    |
[01/07 18:10:24    259s] | Num insts Upsized                 |       0  |       0    |
[01/07 18:10:24    259s] | Num multiple commits+uncommits    |       1  |       -    |
[01/07 18:10:24    259s] --------------------------------------------------------------
[01/07 18:10:24    259s] Bottom Preferred Layer:
[01/07 18:10:24    259s] +-------------+------------+----------+
[01/07 18:10:24    259s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:24    259s] +-------------+------------+----------+
[01/07 18:10:24    259s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:24    259s] +-------------+------------+----------+
[01/07 18:10:24    259s] Via Pillar Rule:
[01/07 18:10:24    259s]     None
[01/07 18:10:24    259s] Finished writing unified metrics of routing constraints.
[01/07 18:10:24    259s] 
[01/07 18:10:24    259s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/07 18:10:24    259s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[01/07 18:10:24    259s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:10:24    259s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11945
[01/07 18:10:24    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.14
[01/07 18:10:24    259s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.7), totSession cpu/real = 0:04:19.6/0:03:34.4 (1.2), mem = 5541.2M
[01/07 18:10:24    259s] 
[01/07 18:10:24    259s] =============================================================================================
[01/07 18:10:24    259s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.31-s109_1
[01/07 18:10:24    259s] =============================================================================================
[01/07 18:10:24    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:24    259s] ---------------------------------------------------------------------------------------------
[01/07 18:10:24    259s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:10:24    259s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  24.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:10:24    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:24    259s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:10:24    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:10:24    259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:24    259s] [ OptimizationStep       ]      1   0:00:00.2  (  25.9 % )     0:00:00.3 /  0:00:00.8    2.2
[01/07 18:10:24    259s] [ OptSingleIteration     ]      7   0:00:00.0  (   6.8 % )     0:00:00.2 /  0:00:00.6    3.3
[01/07 18:10:24    259s] [ OptGetWeight           ]    130   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:24    259s] [ OptEval                ]    130   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.4    6.3
[01/07 18:10:24    259s] [ OptCommit              ]    130   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:24    259s] [ PostCommitDelayUpdate  ]    131   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.6
[01/07 18:10:24    259s] [ IncrDelayCalc          ]     14   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    1.8
[01/07 18:10:24    259s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    2.1
[01/07 18:10:24    259s] [ MISC                   ]          0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.3
[01/07 18:10:24    259s] ---------------------------------------------------------------------------------------------
[01/07 18:10:24    259s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.7
[01/07 18:10:24    259s] ---------------------------------------------------------------------------------------------
[01/07 18:10:24    259s] 
[01/07 18:10:24    259s] Executing incremental physical updates
[01/07 18:10:24    259s] Executing incremental physical updates
[01/07 18:10:24    259s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:10:24    259s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5413.2M, EPOCH TIME: 1736269824.304586
[01/07 18:10:24    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:24    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    259s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.013, MEM:4999.2M, EPOCH TIME: 1736269824.318072
[01/07 18:10:24    259s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=4999.19M, totSessionCpu=0:04:20).
[01/07 18:10:24    259s] Begin: Collecting metrics
[01/07 18:10:24    259s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        4989 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 | 0:00:01  |        4999 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:24    259s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3262.6M, current mem=3262.6M)

[01/07 18:10:24    259s] End: Collecting metrics
[01/07 18:10:24    260s] Deleting Lib Analyzer.
[01/07 18:10:24    260s] **INFO: Flow update: Design timing is met.
[01/07 18:10:24    260s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:10:24    260s] **INFO: Flow update: Design timing is met.
[01/07 18:10:24    260s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[01/07 18:10:24    260s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:10:24    260s] Info: 39 io nets excluded
[01/07 18:10:24    260s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:24    260s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:10:24    260s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=4992.2M
[01/07 18:10:24    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=4992.2M
[01/07 18:10:24    260s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5349.9M, EPOCH TIME: 1736269824.720684
[01/07 18:10:24    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    260s] 
[01/07 18:10:24    260s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:24    260s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:24    260s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5349.9M, EPOCH TIME: 1736269824.724903
[01/07 18:10:24    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    260s] [oiPhyDebug] optDemand 1659078127600.00, spDemand 166214127600.00.
[01/07 18:10:24    260s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:10:24    260s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:10:24    260s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:20 mem=5349.9M
[01/07 18:10:24    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:5349.9M, EPOCH TIME: 1736269824.727965
[01/07 18:10:24    260s] Processing tracks to init pin-track alignment.
[01/07 18:10:24    260s] z: 2, totalTracks: 1
[01/07 18:10:24    260s] z: 4, totalTracks: 1
[01/07 18:10:24    260s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:24    260s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5349.9M, EPOCH TIME: 1736269824.731610
[01/07 18:10:24    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:24    260s] 
[01/07 18:10:24    260s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:24    260s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:24    260s] 
[01/07 18:10:24    260s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:24    260s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5349.9M, EPOCH TIME: 1736269824.735482
[01/07 18:10:24    260s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5349.9M, EPOCH TIME: 1736269824.735531
[01/07 18:10:24    260s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5349.9M, EPOCH TIME: 1736269824.735676
[01/07 18:10:24    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5349.9MB).
[01/07 18:10:24    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5349.9M, EPOCH TIME: 1736269824.736654
[01/07 18:10:24    260s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:24    260s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:10:24    260s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:20 mem=5381.9M
[01/07 18:10:24    260s] Begin: Area Reclaim Optimization
[01/07 18:10:24    260s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:20.2/0:03:34.9 (1.2), mem = 5381.9M
[01/07 18:10:24    260s] 
[01/07 18:10:24    260s] Creating Lib Analyzer ...
[01/07 18:10:24    260s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:24    260s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:24    260s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:24    260s] 
[01/07 18:10:24    260s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:24    260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:20 mem=5385.9M
[01/07 18:10:24    260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:20 mem=5385.9M
[01/07 18:10:24    260s] Creating Lib Analyzer, finished. 
[01/07 18:10:24    260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.15
[01/07 18:10:24    260s] 
[01/07 18:10:24    260s] Active Setup views: VIEW_SETUP 
[01/07 18:10:24    260s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11945
[01/07 18:10:24    260s] ### Creating RouteCongInterface, started
[01/07 18:10:25    260s] 
[01/07 18:10:25    260s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:10:25    260s] 
[01/07 18:10:25    260s] #optDebug: {0, 1.000}
[01/07 18:10:25    260s] ### Creating RouteCongInterface, finished
[01/07 18:10:25    260s] {MG  {4 0 40 0.684801} }
[01/07 18:10:25    260s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5385.9M, EPOCH TIME: 1736269825.023578
[01/07 18:10:25    260s] Found 0 hard placement blockage before merging.
[01/07 18:10:25    260s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5385.9M, EPOCH TIME: 1736269825.023747
[01/07 18:10:25    260s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 41.94
[01/07 18:10:25    260s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:25    260s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:10:25    260s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:25    260s] |   41.94%|        -|   0.100|   0.000|   0:00:00.0| 5385.9M|
[01/07 18:10:25    260s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5385.9M|
[01/07 18:10:25    260s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:10:25    260s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5385.9M|
[01/07 18:10:25    260s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5385.9M|
[01/07 18:10:25    261s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5385.9M|
[01/07 18:10:25    261s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:10:25    261s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[01/07 18:10:25    261s] |   41.94%|        0|   0.100|   0.000|   0:00:00.0| 5385.9M|
[01/07 18:10:25    261s] +---------+---------+--------+--------+------------+--------+
[01/07 18:10:25    261s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 41.94
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/07 18:10:25    261s] --------------------------------------------------------------
[01/07 18:10:25    261s] |                                   | Total     | Sequential |
[01/07 18:10:25    261s] --------------------------------------------------------------
[01/07 18:10:25    261s] | Num insts resized                 |       0  |       0    |
[01/07 18:10:25    261s] | Num insts undone                  |       0  |       0    |
[01/07 18:10:25    261s] | Num insts Downsized               |       0  |       0    |
[01/07 18:10:25    261s] | Num insts Samesized               |       0  |       0    |
[01/07 18:10:25    261s] | Num insts Upsized                 |       0  |       0    |
[01/07 18:10:25    261s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 18:10:25    261s] --------------------------------------------------------------
[01/07 18:10:25    261s] Bottom Preferred Layer:
[01/07 18:10:25    261s] +-------------+------------+----------+
[01/07 18:10:25    261s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:25    261s] +-------------+------------+----------+
[01/07 18:10:25    261s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:25    261s] +-------------+------------+----------+
[01/07 18:10:25    261s] Via Pillar Rule:
[01/07 18:10:25    261s]     None
[01/07 18:10:25    261s] Finished writing unified metrics of routing constraints.
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/07 18:10:25    261s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[01/07 18:10:25    261s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5385.9M, EPOCH TIME: 1736269825.320281
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.012, MEM:5385.9M, EPOCH TIME: 1736269825.332290
[01/07 18:10:25    261s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5385.9M, EPOCH TIME: 1736269825.335999
[01/07 18:10:25    261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5385.9M, EPOCH TIME: 1736269825.336077
[01/07 18:10:25    261s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5385.9M, EPOCH TIME: 1736269825.340194
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:25    261s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:25    261s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.004, MEM:5385.9M, EPOCH TIME: 1736269825.344293
[01/07 18:10:25    261s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5385.9M, EPOCH TIME: 1736269825.344343
[01/07 18:10:25    261s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5385.9M, EPOCH TIME: 1736269825.344494
[01/07 18:10:25    261s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5385.9M, EPOCH TIME: 1736269825.345429
[01/07 18:10:25    261s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:5385.9M, EPOCH TIME: 1736269825.345564
[01/07 18:10:25    261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.010, MEM:5385.9M, EPOCH TIME: 1736269825.345642
[01/07 18:10:25    261s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.010, MEM:5385.9M, EPOCH TIME: 1736269825.345671
[01/07 18:10:25    261s] TDRefine: refinePlace mode is spiral
[01/07 18:10:25    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.9
[01/07 18:10:25    261s] OPERPROF: Starting Refine-Place at level 1, MEM:5385.9M, EPOCH TIME: 1736269825.345736
[01/07 18:10:25    261s] *** Starting refinePlace (0:04:21 mem=5385.9M) ***
[01/07 18:10:25    261s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:25    261s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:25    261s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:25    261s] Set min layer with default ( 2 )
[01/07 18:10:25    261s] Set max layer with default ( 127 )
[01/07 18:10:25    261s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:25    261s] Min route layer (adjusted) = 2
[01/07 18:10:25    261s] Max route layer (adjusted) = 5
[01/07 18:10:25    261s] Set min layer with default ( 2 )
[01/07 18:10:25    261s] Set max layer with default ( 127 )
[01/07 18:10:25    261s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:25    261s] Min route layer (adjusted) = 2
[01/07 18:10:25    261s] Max route layer (adjusted) = 5
[01/07 18:10:25    261s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5385.9M, EPOCH TIME: 1736269825.356827
[01/07 18:10:25    261s] Starting refinePlace ...
[01/07 18:10:25    261s] Set min layer with default ( 2 )
[01/07 18:10:25    261s] Set max layer with default ( 127 )
[01/07 18:10:25    261s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:25    261s] Min route layer (adjusted) = 2
[01/07 18:10:25    261s] Max route layer (adjusted) = 5
[01/07 18:10:25    261s] One DDP V2 for no tweak run.
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s]  Info: 0 filler has been deleted!
[01/07 18:10:25    261s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:10:25    261s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:10:25    261s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:10:25    261s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5353.9MB) @(0:04:21 - 0:04:22).
[01/07 18:10:25    261s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:25    261s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5353.9MB
[01/07 18:10:25    261s] Statistics of distance of Instance movement in refine placement:
[01/07 18:10:25    261s]   maximum (X+Y) =         0.00 um
[01/07 18:10:25    261s]   mean    (X+Y) =         0.00 um
[01/07 18:10:25    261s] Summary Report:
[01/07 18:10:25    261s] Instances move: 0 (out of 11893 movable)
[01/07 18:10:25    261s] Instances flipped: 0
[01/07 18:10:25    261s] Mean displacement: 0.00 um
[01/07 18:10:25    261s] Max displacement: 0.00 um 
[01/07 18:10:25    261s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:10:25    261s] Total instances moved : 0
[01/07 18:10:25    261s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.401, REAL:0.196, MEM:5353.9M, EPOCH TIME: 1736269825.552807
[01/07 18:10:25    261s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:25    261s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5353.9MB
[01/07 18:10:25    261s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=5353.9MB) @(0:04:21 - 0:04:22).
[01/07 18:10:25    261s] *** Finished refinePlace (0:04:22 mem=5353.9M) ***
[01/07 18:10:25    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.9
[01/07 18:10:25    261s] OPERPROF: Finished Refine-Place at level 1, CPU:0.416, REAL:0.211, MEM:5353.9M, EPOCH TIME: 1736269825.556698
[01/07 18:10:25    261s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5353.9M, EPOCH TIME: 1736269825.606689
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.020, MEM:5385.9M, EPOCH TIME: 1736269825.626474
[01/07 18:10:25    261s] *** maximum move = 0.00 um ***
[01/07 18:10:25    261s] *** Finished re-routing un-routed nets (5385.9M) ***
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
[01/07 18:10:25    261s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
[01/07 18:10:25    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:5538.5M, EPOCH TIME: 1736269825.642137
[01/07 18:10:25    261s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5538.5M, EPOCH TIME: 1736269825.646741
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:25    261s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:25    261s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:5538.5M, EPOCH TIME: 1736269825.651012
[01/07 18:10:25    261s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5538.5M, EPOCH TIME: 1736269825.651063
[01/07 18:10:25    261s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5538.5M, EPOCH TIME: 1736269825.651217
[01/07 18:10:25    261s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5538.5M, EPOCH TIME: 1736269825.652138
[01/07 18:10:25    261s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5538.5M, EPOCH TIME: 1736269825.652273
[01/07 18:10:25    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:5538.5M, EPOCH TIME: 1736269825.652353
[01/07 18:10:25    261s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=5538.5M) ***
[01/07 18:10:25    261s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:10:25    261s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11945
[01/07 18:10:25    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.15
[01/07 18:10:25    261s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.6/0:00:00.9 (1.7), totSession cpu/real = 0:04:21.7/0:03:35.8 (1.2), mem = 5538.5M
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] =============================================================================================
[01/07 18:10:25    261s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.31-s109_1
[01/07 18:10:25    261s] =============================================================================================
[01/07 18:10:25    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:25    261s] ---------------------------------------------------------------------------------------------
[01/07 18:10:25    261s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:10:25    261s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.8 % )     0:00:00.2 /  0:00:00.2    1.1
[01/07 18:10:25    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:10:25    261s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:10:25    261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ OptimizationStep       ]      1   0:00:00.1  (  16.1 % )     0:00:00.2 /  0:00:00.6    2.3
[01/07 18:10:25    261s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.7 % )     0:00:00.1 /  0:00:00.4    4.0
[01/07 18:10:25    261s] [ OptGetWeight           ]     78   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ OptEval                ]     78   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.3    5.5
[01/07 18:10:25    261s] [ OptCommit              ]     78   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ PostCommitDelayUpdate  ]     78   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ RefinePlace            ]      1   0:00:00.4  (  39.4 % )     0:00:00.4 /  0:00:00.7    1.8
[01/07 18:10:25    261s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:25    261s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.0    0.9
[01/07 18:10:25    261s] ---------------------------------------------------------------------------------------------
[01/07 18:10:25    261s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.6    1.7
[01/07 18:10:25    261s] ---------------------------------------------------------------------------------------------
[01/07 18:10:25    261s] 
[01/07 18:10:25    261s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11945
[01/07 18:10:25    261s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5410.5M, EPOCH TIME: 1736269825.685379
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    261s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.014, MEM:4997.5M, EPOCH TIME: 1736269825.699477
[01/07 18:10:25    261s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=4997.54M, totSessionCpu=0:04:22).
[01/07 18:10:25    261s] Begin: Collecting metrics
[01/07 18:10:25    261s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        4989 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 | 0:00:01  |        4999 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.94 | 0:00:01  |        4998 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:25    261s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3262.6M, current mem=3261.2M)

[01/07 18:10:25    261s] End: Collecting metrics
[01/07 18:10:25    262s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:22.0/0:03:36.0 (1.2), mem = 4997.5M
[01/07 18:10:25    262s] Starting local wire reclaim
[01/07 18:10:25    262s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4997.5M, EPOCH TIME: 1736269825.928312
[01/07 18:10:25    262s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4997.5M, EPOCH TIME: 1736269825.928363
[01/07 18:10:25    262s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4997.5M, EPOCH TIME: 1736269825.928430
[01/07 18:10:25    262s] Processing tracks to init pin-track alignment.
[01/07 18:10:25    262s] z: 2, totalTracks: 1
[01/07 18:10:25    262s] z: 4, totalTracks: 1
[01/07 18:10:25    262s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:25    262s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4997.5M, EPOCH TIME: 1736269825.933164
[01/07 18:10:25    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:25    262s] 
[01/07 18:10:25    262s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:25    262s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:25    262s] 
[01/07 18:10:25    262s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:25    262s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.004, MEM:4997.5M, EPOCH TIME: 1736269825.937635
[01/07 18:10:25    262s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4997.5M, EPOCH TIME: 1736269825.937685
[01/07 18:10:25    262s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4997.5M, EPOCH TIME: 1736269825.937888
[01/07 18:10:25    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4997.5MB).
[01/07 18:10:25    262s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.010, MEM:4997.5M, EPOCH TIME: 1736269825.938896
[01/07 18:10:25    262s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.011, MEM:4997.5M, EPOCH TIME: 1736269825.938924
[01/07 18:10:25    262s] TDRefine: refinePlace mode is spiral
[01/07 18:10:25    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.10
[01/07 18:10:25    262s] OPERPROF:   Starting Refine-Place at level 2, MEM:4997.5M, EPOCH TIME: 1736269825.939013
[01/07 18:10:25    262s] *** Starting refinePlace (0:04:22 mem=4997.5M) ***
[01/07 18:10:25    262s] Total net bbox length = 3.271e+05 (1.664e+05 1.608e+05) (ext = 5.431e+04)
[01/07 18:10:25    262s] 
[01/07 18:10:25    262s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:25    262s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:25    262s] Set min layer with default ( 2 )
[01/07 18:10:25    262s] Set max layer with default ( 127 )
[01/07 18:10:25    262s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:25    262s] Min route layer (adjusted) = 2
[01/07 18:10:25    262s] Max route layer (adjusted) = 5
[01/07 18:10:25    262s] Set min layer with default ( 2 )
[01/07 18:10:25    262s] Set max layer with default ( 127 )
[01/07 18:10:25    262s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:25    262s] Min route layer (adjusted) = 2
[01/07 18:10:25    262s] Max route layer (adjusted) = 5
[01/07 18:10:25    262s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4997.5M, EPOCH TIME: 1736269825.950396
[01/07 18:10:25    262s] Starting refinePlace ...
[01/07 18:10:25    262s] Set min layer with default ( 2 )
[01/07 18:10:25    262s] Set max layer with default ( 127 )
[01/07 18:10:25    262s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:25    262s] Min route layer (adjusted) = 2
[01/07 18:10:25    262s] Max route layer (adjusted) = 5
[01/07 18:10:25    262s] One DDP V2 for no tweak run.
[01/07 18:10:25    262s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4997.5M, EPOCH TIME: 1736269825.953499
[01/07 18:10:25    262s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:5133.5M, EPOCH TIME: 1736269825.969119
[01/07 18:10:25    262s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:5133.5M, EPOCH TIME: 1736269825.969551
[01/07 18:10:25    262s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:5133.5M, EPOCH TIME: 1736269825.969594
[01/07 18:10:25    262s] MP Top (11893): mp=1.050. U=0.419.
[01/07 18:10:25    262s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.003, REAL:0.003, MEM:5133.5M, EPOCH TIME: 1736269825.972109
[01/07 18:10:25    262s] [Pin padding] pin density ratio 0.45
[01/07 18:10:25    262s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:5133.5M, EPOCH TIME: 1736269825.972710
[01/07 18:10:25    262s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:5133.5M, EPOCH TIME: 1736269825.972747
[01/07 18:10:25    262s] OPERPROF:             Starting InitSKP at level 7, MEM:5133.5M, EPOCH TIME: 1736269825.972954
[01/07 18:10:25    262s] no activity file in design. spp won't run.
[01/07 18:10:25    262s] no activity file in design. spp won't run.
[01/07 18:10:26    262s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[01/07 18:10:26    262s] SKP cleared!
[01/07 18:10:26    262s] OPERPROF:             Finished InitSKP at level 7, CPU:0.422, REAL:0.224, MEM:5166.2M, EPOCH TIME: 1736269826.197083
[01/07 18:10:26    262s] **WARN: AAE based timing driven is off.
[01/07 18:10:26    262s] Init TDGP AAE failed.
[01/07 18:10:26    262s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.422, REAL:0.224, MEM:5166.2M, EPOCH TIME: 1736269826.197213
[01/07 18:10:26    262s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.422, REAL:0.225, MEM:5166.2M, EPOCH TIME: 1736269826.197255
[01/07 18:10:26    262s] Build timing info failed.
[01/07 18:10:26    262s] AAE Timing clean up.
[01/07 18:10:26    262s] Tweakage: fix icg 1, fix clk 0.
[01/07 18:10:26    262s] Tweakage: density cost 1, scale 0.4.
[01/07 18:10:26    262s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:10:26    262s] Tweakage: congestion cost on, scale 1.0.
[01/07 18:10:26    262s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5166.2M, EPOCH TIME: 1736269826.197335
[01/07 18:10:26    262s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:5166.2M, EPOCH TIME: 1736269826.206019
[01/07 18:10:26    262s] Tweakage swap 391 pairs.
[01/07 18:10:26    263s] Tweakage swap 184 pairs.
[01/07 18:10:27    263s] Tweakage swap 269 pairs.
[01/07 18:10:27    263s] Tweakage swap 140 pairs.
[01/07 18:10:27    264s] Tweakage swap 14 pairs.
[01/07 18:10:28    264s] Tweakage swap 11 pairs.
[01/07 18:10:28    265s] Tweakage swap 7 pairs.
[01/07 18:10:28    265s] Tweakage swap 18 pairs.
[01/07 18:10:28    265s] Tweakage swap 1 pairs.
[01/07 18:10:29    266s] Tweakage swap 0 pairs.
[01/07 18:10:29    266s] Tweakage swap 0 pairs.
[01/07 18:10:29    266s] Tweakage swap 3 pairs.
[01/07 18:10:30    267s] Tweakage swap 278 pairs.
[01/07 18:10:30    267s] Tweakage swap 146 pairs.
[01/07 18:10:30    267s] Tweakage swap 188 pairs.
[01/07 18:10:30    268s] Tweakage swap 130 pairs.
[01/07 18:10:30    268s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:30    268s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:30    268s] High layer ICDP is OFF.
[01/07 18:10:30    268s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:30    268s] Starting Early Global Route supply map. mem = 5169.7M
[01/07 18:10:30    268s] (I)      Initializing eGR engine (regular)
[01/07 18:10:30    268s] Set min layer with default ( 2 )
[01/07 18:10:30    268s] Set max layer with default ( 127 )
[01/07 18:10:30    268s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:30    268s] Min route layer (adjusted) = 2
[01/07 18:10:30    268s] Max route layer (adjusted) = 5
[01/07 18:10:30    268s] (I)      clean place blk overflow:
[01/07 18:10:30    268s] (I)      H : enabled 1.00 0
[01/07 18:10:30    268s] (I)      V : enabled 1.00 0
[01/07 18:10:30    268s] (I)      Initializing eGR engine (regular)
[01/07 18:10:30    268s] Set min layer with default ( 2 )
[01/07 18:10:30    268s] Set max layer with default ( 127 )
[01/07 18:10:30    268s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:30    268s] Min route layer (adjusted) = 2
[01/07 18:10:30    268s] Max route layer (adjusted) = 5
[01/07 18:10:30    268s] (I)      clean place blk overflow:
[01/07 18:10:30    268s] (I)      H : enabled 1.00 0
[01/07 18:10:30    268s] (I)      V : enabled 1.00 0
[01/07 18:10:30    268s] (I)      Started Early Global Route kernel ( Curr Mem: 4.97 MB )
[01/07 18:10:30    268s] (I)      Running eGR Regular flow
[01/07 18:10:30    268s] (I)      # wire layers (front) : 6
[01/07 18:10:30    268s] (I)      # wire layers (back)  : 0
[01/07 18:10:30    268s] (I)      min wire layer : 1
[01/07 18:10:30    268s] (I)      max wire layer : 5
[01/07 18:10:30    268s] (I)      # cut layers (front) : 5
[01/07 18:10:30    268s] (I)      # cut layers (back)  : 0
[01/07 18:10:30    268s] (I)      min cut layer : 1
[01/07 18:10:30    268s] (I)      max cut layer : 4
[01/07 18:10:30    268s] (I)      ================================ Layers ================================
[01/07 18:10:30    268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:30    268s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:10:30    268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:30    268s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:10:30    268s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:10:30    268s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:30    268s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:10:30    268s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:10:30    268s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:10:30    268s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:30    268s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:10:30    268s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:10:30    268s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:10:30    268s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:10:30    268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:30    268s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:10:30    268s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:10:30    268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:10:31    268s] Finished Early Global Route supply map. mem = 5184.8M
[01/07 18:10:31    268s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:31    268s] icdp demand smooth ratio : 0.773984
[01/07 18:10:31    268s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:31    268s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:31    268s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:31    268s] High layer ICDP is OFF.
[01/07 18:10:31    268s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:31    268s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:31    268s] icdp demand smooth ratio : 0.766854
[01/07 18:10:31    268s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:31    269s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:31    269s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:31    269s] High layer ICDP is OFF.
[01/07 18:10:31    269s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:31    269s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:31    269s] icdp demand smooth ratio : 0.764293
[01/07 18:10:31    269s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:31    269s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:31    269s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:31    269s] High layer ICDP is OFF.
[01/07 18:10:31    269s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:31    269s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:31    269s] icdp demand smooth ratio : 0.762325
[01/07 18:10:31    269s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:32    270s] Tweakage swap 54 pairs.
[01/07 18:10:32    270s] Tweakage swap 22 pairs.
[01/07 18:10:32    270s] Tweakage swap 26 pairs.
[01/07 18:10:32    270s] Tweakage swap 29 pairs.
[01/07 18:10:32    270s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:32    270s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:32    270s] High layer ICDP is OFF.
[01/07 18:10:32    270s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:32    270s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:32    270s] icdp demand smooth ratio : 0.761344
[01/07 18:10:32    270s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:32    271s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:32    271s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:32    271s] High layer ICDP is OFF.
[01/07 18:10:32    271s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:32    271s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:33    271s] icdp demand smooth ratio : 0.761057
[01/07 18:10:33    271s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:33    271s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:33    271s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:33    271s] High layer ICDP is OFF.
[01/07 18:10:33    271s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:33    271s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:33    271s] icdp demand smooth ratio : 0.760874
[01/07 18:10:33    271s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:33    271s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:33    271s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:33    271s] High layer ICDP is OFF.
[01/07 18:10:33    271s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:33    271s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:33    271s] icdp demand smooth ratio : 0.760711
[01/07 18:10:33    271s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:33    272s] Tweakage swap 3 pairs.
[01/07 18:10:33    272s] Tweakage swap 1 pairs.
[01/07 18:10:34    272s] Tweakage swap 1 pairs.
[01/07 18:10:34    272s] Tweakage swap 3 pairs.
[01/07 18:10:34    273s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:34    273s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:34    273s] High layer ICDP is OFF.
[01/07 18:10:34    273s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:34    273s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:34    273s] icdp demand smooth ratio : 0.760588
[01/07 18:10:34    273s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:34    273s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:34    273s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:34    273s] High layer ICDP is OFF.
[01/07 18:10:34    273s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:34    273s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:34    273s] icdp demand smooth ratio : 0.760525
[01/07 18:10:34    273s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:34    273s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:34    273s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:34    273s] High layer ICDP is OFF.
[01/07 18:10:34    273s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:34    273s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:34    273s] icdp demand smooth ratio : 0.760510
[01/07 18:10:34    273s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:34    274s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:10:34    274s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:10:34    274s] High layer ICDP is OFF.
[01/07 18:10:34    274s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:10:34    274s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:10:34    274s] icdp demand smooth ratio : 0.760507
[01/07 18:10:34    274s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:10:35    274s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:11.856, REAL:8.933, MEM:5184.8M, EPOCH TIME: 1736269835.138583
[01/07 18:10:35    274s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:11.866, REAL:8.943, MEM:5184.8M, EPOCH TIME: 1736269835.140120
[01/07 18:10:35    274s] Call icdpEval cleanup ...
[01/07 18:10:35    274s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:12.314, REAL:9.191, MEM:5056.8M, EPOCH TIME: 1736269835.144650
[01/07 18:10:35    274s] Move report: Congestion aware Tweak moves 5944 insts, mean move: 5.68 um, max move: 82.80 um 
[01/07 18:10:35    274s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1069.96, 1108.60) --> (987.16, 1108.60)
[01/07 18:10:35    274s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:12.3, real=0:00:10.0, mem=5056.8mb) @(0:04:22 - 0:04:34).
[01/07 18:10:35    274s] 
[01/07 18:10:35    274s]  === Spiral for Logical I: (movable: 11893) ===
[01/07 18:10:35    274s] 
[01/07 18:10:35    274s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:10:35    274s] 
[01/07 18:10:35    274s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:10:35    274s] 
[01/07 18:10:35    274s]  Info: 0 filler has been deleted!
[01/07 18:10:35    274s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:10:35    274s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/07 18:10:35    274s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:10:35    274s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5024.8MB) @(0:04:34 - 0:04:35).
[01/07 18:10:35    274s] Move report: Detail placement moves 5944 insts, mean move: 5.68 um, max move: 82.80 um 
[01/07 18:10:35    274s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1069.96, 1108.60) --> (987.16, 1108.60)
[01/07 18:10:35    274s] 	Runtime: CPU: 0:00:12.7 REAL: 0:00:10.0 MEM: 5024.8MB
[01/07 18:10:35    274s] Statistics of distance of Instance movement in refine placement:
[01/07 18:10:35    274s]   maximum (X+Y) =        82.80 um
[01/07 18:10:35    274s]   inst (grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (1069.96, 1108.6) -> (987.16, 1108.6)
[01/07 18:10:35    274s]   mean    (X+Y) =         5.68 um
[01/07 18:10:35    274s] Total instances flipped for legalization: 11
[01/07 18:10:35    274s] Summary Report:
[01/07 18:10:35    274s] Instances move: 5944 (out of 11893 movable)
[01/07 18:10:35    274s] Instances flipped: 11
[01/07 18:10:35    274s] Mean displacement: 5.68 um
[01/07 18:10:35    274s] Max displacement: 82.80 um (Instance: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (1069.96, 1108.6) -> (987.16, 1108.6)
[01/07 18:10:35    274s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[01/07 18:10:35    274s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:10:35    274s] Total instances moved : 5944
[01/07 18:10:35    274s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:12.687, REAL:9.367, MEM:5024.8M, EPOCH TIME: 1736269835.317751
[01/07 18:10:35    274s] Total net bbox length = 3.175e+05 (1.604e+05 1.571e+05) (ext = 5.766e+04)
[01/07 18:10:35    274s] Runtime: CPU: 0:00:12.7 REAL: 0:00:10.0 MEM: 5024.8MB
[01/07 18:10:35    274s] [CPU] RefinePlace/total (cpu=0:00:12.7, real=0:00:10.0, mem=5024.8MB) @(0:04:22 - 0:04:35).
[01/07 18:10:35    274s] *** Finished refinePlace (0:04:35 mem=5024.8M) ***
[01/07 18:10:35    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.10
[01/07 18:10:35    274s] OPERPROF:   Finished Refine-Place at level 2, CPU:12.702, REAL:9.383, MEM:5024.8M, EPOCH TIME: 1736269835.321627
[01/07 18:10:35    274s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5024.8M, EPOCH TIME: 1736269835.321691
[01/07 18:10:35    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11893).
[01/07 18:10:35    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:35    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:35    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:35    274s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.042, REAL:0.020, MEM:5038.8M, EPOCH TIME: 1736269835.341382
[01/07 18:10:35    274s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:12.757, REAL:9.413, MEM:5038.8M, EPOCH TIME: 1736269835.341460
[01/07 18:10:35    274s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:12.8/0:00:09.4 (1.4), totSession cpu/real = 0:04:34.8/0:03:45.4 (1.2), mem = 5038.8M
[01/07 18:10:35    274s] 
[01/07 18:10:35    274s] =============================================================================================
[01/07 18:10:35    274s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.31-s109_1
[01/07 18:10:35    274s] =============================================================================================
[01/07 18:10:35    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:35    274s] ---------------------------------------------------------------------------------------------
[01/07 18:10:35    274s] [ RefinePlace            ]      1   0:00:09.4  (  99.6 % )     0:00:09.4 /  0:00:12.7    1.4
[01/07 18:10:35    274s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:10:35    274s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:35    274s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.8
[01/07 18:10:35    274s] ---------------------------------------------------------------------------------------------
[01/07 18:10:35    274s]  LocalWireReclaim #1 TOTAL          0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:12.8    1.4
[01/07 18:10:35    274s] ---------------------------------------------------------------------------------------------
[01/07 18:10:35    274s] 
[01/07 18:10:35    274s] Begin: Collecting metrics
[01/07 18:10:35    274s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        4989 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 | 0:00:01  |        4999 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.94 | 0:00:01  |        4998 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:10  |        5039 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:35    274s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3304.8M, current mem=3304.8M)

[01/07 18:10:35    274s] End: Collecting metrics
[01/07 18:10:35    275s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:10:35    275s] #################################################################################
[01/07 18:10:35    275s] # Design Stage: PreRoute
[01/07 18:10:35    275s] # Design Name: fpga_top
[01/07 18:10:35    275s] # Design Mode: 130nm
[01/07 18:10:35    275s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:10:35    275s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:10:35    275s] # Signoff Settings: SI Off 
[01/07 18:10:35    275s] #################################################################################
[01/07 18:10:35    276s] Calculate delays in BcWc mode...
[01/07 18:10:35    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 5027.3M, InitMEM = 5027.3M)
[01/07 18:10:35    276s] Start delay calculation (fullDC) (8 T). (MEM=3308.8)
[01/07 18:10:36    276s] End AAE Lib Interpolated Model. (MEM=5038.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:36    278s] Total number of fetched objects 13905
[01/07 18:10:36    278s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:36    278s] End delay calculation. (MEM=3334.02 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:10:36    278s] End delay calculation (fullDC). (MEM=3334.02 CPU=0:00:02.1 REAL=0:00:01.0)
[01/07 18:10:36    278s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 5487.5M) ***
[01/07 18:10:36    278s] eGR doReRoute: optGuide
[01/07 18:10:36    278s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5519.5M, EPOCH TIME: 1736269836.670876
[01/07 18:10:36    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:36    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:36    278s] Cell fpga_top LLGs are deleted
[01/07 18:10:36    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:36    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:36    278s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:5030.5M, EPOCH TIME: 1736269836.673027
[01/07 18:10:36    278s] {MMLU 0 1 13475}
[01/07 18:10:36    278s] [oiLAM] Zs 5, 6
[01/07 18:10:36    278s] ### Creating LA Mngr. totSessionCpu=0:04:39 mem=5030.5M
[01/07 18:10:36    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:39 mem=5030.5M
[01/07 18:10:36    278s] Running pre-eGR process
[01/07 18:10:36    278s] Set min layer with default ( 2 )
[01/07 18:10:36    278s] Set max layer with default ( 127 )
[01/07 18:10:36    278s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:36    278s] Min route layer (adjusted) = 2
[01/07 18:10:36    278s] Max route layer (adjusted) = 5
[01/07 18:10:36    278s] Set min layer with default ( 2 )
[01/07 18:10:36    278s] Set max layer with default ( 127 )
[01/07 18:10:36    278s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:36    278s] Min route layer (adjusted) = 2
[01/07 18:10:36    278s] Max route layer (adjusted) = 5
[01/07 18:10:36    278s] (I)      Started Import and model ( Curr Mem: 4.81 MB )
[01/07 18:10:36    278s] (I)      == Non-default Options ==
[01/07 18:10:36    278s] (I)      Maximum routing layer                              : 5
[01/07 18:10:36    278s] (I)      Top routing layer                                  : 5
[01/07 18:10:36    278s] (I)      Number of threads                                  : 8
[01/07 18:10:36    278s] (I)      Route tie net to shape                             : auto
[01/07 18:10:36    278s] (I)      Method to set GCell size                           : row
[01/07 18:10:36    278s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:10:36    278s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:10:36    278s] (I)      ============== Pin Summary ==============
[01/07 18:10:36    278s] (I)      +-------+--------+---------+------------+
[01/07 18:10:36    278s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:10:36    278s] (I)      +-------+--------+---------+------------+
[01/07 18:10:36    278s] (I)      |     1 |  37432 |   99.09 |        Pin |
[01/07 18:10:36    278s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:10:36    278s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:10:36    278s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:10:36    278s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:10:36    278s] (I)      +-------+--------+---------+------------+
[01/07 18:10:36    278s] (I)      Custom ignore net properties:
[01/07 18:10:36    278s] (I)      1 : NotLegal
[01/07 18:10:36    278s] (I)      Default ignore net properties:
[01/07 18:10:36    278s] (I)      1 : Special
[01/07 18:10:36    278s] (I)      2 : Analog
[01/07 18:10:36    278s] (I)      3 : Fixed
[01/07 18:10:36    278s] (I)      4 : Skipped
[01/07 18:10:36    278s] (I)      5 : MixedSignal
[01/07 18:10:36    278s] (I)      Prerouted net properties:
[01/07 18:10:36    278s] (I)      1 : NotLegal
[01/07 18:10:36    278s] (I)      2 : Special
[01/07 18:10:36    278s] (I)      3 : Analog
[01/07 18:10:36    278s] (I)      4 : Fixed
[01/07 18:10:36    278s] (I)      5 : Skipped
[01/07 18:10:36    278s] (I)      6 : MixedSignal
[01/07 18:10:36    278s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:10:36    278s] (I)      Use row-based GCell size
[01/07 18:10:36    278s] (I)      Use row-based GCell align
[01/07 18:10:36    278s] (I)      layer 0 area = 83000
[01/07 18:10:36    278s] (I)      layer 1 area = 67600
[01/07 18:10:36    278s] (I)      layer 2 area = 240000
[01/07 18:10:36    278s] (I)      layer 3 area = 240000
[01/07 18:10:36    278s] (I)      layer 4 area = 4000000
[01/07 18:10:36    278s] (I)      GCell unit size   : 4140
[01/07 18:10:36    278s] (I)      GCell multiplier  : 1
[01/07 18:10:36    278s] (I)      GCell row height  : 4140
[01/07 18:10:36    278s] (I)      Actual row height : 4140
[01/07 18:10:36    278s] (I)      GCell align ref   : 479320 479320
[01/07 18:10:36    278s] [NR-eGR] Track table information for default rule: 
[01/07 18:10:36    278s] [NR-eGR] met1 has single uniform track structure
[01/07 18:10:36    278s] [NR-eGR] met2 has single uniform track structure
[01/07 18:10:36    278s] [NR-eGR] met3 has single uniform track structure
[01/07 18:10:36    278s] [NR-eGR] met4 has single uniform track structure
[01/07 18:10:36    278s] [NR-eGR] met5 has single uniform track structure
[01/07 18:10:36    278s] (I)      ============== Default via ===============
[01/07 18:10:36    278s] (I)      +---+------------------+-----------------+
[01/07 18:10:36    278s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:10:36    278s] (I)      +---+------------------+-----------------+
[01/07 18:10:36    278s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:10:36    278s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:10:36    278s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:10:36    278s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:10:36    278s] (I)      +---+------------------+-----------------+
[01/07 18:10:36    278s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:10:36    278s] [NR-eGR] Read 6281 PG shapes
[01/07 18:10:36    278s] [NR-eGR] Read 0 clock shapes
[01/07 18:10:36    278s] [NR-eGR] Read 0 other shapes
[01/07 18:10:36    278s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:10:36    278s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:10:36    278s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:10:36    278s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:10:36    278s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:10:36    278s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:10:36    278s] [NR-eGR] #Other Blockages    : 0
[01/07 18:10:36    278s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:10:36    278s] [NR-eGR] #prerouted nets         : 2
[01/07 18:10:36    278s] [NR-eGR] #prerouted special nets : 0
[01/07 18:10:36    278s] [NR-eGR] #prerouted wires        : 2725
[01/07 18:10:36    278s] [NR-eGR] Read 11949 nets ( ignored 2 )
[01/07 18:10:36    278s] (I)        Front-side 11949 ( ignored 2 )
[01/07 18:10:36    278s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:10:36    278s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[01/07 18:10:36    278s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[01/07 18:10:36    278s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:10:36    278s] (I)      Reading macro buffers
[01/07 18:10:36    278s] (I)      Number of macro buffers: 0
[01/07 18:10:36    278s] (I)      early_global_route_priority property id does not exist.
[01/07 18:10:36    278s] (I)      Read Num Blocks=52067  Num Prerouted Wires=2725  Num CS=0
[01/07 18:10:36    278s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 2051
[01/07 18:10:36    278s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 534
[01/07 18:10:36    278s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 124
[01/07 18:10:36    278s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 16
[01/07 18:10:36    278s] (I)      Number of ignored nets                =      2
[01/07 18:10:36    278s] (I)      Number of connected nets              =      0
[01/07 18:10:36    278s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[01/07 18:10:36    278s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:10:36    278s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:10:36    278s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:10:36    278s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:10:36    278s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:10:36    278s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:10:36    278s] (I)      Ndr track 0 does not exist
[01/07 18:10:36    278s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:10:36    278s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:10:36    278s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:10:36    278s] (I)      Site width          :   460  (dbu)
[01/07 18:10:36    278s] (I)      Row height          :  4140  (dbu)
[01/07 18:10:36    278s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:10:36    278s] (I)      GCell width         :  4140  (dbu)
[01/07 18:10:36    278s] (I)      GCell height        :  4140  (dbu)
[01/07 18:10:36    278s] (I)      Grid                :   382   385     5
[01/07 18:10:36    278s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:10:36    278s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:10:36    278s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:10:36    278s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:10:36    278s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:10:36    278s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:10:36    278s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:10:36    278s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:10:36    278s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:10:36    278s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:10:36    278s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:10:36    278s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:10:36    278s] (I)      --------------------------------------------------------
[01/07 18:10:36    278s] 
[01/07 18:10:36    278s] [NR-eGR] ============ Routing rule table ============
[01/07 18:10:36    278s] [NR-eGR] Rule id: 0  Nets: 11915
[01/07 18:10:36    278s] [NR-eGR] ========================================
[01/07 18:10:36    278s] [NR-eGR] 
[01/07 18:10:36    278s] (I)      ======== NDR :  =========
[01/07 18:10:36    278s] (I)      +--------------+--------+
[01/07 18:10:36    278s] (I)      |           ID |      0 |
[01/07 18:10:36    278s] (I)      |         Name |        |
[01/07 18:10:36    278s] (I)      |      Default |    yes |
[01/07 18:10:36    278s] (I)      |  Clk Special |     no |
[01/07 18:10:36    278s] (I)      | Hard spacing |     no |
[01/07 18:10:36    278s] (I)      |    NDR track | (none) |
[01/07 18:10:36    278s] (I)      |      NDR via | (none) |
[01/07 18:10:36    278s] (I)      |  Extra space |      0 |
[01/07 18:10:36    278s] (I)      |      Shields |      0 |
[01/07 18:10:36    278s] (I)      |   Demand (H) |      1 |
[01/07 18:10:36    278s] (I)      |   Demand (V) |      1 |
[01/07 18:10:36    278s] (I)      |        #Nets |  11915 |
[01/07 18:10:36    278s] (I)      +--------------+--------+
[01/07 18:10:36    278s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:36    278s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:36    278s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:36    278s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:10:36    278s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:10:36    278s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:10:36    278s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:10:36    278s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:36    278s] (I)      ======== NDR :  =========
[01/07 18:10:36    278s] (I)      +--------------+--------+
[01/07 18:10:36    278s] (I)      |           ID |      1 |
[01/07 18:10:36    278s] (I)      |         Name |        |
[01/07 18:10:36    278s] (I)      |      Default |     no |
[01/07 18:10:36    278s] (I)      |  Clk Special |     no |
[01/07 18:10:36    278s] (I)      | Hard spacing |     no |
[01/07 18:10:36    278s] (I)      |    NDR track | (none) |
[01/07 18:10:36    278s] (I)      |      NDR via | (none) |
[01/07 18:10:36    278s] (I)      |  Extra space |      1 |
[01/07 18:10:36    278s] (I)      |      Shields |      0 |
[01/07 18:10:36    278s] (I)      |   Demand (H) |      2 |
[01/07 18:10:36    278s] (I)      |   Demand (V) |      2 |
[01/07 18:10:36    278s] (I)      |        #Nets |      0 |
[01/07 18:10:36    278s] (I)      +--------------+--------+
[01/07 18:10:36    278s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:36    278s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:10:36    278s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:36    278s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:10:36    278s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:36    278s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:10:36    278s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:10:36    278s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:10:36    278s] (I)      =============== Blocked Tracks ===============
[01/07 18:10:36    278s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:36    278s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:10:36    278s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:36    278s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:10:36    278s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:10:36    278s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:10:36    278s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:10:36    278s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:10:36    278s] (I)      +-------+---------+----------+---------------+
[01/07 18:10:36    278s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.82 MB )
[01/07 18:10:36    278s] (I)      Delete wires for 11915 nets (async)
[01/07 18:10:36    278s] (I)      Reset routing kernel
[01/07 18:10:36    278s] (I)      Started Global Routing ( Curr Mem: 4.82 MB )
[01/07 18:10:36    278s] (I)      totalPins=34743  totalGlobalPin=33334 (95.94%)
[01/07 18:10:36    278s] (I)      ================= Net Group Info =================
[01/07 18:10:36    278s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:36    278s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:10:36    278s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:36    278s] (I)      |  1 |          11915 |      met2(2) |   met5(5) |
[01/07 18:10:36    278s] (I)      +----+----------------+--------------+-----------+
[01/07 18:10:36    278s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:10:36    278s] (I)      total 2D Demand : 5515 = (1608 H, 3907 V)
[01/07 18:10:36    278s] (I)      #blocked GCells = 64770
[01/07 18:10:36    278s] (I)      #regions = 4
[01/07 18:10:36    278s] (I)      Adjusted 0 GCells for pin access
[01/07 18:10:36    278s] [NR-eGR] Layer group 1: route 11915 net(s) in layer range [2, 5]
[01/07 18:10:36    278s] (I)      
[01/07 18:10:36    278s] (I)      ============  Phase 1a Route ============
[01/07 18:10:36    278s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 107
[01/07 18:10:36    278s] (I)      Usage: 98915 = (48608 H, 50307 V) = (8.35% H, 4.48% V) = (2.012e+05um H, 2.083e+05um V)
[01/07 18:10:36    278s] (I)      
[01/07 18:10:36    278s] (I)      ============  Phase 1b Route ============
[01/07 18:10:36    278s] (I)      Usage: 98996 = (48625 H, 50371 V) = (8.35% H, 4.49% V) = (2.013e+05um H, 2.085e+05um V)
[01/07 18:10:36    278s] (I)      Overflow of layer group 1: 1.30% H + 0.03% V. EstWL: 4.098434e+05um
[01/07 18:10:36    278s] (I)      Congestion metric : 4.02%H 0.09%V, 4.12%HV
[01/07 18:10:36    278s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:10:36    278s] (I)      
[01/07 18:10:36    278s] (I)      ============  Phase 1c Route ============
[01/07 18:10:36    278s] (I)      Level2 Grid: 77 x 77
[01/07 18:10:36    278s] (I)      Usage: 99381 = (48794 H, 50587 V) = (8.38% H, 4.51% V) = (2.020e+05um H, 2.094e+05um V)
[01/07 18:10:36    278s] (I)      
[01/07 18:10:36    278s] (I)      ============  Phase 1d Route ============
[01/07 18:10:36    279s] (I)      Usage: 99746 = (48811 H, 50935 V) = (8.39% H, 4.54% V) = (2.021e+05um H, 2.109e+05um V)
[01/07 18:10:36    279s] (I)      
[01/07 18:10:36    279s] (I)      ============  Phase 1e Route ============
[01/07 18:10:36    279s] (I)      Usage: 99746 = (48811 H, 50935 V) = (8.39% H, 4.54% V) = (2.021e+05um H, 2.109e+05um V)
[01/07 18:10:36    279s] [NR-eGR] Early Global Route overflow of layer group 1: 1.02% H + 0.00% V. EstWL: 4.129484e+05um
[01/07 18:10:36    279s] (I)      
[01/07 18:10:36    279s] (I)      ============  Phase 1l Route ============
[01/07 18:10:37    279s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:10:37    279s] (I)      Layer  2:     691695     53482         0      600246      719946    (45.47%) 
[01/07 18:10:37    279s] (I)      Layer  3:     511966     97824      7288      465485      530049    (46.76%) 
[01/07 18:10:37    279s] (I)      Layer  4:     433320     23729       270      505753      481708    (51.22%) 
[01/07 18:10:37    279s] (I)      Layer  5:      71304      5184        55       92980       72942    (56.04%) 
[01/07 18:10:37    279s] (I)      Total:       1708285    180219      7613     1664464     1804643    (47.98%) 
[01/07 18:10:37    279s] (I)      
[01/07 18:10:37    279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:10:37    279s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:10:37    279s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:10:37    279s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[01/07 18:10:37    279s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:10:37    279s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:37    279s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:10:37    279s] [NR-eGR]    met3 ( 3)      3100( 3.97%)       240( 0.31%)         5( 0.01%)   ( 4.28%) 
[01/07 18:10:37    279s] [NR-eGR]    met4 ( 4)       161( 0.22%)         2( 0.00%)         0( 0.00%)   ( 0.23%) 
[01/07 18:10:37    279s] [NR-eGR]    met5 ( 5)        54( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[01/07 18:10:37    279s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:10:37    279s] [NR-eGR]        Total      3315( 1.13%)       242( 0.08%)         5( 0.00%)   ( 1.21%) 
[01/07 18:10:37    279s] [NR-eGR] 
[01/07 18:10:37    279s] (I)      Finished Global Routing ( CPU: 0.62 sec, Real: 0.26 sec, Curr Mem: 4.83 MB )
[01/07 18:10:37    279s] (I)      Updating congestion map
[01/07 18:10:37    279s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:10:37    279s] [NR-eGR] Overflow after Early Global Route 2.87% H + 0.00% V
[01/07 18:10:37    279s] (I)      Running track assignment and export wires
[01/07 18:10:37    279s] (I)      ============= Track Assignment ============
[01/07 18:10:37    279s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.82 MB )
[01/07 18:10:37    279s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:10:37    279s] (I)      Run Multi-thread track assignment
[01/07 18:10:37    279s] (I)      Finished Track Assignment (8T) ( CPU: 0.26 sec, Real: 0.06 sec, Curr Mem: 4.87 MB )
[01/07 18:10:37    279s] (I)      Started Export ( Curr Mem: 4.87 MB )
[01/07 18:10:37    279s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:10:37    279s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/07 18:10:37    279s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:37    279s] [NR-eGR]               Length (um)   Vias 
[01/07 18:10:37    279s] [NR-eGR] ---------------------------------
[01/07 18:10:37    279s] [NR-eGR]  met1  (1H)             4  35914 
[01/07 18:10:37    279s] [NR-eGR]  met2  (2V)        185204  42286 
[01/07 18:10:37    279s] [NR-eGR]  met3  (3H)        192345   7176 
[01/07 18:10:37    279s] [NR-eGR]  met4  (4V)         39398   5246 
[01/07 18:10:37    279s] [NR-eGR]  met5  (5H)         18667      0 
[01/07 18:10:37    279s] [NR-eGR] ---------------------------------
[01/07 18:10:37    279s] [NR-eGR]        Total       435619  90622 
[01/07 18:10:37    279s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:37    279s] [NR-eGR] Total half perimeter of net bounding box: 317513um
[01/07 18:10:37    279s] [NR-eGR] Total length: 435619um, number of vias: 90622
[01/07 18:10:37    279s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:10:37    279s] (I)      == Layer wire length by net rule ==
[01/07 18:10:37    279s] (I)                     Default 
[01/07 18:10:37    279s] (I)      -----------------------
[01/07 18:10:37    279s] (I)       met1  (1H)        4um 
[01/07 18:10:37    279s] (I)       met2  (2V)   185204um 
[01/07 18:10:37    279s] (I)       met3  (3H)   192345um 
[01/07 18:10:37    279s] (I)       met4  (4V)    39398um 
[01/07 18:10:37    279s] (I)       met5  (5H)    18667um 
[01/07 18:10:37    279s] (I)      -----------------------
[01/07 18:10:37    279s] (I)             Total  435619um 
[01/07 18:10:37    279s] (I)      == Layer via count by net rule ==
[01/07 18:10:37    279s] (I)                    Default 
[01/07 18:10:37    279s] (I)      ----------------------
[01/07 18:10:37    279s] (I)       met1  (1H)     35914 
[01/07 18:10:37    279s] (I)       met2  (2V)     42286 
[01/07 18:10:37    279s] (I)       met3  (3H)      7176 
[01/07 18:10:37    279s] (I)       met4  (4V)      5246 
[01/07 18:10:37    279s] (I)       met5  (5H)         0 
[01/07 18:10:37    279s] (I)      ----------------------
[01/07 18:10:37    279s] (I)             Total    90622 
[01/07 18:10:37    279s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 4.75 MB )
[01/07 18:10:37    279s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:37    279s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 0.57 sec, Curr Mem: 4.75 MB )
[01/07 18:10:37    279s] [NR-eGR] Finished Early Global Route ( CPU: 1.21 sec, Real: 0.57 sec, Curr Mem: 4.70 MB )
[01/07 18:10:37    279s] (I)      ========================================= Runtime Summary ==========================================
[01/07 18:10:37    279s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[01/07 18:10:37    279s] (I)      ----------------------------------------------------------------------------------------------------
[01/07 18:10:37    279s] (I)       Early Global Route                             100.00%  119.30 sec  119.88 sec  0.57 sec  1.21 sec 
[01/07 18:10:37    279s] (I)       +-Early Global Route kernel                     98.62%  119.31 sec  119.87 sec  0.57 sec  1.20 sec 
[01/07 18:10:37    279s] (I)       | +-Import and model                            17.17%  119.31 sec  119.40 sec  0.10 sec  0.10 sec 
[01/07 18:10:37    279s] (I)       | | +-Create place DB                            5.21%  119.31 sec  119.34 sec  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)       | | | +-Import place data                        5.18%  119.31 sec  119.34 sec  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Read instances and placement           1.58%  119.31 sec  119.32 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Read nets                              3.48%  119.32 sec  119.34 sec  0.02 sec  0.02 sec 
[01/07 18:10:37    279s] (I)       | | +-Create route DB                            9.36%  119.34 sec  119.39 sec  0.05 sec  0.05 sec 
[01/07 18:10:37    279s] (I)       | | | +-Import route data (8T)                   9.29%  119.34 sec  119.39 sec  0.05 sec  0.05 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.27%  119.34 sec  119.35 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read routing blockages               0.00%  119.34 sec  119.34 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read instance blockages              0.90%  119.34 sec  119.35 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read PG blockages                    0.17%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read clock blockages                 0.01%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read other blockages                 0.00%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read halo blockages                  0.01%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Read boundary cut boxes              0.00%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Read blackboxes                        0.00%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Read prerouted                         0.21%  119.35 sec  119.35 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Read nets                              0.71%  119.35 sec  119.36 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Set up via pillars                     0.01%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Initialize 3D grid graph               0.38%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Model blockage capacity                5.23%  119.36 sec  119.39 sec  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Initialize 3D capacity               4.82%  119.36 sec  119.39 sec  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)       | | +-Read aux data                              0.00%  119.39 sec  119.39 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | +-Others data preparation                    0.00%  119.39 sec  119.39 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | +-Create route kernel                        2.15%  119.39 sec  119.40 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | +-Global Routing                              45.22%  119.41 sec  119.66 sec  0.26 sec  0.62 sec 
[01/07 18:10:37    279s] (I)       | | +-Initialization                             1.10%  119.41 sec  119.41 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | | +-Net group 1                               42.42%  119.41 sec  119.66 sec  0.24 sec  0.61 sec 
[01/07 18:10:37    279s] (I)       | | | +-Generate topology (8T)                   1.56%  119.41 sec  119.42 sec  0.01 sec  0.04 sec 
[01/07 18:10:37    279s] (I)       | | | +-Phase 1a                                 4.80%  119.43 sec  119.46 sec  0.03 sec  0.06 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Pattern routing (8T)                   3.19%  119.43 sec  119.45 sec  0.02 sec  0.05 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.71%  119.45 sec  119.46 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Add via demand to 2D                   0.73%  119.46 sec  119.46 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | +-Phase 1b                                 4.19%  119.46 sec  119.49 sec  0.02 sec  0.05 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Monotonic routing (8T)                 3.13%  119.46 sec  119.48 sec  0.02 sec  0.04 sec 
[01/07 18:10:37    279s] (I)       | | | +-Phase 1c                                 1.24%  119.49 sec  119.49 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Two level Routing                      1.21%  119.49 sec  119.49 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Two Level Routing (Regular)          0.80%  119.49 sec  119.49 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Two Level Routing (Strong)           0.22%  119.49 sec  119.49 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | +-Phase 1d                                18.62%  119.49 sec  119.60 sec  0.11 sec  0.26 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Detoured routing (8T)                 18.59%  119.49 sec  119.60 sec  0.11 sec  0.26 sec 
[01/07 18:10:37    279s] (I)       | | | +-Phase 1e                                 0.39%  119.60 sec  119.60 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Route legalization                     0.28%  119.60 sec  119.60 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | | | +-Legalize Blockage Violations         0.26%  119.60 sec  119.60 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | | +-Phase 1l                                 9.19%  119.60 sec  119.66 sec  0.05 sec  0.19 sec 
[01/07 18:10:37    279s] (I)       | | | | +-Layer assignment (8T)                  8.27%  119.61 sec  119.66 sec  0.05 sec  0.18 sec 
[01/07 18:10:37    279s] (I)       | +-Export cong map                              3.75%  119.66 sec  119.69 sec  0.02 sec  0.02 sec 
[01/07 18:10:37    279s] (I)       | | +-Export 2D cong map                         1.10%  119.68 sec  119.69 sec  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)       | +-Extract Global 3D Wires                      0.53%  119.69 sec  119.69 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | +-Track Assignment (8T)                       10.24%  119.69 sec  119.75 sec  0.06 sec  0.26 sec 
[01/07 18:10:37    279s] (I)       | | +-Initialization                             0.16%  119.69 sec  119.69 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | | +-Track Assignment Kernel                    9.80%  119.69 sec  119.75 sec  0.06 sec  0.26 sec 
[01/07 18:10:37    279s] (I)       | | +-Free Memory                                0.00%  119.75 sec  119.75 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)       | +-Export                                      21.05%  119.75 sec  119.87 sec  0.12 sec  0.19 sec 
[01/07 18:10:37    279s] (I)       | | +-Export DB wires                            4.52%  119.75 sec  119.78 sec  0.03 sec  0.08 sec 
[01/07 18:10:37    279s] (I)       | | | +-Export all nets (8T)                     3.66%  119.75 sec  119.77 sec  0.02 sec  0.07 sec 
[01/07 18:10:37    279s] (I)       | | | +-Set wire vias (8T)                       0.52%  119.77 sec  119.78 sec  0.00 sec  0.02 sec 
[01/07 18:10:37    279s] (I)       | | +-Report wirelength                          2.87%  119.78 sec  119.79 sec  0.02 sec  0.02 sec 
[01/07 18:10:37    279s] (I)       | | +-Update net boxes                           1.50%  119.79 sec  119.80 sec  0.01 sec  0.02 sec 
[01/07 18:10:37    279s] (I)       | | +-Update timing                             10.42%  119.80 sec  119.86 sec  0.06 sec  0.06 sec 
[01/07 18:10:37    279s] (I)       | +-Postprocess design                           0.10%  119.87 sec  119.87 sec  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)      ======================= Summary by functions ========================
[01/07 18:10:37    279s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:10:37    279s] (I)      ---------------------------------------------------------------------
[01/07 18:10:37    279s] (I)        0  Early Global Route                  100.00%  0.57 sec  1.21 sec 
[01/07 18:10:37    279s] (I)        1  Early Global Route kernel            98.62%  0.57 sec  1.20 sec 
[01/07 18:10:37    279s] (I)        2  Global Routing                       45.22%  0.26 sec  0.62 sec 
[01/07 18:10:37    279s] (I)        2  Export                               21.05%  0.12 sec  0.19 sec 
[01/07 18:10:37    279s] (I)        2  Import and model                     17.17%  0.10 sec  0.10 sec 
[01/07 18:10:37    279s] (I)        2  Track Assignment (8T)                10.24%  0.06 sec  0.26 sec 
[01/07 18:10:37    279s] (I)        2  Export cong map                       3.75%  0.02 sec  0.02 sec 
[01/07 18:10:37    279s] (I)        2  Extract Global 3D Wires               0.53%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        2  Postprocess design                    0.10%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        3  Net group 1                          42.42%  0.24 sec  0.61 sec 
[01/07 18:10:37    279s] (I)        3  Update timing                        10.42%  0.06 sec  0.06 sec 
[01/07 18:10:37    279s] (I)        3  Track Assignment Kernel               9.80%  0.06 sec  0.26 sec 
[01/07 18:10:37    279s] (I)        3  Create route DB                       9.36%  0.05 sec  0.05 sec 
[01/07 18:10:37    279s] (I)        3  Create place DB                       5.21%  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)        3  Export DB wires                       4.52%  0.03 sec  0.08 sec 
[01/07 18:10:37    279s] (I)        3  Report wirelength                     2.87%  0.02 sec  0.02 sec 
[01/07 18:10:37    279s] (I)        3  Create route kernel                   2.15%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        3  Update net boxes                      1.50%  0.01 sec  0.02 sec 
[01/07 18:10:37    279s] (I)        3  Initialization                        1.26%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        3  Export 2D cong map                    1.10%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        4  Phase 1d                             18.62%  0.11 sec  0.26 sec 
[01/07 18:10:37    279s] (I)        4  Import route data (8T)                9.29%  0.05 sec  0.05 sec 
[01/07 18:10:37    279s] (I)        4  Phase 1l                              9.19%  0.05 sec  0.19 sec 
[01/07 18:10:37    279s] (I)        4  Import place data                     5.18%  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)        4  Phase 1a                              4.80%  0.03 sec  0.06 sec 
[01/07 18:10:37    279s] (I)        4  Phase 1b                              4.19%  0.02 sec  0.05 sec 
[01/07 18:10:37    279s] (I)        4  Export all nets (8T)                  3.66%  0.02 sec  0.07 sec 
[01/07 18:10:37    279s] (I)        4  Generate topology (8T)                1.56%  0.01 sec  0.04 sec 
[01/07 18:10:37    279s] (I)        4  Phase 1c                              1.24%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        4  Set wire vias (8T)                    0.52%  0.00 sec  0.02 sec 
[01/07 18:10:37    279s] (I)        4  Phase 1e                              0.39%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Detoured routing (8T)                18.59%  0.11 sec  0.26 sec 
[01/07 18:10:37    279s] (I)        5  Layer assignment (8T)                 8.27%  0.05 sec  0.18 sec 
[01/07 18:10:37    279s] (I)        5  Model blockage capacity               5.23%  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)        5  Read nets                             4.19%  0.02 sec  0.02 sec 
[01/07 18:10:37    279s] (I)        5  Pattern routing (8T)                  3.19%  0.02 sec  0.05 sec 
[01/07 18:10:37    279s] (I)        5  Monotonic routing (8T)                3.13%  0.02 sec  0.04 sec 
[01/07 18:10:37    279s] (I)        5  Read instances and placement          1.58%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        5  Read blockages ( Layer 2-5 )          1.27%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        5  Two level Routing                     1.21%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        5  Add via demand to 2D                  0.73%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Pattern Routing Avoiding Blockages    0.71%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Initialize 3D grid graph              0.38%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Route legalization                    0.28%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Read prerouted                        0.21%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Initialize 3D capacity                4.82%  0.03 sec  0.03 sec 
[01/07 18:10:37    279s] (I)        6  Read instance blockages               0.90%  0.01 sec  0.01 sec 
[01/07 18:10:37    279s] (I)        6  Two Level Routing (Regular)           0.80%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Legalize Blockage Violations          0.26%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Two Level Routing (Strong)            0.22%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Read PG blockages                     0.17%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[01/07 18:10:37    279s] Running post-eGR process
[01/07 18:10:37    279s] Extraction called for design 'fpga_top' of instances=11945 and nets=14790 using extraction engine 'preRoute' .
[01/07 18:10:37    279s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:10:37    279s] RC Extraction called in multi-corner(1) mode.
[01/07 18:10:37    279s] RCMode: PreRoute
[01/07 18:10:37    279s]       RC Corner Indexes            0   
[01/07 18:10:37    279s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:10:37    279s] Resistance Scaling Factor    : 1.00000 
[01/07 18:10:37    279s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:10:37    279s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:10:37    279s] Shrink Factor                : 1.00000
[01/07 18:10:37    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:10:37    279s] Using Quantus QRC technology file ...
[01/07 18:10:37    279s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:37    279s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:10:37    279s] eee: pegSigSF=1.070000
[01/07 18:10:37    279s] Initializing multi-corner resistance tables ...
[01/07 18:10:37    279s] eee: Grid unit RC data computation started
[01/07 18:10:37    279s] eee: Grid unit RC data computation completed
[01/07 18:10:37    279s] eee: l=1 avDens=0.102149 usedTrk=2461.124156 availTrk=24093.535421 sigTrk=2461.124156
[01/07 18:10:37    279s] eee: l=2 avDens=0.099529 usedTrk=4473.528995 availTrk=44947.036790 sigTrk=4473.528995
[01/07 18:10:37    279s] eee: l=3 avDens=0.158115 usedTrk=4660.844204 availTrk=29477.470674 sigTrk=4660.844204
[01/07 18:10:37    279s] eee: l=4 avDens=0.060718 usedTrk=1741.536450 availTrk=28682.311998 sigTrk=1741.536450
[01/07 18:10:37    279s] eee: l=5 avDens=0.160458 usedTrk=945.484566 availTrk=5892.414106 sigTrk=945.484566
[01/07 18:10:37    279s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:37    279s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:10:37    279s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316636 uaWl=1.000000 uaWlH=0.134200 aWlH=0.000000 lMod=0 pMax=0.840300 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:10:37    279s] eee: NetCapCache creation started. (Current Mem: 4981.512M) 
[01/07 18:10:37    279s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4981.512M) 
[01/07 18:10:37    279s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:10:37    279s] eee: Metal Layers Info:
[01/07 18:10:37    279s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:37    279s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:10:37    279s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:37    279s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:10:37    279s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:10:37    279s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:10:37    279s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:10:37    279s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:10:37    279s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:37    279s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:10:37    280s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4981.512M)
[01/07 18:10:37    280s] Compute RC Scale Done ...
[01/07 18:10:37    280s] OPERPROF: Starting HotSpotCal at level 1, MEM:5010.6M, EPOCH TIME: 1736269837.675217
[01/07 18:10:37    280s] [hotspot] +------------+---------------+---------------+
[01/07 18:10:37    280s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:10:37    280s] [hotspot] +------------+---------------+---------------+
[01/07 18:10:37    280s] [hotspot] | normalized |          3.28 |         32.66 |
[01/07 18:10:37    280s] [hotspot] +------------+---------------+---------------+
[01/07 18:10:37    280s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.28, normalized total congestion hotspot area = 32.66 (area is in unit of 4 std-cell row bins)
[01/07 18:10:37    280s] [hotspot] max/total 3.28/32.66, big hotspot (>10) total 0.00
[01/07 18:10:37    280s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot] |  1  |   566.26   864.34   632.50   930.58 |        3.28   | grid_clb_1__1_/logical_til... |
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot] |  2  |   798.10   731.86   864.34   798.10 |        2.36   | grid_clb_1__1_/logical_til... |
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot] |  3  |   632.50   831.22   698.74   897.46 |        2.36   | grid_clb_1__1_/logical_til... |
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot] |  4  |   897.46   632.50   963.70   698.74 |        1.31   | grid_clb_1__1_/logical_til... |
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot] |  5  |   599.38   731.86   665.62   798.10 |        1.31   | grid_clb_1__1_/logical_til... |
[01/07 18:10:37    280s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:10:37    280s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:37    280s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:37    280s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:37    280s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:37    280s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:10:37    280s] Top 5 hotspots total area: 10.62
[01/07 18:10:37    280s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.009, MEM:5010.6M, EPOCH TIME: 1736269837.684178
[01/07 18:10:37    280s] Begin: Collecting metrics
[01/07 18:10:37    280s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        4989 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4999 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4998 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:10  |        5039 |      |     |
| global_route            |           |          |           |          |             |       3.28 |        32.66 | 0:00:01  |        4982 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:37    280s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3304.8M, current mem=3196.2M)

[01/07 18:10:37    280s] End: Collecting metrics
[01/07 18:10:37    280s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[01/07 18:10:37    280s] Begin: GigaOpt Route Type Constraints Refinement
[01/07 18:10:37    280s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:40.5/0:03:48.0 (1.2), mem = 4981.6M
[01/07 18:10:37    280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.16
[01/07 18:10:37    280s] ### Creating RouteCongInterface, started
[01/07 18:10:37    280s] 
[01/07 18:10:37    280s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:10:37    280s] 
[01/07 18:10:37    280s] #optDebug: {0, 1.000}
[01/07 18:10:37    280s] ### Creating RouteCongInterface, finished
[01/07 18:10:37    280s] Updated routing constraints on 0 nets.
[01/07 18:10:37    280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.16
[01/07 18:10:37    280s] Bottom Preferred Layer:
[01/07 18:10:37    280s] +-------------+------------+----------+
[01/07 18:10:37    280s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:37    280s] +-------------+------------+----------+
[01/07 18:10:37    280s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:37    280s] +-------------+------------+----------+
[01/07 18:10:37    280s] Via Pillar Rule:
[01/07 18:10:37    280s]     None
[01/07 18:10:37    280s] Finished writing unified metrics of routing constraints.
[01/07 18:10:37    280s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.5), totSession cpu/real = 0:04:40.6/0:03:48.0 (1.2), mem = 4981.6M
[01/07 18:10:37    280s] 
[01/07 18:10:37    280s] =============================================================================================
[01/07 18:10:37    280s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.31-s109_1
[01/07 18:10:37    280s] =============================================================================================
[01/07 18:10:37    280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:37    280s] ---------------------------------------------------------------------------------------------
[01/07 18:10:37    280s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  84.2 % )     0:00:00.0 /  0:00:00.1    1.3
[01/07 18:10:37    280s] [ MISC                   ]          0:00:00.0  (  15.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:37    280s] ---------------------------------------------------------------------------------------------
[01/07 18:10:37    280s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.7
[01/07 18:10:37    280s] ---------------------------------------------------------------------------------------------
[01/07 18:10:37    280s] 
[01/07 18:10:37    280s] End: GigaOpt Route Type Constraints Refinement
[01/07 18:10:37    280s] Begin: Collecting metrics
[01/07 18:10:38    280s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        4989 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4999 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4998 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:10  |        5039 |      |     |
| global_route            |           |          |           |          |             |       3.28 |        32.66 | 0:00:01  |        4982 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4982 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:38    280s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3197.7M, current mem=3197.7M)

[01/07 18:10:38    280s] End: Collecting metrics
[01/07 18:10:38    280s] skip EGR on cluster skew clock nets.
[01/07 18:10:38    280s] Starting delay calculation for Setup views
[01/07 18:10:38    280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:10:38    280s] #################################################################################
[01/07 18:10:38    280s] # Design Stage: PreRoute
[01/07 18:10:38    280s] # Design Name: fpga_top
[01/07 18:10:38    280s] # Design Mode: 130nm
[01/07 18:10:38    280s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:10:38    280s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:10:38    280s] # Signoff Settings: SI Off 
[01/07 18:10:38    280s] #################################################################################
[01/07 18:10:38    281s] Calculate delays in BcWc mode...
[01/07 18:10:38    281s] Topological Sorting (REAL = 0:00:00.0, MEM = 5024.8M, InitMEM = 5024.8M)
[01/07 18:10:38    281s] Start delay calculation (fullDC) (8 T). (MEM=3302.29)
[01/07 18:10:38    281s] End AAE Lib Interpolated Model. (MEM=5036.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:38    283s] Total number of fetched objects 13905
[01/07 18:10:38    284s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:38    284s] End delay calculation. (MEM=3331.55 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:10:38    284s] End delay calculation (fullDC). (MEM=3331.55 CPU=0:00:02.1 REAL=0:00:00.0)
[01/07 18:10:38    284s] *** CDM Built up (cpu=0:00:03.2  real=0:00:00.0  mem= 5474.9M) ***
[01/07 18:10:39    284s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:04:44 mem=5474.9M)
[01/07 18:10:39    284s] Begin: GigaOpt postEco DRV Optimization
[01/07 18:10:39    284s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[01/07 18:10:39    284s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:44.4/0:03:49.2 (1.2), mem = 5474.9M
[01/07 18:10:39    284s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:10:39    284s] Info: 39 io nets excluded
[01/07 18:10:39    284s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:10:39    284s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:10:39    284s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.17
[01/07 18:10:39    284s] 
[01/07 18:10:39    284s] Active Setup views: VIEW_SETUP 
[01/07 18:10:39    284s] Cell fpga_top LLGs are deleted
[01/07 18:10:39    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5474.9M, EPOCH TIME: 1736269839.224735
[01/07 18:10:39    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5474.9M, EPOCH TIME: 1736269839.225023
[01/07 18:10:39    284s] Max number of tech site patterns supported in site array is 256.
[01/07 18:10:39    284s] Core basic site is CoreSite
[01/07 18:10:39    284s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:10:39    284s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:10:39    284s] Fast DP-INIT is on for default
[01/07 18:10:39    284s] Atter site array init, number of instance map data is 0.
[01/07 18:10:39    284s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.009, MEM:5506.9M, EPOCH TIME: 1736269839.233754
[01/07 18:10:39    284s] 
[01/07 18:10:39    284s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:39    284s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:39    284s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.011, MEM:5506.9M, EPOCH TIME: 1736269839.235632
[01/07 18:10:39    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] [oiPhyDebug] optDemand 1659078127600.00, spDemand 166214127600.00.
[01/07 18:10:39    284s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11945
[01/07 18:10:39    284s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:10:39    284s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:44 mem=5506.9M
[01/07 18:10:39    284s] OPERPROF: Starting DPlace-Init at level 1, MEM:5506.9M, EPOCH TIME: 1736269839.238868
[01/07 18:10:39    284s] Processing tracks to init pin-track alignment.
[01/07 18:10:39    284s] z: 2, totalTracks: 1
[01/07 18:10:39    284s] z: 4, totalTracks: 1
[01/07 18:10:39    284s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:39    284s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5506.9M, EPOCH TIME: 1736269839.242684
[01/07 18:10:39    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    284s] 
[01/07 18:10:39    284s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:39    284s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:39    284s] 
[01/07 18:10:39    284s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:39    284s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5506.9M, EPOCH TIME: 1736269839.246625
[01/07 18:10:39    284s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5506.9M, EPOCH TIME: 1736269839.246674
[01/07 18:10:39    284s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5506.9M, EPOCH TIME: 1736269839.246816
[01/07 18:10:39    284s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5506.9MB).
[01/07 18:10:39    284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5506.9M, EPOCH TIME: 1736269839.247855
[01/07 18:10:39    284s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:10:39    284s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11945
[01/07 18:10:39    284s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:45 mem=5506.9M
[01/07 18:10:39    284s] ### Creating RouteCongInterface, started
[01/07 18:10:39    284s] 
[01/07 18:10:39    284s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:10:39    284s] 
[01/07 18:10:39    284s] #optDebug: {0, 1.000}
[01/07 18:10:39    284s] ### Creating RouteCongInterface, finished
[01/07 18:10:39    284s] {MG  {4 0 40 0.684801} }
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:10:39    285s] AoF 2314.0790um
[01/07 18:10:39    285s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:10:39    285s] [GPS-DRV] drvFixingStage: Small Scale
[01/07 18:10:39    285s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:10:39    285s] [GPS-DRV] setupTNSCost  : 1
[01/07 18:10:39    285s] [GPS-DRV] maxIter       : 3
[01/07 18:10:39    285s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[01/07 18:10:39    285s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:10:39    285s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:10:39    285s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:10:39    285s] [GPS-DRV] maxLocalDensity: 0.98
[01/07 18:10:39    285s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:10:39    285s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:10:39    285s] [GPS-DRV] isCPECostingOn: false
[01/07 18:10:39    285s] [GPS-DRV] All active and enabled setup views
[01/07 18:10:39    285s] [GPS-DRV]     VIEW_SETUP
[01/07 18:10:39    285s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:10:39    285s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:10:39    285s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:10:39    285s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/07 18:10:39    285s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:10:39    285s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5634.9M, EPOCH TIME: 1736269839.457248
[01/07 18:10:39    285s] Found 0 hard placement blockage before merging.
[01/07 18:10:39    285s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5634.9M, EPOCH TIME: 1736269839.457374
[01/07 18:10:39    285s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[01/07 18:10:39    285s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:10:39    285s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:10:39    285s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 18:10:39    285s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:10:39    285s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 18:10:39    285s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:10:39    285s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:10:39    285s] Dumping Information for Job ...
[01/07 18:10:39    285s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:10:39    285s] Info: violation cost 0.486252 (cap = 0.486252, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:10:39    285s] |    37|    79|    -0.83|    52|    52|    -0.08|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.94%|          |         |
[01/07 18:10:39    285s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:10:39    285s] Dumping Information for Job ...
[01/07 18:10:39    285s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:10:39    285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:10:39    285s] |    37|    79|    -0.83|    47|    47|    -0.08|     0|     0|     0|     0|     2.68|     0.00|       2|       0|       3| 41.95%| 0:00:00.0|  5713.1M|
[01/07 18:10:39    285s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:10:39    285s] Dumping Information for Job ...
[01/07 18:10:39    285s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:10:39    285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:10:39    285s] |    37|    79|    -0.83|    47|    47|    -0.08|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.95%| 0:00:00.0|  5713.1M|
[01/07 18:10:39    285s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] ###############################################################################
[01/07 18:10:39    285s] #
[01/07 18:10:39    285s] #  Large fanout net report:  
[01/07 18:10:39    285s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:10:39    285s] #     - current density: 41.95
[01/07 18:10:39    285s] #
[01/07 18:10:39    285s] #  List of high fanout nets:
[01/07 18:10:39    285s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:10:39    285s] #                   - multi-driver net with 2 drivers
[01/07 18:10:39    285s] #                   - Ignored for optimization
[01/07 18:10:39    285s] #
[01/07 18:10:39    285s] ###############################################################################
[01/07 18:10:39    285s] Bottom Preferred Layer:
[01/07 18:10:39    285s] +-------------+------------+----------+
[01/07 18:10:39    285s] |    Layer    |    CLK     |   Rule   |
[01/07 18:10:39    285s] +-------------+------------+----------+
[01/07 18:10:39    285s] | met3 (z=3)  |          1 | default  |
[01/07 18:10:39    285s] +-------------+------------+----------+
[01/07 18:10:39    285s] Via Pillar Rule:
[01/07 18:10:39    285s]     None
[01/07 18:10:39    285s] Finished writing unified metrics of routing constraints.
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] =======================================================================
[01/07 18:10:39    285s]                 Reasons for remaining drv violations
[01/07 18:10:39    285s] =======================================================================
[01/07 18:10:39    285s] *info: Total 48 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] MultiBuffering failure reasons
[01/07 18:10:39    285s] ------------------------------------------------
[01/07 18:10:39    285s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:10:39    285s] *info:    47 net(s): Could not be fixed because of hier port constraint.
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=5713.1M) ***
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:10:39    285s] Total-nets :: 11951, Stn-nets :: 32, ratio :: 0.26776 %, Total-len 435621, Stn-len 0
[01/07 18:10:39    285s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11947
[01/07 18:10:39    285s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5585.1M, EPOCH TIME: 1736269839.649828
[01/07 18:10:39    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:10:39    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    285s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.018, MEM:5113.1M, EPOCH TIME: 1736269839.667974
[01/07 18:10:39    285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.17
[01/07 18:10:39    285s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.3/0:00:00.5 (2.4), totSession cpu/real = 0:04:45.7/0:03:49.8 (1.2), mem = 5113.1M
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] =============================================================================================
[01/07 18:10:39    285s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.31-s109_1
[01/07 18:10:39    285s] =============================================================================================
[01/07 18:10:39    285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:39    285s] ---------------------------------------------------------------------------------------------
[01/07 18:10:39    285s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 18:10:39    285s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:39    285s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    1.9
[01/07 18:10:39    285s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:10:39    285s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.1    1.7
[01/07 18:10:39    285s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:39    285s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.5    4.1
[01/07 18:10:39    285s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.2    3.7
[01/07 18:10:39    285s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:39    285s] [ OptEval                ]      2   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.2    7.0
[01/07 18:10:39    285s] [ OptCommit              ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:39    285s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.1
[01/07 18:10:39    285s] [ IncrDelayCalc          ]      3   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    2.2
[01/07 18:10:39    285s] [ DrvFindVioNets         ]      3   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.2    6.0
[01/07 18:10:39    285s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    3.2
[01/07 18:10:39    285s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:39    285s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:10:39    285s] [ MISC                   ]          0:00:00.3  (  54.0 % )     0:00:00.3 /  0:00:00.6    2.2
[01/07 18:10:39    285s] ---------------------------------------------------------------------------------------------
[01/07 18:10:39    285s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:01.3    2.4
[01/07 18:10:39    285s] ---------------------------------------------------------------------------------------------
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] Begin: Collecting metrics
[01/07 18:10:39    285s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:01  |        4952 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4952 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4959 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4959 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        4989 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4999 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4998 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:10  |        5039 |      |     |
| global_route            |           |          |           |          |             |       3.28 |        32.66 | 0:00:01  |        4982 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4982 |      |     |
| drv_eco_fixing          |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        5113 |   37 |  47 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:39    285s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3371.3M, current mem=3371.3M)

[01/07 18:10:39    285s] End: Collecting metrics
[01/07 18:10:39    285s] End: GigaOpt postEco DRV Optimization
[01/07 18:10:39    285s] **INFO: Flow update: Design timing is met.
[01/07 18:10:39    285s] Running refinePlace -preserveRouting true -hardFence false
[01/07 18:10:39    285s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5113.1M, EPOCH TIME: 1736269839.882191
[01/07 18:10:39    285s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5113.1M, EPOCH TIME: 1736269839.882248
[01/07 18:10:39    285s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5113.1M, EPOCH TIME: 1736269839.882301
[01/07 18:10:39    285s] Processing tracks to init pin-track alignment.
[01/07 18:10:39    285s] z: 2, totalTracks: 1
[01/07 18:10:39    285s] z: 4, totalTracks: 1
[01/07 18:10:39    285s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:39    285s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5113.1M, EPOCH TIME: 1736269839.887252
[01/07 18:10:39    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:39    285s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:10:39    285s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:5113.1M, EPOCH TIME: 1736269839.891928
[01/07 18:10:39    285s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5113.1M, EPOCH TIME: 1736269839.891980
[01/07 18:10:39    285s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5113.1M, EPOCH TIME: 1736269839.892172
[01/07 18:10:39    285s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5113.1MB).
[01/07 18:10:39    285s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5113.1M, EPOCH TIME: 1736269839.893214
[01/07 18:10:39    285s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:5113.1M, EPOCH TIME: 1736269839.893242
[01/07 18:10:39    285s] TDRefine: refinePlace mode is spiral
[01/07 18:10:39    285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.11
[01/07 18:10:39    285s] OPERPROF:   Starting Refine-Place at level 2, MEM:5113.1M, EPOCH TIME: 1736269839.893302
[01/07 18:10:39    285s] *** Starting refinePlace (0:04:46 mem=5113.1M) ***
[01/07 18:10:39    285s] Total net bbox length = 3.175e+05 (1.604e+05 1.571e+05) (ext = 5.766e+04)
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:39    285s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:39    285s] Set min layer with default ( 2 )
[01/07 18:10:39    285s] Set max layer with default ( 127 )
[01/07 18:10:39    285s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:39    285s] Min route layer (adjusted) = 2
[01/07 18:10:39    285s] Max route layer (adjusted) = 5
[01/07 18:10:39    285s] Set min layer with default ( 2 )
[01/07 18:10:39    285s] Set max layer with default ( 127 )
[01/07 18:10:39    285s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:39    285s] Min route layer (adjusted) = 2
[01/07 18:10:39    285s] Max route layer (adjusted) = 5
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] Starting Small incrNP...
[01/07 18:10:39    285s] User Input Parameters:
[01/07 18:10:39    285s] - Congestion Driven    : Off
[01/07 18:10:39    285s] - Timing Driven        : Off
[01/07 18:10:39    285s] - Area-Violation Based : Off
[01/07 18:10:39    285s] - Start Rollback Level : -5
[01/07 18:10:39    285s] - Legalized            : On
[01/07 18:10:39    285s] - Window Based         : Off
[01/07 18:10:39    285s] - eDen incr mode       : Off
[01/07 18:10:39    285s] - Small incr mode      : On
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] default core: bins with density > 0.750 =  0.39 % ( 1 / 256 )
[01/07 18:10:39    285s] Density distribution unevenness ratio = 12.246%
[01/07 18:10:39    285s] Density distribution unevenness ratio (U70) = 0.078%
[01/07 18:10:39    285s] Density distribution unevenness ratio (U80) = 0.000%
[01/07 18:10:39    285s] Density distribution unevenness ratio (U90) = 0.000%
[01/07 18:10:39    285s] cost 0.775556, thresh 1.000000
[01/07 18:10:39    285s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5113.1M)
[01/07 18:10:39    285s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:10:39    285s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5113.1M, EPOCH TIME: 1736269839.908661
[01/07 18:10:39    285s] Starting refinePlace ...
[01/07 18:10:39    285s] Set min layer with default ( 2 )
[01/07 18:10:39    285s] Set max layer with default ( 127 )
[01/07 18:10:39    285s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:39    285s] Min route layer (adjusted) = 2
[01/07 18:10:39    285s] Max route layer (adjusted) = 5
[01/07 18:10:39    285s] One DDP V2 for no tweak run.
[01/07 18:10:39    285s] Set min layer with default ( 2 )
[01/07 18:10:39    285s] Set max layer with default ( 127 )
[01/07 18:10:39    285s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:10:39    285s] Min route layer (adjusted) = 2
[01/07 18:10:39    285s] Max route layer (adjusted) = 5
[01/07 18:10:39    285s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:10:39    285s] DDP markSite nrRow 153 nrJob 153
[01/07 18:10:39    285s]   Spread Effort: high, pre-route mode, useDDP on.
[01/07 18:10:39    285s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5115.2MB) @(0:04:46 - 0:04:46).
[01/07 18:10:39    285s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:10:39    285s] wireLenOptFixPriorityInst 1478 inst fixed
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s]  === Spiral for Logical I: (movable: 11895) ===
[01/07 18:10:39    285s] 
[01/07 18:10:39    285s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:10:40    286s] 
[01/07 18:10:40    286s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:10:40    286s] 
[01/07 18:10:40    286s]  Info: 0 filler has been deleted!
[01/07 18:10:40    286s] Move report: legalization moves 2 insts, mean move: 1.15 um, max move: 1.38 um spiral
[01/07 18:10:40    286s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/FE_OFC392_mux_tree_size60_56_sram_3): (548.78, 909.88) --> (550.16, 909.88)
[01/07 18:10:40    286s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/07 18:10:40    286s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:10:40    286s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=5083.2MB) @(0:04:46 - 0:04:46).
[01/07 18:10:40    286s] Move report: Detail placement moves 2 insts, mean move: 1.15 um, max move: 1.38 um 
[01/07 18:10:40    286s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/FE_OFC392_mux_tree_size60_56_sram_3): (548.78, 909.88) --> (550.16, 909.88)
[01/07 18:10:40    286s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5083.2MB
[01/07 18:10:40    286s] Statistics of distance of Instance movement in refine placement:
[01/07 18:10:40    286s]   maximum (X+Y) =         1.38 um
[01/07 18:10:40    286s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/FE_OFC392_mux_tree_size60_56_sram_3) with max move: (548.78, 909.88) -> (550.16, 909.88)
[01/07 18:10:40    286s]   mean    (X+Y) =         1.15 um
[01/07 18:10:40    286s] Summary Report:
[01/07 18:10:40    286s] Instances move: 2 (out of 11895 movable)
[01/07 18:10:40    286s] Instances flipped: 0
[01/07 18:10:40    286s] Mean displacement: 1.15 um
[01/07 18:10:40    286s] Max displacement: 1.38 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/FE_OFC392_mux_tree_size60_56_sram_3) (548.78, 909.88) -> (550.16, 909.88)
[01/07 18:10:40    286s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[01/07 18:10:40    286s] 	Violation at original loc: Overlapping with other instance
[01/07 18:10:40    286s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:10:40    286s] Total instances moved : 2
[01/07 18:10:40    286s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.345, REAL:0.170, MEM:5083.2M, EPOCH TIME: 1736269840.078537
[01/07 18:10:40    286s] Total net bbox length = 3.175e+05 (1.604e+05 1.571e+05) (ext = 5.766e+04)
[01/07 18:10:40    286s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 5083.2MB
[01/07 18:10:40    286s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=5083.2MB) @(0:04:46 - 0:04:46).
[01/07 18:10:40    286s] *** Finished refinePlace (0:04:46 mem=5083.2M) ***
[01/07 18:10:40    286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.11
[01/07 18:10:40    286s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.366, REAL:0.189, MEM:5083.2M, EPOCH TIME: 1736269840.082510
[01/07 18:10:40    286s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5083.2M, EPOCH TIME: 1736269840.082551
[01/07 18:10:40    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:10:40    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:40    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:40    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:40    286s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.032, REAL:0.014, MEM:5113.2M, EPOCH TIME: 1736269840.096056
[01/07 18:10:40    286s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.411, REAL:0.214, MEM:5113.2M, EPOCH TIME: 1736269840.096116
[01/07 18:10:40    286s] **INFO: Flow update: Design timing is met.
[01/07 18:10:40    286s] **INFO: Flow update: Design timing is met.
[01/07 18:10:40    286s] **INFO: Flow update: Design timing is met.
[01/07 18:10:40    286s] #optDebug: fT-D <X 1 0 0 0>
[01/07 18:10:40    286s] Register exp ratio and priority group on 0 nets on 13477 nets : 
[01/07 18:10:40    286s] 
[01/07 18:10:40    286s] Active setup views:
[01/07 18:10:40    286s]  VIEW_SETUP
[01/07 18:10:40    286s]   Dominating endpoints: 0
[01/07 18:10:40    286s]   Dominating TNS: -0.000
[01/07 18:10:40    286s] 
[01/07 18:10:40    287s] Extraction called for design 'fpga_top' of instances=11947 and nets=14798 using extraction engine 'preRoute' .
[01/07 18:10:40    287s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:10:40    287s] RC Extraction called in multi-corner(1) mode.
[01/07 18:10:40    287s] RCMode: PreRoute
[01/07 18:10:40    287s]       RC Corner Indexes            0   
[01/07 18:10:40    287s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:10:40    287s] Resistance Scaling Factor    : 1.00000 
[01/07 18:10:40    287s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:10:40    287s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:10:40    287s] Shrink Factor                : 1.00000
[01/07 18:10:40    287s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:10:40    287s] Using Quantus QRC technology file ...
[01/07 18:10:40    287s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:40    287s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:10:40    287s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:10:40    287s] eee: pegSigSF=1.070000
[01/07 18:10:40    287s] Initializing multi-corner resistance tables ...
[01/07 18:10:40    287s] eee: Grid unit RC data computation started
[01/07 18:10:40    287s] eee: Grid unit RC data computation completed
[01/07 18:10:40    287s] eee: l=1 avDens=0.102149 usedTrk=2461.124156 availTrk=24093.535421 sigTrk=2461.124156
[01/07 18:10:40    287s] eee: l=2 avDens=0.099530 usedTrk=4473.573437 availTrk=44947.036790 sigTrk=4473.573437
[01/07 18:10:40    287s] eee: l=3 avDens=0.158115 usedTrk=4660.844204 availTrk=29477.470674 sigTrk=4660.844204
[01/07 18:10:40    287s] eee: l=4 avDens=0.060718 usedTrk=1741.536450 availTrk=28682.311998 sigTrk=1741.536450
[01/07 18:10:40    287s] eee: l=5 avDens=0.160458 usedTrk=945.484566 availTrk=5892.414106 sigTrk=945.484566
[01/07 18:10:40    287s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:40    287s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:10:40    287s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316636 uaWl=1.000000 uaWlH=0.134200 aWlH=0.000000 lMod=0 pMax=0.840300 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:10:40    287s] eee: NetCapCache creation started. (Current Mem: 5034.363M) 
[01/07 18:10:40    287s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5034.363M) 
[01/07 18:10:40    287s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:10:40    287s] eee: Metal Layers Info:
[01/07 18:10:40    287s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:40    287s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:10:40    287s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:40    287s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:10:40    287s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:10:40    287s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:10:40    287s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:10:40    287s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:10:40    287s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:10:40    287s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:10:40    287s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5034.363M)
[01/07 18:10:40    287s] Starting delay calculation for Setup views
[01/07 18:10:40    287s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:10:40    287s] #################################################################################
[01/07 18:10:40    287s] # Design Stage: PreRoute
[01/07 18:10:40    287s] # Design Name: fpga_top
[01/07 18:10:40    287s] # Design Mode: 130nm
[01/07 18:10:40    287s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:10:40    287s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:10:40    287s] # Signoff Settings: SI Off 
[01/07 18:10:40    287s] #################################################################################
[01/07 18:10:40    288s] Calculate delays in BcWc mode...
[01/07 18:10:40    288s] Topological Sorting (REAL = 0:00:00.0, MEM = 5054.5M, InitMEM = 5054.5M)
[01/07 18:10:40    288s] Start delay calculation (fullDC) (8 T). (MEM=3336.02)
[01/07 18:10:40    288s] End AAE Lib Interpolated Model. (MEM=5066 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:41    290s] Total number of fetched objects 13907
[01/07 18:10:41    290s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:10:41    290s] End delay calculation. (MEM=3359.7 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:10:41    290s] End delay calculation (fullDC). (MEM=3359.7 CPU=0:00:02.2 REAL=0:00:01.0)
[01/07 18:10:41    290s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 5504.6M) ***
[01/07 18:10:41    290s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:04:51 mem=5504.6M)
[01/07 18:10:41    290s] OPTC: user 20.0
[01/07 18:10:41    290s] Reported timing to dir ./timingReports
[01/07 18:10:41    290s] **optDesign ... cpu = 0:00:43, real = 0:00:33, mem = 3334.1M, totSessionCpu=0:04:51 **
[01/07 18:10:41    290s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5031.6M, EPOCH TIME: 1736269841.633549
[01/07 18:10:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:41    290s] 
[01/07 18:10:41    290s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:41    290s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:41    290s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5031.6M, EPOCH TIME: 1736269841.638134
[01/07 18:10:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:44    292s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     30 (30)      |
|   max_tran     |      0 (0)       |   0.000    |     23 (47)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.950%
Routing Overflow: 2.87% H and 0.00% V
------------------------------------------------------------------

[01/07 18:10:44    292s] Begin: Collecting metrics
[01/07 18:10:44    292s] **INFO: Starting Blocking QThread with 8 CPU
[01/07 18:10:44    292s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[01/07 18:10:44    292s] Multi-CPU acceleration using 8 CPU(s).
[01/07 18:10:44      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.8M
[01/07 18:10:44      0s] Multithreaded Timing Analysis is initialized with 8 threads
[01/07 18:10:44      0s] 
[01/07 18:10:44      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3371.3M, current mem=2690.6M)
[01/07 18:10:44      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2724.9M, current mem=2696.0M)
[01/07 18:10:44      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.8M
[01/07 18:10:44      0s] 
[01/07 18:10:44      0s] =============================================================================================
[01/07 18:10:44      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.31-s109_1
[01/07 18:10:44      0s] =============================================================================================
[01/07 18:10:44      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:44      0s] ---------------------------------------------------------------------------------------------
[01/07 18:10:44      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:10:44      0s] ---------------------------------------------------------------------------------------------
[01/07 18:10:44      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:10:44      0s] ---------------------------------------------------------------------------------------------
[01/07 18:10:44      0s] 

[01/07 18:10:44    292s]  
_______________________________________________________________________
[01/07 18:10:44    292s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:44    292s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[01/07 18:10:44    292s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[01/07 18:10:44    292s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[01/07 18:10:44    292s] | initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:01  |        4952 |    0 |   0 |
[01/07 18:10:44    292s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4952 |      |     |
[01/07 18:10:44    292s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4959 |      |     |
[01/07 18:10:44    292s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4959 |      |     |
[01/07 18:10:44    292s] | global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        4989 |      |     |
[01/07 18:10:44    292s] | area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4999 |      |     |
[01/07 18:10:44    292s] | area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.94 |            |              | 0:00:01  |        4998 |      |     |
[01/07 18:10:44    292s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:10  |        5039 |      |     |
[01/07 18:10:44    292s] | global_route            |           |          |           |          |             |       3.28 |        32.66 | 0:00:01  |        4982 |      |     |
[01/07 18:10:44    292s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4982 |      |     |
[01/07 18:10:44    292s] | drv_eco_fixing          |     0.000 |    2.683 |         0 |        0 |       41.95 |            |              | 0:00:00  |        5113 |   37 |  47 |
[01/07 18:10:44    292s] | final_summary           |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:03  |        5065 |    0 |   0 |
[01/07 18:10:44    292s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:10:44    292s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3371.3M, current mem=3337.9M)

[01/07 18:10:44    292s] End: Collecting metrics
[01/07 18:10:44    292s] **optDesign ... cpu = 0:00:45, real = 0:00:36, mem = 3337.9M, totSessionCpu=0:04:52 **
[01/07 18:10:44    292s] *** Finished optDesign ***
[01/07 18:10:45    292s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:10:45    292s] UM:*                                                                   final
[01/07 18:10:45    292s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:10:45    292s] UM:*                                                                   opt_design_postcts
[01/07 18:10:51    293s] Info: final physical memory for 9 CRR processes is 824.28MB.
[01/07 18:10:52    293s] Info: Summary of CRR changes:
[01/07 18:10:52    293s]       - Timing transform commits:       0
[01/07 18:10:52    293s] 
[01/07 18:10:52    293s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:53.7 real=0:00:59.2)
[01/07 18:10:52    293s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.8)
[01/07 18:10:52    293s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.9 real=0:00:01.7)
[01/07 18:10:52    293s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.5 real=0:00:02.0)
[01/07 18:10:52    293s] Deleting Lib Analyzer.
[01/07 18:10:53    293s] Info: Destroy the CCOpt slew target map.
[01/07 18:10:53    293s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 18:10:53    293s] clean pInstBBox. size 0
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] TimeStamp Deleting Cell Server End ...
[01/07 18:10:53    293s] Set place::cacheFPlanSiteMark to 0
[01/07 18:10:53    293s] Cell fpga_top LLGs are deleted
[01/07 18:10:53    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] Info: pop threads available for lower-level modules during optimization.
[01/07 18:10:53    293s] (clock_opt_design): dumping clock statistics to metric
[01/07 18:10:53    293s] Updating ideal nets and annotations...
[01/07 18:10:53    293s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[01/07 18:10:53    293s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:53    293s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[01/07 18:10:53    293s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[01/07 18:10:53    293s] Affected nets:
[01/07 18:10:53    293s] prog_clk[0]
[01/07 18:10:53    293s] clk[0]
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.early...
[01/07 18:10:53    293s] End AAE Lib Interpolated Model. (MEM=5064.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.early...
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.late...
[01/07 18:10:53    293s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[01/07 18:10:53    293s] Clock DAG hash : 14387118561201929498 5642091633876245253
[01/07 18:10:53    293s] CTS services accumulated run-time stats :
[01/07 18:10:53    293s]   delay calculator: calls=1273, total_wall_time=0.028s, mean_wall_time=0.022ms
[01/07 18:10:53    293s]   steiner router: calls=1254, total_wall_time=0.013s, mean_wall_time=0.010ms
[01/07 18:10:53    293s] UM: Running design category ...
[01/07 18:10:53    293s] Cell fpga_top LLGs are deleted
[01/07 18:10:53    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5240.2M, EPOCH TIME: 1736269853.138623
[01/07 18:10:53    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5240.2M, EPOCH TIME: 1736269853.139192
[01/07 18:10:53    293s] Max number of tech site patterns supported in site array is 256.
[01/07 18:10:53    293s] Core basic site is CoreSite
[01/07 18:10:53    293s] After signature check, allow fast init is false, keep pre-filter is true.
[01/07 18:10:53    293s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/07 18:10:53    293s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:10:53    293s] SiteArray: use 1,175,552 bytes
[01/07 18:10:53    293s] SiteArray: current memory after site array memory allocation 5209.2M
[01/07 18:10:53    293s] SiteArray: FP blocked sites are writable
[01/07 18:10:53    293s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5209.2M, EPOCH TIME: 1736269853.148453
[01/07 18:10:53    293s] Process 2318 (called=4166 computed=46) wires and vias for routing blockage analysis
[01/07 18:10:53    293s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.004, REAL:0.004, MEM:5209.2M, EPOCH TIME: 1736269853.151965
[01/07 18:10:53    293s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:10:53    293s] Atter site array init, number of instance map data is 0.
[01/07 18:10:53    293s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.019, REAL:0.013, MEM:5209.2M, EPOCH TIME: 1736269853.152602
[01/07 18:10:53    293s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.015, MEM:5209.2M, EPOCH TIME: 1736269853.153544
[01/07 18:10:53    293s] Cell fpga_top LLGs are deleted
[01/07 18:10:53    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] # Resetting pin-track-align track data.
[01/07 18:10:53    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    293s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:10:53    293s] UM:         103.07             72          0.000 ns          0.000 ns  clock_opt_design
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] *** Summary of all messages that are not suppressed in this session:
[01/07 18:10:53    293s] Severity  ID               Count  Summary                                  
[01/07 18:10:53    293s] ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
[01/07 18:10:53    293s] WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
[01/07 18:10:53    293s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[01/07 18:10:53    293s] WARNING   IMPOPT-7330          6  Net %s has fanout exceed delaycal_use_de...
[01/07 18:10:53    293s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[01/07 18:10:53    293s] WARNING   IMPCCOPT-5043        2  Found a non-standard cell %s (%s). Its p...
[01/07 18:10:53    293s] WARNING   IMPPSP-1501         80  Ignored degenerated net (#pins %u) : %s  
[01/07 18:10:53    293s] *** Message Summary: 110 warning(s), 32 error(s)
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] *** clock_opt_design #1 [finish] () : cpu/real = 0:01:41.9/0:01:06.7 (1.5), totSession cpu/real = 0:04:53.8/0:04:03.7 (1.2), mem = 5209.2M
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] =============================================================================================
[01/07 18:10:53    293s]  Final TAT Report : clock_opt_design #1                                         23.31-s109_1
[01/07 18:10:53    293s] =============================================================================================
[01/07 18:10:53    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:10:53    293s] ---------------------------------------------------------------------------------------------
[01/07 18:10:53    293s] [ InitOpt                ]      1   0:00:11.5  (  17.2 % )     0:00:12.8 /  0:00:06.5    0.5
[01/07 18:10:53    293s] [ GlobalOpt              ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.7    1.3
[01/07 18:10:53    293s] [ DrvOpt                 ]      2   0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:02.0    2.2
[01/07 18:10:53    293s] [ SimplifyNetlist        ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.7    1.4
[01/07 18:10:53    293s] [ AreaOpt                ]      2   0:00:01.2  (   1.8 % )     0:00:01.5 /  0:00:02.6    1.7
[01/07 18:10:53    293s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:53    293s] [ ViewPruning            ]     10   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.7    3.0
[01/07 18:10:53    293s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:03.7 /  0:00:05.2    1.4
[01/07 18:10:53    293s] [ MetricReport           ]     12   0:00:02.9  (   4.3 % )     0:00:02.9 /  0:00:02.4    0.9
[01/07 18:10:53    293s] [ DrvReport              ]      2   0:00:02.3  (   3.5 % )     0:00:02.3 /  0:00:00.6    0.2
[01/07 18:10:53    293s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[01/07 18:10:53    293s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:09.4 /  0:00:12.8    1.4
[01/07 18:10:53    293s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.3
[01/07 18:10:53    293s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:53    293s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:53    293s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.7
[01/07 18:10:53    293s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:10:53    293s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 18:10:53    293s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[01/07 18:10:53    293s] [ IncrReplace            ]      1   0:00:07.7  (  11.5 % )     0:00:09.2 /  0:00:33.3    3.6
[01/07 18:10:53    293s] [ RefinePlace            ]      8   0:00:12.1  (  18.2 % )     0:00:12.1 /  0:00:17.6    1.5
[01/07 18:10:53    293s] [ DetailPlaceInit        ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:10:53    293s] [ CTS                    ]      1   0:00:05.6  (   8.4 % )     0:00:19.1 /  0:00:52.9    2.8
[01/07 18:10:53    293s] [ EarlyGlobalRoute       ]      6   0:00:03.1  (   4.6 % )     0:00:03.1 /  0:00:05.9    1.9
[01/07 18:10:53    293s] [ ExtractRC              ]      6   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:01.0    1.4
[01/07 18:10:53    293s] [ UpdateTimingGraph      ]      6   0:00:00.5  (   0.7 % )     0:00:03.3 /  0:00:12.2    3.7
[01/07 18:10:53    293s] [ FullDelayCalc          ]      6   0:00:04.3  (   6.4 % )     0:00:04.4 /  0:00:17.0    3.9
[01/07 18:10:53    293s] [ TimingUpdate           ]     29   0:00:01.0  (   1.6 % )     0:00:01.0 /  0:00:04.4    4.2
[01/07 18:10:53    293s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[01/07 18:10:53    293s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 18:10:53    293s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 18:10:53    293s] [ MISC                   ]          0:00:11.0  (  16.6 % )     0:00:11.0 /  0:00:04.3    0.4
[01/07 18:10:53    293s] ---------------------------------------------------------------------------------------------
[01/07 18:10:53    293s]  clock_opt_design #1 TOTAL          0:01:06.7  ( 100.0 % )     0:01:06.7 /  0:01:41.9    1.5
[01/07 18:10:53    293s] ---------------------------------------------------------------------------------------------
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] Ending "clock_opt_design" (total cpu=0:01:42, real=0:01:07, peak res=3371.3M, current mem=3276.1M)
[01/07 18:10:53    293s] <CMD> optDesign -postCTS
[01/07 18:10:53    293s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3276.1M, totSessionCpu=0:04:54 **
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] Active Setup views: VIEW_SETUP 
[01/07 18:10:53    293s] *** optDesign #1 [begin] () : totSession cpu/real = 0:04:53.9/0:04:03.8 (1.2), mem = 5011.2M
[01/07 18:10:53    293s] Info: 8 threads available for lower-level modules during optimization.
[01/07 18:10:53    293s] GigaOpt running with 8 threads.
[01/07 18:10:53    293s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:53.9/0:04:03.8 (1.2), mem = 5011.2M
[01/07 18:10:53    293s] **INFO: User settings:
[01/07 18:10:53    293s] setDesignMode -process                                         130
[01/07 18:10:53    293s] setExtractRCMode -coupling_c_th                                0.4
[01/07 18:10:53    293s] setExtractRCMode -engine                                       preRoute
[01/07 18:10:53    293s] setExtractRCMode -relative_c_th                                1
[01/07 18:10:53    293s] setExtractRCMode -total_c_th                                   0
[01/07 18:10:53    293s] setUsefulSkewMode -opt_skew_eco_route                          false
[01/07 18:10:53    293s] setDelayCalMode -enable_high_fanout                            true
[01/07 18:10:53    293s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[01/07 18:10:53    293s] setDelayCalMode -engine                                        aae
[01/07 18:10:53    293s] setDelayCalMode -ignoreNetLoad                                 false
[01/07 18:10:53    293s] setDelayCalMode -socv_accuracy_mode                            low
[01/07 18:10:53    293s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[01/07 18:10:53    293s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[01/07 18:10:53    293s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[01/07 18:10:53    293s] setOptMode -opt_drv_margin                                     0
[01/07 18:10:53    293s] setOptMode -opt_drv                                            true
[01/07 18:10:53    293s] setOptMode -opt_resize_flip_flops                              true
[01/07 18:10:53    293s] setOptMode -opt_preserve_all_sequential                        false
[01/07 18:10:53    293s] setOptMode -opt_setup_target_slack                             0
[01/07 18:10:53    293s] setPlaceMode -maxRouteLayer                                    5
[01/07 18:10:53    293s] setPlaceMode -place_design_floorplan_mode                      false
[01/07 18:10:53    293s] setPlaceMode -place_detail_check_route                         false
[01/07 18:10:53    293s] setPlaceMode -place_detail_preserve_routing                    true
[01/07 18:10:53    293s] setPlaceMode -place_detail_remove_affected_routing             false
[01/07 18:10:53    293s] setPlaceMode -place_detail_swap_eeq_cells                      false
[01/07 18:10:53    293s] setPlaceMode -place_global_clock_gate_aware                    true
[01/07 18:10:53    293s] setPlaceMode -place_global_cong_effort                         auto
[01/07 18:10:53    293s] setPlaceMode -place_global_ignore_scan                         true
[01/07 18:10:53    293s] setPlaceMode -place_global_ignore_spare                        false
[01/07 18:10:53    293s] setPlaceMode -place_global_module_aware_spare                  false
[01/07 18:10:53    293s] setPlaceMode -place_global_place_io_pins                       false
[01/07 18:10:53    293s] setPlaceMode -place_global_reorder_scan                        false
[01/07 18:10:53    293s] setPlaceMode -powerDriven                                      false
[01/07 18:10:53    293s] setPlaceMode -timingDriven                                     true
[01/07 18:10:53    293s] setAnalysisMode -checkType                                     setup
[01/07 18:10:53    293s] setAnalysisMode -clkSrcPath                                    true
[01/07 18:10:53    293s] setAnalysisMode -clockPropagation                              sdcControl
[01/07 18:10:53    293s] setAnalysisMode -usefulSkew                                    true
[01/07 18:10:53    293s] setAnalysisMode -virtualIPO                                    false
[01/07 18:10:53    293s] 
[01/07 18:10:53    293s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/07 18:10:53    294s] Need call spDPlaceInit before registerPrioInstLoc.
[01/07 18:10:53    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:5011.2M, EPOCH TIME: 1736269853.812259
[01/07 18:10:53    294s] Processing tracks to init pin-track alignment.
[01/07 18:10:53    294s] z: 2, totalTracks: 1
[01/07 18:10:53    294s] z: 4, totalTracks: 1
[01/07 18:10:53    294s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:10:53    294s] Cell fpga_top LLGs are deleted
[01/07 18:10:53    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] # Building fpga_top llgBox search-tree.
[01/07 18:10:53    294s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5011.2M, EPOCH TIME: 1736269853.816917
[01/07 18:10:53    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5011.2M, EPOCH TIME: 1736269853.817184
[01/07 18:10:53    294s] Max number of tech site patterns supported in site array is 256.
[01/07 18:10:53    294s] Core basic site is CoreSite
[01/07 18:10:53    294s] After signature check, allow fast init is false, keep pre-filter is true.
[01/07 18:10:53    294s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/07 18:10:53    294s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:10:53    294s] SiteArray: use 1,175,552 bytes
[01/07 18:10:53    294s] SiteArray: current memory after site array memory allocation 5011.2M
[01/07 18:10:53    294s] SiteArray: FP blocked sites are writable
[01/07 18:10:53    294s] Keep-away cache is enable on metals: 1-5
[01/07 18:10:53    294s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 18:10:53    294s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5011.2M, EPOCH TIME: 1736269853.826033
[01/07 18:10:53    294s] Process 2318 (called=4166 computed=42) wires and vias for routing blockage analysis
[01/07 18:10:53    294s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.004, REAL:0.004, MEM:5011.2M, EPOCH TIME: 1736269853.829814
[01/07 18:10:53    294s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:10:53    294s] Atter site array init, number of instance map data is 0.
[01/07 18:10:53    294s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.019, REAL:0.013, MEM:5011.2M, EPOCH TIME: 1736269853.830451
[01/07 18:10:53    294s] 
[01/07 18:10:53    294s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:10:53    294s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:10:53    294s] OPERPROF:     Starting CMU at level 3, MEM:5011.2M, EPOCH TIME: 1736269853.831652
[01/07 18:10:53    294s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.001, MEM:5011.2M, EPOCH TIME: 1736269853.832966
[01/07 18:10:53    294s] 
[01/07 18:10:53    294s] Bad Lib Cell Checking (CMU) is done! (0)
[01/07 18:10:53    294s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.017, MEM:5011.2M, EPOCH TIME: 1736269853.833732
[01/07 18:10:53    294s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5011.2M, EPOCH TIME: 1736269853.833776
[01/07 18:10:53    294s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5011.2M, EPOCH TIME: 1736269853.833935
[01/07 18:10:53    294s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5011.2MB).
[01/07 18:10:53    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.024, MEM:5011.2M, EPOCH TIME: 1736269853.836696
[01/07 18:10:53    294s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5011.2M, EPOCH TIME: 1736269853.836756
[01/07 18:10:53    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:10:53    294s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.011, MEM:5011.2M, EPOCH TIME: 1736269853.847852
[01/07 18:10:53    294s] 
[01/07 18:10:53    294s] Creating Lib Analyzer ...
[01/07 18:10:53    294s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:10:53    294s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:10:53    294s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:10:53    294s] 
[01/07 18:10:53    294s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:10:54    294s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:55 mem=5017.3M
[01/07 18:10:54    294s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:55 mem=5017.3M
[01/07 18:10:54    294s] Creating Lib Analyzer, finished. 
[01/07 18:10:54    294s] Effort level <high> specified for reg2reg path_group
[01/07 18:10:54    295s] Info: IPO magic value 0x8127BEEF.
[01/07 18:10:54    295s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[01/07 18:10:54    295s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[01/07 18:10:54    295s]       SynthesisEngine workers will not check out additional licenses.
[01/07 18:11:04    295s] **INFO: Using Advanced Metric Collection system.
[01/07 18:11:04    295s] **optDesign ... cpu = 0:00:02, real = 0:00:11, mem = 3286.6M, totSessionCpu=0:04:56 **
[01/07 18:11:04    295s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[01/07 18:11:04    295s] *** optDesign -postCTS ***
[01/07 18:11:04    295s] DRC Margin: user margin 0.0; extra margin 0.2
[01/07 18:11:04    295s] Hold Target Slack: user slack 0
[01/07 18:11:04    295s] Setup Target Slack: user slack 0; extra slack 0.0
[01/07 18:11:04    295s] setUsefulSkewMode -opt_skew_eco_route false
[01/07 18:11:04    295s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4987.3M, EPOCH TIME: 1736269864.507294
[01/07 18:11:04    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:04    295s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:04    295s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4987.3M, EPOCH TIME: 1736269864.512208
[01/07 18:11:04    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:11:04    295s] Deleting Lib Analyzer.
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Deleting Cell Server End ...
[01/07 18:11:04    295s] Multi-VT timing optimization disabled based on library information.
[01/07 18:11:04    295s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:11:04    295s] Summary for sequential cells identification: 
[01/07 18:11:04    295s]   Identified SBFF number: 16
[01/07 18:11:04    295s]   Identified MBFF number: 0
[01/07 18:11:04    295s]   Identified SB Latch number: 2
[01/07 18:11:04    295s]   Identified MB Latch number: 0
[01/07 18:11:04    295s]   Not identified SBFF number: 0
[01/07 18:11:04    295s]   Not identified MBFF number: 0
[01/07 18:11:04    295s]   Not identified SB Latch number: 0
[01/07 18:11:04    295s]   Not identified MB Latch number: 0
[01/07 18:11:04    295s]   Number of sequential cells which are not FFs: 1
[01/07 18:11:04    295s]  Visiting view : VIEW_SETUP
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:11:04    295s]  Visiting view : VIEW_HOLD
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:11:04    295s] TLC MultiMap info (StdDelay):
[01/07 18:11:04    295s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:11:04    295s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:11:04    295s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:11:04    295s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:11:04    295s]  Setting StdDelay to: 58.5ps
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Deleting Cell Server End ...
[01/07 18:11:04    295s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4987.3M, EPOCH TIME: 1736269864.569643
[01/07 18:11:04    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] Cell fpga_top LLGs are deleted
[01/07 18:11:04    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:04    295s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:4981.3M, EPOCH TIME: 1736269864.571219
[01/07 18:11:04    295s] Start to check current routing status for nets...
[01/07 18:11:04    295s] All nets are already routed correctly.
[01/07 18:11:04    295s] End to check current routing status for nets (mem=4981.3M)
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] Creating Lib Analyzer ...
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:11:04    295s] Summary for sequential cells identification: 
[01/07 18:11:04    295s]   Identified SBFF number: 16
[01/07 18:11:04    295s]   Identified MBFF number: 0
[01/07 18:11:04    295s]   Identified SB Latch number: 2
[01/07 18:11:04    295s]   Identified MB Latch number: 0
[01/07 18:11:04    295s]   Not identified SBFF number: 0
[01/07 18:11:04    295s]   Not identified MBFF number: 0
[01/07 18:11:04    295s]   Not identified SB Latch number: 0
[01/07 18:11:04    295s]   Not identified MB Latch number: 0
[01/07 18:11:04    295s]   Number of sequential cells which are not FFs: 1
[01/07 18:11:04    295s]  Visiting view : VIEW_SETUP
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/07 18:11:04    295s]  Visiting view : VIEW_HOLD
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[01/07 18:11:04    295s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[01/07 18:11:04    295s] TLC MultiMap info (StdDelay):
[01/07 18:11:04    295s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:11:04    295s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:11:04    295s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:11:04    295s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:11:04    295s]  Setting StdDelay to: 58.5ps
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:11:04    295s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:11:04    295s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:11:04    295s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:11:04    295s] 
[01/07 18:11:04    295s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:04    295s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:56 mem=5019.3M
[01/07 18:11:04    295s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:56 mem=5019.3M
[01/07 18:11:04    295s] Creating Lib Analyzer, finished. 
[01/07 18:11:04    295s] #optDebug: Start CG creation (mem=5048.3M)
[01/07 18:11:04    295s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:04    295s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:04    295s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:04    296s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:04    296s] ToF 1934.1750um
[01/07 18:11:05    296s] (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgPrt (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgEgp (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgPbk (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgNrb(cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgObs (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgCon (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s]  ...processing cgPdm (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5140.5M)
[01/07 18:11:05    296s] Compute RC Scale Done ...
[01/07 18:11:05    296s] Cell fpga_top LLGs are deleted
[01/07 18:11:05    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    296s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5140.5M, EPOCH TIME: 1736269865.256484
[01/07 18:11:05    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    296s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5140.5M, EPOCH TIME: 1736269865.256767
[01/07 18:11:05    296s] Max number of tech site patterns supported in site array is 256.
[01/07 18:11:05    296s] Core basic site is CoreSite
[01/07 18:11:05    296s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:11:05    296s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:11:05    296s] Fast DP-INIT is on for default
[01/07 18:11:05    296s] Atter site array init, number of instance map data is 0.
[01/07 18:11:05    296s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.009, MEM:5140.5M, EPOCH TIME: 1736269865.265735
[01/07 18:11:05    296s] 
[01/07 18:11:05    296s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:05    296s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:05    296s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.011, MEM:5140.5M, EPOCH TIME: 1736269865.267621
[01/07 18:11:05    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     30 (30)      |
|   max_tran     |      0 (0)       |   0.000    |     23 (47)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.950%
------------------------------------------------------------------

[01/07 18:11:05    297s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 3339.7M, totSessionCpu=0:04:57 **
[01/07 18:11:05    297s] Begin: Collecting metrics
[01/07 18:11:05    297s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[01/07 18:11:05    297s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3339.7M, current mem=3339.7M)

[01/07 18:11:05    297s] End: Collecting metrics
[01/07 18:11:05    297s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.8/0:00:12.1 (0.3), totSession cpu/real = 0:04:57.7/0:04:15.9 (1.2), mem = 5063.2M
[01/07 18:11:05    297s] 
[01/07 18:11:05    297s] =============================================================================================
[01/07 18:11:05    297s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.31-s109_1
[01/07 18:11:05    297s] =============================================================================================
[01/07 18:11:05    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:05    297s] ---------------------------------------------------------------------------------------------
[01/07 18:11:05    297s] [ ViewPruning            ]      2   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.7    3.9
[01/07 18:11:05    297s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:01.1    3.1
[01/07 18:11:05    297s] [ MetricReport           ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:11:05    297s] [ DrvReport              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.8
[01/07 18:11:05    297s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:05    297s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.4    1.0
[01/07 18:11:05    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:05    297s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:11:05    297s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:11:05    297s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:05    297s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[01/07 18:11:05    297s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.9
[01/07 18:11:05    297s] [ TimingUpdate           ]      3   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:01.2    4.7
[01/07 18:11:05    297s] [ TimingReport           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.8
[01/07 18:11:05    297s] [ MISC                   ]          0:00:10.9  (  89.7 % )     0:00:10.9 /  0:00:01.4    0.1
[01/07 18:11:05    297s] ---------------------------------------------------------------------------------------------
[01/07 18:11:05    297s]  InitOpt #1 TOTAL                   0:00:12.1  ( 100.0 % )     0:00:12.1 /  0:00:03.8    0.3
[01/07 18:11:05    297s] ---------------------------------------------------------------------------------------------
[01/07 18:11:05    297s] 
[01/07 18:11:05    297s] ** INFO : this run is activating low effort ccoptDesign flow
[01/07 18:11:05    297s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:11:05    297s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:58 mem=5063.2M
[01/07 18:11:05    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:5063.2M, EPOCH TIME: 1736269865.787552
[01/07 18:11:05    297s] Processing tracks to init pin-track alignment.
[01/07 18:11:05    297s] z: 2, totalTracks: 1
[01/07 18:11:05    297s] z: 4, totalTracks: 1
[01/07 18:11:05    297s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:05    297s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5063.2M, EPOCH TIME: 1736269865.792657
[01/07 18:11:05    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] 
[01/07 18:11:05    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:05    297s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:05    297s] 
[01/07 18:11:05    297s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:05    297s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5063.2M, EPOCH TIME: 1736269865.797754
[01/07 18:11:05    297s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5063.2M, EPOCH TIME: 1736269865.797804
[01/07 18:11:05    297s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5063.2M, EPOCH TIME: 1736269865.798407
[01/07 18:11:05    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5063.2MB).
[01/07 18:11:05    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:5063.2M, EPOCH TIME: 1736269865.799504
[01/07 18:11:05    297s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=5063.2M
[01/07 18:11:05    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5063.2M, EPOCH TIME: 1736269865.810687
[01/07 18:11:05    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:05    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.011, MEM:5063.2M, EPOCH TIME: 1736269865.821720
[01/07 18:11:05    297s] OPTC: m4 20.0 50.0 [ 150.0 20.0 50.0 ]
[01/07 18:11:05    297s] OPTC: view 50.0:150.0 [ 0.0500 ]
[01/07 18:11:05    298s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[01/07 18:11:06    298s] #optDebug: fT-E <X 2 0 0 1>
[01/07 18:11:06    298s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[01/07 18:11:06    298s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -292.5 -useBottleneckAnalyzer -drvRatio 0.4
[01/07 18:11:06    298s] Begin: GigaOpt Route Type Constraints Refinement
[01/07 18:11:06    298s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:58.8/0:04:16.3 (1.2), mem = 5031.2M
[01/07 18:11:06    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.18
[01/07 18:11:06    298s] ### Creating RouteCongInterface, started
[01/07 18:11:06    298s] {MMLU 0 1 13477}
[01/07 18:11:06    298s] [oiLAM] Zs 5, 6
[01/07 18:11:06    298s] ### Creating LA Mngr. totSessionCpu=0:04:59 mem=5031.2M
[01/07 18:11:06    298s] ### Creating LA Mngr, finished. totSessionCpu=0:04:59 mem=5031.2M
[01/07 18:11:06    298s] 
[01/07 18:11:06    298s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:11:06    298s] 
[01/07 18:11:06    298s] #optDebug: {0, 1.000}
[01/07 18:11:06    298s] ### Creating RouteCongInterface, finished
[01/07 18:11:06    298s] Updated routing constraints on 0 nets.
[01/07 18:11:06    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.18
[01/07 18:11:06    298s] Bottom Preferred Layer:
[01/07 18:11:06    298s] +-------------+------------+----------+
[01/07 18:11:06    298s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:06    298s] +-------------+------------+----------+
[01/07 18:11:06    298s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:06    298s] +-------------+------------+----------+
[01/07 18:11:06    298s] Via Pillar Rule:
[01/07 18:11:06    298s]     None
[01/07 18:11:06    298s] Finished writing unified metrics of routing constraints.
[01/07 18:11:06    298s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.5), totSession cpu/real = 0:04:58.9/0:04:16.3 (1.2), mem = 5063.2M
[01/07 18:11:06    298s] 
[01/07 18:11:06    298s] =============================================================================================
[01/07 18:11:06    298s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.31-s109_1
[01/07 18:11:06    298s] =============================================================================================
[01/07 18:11:06    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:06    298s] ---------------------------------------------------------------------------------------------
[01/07 18:11:06    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  83.3 % )     0:00:00.0 /  0:00:00.1    1.6
[01/07 18:11:06    298s] [ MISC                   ]          0:00:00.0  (  16.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:06    298s] ---------------------------------------------------------------------------------------------
[01/07 18:11:06    298s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.5
[01/07 18:11:06    298s] ---------------------------------------------------------------------------------------------
[01/07 18:11:06    298s] 
[01/07 18:11:06    298s] End: GigaOpt Route Type Constraints Refinement
[01/07 18:11:06    298s] Begin: Collecting metrics
[01/07 18:11:06    299s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        5063 |      |     |
 ----------------------------------------------------------------------------------------- 
[01/07 18:11:06    299s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3343.7M, current mem=3343.7M)

[01/07 18:11:06    299s] End: Collecting metrics
[01/07 18:11:06    299s] Deleting Lib Analyzer.
[01/07 18:11:06    299s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:59.1/0:04:16.5 (1.2), mem = 5063.2M
[01/07 18:11:06    299s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:11:06    299s] Info: 39 io nets excluded
[01/07 18:11:06    299s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:06    299s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:11:06    299s] ### Creating LA Mngr. totSessionCpu=0:04:59 mem=5063.2M
[01/07 18:11:06    299s] ### Creating LA Mngr, finished. totSessionCpu=0:04:59 mem=5063.2M
[01/07 18:11:06    299s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:11:06    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.19
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] Creating Lib Analyzer ...
[01/07 18:11:06    299s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:11:06    299s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:11:06    299s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:06    299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:59 mem=5063.2M
[01/07 18:11:06    299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:59 mem=5063.2M
[01/07 18:11:06    299s] Creating Lib Analyzer, finished. 
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] Active Setup views: VIEW_SETUP 
[01/07 18:11:06    299s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5063.2M, EPOCH TIME: 1736269866.696190
[01/07 18:11:06    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:06    299s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:06    299s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5063.2M, EPOCH TIME: 1736269866.700681
[01/07 18:11:06    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] [oiPhyDebug] optDemand 1659099076000.00, spDemand 166235076000.00.
[01/07 18:11:06    299s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11947
[01/07 18:11:06    299s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:11:06    299s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:59 mem=5063.2M
[01/07 18:11:06    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:5063.2M, EPOCH TIME: 1736269866.703901
[01/07 18:11:06    299s] Processing tracks to init pin-track alignment.
[01/07 18:11:06    299s] z: 2, totalTracks: 1
[01/07 18:11:06    299s] z: 4, totalTracks: 1
[01/07 18:11:06    299s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:06    299s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5063.2M, EPOCH TIME: 1736269866.707898
[01/07 18:11:06    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:06    299s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:06    299s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5063.2M, EPOCH TIME: 1736269866.711906
[01/07 18:11:06    299s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5063.2M, EPOCH TIME: 1736269866.711956
[01/07 18:11:06    299s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5063.2M, EPOCH TIME: 1736269866.712155
[01/07 18:11:06    299s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5063.2MB).
[01/07 18:11:06    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5063.2M, EPOCH TIME: 1736269866.713195
[01/07 18:11:06    299s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:06    299s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11947
[01/07 18:11:06    299s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:59 mem=5063.2M
[01/07 18:11:06    299s] ### Creating RouteCongInterface, started
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] #optDebug: {0, 1.000}
[01/07 18:11:06    299s] ### Creating RouteCongInterface, finished
[01/07 18:11:06    299s] {MG  {4 0 40 0.684801} }
[01/07 18:11:06    299s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5452.9M, EPOCH TIME: 1736269866.785352
[01/07 18:11:06    299s] Found 0 hard placement blockage before merging.
[01/07 18:11:06    299s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5452.9M, EPOCH TIME: 1736269866.785676
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] Netlist preparation processing... 
[01/07 18:11:06    299s] Removed 0 instance
[01/07 18:11:06    299s] *info: Marking 0 isolation instances dont touch
[01/07 18:11:06    299s] *info: Marking 0 level shifter instances dont touch
[01/07 18:11:06    299s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:11:06    299s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11947
[01/07 18:11:06    299s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5715.1M, EPOCH TIME: 1736269866.855999
[01/07 18:11:06    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:11:06    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:06    299s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.017, MEM:5068.1M, EPOCH TIME: 1736269866.873279
[01/07 18:11:06    299s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.19
[01/07 18:11:06    299s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.4 (1.5), totSession cpu/real = 0:04:59.7/0:04:17.0 (1.2), mem = 5068.1M
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] =============================================================================================
[01/07 18:11:06    299s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.31-s109_1
[01/07 18:11:06    299s] =============================================================================================
[01/07 18:11:06    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:06    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:06    299s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  39.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:11:06    299s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:06    299s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.1    2.4
[01/07 18:11:06    299s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:11:06    299s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:11:06    299s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:06    299s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    4.8
[01/07 18:11:06    299s] [ IncrDelayCalc          ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.1    6.1
[01/07 18:11:06    299s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:06    299s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:06    299s] [ MISC                   ]          0:00:00.1  (  31.9 % )     0:00:00.1 /  0:00:00.2    1.3
[01/07 18:11:06    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:06    299s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.7    1.5
[01/07 18:11:06    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:06    299s] 
[01/07 18:11:06    299s] Begin: Collecting metrics
[01/07 18:11:07    299s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        5063 |      |     |
| simplify_netlist      |       |     |             | 0:00:00  |        5068 |      |     |
 ----------------------------------------------------------------------------------------- 
[01/07 18:11:07    299s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3354.2M, current mem=3354.2M)

[01/07 18:11:07    299s] End: Collecting metrics
[01/07 18:11:07    299s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:59.9/0:04:17.2 (1.2), mem = 5068.1M
[01/07 18:11:07    299s] *** Starting optimizing excluded clock nets MEM= 5068.1M) ***
[01/07 18:11:07    299s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5068.1M) ***
[01/07 18:11:07    299s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:59.9/0:04:17.2 (1.2), mem = 5068.1M
[01/07 18:11:07    299s] 
[01/07 18:11:07    299s] =============================================================================================
[01/07 18:11:07    299s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.31-s109_1
[01/07 18:11:07    299s] =============================================================================================
[01/07 18:11:07    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:07    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    299s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    299s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    299s] 
[01/07 18:11:07    299s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:04:59.9/0:04:17.2 (1.2), mem = 5068.1M
[01/07 18:11:07    299s] *** Starting optimizing excluded clock nets MEM= 5068.1M) ***
[01/07 18:11:07    299s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5068.1M) ***
[01/07 18:11:07    299s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:59.9/0:04:17.2 (1.2), mem = 5068.1M
[01/07 18:11:07    299s] 
[01/07 18:11:07    299s] =============================================================================================
[01/07 18:11:07    299s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.31-s109_1
[01/07 18:11:07    299s] =============================================================================================
[01/07 18:11:07    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:07    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    299s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    299s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    299s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    299s] 
[01/07 18:11:07    299s] Begin: Collecting metrics
[01/07 18:11:07    300s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:00  |        5063 |      |     |
| simplify_netlist        |       |     |             | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:00  |        5068 |      |     |
 ------------------------------------------------------------------------------------------- 
[01/07 18:11:07    300s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3354.3M, current mem=3354.3M)

[01/07 18:11:07    300s] End: Collecting metrics
[01/07 18:11:07    300s] Info: Done creating the CCOpt slew target map.
[01/07 18:11:07    300s] Begin: GigaOpt high fanout net optimization
[01/07 18:11:07    300s] GigaOpt HFN: use maxLocalDensity 1.2
[01/07 18:11:07    300s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 18:11:07    300s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:00.1/0:04:17.4 (1.2), mem = 5068.1M
[01/07 18:11:07    300s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:11:07    300s] Info: 39 io nets excluded
[01/07 18:11:07    300s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:07    300s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:11:07    300s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.20
[01/07 18:11:07    300s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] Active Setup views: VIEW_SETUP 
[01/07 18:11:07    300s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5068.1M, EPOCH TIME: 1736269867.352995
[01/07 18:11:07    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:07    300s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:07    300s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5068.1M, EPOCH TIME: 1736269867.357364
[01/07 18:11:07    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] [oiPhyDebug] optDemand 1659099076000.00, spDemand 166235076000.00.
[01/07 18:11:07    300s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11947
[01/07 18:11:07    300s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:11:07    300s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:00 mem=5068.1M
[01/07 18:11:07    300s] OPERPROF: Starting DPlace-Init at level 1, MEM:5068.1M, EPOCH TIME: 1736269867.360857
[01/07 18:11:07    300s] Processing tracks to init pin-track alignment.
[01/07 18:11:07    300s] z: 2, totalTracks: 1
[01/07 18:11:07    300s] z: 4, totalTracks: 1
[01/07 18:11:07    300s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:07    300s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5068.1M, EPOCH TIME: 1736269867.364511
[01/07 18:11:07    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:07    300s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:07    300s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5068.1M, EPOCH TIME: 1736269867.368366
[01/07 18:11:07    300s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5068.1M, EPOCH TIME: 1736269867.368426
[01/07 18:11:07    300s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5068.1M, EPOCH TIME: 1736269867.368609
[01/07 18:11:07    300s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5068.1MB).
[01/07 18:11:07    300s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5068.1M, EPOCH TIME: 1736269867.369618
[01/07 18:11:07    300s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:07    300s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11947
[01/07 18:11:07    300s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=5068.1M
[01/07 18:11:07    300s] ### Creating RouteCongInterface, started
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] #optDebug: {0, 1.000}
[01/07 18:11:07    300s] ### Creating RouteCongInterface, finished
[01/07 18:11:07    300s] {MG  {4 0 40 0.684801} }
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:07    300s] AoF 2314.0790um
[01/07 18:11:07    300s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:11:07    300s] Dumping Information for Job ...
[01/07 18:11:07    300s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:11:07    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:11:07    300s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:11:07    300s] [GPS-DRV] drvFixingStage: Large Scale
[01/07 18:11:07    300s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:11:07    300s] [GPS-DRV] setupTNSCost  : 0
[01/07 18:11:07    300s] [GPS-DRV] maxIter       : 1
[01/07 18:11:07    300s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[01/07 18:11:07    300s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:11:07    300s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:11:07    300s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:11:07    300s] [GPS-DRV] maxLocalDensity: 1.2
[01/07 18:11:07    300s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:11:07    300s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:11:07    300s] [GPS-DRV] isCPECostingOn: false
[01/07 18:11:07    300s] [GPS-DRV] All active and enabled setup views
[01/07 18:11:07    300s] [GPS-DRV]     VIEW_SETUP
[01/07 18:11:07    300s] [GPS-DRV] maxTran off
[01/07 18:11:07    300s] [GPS-DRV] maxCap off
[01/07 18:11:07    300s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:11:07    300s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/07 18:11:07    300s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:11:07    300s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5457.8M, EPOCH TIME: 1736269867.586784
[01/07 18:11:07    300s] Found 0 hard placement blockage before merging.
[01/07 18:11:07    300s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5457.8M, EPOCH TIME: 1736269867.586981
[01/07 18:11:07    300s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[01/07 18:11:07    300s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:11:07    300s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:07    300s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:11:07    300s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:07    300s] |   41.95%|        -|   0.000|   0.000|   0:00:00.0| 5457.8M|
[01/07 18:11:07    300s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:11:07    300s] Dumping Information for Job ...
[01/07 18:11:07    300s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:11:07    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:11:07    300s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:11:07    300s] Dumping Information for Job ...
[01/07 18:11:07    300s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:11:07    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:11:07    300s] |   41.95%|        -|   0.000|   0.000|   0:00:00.0| 5465.8M|
[01/07 18:11:07    300s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5465.8M) ***
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] ###############################################################################
[01/07 18:11:07    300s] #
[01/07 18:11:07    300s] #  Large fanout net report:  
[01/07 18:11:07    300s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:11:07    300s] #     - current density: 41.95
[01/07 18:11:07    300s] #
[01/07 18:11:07    300s] #  List of high fanout nets:
[01/07 18:11:07    300s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:11:07    300s] #                   - multi-driver net with 2 drivers
[01/07 18:11:07    300s] #                   - Ignored for optimization
[01/07 18:11:07    300s] #
[01/07 18:11:07    300s] ###############################################################################
[01/07 18:11:07    300s] Bottom Preferred Layer:
[01/07 18:11:07    300s] +-------------+------------+----------+
[01/07 18:11:07    300s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:07    300s] +-------------+------------+----------+
[01/07 18:11:07    300s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:07    300s] +-------------+------------+----------+
[01/07 18:11:07    300s] Via Pillar Rule:
[01/07 18:11:07    300s]     None
[01/07 18:11:07    300s] Finished writing unified metrics of routing constraints.
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] =======================================================================
[01/07 18:11:07    300s]                 Reasons for remaining drv violations
[01/07 18:11:07    300s] =======================================================================
[01/07 18:11:07    300s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] HFNFixing failure reasons
[01/07 18:11:07    300s] ------------------------------------------------
[01/07 18:11:07    300s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:11:07    300s] Total-nets :: 11951, Stn-nets :: 32, ratio :: 0.26776 %, Total-len 435621, Stn-len 0
[01/07 18:11:07    300s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11947
[01/07 18:11:07    300s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5337.8M, EPOCH TIME: 1736269867.678347
[01/07 18:11:07    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:11:07    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:07    300s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.014, MEM:5069.8M, EPOCH TIME: 1736269867.692716
[01/07 18:11:07    300s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.20
[01/07 18:11:07    300s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.4 (2.0), totSession cpu/real = 0:05:01.0/0:04:17.8 (1.2), mem = 5069.8M
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] =============================================================================================
[01/07 18:11:07    300s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.31-s109_1
[01/07 18:11:07    300s] =============================================================================================
[01/07 18:11:07    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:07    300s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    300s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:11:07    300s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.1    1.7
[01/07 18:11:07    300s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 18:11:07    300s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:11:07    300s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.3
[01/07 18:11:07    300s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    5.6
[01/07 18:11:07    300s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:07    300s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:11:07    300s] [ MISC                   ]          0:00:00.3  (  64.4 % )     0:00:00.3 /  0:00:00.6    2.2
[01/07 18:11:07    300s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    300s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.8    2.0
[01/07 18:11:07    300s] ---------------------------------------------------------------------------------------------
[01/07 18:11:07    300s] 
[01/07 18:11:07    300s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/07 18:11:07    300s] End: GigaOpt high fanout net optimization
[01/07 18:11:07    301s] Number of setup views: 1
[01/07 18:11:07    301s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:11:07    301s] Deleting Lib Analyzer.
[01/07 18:11:07    301s] Begin: GigaOpt Global Optimization
[01/07 18:11:07    301s] *info: use new DP (enabled)
[01/07 18:11:07    301s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/07 18:11:07    301s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:11:07    301s] Info: 39 io nets excluded
[01/07 18:11:07    301s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:07    301s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:11:07    301s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:01.1/0:04:17.9 (1.2), mem = 5069.8M
[01/07 18:11:07    301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.21
[01/07 18:11:07    301s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 18:11:07    301s] 
[01/07 18:11:07    301s] Creating Lib Analyzer ...
[01/07 18:11:07    301s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:11:07    301s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:11:07    301s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:11:07    301s] 
[01/07 18:11:07    301s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:08    301s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:01 mem=5069.8M
[01/07 18:11:08    301s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:01 mem=5069.8M
[01/07 18:11:08    301s] Creating Lib Analyzer, finished. 
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] Active Setup views: VIEW_SETUP 
[01/07 18:11:08    301s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5069.8M, EPOCH TIME: 1736269868.058903
[01/07 18:11:08    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:08    301s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:08    301s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5069.8M, EPOCH TIME: 1736269868.063728
[01/07 18:11:08    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] [oiPhyDebug] optDemand 1659099076000.00, spDemand 166235076000.00.
[01/07 18:11:08    301s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11947
[01/07 18:11:08    301s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[01/07 18:11:08    301s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:01 mem=5069.8M
[01/07 18:11:08    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:5069.8M, EPOCH TIME: 1736269868.067298
[01/07 18:11:08    301s] Processing tracks to init pin-track alignment.
[01/07 18:11:08    301s] z: 2, totalTracks: 1
[01/07 18:11:08    301s] z: 4, totalTracks: 1
[01/07 18:11:08    301s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:08    301s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5069.8M, EPOCH TIME: 1736269868.071148
[01/07 18:11:08    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:08    301s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:08    301s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5069.8M, EPOCH TIME: 1736269868.075461
[01/07 18:11:08    301s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5069.8M, EPOCH TIME: 1736269868.075510
[01/07 18:11:08    301s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5069.8M, EPOCH TIME: 1736269868.075693
[01/07 18:11:08    301s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5069.8MB).
[01/07 18:11:08    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5069.8M, EPOCH TIME: 1736269868.076679
[01/07 18:11:08    301s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:08    301s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11947
[01/07 18:11:08    301s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=5069.8M
[01/07 18:11:08    301s] ### Creating RouteCongInterface, started
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] #optDebug: {0, 1.000}
[01/07 18:11:08    301s] ### Creating RouteCongInterface, finished
[01/07 18:11:08    301s] {MG  {4 0 40 0.684801} }
[01/07 18:11:08    301s] *info: 39 io nets excluded
[01/07 18:11:08    301s] *info: 2 clock nets excluded
[01/07 18:11:08    301s] *info: 38 multi-driver nets excluded.
[01/07 18:11:08    301s] *info: 1064 no-driver nets excluded.
[01/07 18:11:08    301s] *info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:08    301s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5528.5M, EPOCH TIME: 1736269868.273605
[01/07 18:11:08    301s] Found 0 hard placement blockage before merging.
[01/07 18:11:08    301s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5529.5M, EPOCH TIME: 1736269868.273865
[01/07 18:11:08    301s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/07 18:11:08    301s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:11:08    301s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[01/07 18:11:08    301s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:11:08    301s] |   0.000|   0.000|   41.95%|   0:00:00.0| 5533.5M|VIEW_SETUP|       NA| NA                                                 |
[01/07 18:11:08    301s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5533.5M) ***
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5533.5M) ***
[01/07 18:11:08    301s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:11:08    301s] Bottom Preferred Layer:
[01/07 18:11:08    301s] +-------------+------------+----------+
[01/07 18:11:08    301s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:08    301s] +-------------+------------+----------+
[01/07 18:11:08    301s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:08    301s] +-------------+------------+----------+
[01/07 18:11:08    301s] Via Pillar Rule:
[01/07 18:11:08    301s]     None
[01/07 18:11:08    301s] Finished writing unified metrics of routing constraints.
[01/07 18:11:08    301s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/07 18:11:08    301s] Total-nets :: 11951, Stn-nets :: 32, ratio :: 0.26776 %, Total-len 435621, Stn-len 0
[01/07 18:11:08    301s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11947
[01/07 18:11:08    301s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5405.5M, EPOCH TIME: 1736269868.366539
[01/07 18:11:08    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:11:08    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    301s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.019, MEM:5097.5M, EPOCH TIME: 1736269868.385449
[01/07 18:11:08    301s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.21
[01/07 18:11:08    301s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.3), totSession cpu/real = 0:05:01.9/0:04:18.5 (1.2), mem = 5097.5M
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] =============================================================================================
[01/07 18:11:08    301s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.31-s109_1
[01/07 18:11:08    301s] =============================================================================================
[01/07 18:11:08    301s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:08    301s] ---------------------------------------------------------------------------------------------
[01/07 18:11:08    301s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:11:08    301s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  31.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:11:08    301s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:08    301s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    1.7
[01/07 18:11:08    301s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 18:11:08    301s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:11:08    301s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:08    301s] [ TransformInit          ]      1   0:00:00.1  (  23.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 18:11:08    301s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:08    301s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:08    301s] [ MISC                   ]          0:00:00.1  (  24.3 % )     0:00:00.1 /  0:00:00.3    1.8
[01/07 18:11:08    301s] ---------------------------------------------------------------------------------------------
[01/07 18:11:08    301s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.3
[01/07 18:11:08    301s] ---------------------------------------------------------------------------------------------
[01/07 18:11:08    301s] 
[01/07 18:11:08    301s] End: GigaOpt Global Optimization
[01/07 18:11:08    301s] Begin: Collecting metrics
[01/07 18:11:08    302s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        5098 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:08    302s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3373.6M, current mem=3373.6M)

[01/07 18:11:08    302s] End: Collecting metrics
[01/07 18:11:08    302s] *** Timing Is met
[01/07 18:11:08    302s] *** Check timing (0:00:00.0)
[01/07 18:11:08    302s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:11:08    302s] Deleting Lib Analyzer.
[01/07 18:11:08    302s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[01/07 18:11:08    302s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:11:08    302s] Info: 39 io nets excluded
[01/07 18:11:08    302s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:08    302s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:11:08    302s] ### Creating LA Mngr. totSessionCpu=0:05:02 mem=5097.5M
[01/07 18:11:08    302s] ### Creating LA Mngr, finished. totSessionCpu=0:05:02 mem=5097.5M
[01/07 18:11:08    302s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 18:11:08    302s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5097.5M, EPOCH TIME: 1736269868.618435
[01/07 18:11:08    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:08    302s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:08    302s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5097.5M, EPOCH TIME: 1736269868.622793
[01/07 18:11:08    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5487.2M, EPOCH TIME: 1736269868.633709
[01/07 18:11:08    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:08    302s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:08    302s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5487.2M, EPOCH TIME: 1736269868.637873
[01/07 18:11:08    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] [oiPhyDebug] optDemand 1659099076000.00, spDemand 166235076000.00.
[01/07 18:11:08    302s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11947
[01/07 18:11:08    302s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:11:08    302s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:02 mem=5487.2M
[01/07 18:11:08    302s] OPERPROF: Starting DPlace-Init at level 1, MEM:5487.2M, EPOCH TIME: 1736269868.640853
[01/07 18:11:08    302s] Processing tracks to init pin-track alignment.
[01/07 18:11:08    302s] z: 2, totalTracks: 1
[01/07 18:11:08    302s] z: 4, totalTracks: 1
[01/07 18:11:08    302s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:08    302s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5487.2M, EPOCH TIME: 1736269868.644490
[01/07 18:11:08    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:08    302s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:08    302s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5487.2M, EPOCH TIME: 1736269868.648472
[01/07 18:11:08    302s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5487.2M, EPOCH TIME: 1736269868.648522
[01/07 18:11:08    302s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5487.2M, EPOCH TIME: 1736269868.648669
[01/07 18:11:08    302s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5487.2MB).
[01/07 18:11:08    302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5487.2M, EPOCH TIME: 1736269868.649651
[01/07 18:11:08    302s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:08    302s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11947
[01/07 18:11:08    302s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:02 mem=5487.2M
[01/07 18:11:08    302s] Begin: Area Reclaim Optimization
[01/07 18:11:08    302s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:02.2/0:04:18.8 (1.2), mem = 5487.2M
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] Creating Lib Analyzer ...
[01/07 18:11:08    302s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:11:08    302s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:11:08    302s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:08    302s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:02 mem=5489.2M
[01/07 18:11:08    302s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:02 mem=5489.2M
[01/07 18:11:08    302s] Creating Lib Analyzer, finished. 
[01/07 18:11:08    302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.22
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] Active Setup views: VIEW_SETUP 
[01/07 18:11:08    302s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11947
[01/07 18:11:08    302s] ### Creating RouteCongInterface, started
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:11:08    302s] 
[01/07 18:11:08    302s] #optDebug: {0, 1.000}
[01/07 18:11:08    302s] ### Creating RouteCongInterface, finished
[01/07 18:11:08    302s] {MG  {4 0 40 0.684801} }
[01/07 18:11:08    302s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5489.2M, EPOCH TIME: 1736269868.931259
[01/07 18:11:08    302s] Found 0 hard placement blockage before merging.
[01/07 18:11:08    302s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5489.2M, EPOCH TIME: 1736269868.931435
[01/07 18:11:08    302s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 41.95
[01/07 18:11:08    302s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:08    302s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:11:08    302s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:08    302s] |   41.95%|        -|   0.100|   0.000|   0:00:00.0| 5489.2M|
[01/07 18:11:09    302s] |   41.95%|        0|   0.100|   0.000|   0:00:01.0| 5489.2M|
[01/07 18:11:09    302s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:11:09    302s] |   41.95%|        0|   0.100|   0.000|   0:00:00.0| 5489.2M|
[01/07 18:11:09    302s] |   41.95%|        1|   0.100|   0.000|   0:00:00.0| 5605.7M|
[01/07 18:11:09    303s] |   41.94%|       10|   0.100|   0.000|   0:00:00.0| 5659.4M|
[01/07 18:11:09    303s] |   41.93%|        5|   0.100|   0.000|   0:00:00.0| 5659.4M|
[01/07 18:11:09    303s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5659.4M|
[01/07 18:11:09    303s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:11:09    303s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5659.4M|
[01/07 18:11:09    303s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:09    303s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 41.93
[01/07 18:11:09    303s] 
[01/07 18:11:09    303s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 14 **
[01/07 18:11:09    303s] --------------------------------------------------------------
[01/07 18:11:09    303s] |                                   | Total     | Sequential |
[01/07 18:11:09    303s] --------------------------------------------------------------
[01/07 18:11:09    303s] | Num insts resized                 |       9  |       0    |
[01/07 18:11:09    303s] | Num insts undone                  |       1  |       0    |
[01/07 18:11:09    303s] | Num insts Downsized               |       9  |       0    |
[01/07 18:11:09    303s] | Num insts Samesized               |       0  |       0    |
[01/07 18:11:09    303s] | Num insts Upsized                 |       0  |       0    |
[01/07 18:11:09    303s] | Num multiple commits+uncommits    |       5  |       -    |
[01/07 18:11:09    303s] --------------------------------------------------------------
[01/07 18:11:09    303s] Bottom Preferred Layer:
[01/07 18:11:09    303s] +-------------+------------+----------+
[01/07 18:11:09    303s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:09    303s] +-------------+------------+----------+
[01/07 18:11:09    303s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:09    303s] +-------------+------------+----------+
[01/07 18:11:09    303s] Via Pillar Rule:
[01/07 18:11:09    303s]     None
[01/07 18:11:09    303s] Finished writing unified metrics of routing constraints.
[01/07 18:11:09    303s] 
[01/07 18:11:09    303s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/07 18:11:09    303s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[01/07 18:11:09    303s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:11:09    303s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11946
[01/07 18:11:09    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.22
[01/07 18:11:09    303s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:00.7 (1.9), totSession cpu/real = 0:05:03.5/0:04:19.5 (1.2), mem = 5659.4M
[01/07 18:11:09    303s] 
[01/07 18:11:09    303s] =============================================================================================
[01/07 18:11:09    303s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.31-s109_1
[01/07 18:11:09    303s] =============================================================================================
[01/07 18:11:09    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:09    303s] ---------------------------------------------------------------------------------------------
[01/07 18:11:09    303s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.5
[01/07 18:11:09    303s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  24.0 % )     0:00:00.2 /  0:00:00.2    1.1
[01/07 18:11:09    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:09    303s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:11:09    303s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 18:11:09    303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:09    303s] [ OptimizationStep       ]      1   0:00:00.2  (  24.1 % )     0:00:00.4 /  0:00:01.0    2.5
[01/07 18:11:09    303s] [ OptSingleIteration     ]      7   0:00:00.0  (   7.2 % )     0:00:00.2 /  0:00:00.8    3.6
[01/07 18:11:09    303s] [ OptGetWeight           ]    130   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:09    303s] [ OptEval                ]    130   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.5    6.9
[01/07 18:11:09    303s] [ OptCommit              ]    130   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:09    303s] [ PostCommitDelayUpdate  ]    131   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.6
[01/07 18:11:09    303s] [ IncrDelayCalc          ]     16   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.2    3.0
[01/07 18:11:09    303s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    3.8
[01/07 18:11:09    303s] [ MISC                   ]          0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.2
[01/07 18:11:09    303s] ---------------------------------------------------------------------------------------------
[01/07 18:11:09    303s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.3    1.9
[01/07 18:11:09    303s] ---------------------------------------------------------------------------------------------
[01/07 18:11:09    303s] 
[01/07 18:11:09    303s] Executing incremental physical updates
[01/07 18:11:09    303s] Executing incremental physical updates
[01/07 18:11:09    303s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11946
[01/07 18:11:09    303s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5531.4M, EPOCH TIME: 1736269869.367680
[01/07 18:11:09    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11894).
[01/07 18:11:09    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    303s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.014, MEM:5118.4M, EPOCH TIME: 1736269869.381696
[01/07 18:11:09    303s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=5118.36M, totSessionCpu=0:05:04).
[01/07 18:11:09    303s] Begin: Collecting metrics
[01/07 18:11:09    303s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        5098 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 | 0:00:01  |        5118 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:09    303s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3376.0M, current mem=3376.0M)

[01/07 18:11:09    303s] End: Collecting metrics
[01/07 18:11:09    303s] Deleting Lib Analyzer.
[01/07 18:11:09    303s] **INFO: Flow update: Design timing is met.
[01/07 18:11:09    303s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 18:11:09    303s] **INFO: Flow update: Design timing is met.
[01/07 18:11:09    303s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[01/07 18:11:09    303s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:11:09    303s] Info: 39 io nets excluded
[01/07 18:11:09    303s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:09    303s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:11:09    303s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=5114.4M
[01/07 18:11:09    303s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=5114.4M
[01/07 18:11:09    303s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5472.1M, EPOCH TIME: 1736269869.796688
[01/07 18:11:09    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    303s] 
[01/07 18:11:09    303s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:09    303s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:09    304s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5472.1M, EPOCH TIME: 1736269869.801110
[01/07 18:11:09    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    304s] [oiPhyDebug] optDemand 1659003856000.00, spDemand 166139856000.00.
[01/07 18:11:09    304s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11946
[01/07 18:11:09    304s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:11:09    304s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:04 mem=5472.1M
[01/07 18:11:09    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:5472.1M, EPOCH TIME: 1736269869.804525
[01/07 18:11:09    304s] Processing tracks to init pin-track alignment.
[01/07 18:11:09    304s] z: 2, totalTracks: 1
[01/07 18:11:09    304s] z: 4, totalTracks: 1
[01/07 18:11:09    304s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:09    304s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5472.1M, EPOCH TIME: 1736269869.808155
[01/07 18:11:09    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:09    304s] 
[01/07 18:11:09    304s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:09    304s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:09    304s] 
[01/07 18:11:09    304s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:09    304s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5472.1M, EPOCH TIME: 1736269869.812163
[01/07 18:11:09    304s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5472.1M, EPOCH TIME: 1736269869.812209
[01/07 18:11:09    304s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5472.1M, EPOCH TIME: 1736269869.812366
[01/07 18:11:09    304s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5472.1MB).
[01/07 18:11:09    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5472.1M, EPOCH TIME: 1736269869.813350
[01/07 18:11:09    304s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:09    304s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11946
[01/07 18:11:09    304s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:04 mem=5504.1M
[01/07 18:11:09    304s] Begin: Area Reclaim Optimization
[01/07 18:11:09    304s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:04.1/0:04:19.9 (1.2), mem = 5504.1M
[01/07 18:11:09    304s] 
[01/07 18:11:09    304s] Creating Lib Analyzer ...
[01/07 18:11:09    304s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[01/07 18:11:09    304s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[01/07 18:11:09    304s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[01/07 18:11:09    304s] 
[01/07 18:11:09    304s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:10    304s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:04 mem=5508.1M
[01/07 18:11:10    304s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:04 mem=5508.1M
[01/07 18:11:10    304s] Creating Lib Analyzer, finished. 
[01/07 18:11:10    304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.23
[01/07 18:11:10    304s] 
[01/07 18:11:10    304s] Active Setup views: VIEW_SETUP 
[01/07 18:11:10    304s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11946
[01/07 18:11:10    304s] ### Creating RouteCongInterface, started
[01/07 18:11:10    304s] 
[01/07 18:11:10    304s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:11:10    304s] 
[01/07 18:11:10    304s] #optDebug: {0, 1.000}
[01/07 18:11:10    304s] ### Creating RouteCongInterface, finished
[01/07 18:11:10    304s] {MG  {4 0 40 0.684801} }
[01/07 18:11:10    304s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5508.1M, EPOCH TIME: 1736269870.112355
[01/07 18:11:10    304s] Found 0 hard placement blockage before merging.
[01/07 18:11:10    304s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5508.1M, EPOCH TIME: 1736269870.112530
[01/07 18:11:10    304s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 41.93
[01/07 18:11:10    304s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:10    304s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 18:11:10    304s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:10    304s] |   41.93%|        -|   0.100|   0.000|   0:00:00.0| 5508.1M|
[01/07 18:11:10    304s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5508.1M|
[01/07 18:11:10    304s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:11:10    304s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5508.1M|
[01/07 18:11:10    304s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5508.1M|
[01/07 18:11:10    304s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5508.1M|
[01/07 18:11:10    304s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[01/07 18:11:10    304s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[01/07 18:11:10    304s] |   41.93%|        0|   0.100|   0.000|   0:00:00.0| 5508.1M|
[01/07 18:11:10    304s] +---------+---------+--------+--------+------------+--------+
[01/07 18:11:10    304s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 41.93
[01/07 18:11:10    304s] 
[01/07 18:11:10    304s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/07 18:11:10    304s] --------------------------------------------------------------
[01/07 18:11:10    304s] |                                   | Total     | Sequential |
[01/07 18:11:10    304s] --------------------------------------------------------------
[01/07 18:11:10    304s] | Num insts resized                 |       0  |       0    |
[01/07 18:11:10    304s] | Num insts undone                  |       0  |       0    |
[01/07 18:11:10    304s] | Num insts Downsized               |       0  |       0    |
[01/07 18:11:10    304s] | Num insts Samesized               |       0  |       0    |
[01/07 18:11:10    304s] | Num insts Upsized                 |       0  |       0    |
[01/07 18:11:10    304s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 18:11:10    304s] --------------------------------------------------------------
[01/07 18:11:10    304s] Bottom Preferred Layer:
[01/07 18:11:10    304s] +-------------+------------+----------+
[01/07 18:11:10    304s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:10    304s] +-------------+------------+----------+
[01/07 18:11:10    304s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:10    304s] +-------------+------------+----------+
[01/07 18:11:10    304s] Via Pillar Rule:
[01/07 18:11:10    304s]     None
[01/07 18:11:10    304s] Finished writing unified metrics of routing constraints.
[01/07 18:11:10    304s] 
[01/07 18:11:10    304s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/07 18:11:10    304s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[01/07 18:11:10    304s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5508.1M, EPOCH TIME: 1736269870.411590
[01/07 18:11:10    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11894).
[01/07 18:11:10    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.013, MEM:5508.1M, EPOCH TIME: 1736269870.424251
[01/07 18:11:10    305s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5508.1M, EPOCH TIME: 1736269870.427970
[01/07 18:11:10    305s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5508.1M, EPOCH TIME: 1736269870.428047
[01/07 18:11:10    305s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5508.1M, EPOCH TIME: 1736269870.432675
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:10    305s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:10    305s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.004, MEM:5508.1M, EPOCH TIME: 1736269870.436936
[01/07 18:11:10    305s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5508.1M, EPOCH TIME: 1736269870.436986
[01/07 18:11:10    305s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5508.1M, EPOCH TIME: 1736269870.437140
[01/07 18:11:10    305s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5508.1M, EPOCH TIME: 1736269870.438080
[01/07 18:11:10    305s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:5508.1M, EPOCH TIME: 1736269870.438195
[01/07 18:11:10    305s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.010, MEM:5508.1M, EPOCH TIME: 1736269870.438273
[01/07 18:11:10    305s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.010, MEM:5508.1M, EPOCH TIME: 1736269870.438301
[01/07 18:11:10    305s] TDRefine: refinePlace mode is spiral
[01/07 18:11:10    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.12
[01/07 18:11:10    305s] OPERPROF: Starting Refine-Place at level 1, MEM:5508.1M, EPOCH TIME: 1736269870.438365
[01/07 18:11:10    305s] *** Starting refinePlace (0:05:05 mem=5508.1M) ***
[01/07 18:11:10    305s] Total net bbox length = 3.175e+05 (1.604e+05 1.571e+05) (ext = 5.766e+04)
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:10    305s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:10    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:11:10    305s] Set min layer with default ( 2 )
[01/07 18:11:10    305s] Set max layer with default ( 127 )
[01/07 18:11:10    305s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:10    305s] Min route layer (adjusted) = 2
[01/07 18:11:10    305s] Max route layer (adjusted) = 5
[01/07 18:11:10    305s] Set min layer with default ( 2 )
[01/07 18:11:10    305s] Set max layer with default ( 127 )
[01/07 18:11:10    305s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:10    305s] Min route layer (adjusted) = 2
[01/07 18:11:10    305s] Max route layer (adjusted) = 5
[01/07 18:11:10    305s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5508.1M, EPOCH TIME: 1736269870.450202
[01/07 18:11:10    305s] Starting refinePlace ...
[01/07 18:11:10    305s] Set min layer with default ( 2 )
[01/07 18:11:10    305s] Set max layer with default ( 127 )
[01/07 18:11:10    305s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:10    305s] Min route layer (adjusted) = 2
[01/07 18:11:10    305s] Max route layer (adjusted) = 5
[01/07 18:11:10    305s] One DDP V2 for no tweak run.
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s]  === Spiral for Logical I: (movable: 11894) ===
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s]  Info: 0 filler has been deleted!
[01/07 18:11:10    305s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:11:10    305s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/07 18:11:10    305s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:11:10    305s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5476.1MB) @(0:05:05 - 0:05:05).
[01/07 18:11:10    305s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:11:10    305s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5476.1MB
[01/07 18:11:10    305s] Statistics of distance of Instance movement in refine placement:
[01/07 18:11:10    305s]   maximum (X+Y) =         0.00 um
[01/07 18:11:10    305s]   mean    (X+Y) =         0.00 um
[01/07 18:11:10    305s] Summary Report:
[01/07 18:11:10    305s] Instances move: 0 (out of 11894 movable)
[01/07 18:11:10    305s] Instances flipped: 0
[01/07 18:11:10    305s] Mean displacement: 0.00 um
[01/07 18:11:10    305s] Max displacement: 0.00 um 
[01/07 18:11:10    305s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:11:10    305s] Total instances moved : 0
[01/07 18:11:10    305s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.396, REAL:0.200, MEM:5476.1M, EPOCH TIME: 1736269870.649773
[01/07 18:11:10    305s] Total net bbox length = 3.175e+05 (1.604e+05 1.571e+05) (ext = 5.766e+04)
[01/07 18:11:10    305s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5476.1MB
[01/07 18:11:10    305s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=5476.1MB) @(0:05:05 - 0:05:05).
[01/07 18:11:10    305s] *** Finished refinePlace (0:05:05 mem=5476.1M) ***
[01/07 18:11:10    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.12
[01/07 18:11:10    305s] OPERPROF: Finished Refine-Place at level 1, CPU:0.412, REAL:0.216, MEM:5476.1M, EPOCH TIME: 1736269870.653905
[01/07 18:11:10    305s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5476.1M, EPOCH TIME: 1736269870.705542
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11894).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.014, MEM:5508.1M, EPOCH TIME: 1736269870.719602
[01/07 18:11:10    305s] *** maximum move = 0.00 um ***
[01/07 18:11:10    305s] *** Finished re-routing un-routed nets (5508.1M) ***
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
[01/07 18:11:10    305s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[10].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
[01/07 18:11:10    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:5660.7M, EPOCH TIME: 1736269870.734583
[01/07 18:11:10    305s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5660.7M, EPOCH TIME: 1736269870.739248
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:10    305s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:10    305s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:5660.7M, EPOCH TIME: 1736269870.745815
[01/07 18:11:10    305s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5660.7M, EPOCH TIME: 1736269870.745866
[01/07 18:11:10    305s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5660.7M, EPOCH TIME: 1736269870.746188
[01/07 18:11:10    305s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5660.7M, EPOCH TIME: 1736269870.747151
[01/07 18:11:10    305s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5660.7M, EPOCH TIME: 1736269870.747271
[01/07 18:11:10    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.013, MEM:5660.7M, EPOCH TIME: 1736269870.747349
[01/07 18:11:10    305s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=5660.7M) ***
[01/07 18:11:10    305s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:11:10    305s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11946
[01/07 18:11:10    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.23
[01/07 18:11:10    305s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:00.9 (1.7), totSession cpu/real = 0:05:05.6/0:04:20.9 (1.2), mem = 5660.7M
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] =============================================================================================
[01/07 18:11:10    305s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.31-s109_1
[01/07 18:11:10    305s] =============================================================================================
[01/07 18:11:10    305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:10    305s] ---------------------------------------------------------------------------------------------
[01/07 18:11:10    305s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:11:10    305s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 18:11:10    305s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:11:10    305s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:11:10    305s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ OptimizationStep       ]      1   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.6    2.2
[01/07 18:11:10    305s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.4    4.1
[01/07 18:11:10    305s] [ OptGetWeight           ]     78   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ OptEval                ]     78   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.3    5.9
[01/07 18:11:10    305s] [ OptCommit              ]     78   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ PostCommitDelayUpdate  ]     78   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ RefinePlace            ]      1   0:00:00.4  (  39.1 % )     0:00:00.4 /  0:00:00.7    1.8
[01/07 18:11:10    305s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:10    305s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/07 18:11:10    305s] ---------------------------------------------------------------------------------------------
[01/07 18:11:10    305s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.6    1.7
[01/07 18:11:10    305s] ---------------------------------------------------------------------------------------------
[01/07 18:11:10    305s] 
[01/07 18:11:10    305s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11946
[01/07 18:11:10    305s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5532.7M, EPOCH TIME: 1736269870.779033
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:10    305s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.011, MEM:5119.7M, EPOCH TIME: 1736269870.789944
[01/07 18:11:10    305s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=5119.71M, totSessionCpu=0:05:06).
[01/07 18:11:10    305s] Begin: Collecting metrics
[01/07 18:11:10    305s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        5098 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 | 0:00:01  |        5118 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.93 | 0:00:01  |        5120 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:10    305s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3380.1M, current mem=3380.1M)

[01/07 18:11:10    305s] End: Collecting metrics
[01/07 18:11:11    305s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:05.9/0:04:21.1 (1.2), mem = 5119.7M
[01/07 18:11:11    305s] Starting local wire reclaim
[01/07 18:11:11    305s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5119.7M, EPOCH TIME: 1736269871.025431
[01/07 18:11:11    305s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5119.7M, EPOCH TIME: 1736269871.025484
[01/07 18:11:11    305s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5119.7M, EPOCH TIME: 1736269871.025537
[01/07 18:11:11    305s] Processing tracks to init pin-track alignment.
[01/07 18:11:11    305s] z: 2, totalTracks: 1
[01/07 18:11:11    305s] z: 4, totalTracks: 1
[01/07 18:11:11    305s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:11    305s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5119.7M, EPOCH TIME: 1736269871.030090
[01/07 18:11:11    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:11    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:11    305s] 
[01/07 18:11:11    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:11    305s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:11    305s] 
[01/07 18:11:11    305s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:11    305s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.004, MEM:5119.7M, EPOCH TIME: 1736269871.034535
[01/07 18:11:11    305s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5119.7M, EPOCH TIME: 1736269871.034586
[01/07 18:11:11    305s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5119.7M, EPOCH TIME: 1736269871.034791
[01/07 18:11:11    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5119.7MB).
[01/07 18:11:11    305s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.010, MEM:5119.7M, EPOCH TIME: 1736269871.035782
[01/07 18:11:11    305s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.010, MEM:5119.7M, EPOCH TIME: 1736269871.035811
[01/07 18:11:11    305s] TDRefine: refinePlace mode is spiral
[01/07 18:11:11    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.13
[01/07 18:11:11    305s] OPERPROF:   Starting Refine-Place at level 2, MEM:5119.7M, EPOCH TIME: 1736269871.035900
[01/07 18:11:11    305s] *** Starting refinePlace (0:05:06 mem=5119.7M) ***
[01/07 18:11:11    305s] Total net bbox length = 3.175e+05 (1.604e+05 1.571e+05) (ext = 5.766e+04)
[01/07 18:11:11    305s] 
[01/07 18:11:11    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:11    305s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:11    305s] Set min layer with default ( 2 )
[01/07 18:11:11    305s] Set max layer with default ( 127 )
[01/07 18:11:11    305s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:11    305s] Min route layer (adjusted) = 2
[01/07 18:11:11    305s] Max route layer (adjusted) = 5
[01/07 18:11:11    305s] Set min layer with default ( 2 )
[01/07 18:11:11    305s] Set max layer with default ( 127 )
[01/07 18:11:11    305s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:11    305s] Min route layer (adjusted) = 2
[01/07 18:11:11    305s] Max route layer (adjusted) = 5
[01/07 18:11:11    305s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5119.7M, EPOCH TIME: 1736269871.047453
[01/07 18:11:11    305s] Starting refinePlace ...
[01/07 18:11:11    305s] Set min layer with default ( 2 )
[01/07 18:11:11    305s] Set max layer with default ( 127 )
[01/07 18:11:11    305s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:11    305s] Min route layer (adjusted) = 2
[01/07 18:11:11    305s] Max route layer (adjusted) = 5
[01/07 18:11:11    305s] One DDP V2 for no tweak run.
[01/07 18:11:11    305s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5119.7M, EPOCH TIME: 1736269871.050641
[01/07 18:11:11    305s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:5255.7M, EPOCH TIME: 1736269871.066937
[01/07 18:11:11    305s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:5255.7M, EPOCH TIME: 1736269871.067387
[01/07 18:11:11    305s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:5255.7M, EPOCH TIME: 1736269871.067444
[01/07 18:11:11    305s] MP Top (11894): mp=1.050. U=0.419.
[01/07 18:11:11    305s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.003, REAL:0.003, MEM:5255.7M, EPOCH TIME: 1736269871.070026
[01/07 18:11:11    305s] [Pin padding] pin density ratio 0.45
[01/07 18:11:11    305s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:5255.7M, EPOCH TIME: 1736269871.070634
[01/07 18:11:11    305s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:5255.7M, EPOCH TIME: 1736269871.070671
[01/07 18:11:11    305s] OPERPROF:             Starting InitSKP at level 7, MEM:5255.7M, EPOCH TIME: 1736269871.070870
[01/07 18:11:11    305s] no activity file in design. spp won't run.
[01/07 18:11:11    305s] no activity file in design. spp won't run.
[01/07 18:11:11    306s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[01/07 18:11:11    306s] SKP cleared!
[01/07 18:11:11    306s] OPERPROF:             Finished InitSKP at level 7, CPU:0.411, REAL:0.213, MEM:5258.8M, EPOCH TIME: 1736269871.283385
[01/07 18:11:11    306s] **WARN: AAE based timing driven is off.
[01/07 18:11:11    306s] Init TDGP AAE failed.
[01/07 18:11:11    306s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.411, REAL:0.213, MEM:5258.8M, EPOCH TIME: 1736269871.283517
[01/07 18:11:11    306s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.411, REAL:0.213, MEM:5258.8M, EPOCH TIME: 1736269871.283550
[01/07 18:11:11    306s] Build timing info failed.
[01/07 18:11:11    306s] AAE Timing clean up.
[01/07 18:11:11    306s] Tweakage: fix icg 1, fix clk 0.
[01/07 18:11:11    306s] Tweakage: density cost 1, scale 0.4.
[01/07 18:11:11    306s] Tweakage: activity cost 0, scale 1.0.
[01/07 18:11:11    306s] Tweakage: congestion cost on, scale 1.0.
[01/07 18:11:11    306s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5258.8M, EPOCH TIME: 1736269871.283615
[01/07 18:11:11    306s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:5258.8M, EPOCH TIME: 1736269871.291117
[01/07 18:11:11    306s] Tweakage swap 194 pairs.
[01/07 18:11:11    306s] Tweakage swap 81 pairs.
[01/07 18:11:11    307s] Tweakage swap 138 pairs.
[01/07 18:11:12    307s] Tweakage swap 62 pairs.
[01/07 18:11:12    307s] Tweakage swap 10 pairs.
[01/07 18:11:12    307s] Tweakage swap 3 pairs.
[01/07 18:11:12    308s] Tweakage swap 2 pairs.
[01/07 18:11:13    308s] Tweakage swap 5 pairs.
[01/07 18:11:13    308s] Tweakage swap 1 pairs.
[01/07 18:11:13    308s] Tweakage swap 0 pairs.
[01/07 18:11:13    309s] Tweakage swap 0 pairs.
[01/07 18:11:13    309s] Tweakage swap 0 pairs.
[01/07 18:11:14    309s] Tweakage swap 118 pairs.
[01/07 18:11:14    310s] Tweakage swap 64 pairs.
[01/07 18:11:14    310s] Tweakage swap 83 pairs.
[01/07 18:11:14    310s] Tweakage swap 46 pairs.
[01/07 18:11:14    310s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:14    310s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:14    310s] High layer ICDP is OFF.
[01/07 18:11:14    310s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:14    310s] Starting Early Global Route supply map. mem = 5262.3M
[01/07 18:11:14    310s] (I)      Initializing eGR engine (regular)
[01/07 18:11:14    310s] Set min layer with default ( 2 )
[01/07 18:11:14    310s] Set max layer with default ( 127 )
[01/07 18:11:14    310s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:14    310s] Min route layer (adjusted) = 2
[01/07 18:11:14    310s] Max route layer (adjusted) = 5
[01/07 18:11:14    310s] (I)      clean place blk overflow:
[01/07 18:11:14    310s] (I)      H : enabled 1.00 0
[01/07 18:11:14    310s] (I)      V : enabled 1.00 0
[01/07 18:11:14    310s] (I)      Initializing eGR engine (regular)
[01/07 18:11:14    310s] Set min layer with default ( 2 )
[01/07 18:11:14    310s] Set max layer with default ( 127 )
[01/07 18:11:14    310s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:14    310s] Min route layer (adjusted) = 2
[01/07 18:11:14    310s] Max route layer (adjusted) = 5
[01/07 18:11:14    310s] (I)      clean place blk overflow:
[01/07 18:11:14    310s] (I)      H : enabled 1.00 0
[01/07 18:11:14    310s] (I)      V : enabled 1.00 0
[01/07 18:11:14    310s] (I)      Started Early Global Route kernel ( Curr Mem: 5.06 MB )
[01/07 18:11:14    310s] (I)      Running eGR Regular flow
[01/07 18:11:14    310s] (I)      # wire layers (front) : 6
[01/07 18:11:14    310s] (I)      # wire layers (back)  : 0
[01/07 18:11:14    310s] (I)      min wire layer : 1
[01/07 18:11:14    310s] (I)      max wire layer : 5
[01/07 18:11:14    310s] (I)      # cut layers (front) : 5
[01/07 18:11:14    310s] (I)      # cut layers (back)  : 0
[01/07 18:11:14    310s] (I)      min cut layer : 1
[01/07 18:11:14    310s] (I)      max cut layer : 4
[01/07 18:11:14    310s] (I)      ================================ Layers ================================
[01/07 18:11:14    310s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:11:14    310s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[01/07 18:11:14    310s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:11:14    310s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[01/07 18:11:14    310s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[01/07 18:11:14    310s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:11:14    310s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[01/07 18:11:14    310s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[01/07 18:11:14    310s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[01/07 18:11:14    310s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:11:14    310s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[01/07 18:11:14    310s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[01/07 18:11:14    310s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[01/07 18:11:14    310s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[01/07 18:11:14    310s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:11:14    310s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[01/07 18:11:14    310s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[01/07 18:11:14    310s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[01/07 18:11:14    310s] Finished Early Global Route supply map. mem = 5275.5M
[01/07 18:11:14    310s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:14    310s] icdp demand smooth ratio : 0.761529
[01/07 18:11:14    310s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:14    310s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:14    311s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:15    311s] High layer ICDP is OFF.
[01/07 18:11:15    311s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:15    311s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:15    311s] icdp demand smooth ratio : 0.760715
[01/07 18:11:15    311s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:15    311s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:15    311s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:15    311s] High layer ICDP is OFF.
[01/07 18:11:15    311s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:15    311s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:15    311s] icdp demand smooth ratio : 0.760503
[01/07 18:11:15    311s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:15    311s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:15    311s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:15    311s] High layer ICDP is OFF.
[01/07 18:11:15    311s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:15    311s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:15    311s] icdp demand smooth ratio : 0.760173
[01/07 18:11:15    311s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:15    312s] Tweakage swap 7 pairs.
[01/07 18:11:15    312s] Tweakage swap 3 pairs.
[01/07 18:11:16    312s] Tweakage swap 4 pairs.
[01/07 18:11:16    312s] Tweakage swap 1 pairs.
[01/07 18:11:16    312s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:16    312s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:16    312s] High layer ICDP is OFF.
[01/07 18:11:16    312s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:16    312s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:16    312s] icdp demand smooth ratio : 0.760069
[01/07 18:11:16    312s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:16    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:16    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:16    313s] High layer ICDP is OFF.
[01/07 18:11:16    313s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:16    313s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:16    313s] icdp demand smooth ratio : 0.760019
[01/07 18:11:16    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:16    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:16    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:16    313s] High layer ICDP is OFF.
[01/07 18:11:16    313s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:16    313s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:16    313s] icdp demand smooth ratio : 0.759999
[01/07 18:11:16    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:16    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:16    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:16    313s] High layer ICDP is OFF.
[01/07 18:11:16    313s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:16    313s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:16    313s] icdp demand smooth ratio : 0.759992
[01/07 18:11:16    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:17    314s] Tweakage swap 1 pairs.
[01/07 18:11:17    314s] Tweakage swap 0 pairs.
[01/07 18:11:17    314s] Tweakage swap 0 pairs.
[01/07 18:11:17    314s] Tweakage swap 1 pairs.
[01/07 18:11:17    314s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:17    314s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:17    314s] High layer ICDP is OFF.
[01/07 18:11:17    314s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:17    314s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:17    314s] icdp demand smooth ratio : 0.759986
[01/07 18:11:17    314s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:17    315s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:17    315s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:17    315s] High layer ICDP is OFF.
[01/07 18:11:17    315s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:17    315s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:17    315s] icdp demand smooth ratio : 0.759954
[01/07 18:11:17    315s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:18    315s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:18    315s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:18    315s] High layer ICDP is OFF.
[01/07 18:11:18    315s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:18    315s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:18    315s] icdp demand smooth ratio : 0.759954
[01/07 18:11:18    315s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:18    316s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[01/07 18:11:18    316s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[01/07 18:11:18    316s] High layer ICDP is OFF.
[01/07 18:11:18    316s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[01/07 18:11:18    316s] icdp deduct supply (H , V) = 20 , 20
[01/07 18:11:18    316s] icdp demand smooth ratio : 0.759953
[01/07 18:11:18    316s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[01/07 18:11:18    316s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:9.947, REAL:7.252, MEM:5275.5M, EPOCH TIME: 1736269878.542758
[01/07 18:11:18    316s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:9.956, REAL:7.261, MEM:5275.5M, EPOCH TIME: 1736269878.544919
[01/07 18:11:18    316s] Call icdpEval cleanup ...
[01/07 18:11:18    316s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:10.394, REAL:7.500, MEM:5147.5M, EPOCH TIME: 1736269878.550463
[01/07 18:11:18    316s] Move report: Congestion aware Tweak moves 1017 insts, mean move: 7.18 um, max move: 82.80 um 
[01/07 18:11:18    316s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1103.08, 673.90) --> (1103.08, 756.70)
[01/07 18:11:18    316s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:10.4, real=0:00:07.0, mem=5147.5mb) @(0:05:06 - 0:05:16).
[01/07 18:11:18    316s] 
[01/07 18:11:18    316s]  === Spiral for Logical I: (movable: 11894) ===
[01/07 18:11:18    316s] 
[01/07 18:11:18    316s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:11:18    316s] 
[01/07 18:11:18    316s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:11:18    316s] 
[01/07 18:11:18    316s]  Info: 0 filler has been deleted!
[01/07 18:11:18    316s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:11:18    316s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/07 18:11:18    316s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:11:18    316s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5115.5MB) @(0:05:16 - 0:05:17).
[01/07 18:11:18    316s] Move report: Detail placement moves 1017 insts, mean move: 7.18 um, max move: 82.80 um 
[01/07 18:11:18    316s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1103.08, 673.90) --> (1103.08, 756.70)
[01/07 18:11:18    316s] 	Runtime: CPU: 0:00:10.8 REAL: 0:00:07.0 MEM: 5115.5MB
[01/07 18:11:18    316s] Statistics of distance of Instance movement in refine placement:
[01/07 18:11:18    316s]   maximum (X+Y) =        82.80 um
[01/07 18:11:18    316s]   inst (grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (1103.08, 673.9) -> (1103.08, 756.7)
[01/07 18:11:18    316s]   mean    (X+Y) =         7.18 um
[01/07 18:11:18    316s] Total instances flipped for legalization: 11
[01/07 18:11:18    316s] Summary Report:
[01/07 18:11:18    316s] Instances move: 1017 (out of 11894 movable)
[01/07 18:11:18    316s] Instances flipped: 11
[01/07 18:11:18    316s] Mean displacement: 7.18 um
[01/07 18:11:18    316s] Max displacement: 82.80 um (Instance: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (1103.08, 673.9) -> (1103.08, 756.7)
[01/07 18:11:18    316s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[01/07 18:11:18    316s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:11:18    316s] Total instances moved : 1017
[01/07 18:11:18    316s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:10.816, REAL:7.710, MEM:5115.5M, EPOCH TIME: 1736269878.757129
[01/07 18:11:18    316s] Total net bbox length = 3.169e+05 (1.600e+05 1.569e+05) (ext = 5.944e+04)
[01/07 18:11:18    316s] Runtime: CPU: 0:00:10.8 REAL: 0:00:07.0 MEM: 5115.5MB
[01/07 18:11:18    316s] [CPU] RefinePlace/total (cpu=0:00:10.8, real=0:00:07.0, mem=5115.5MB) @(0:05:06 - 0:05:17).
[01/07 18:11:18    316s] *** Finished refinePlace (0:05:17 mem=5115.5M) ***
[01/07 18:11:18    316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.13
[01/07 18:11:18    316s] OPERPROF:   Finished Refine-Place at level 2, CPU:10.831, REAL:7.725, MEM:5115.5M, EPOCH TIME: 1736269878.760992
[01/07 18:11:18    316s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5115.5M, EPOCH TIME: 1736269878.761058
[01/07 18:11:18    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11894).
[01/07 18:11:18    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:18    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:18    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:18    316s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.036, REAL:0.018, MEM:5129.5M, EPOCH TIME: 1736269878.778686
[01/07 18:11:18    316s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:10.879, REAL:7.753, MEM:5129.5M, EPOCH TIME: 1736269878.778760
[01/07 18:11:18    316s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:10.9/0:00:07.8 (1.4), totSession cpu/real = 0:05:16.8/0:04:28.9 (1.2), mem = 5129.5M
[01/07 18:11:18    316s] 
[01/07 18:11:18    316s] =============================================================================================
[01/07 18:11:18    316s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.31-s109_1
[01/07 18:11:18    316s] =============================================================================================
[01/07 18:11:18    316s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:18    316s] ---------------------------------------------------------------------------------------------
[01/07 18:11:18    316s] [ RefinePlace            ]      1   0:00:07.7  (  99.5 % )     0:00:07.7 /  0:00:10.8    1.4
[01/07 18:11:18    316s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:11:18    316s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:18    316s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 18:11:18    316s] ---------------------------------------------------------------------------------------------
[01/07 18:11:18    316s]  LocalWireReclaim #1 TOTAL          0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:10.9    1.4
[01/07 18:11:18    316s] ---------------------------------------------------------------------------------------------
[01/07 18:11:18    316s] 
[01/07 18:11:18    316s] Begin: Collecting metrics
[01/07 18:11:18    316s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 | 0:00:01  |        5098 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 | 0:00:01  |        5118 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.93 | 0:00:01  |        5120 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:07  |        5129 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:18    316s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3437.5M, current mem=3393.4M)

[01/07 18:11:18    316s] End: Collecting metrics
[01/07 18:11:19    317s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:11:19    317s] #################################################################################
[01/07 18:11:19    317s] # Design Stage: PreRoute
[01/07 18:11:19    317s] # Design Name: fpga_top
[01/07 18:11:19    317s] # Design Mode: 130nm
[01/07 18:11:19    317s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:11:19    317s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:11:19    317s] # Signoff Settings: SI Off 
[01/07 18:11:19    317s] #################################################################################
[01/07 18:11:19    318s] Calculate delays in BcWc mode...
[01/07 18:11:19    318s] Topological Sorting (REAL = 0:00:00.0, MEM = 5118.0M, InitMEM = 5118.0M)
[01/07 18:11:19    318s] Start delay calculation (fullDC) (8 T). (MEM=3403.29)
[01/07 18:11:19    318s] End AAE Lib Interpolated Model. (MEM=5129.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:11:20    320s] Total number of fetched objects 13906
[01/07 18:11:20    320s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:11:20    320s] End delay calculation. (MEM=3424.35 CPU=0:00:01.7 REAL=0:00:01.0)
[01/07 18:11:20    320s] End delay calculation (fullDC). (MEM=3424.35 CPU=0:00:02.2 REAL=0:00:01.0)
[01/07 18:11:20    320s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 5568.1M) ***
[01/07 18:11:20    320s] eGR doReRoute: optGuide
[01/07 18:11:20    320s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5600.1M, EPOCH TIME: 1736269880.228007
[01/07 18:11:20    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:20    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:20    320s] Cell fpga_top LLGs are deleted
[01/07 18:11:20    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:20    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:20    320s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:5117.1M, EPOCH TIME: 1736269880.230606
[01/07 18:11:20    320s] {MMLU 0 1 13476}
[01/07 18:11:20    320s] [oiLAM] Zs 5, 6
[01/07 18:11:20    320s] ### Creating LA Mngr. totSessionCpu=0:05:21 mem=5117.1M
[01/07 18:11:20    320s] ### Creating LA Mngr, finished. totSessionCpu=0:05:21 mem=5117.1M
[01/07 18:11:20    320s] Running pre-eGR process
[01/07 18:11:20    320s] Set min layer with default ( 2 )
[01/07 18:11:20    320s] Set max layer with default ( 127 )
[01/07 18:11:20    320s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:20    320s] Min route layer (adjusted) = 2
[01/07 18:11:20    320s] Max route layer (adjusted) = 5
[01/07 18:11:20    320s] Set min layer with default ( 2 )
[01/07 18:11:20    320s] Set max layer with default ( 127 )
[01/07 18:11:20    320s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:20    320s] Min route layer (adjusted) = 2
[01/07 18:11:20    320s] Max route layer (adjusted) = 5
[01/07 18:11:20    320s] (I)      Started Import and model ( Curr Mem: 4.90 MB )
[01/07 18:11:20    320s] (I)      == Non-default Options ==
[01/07 18:11:20    320s] (I)      Maximum routing layer                              : 5
[01/07 18:11:20    320s] (I)      Top routing layer                                  : 5
[01/07 18:11:20    320s] (I)      Number of threads                                  : 8
[01/07 18:11:20    320s] (I)      Route tie net to shape                             : auto
[01/07 18:11:20    320s] (I)      Method to set GCell size                           : row
[01/07 18:11:20    320s] (I)      Tie hi/lo max distance                             : 41.400000
[01/07 18:11:20    320s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[01/07 18:11:20    320s] (I)      ============== Pin Summary ==============
[01/07 18:11:20    320s] (I)      +-------+--------+---------+------------+
[01/07 18:11:20    320s] (I)      | Layer | # pins | % total |      Group |
[01/07 18:11:20    320s] (I)      +-------+--------+---------+------------+
[01/07 18:11:20    320s] (I)      |     1 |  37434 |   99.09 |        Pin |
[01/07 18:11:20    320s] (I)      |     2 |      0 |    0.00 | Pin access |
[01/07 18:11:20    320s] (I)      |     3 |    304 |    0.80 | Pin access |
[01/07 18:11:20    320s] (I)      |     4 |      0 |    0.00 |      Other |
[01/07 18:11:20    320s] (I)      |     5 |     39 |    0.10 |      Other |
[01/07 18:11:20    320s] (I)      +-------+--------+---------+------------+
[01/07 18:11:20    320s] (I)      Custom ignore net properties:
[01/07 18:11:20    320s] (I)      1 : NotLegal
[01/07 18:11:20    320s] (I)      Default ignore net properties:
[01/07 18:11:20    320s] (I)      1 : Special
[01/07 18:11:20    320s] (I)      2 : Analog
[01/07 18:11:20    320s] (I)      3 : Fixed
[01/07 18:11:20    320s] (I)      4 : Skipped
[01/07 18:11:20    320s] (I)      5 : MixedSignal
[01/07 18:11:20    320s] (I)      Prerouted net properties:
[01/07 18:11:20    320s] (I)      1 : NotLegal
[01/07 18:11:20    320s] (I)      2 : Special
[01/07 18:11:20    320s] (I)      3 : Analog
[01/07 18:11:20    320s] (I)      4 : Fixed
[01/07 18:11:20    320s] (I)      5 : Skipped
[01/07 18:11:20    320s] (I)      6 : MixedSignal
[01/07 18:11:20    320s] [NR-eGR] Early global route reroute all routable nets
[01/07 18:11:20    320s] (I)      Use row-based GCell size
[01/07 18:11:20    320s] (I)      Use row-based GCell align
[01/07 18:11:20    320s] (I)      layer 0 area = 83000
[01/07 18:11:20    320s] (I)      layer 1 area = 67600
[01/07 18:11:20    320s] (I)      layer 2 area = 240000
[01/07 18:11:20    320s] (I)      layer 3 area = 240000
[01/07 18:11:20    320s] (I)      layer 4 area = 4000000
[01/07 18:11:20    320s] (I)      GCell unit size   : 4140
[01/07 18:11:20    320s] (I)      GCell multiplier  : 1
[01/07 18:11:20    320s] (I)      GCell row height  : 4140
[01/07 18:11:20    320s] (I)      Actual row height : 4140
[01/07 18:11:20    320s] (I)      GCell align ref   : 479320 479320
[01/07 18:11:20    320s] [NR-eGR] Track table information for default rule: 
[01/07 18:11:20    320s] [NR-eGR] met1 has single uniform track structure
[01/07 18:11:20    320s] [NR-eGR] met2 has single uniform track structure
[01/07 18:11:20    320s] [NR-eGR] met3 has single uniform track structure
[01/07 18:11:20    320s] [NR-eGR] met4 has single uniform track structure
[01/07 18:11:20    320s] [NR-eGR] met5 has single uniform track structure
[01/07 18:11:20    320s] (I)      ============== Default via ===============
[01/07 18:11:20    320s] (I)      +---+------------------+-----------------+
[01/07 18:11:20    320s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/07 18:11:20    320s] (I)      +---+------------------+-----------------+
[01/07 18:11:20    320s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[01/07 18:11:20    320s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[01/07 18:11:20    320s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[01/07 18:11:20    320s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[01/07 18:11:20    320s] (I)      +---+------------------+-----------------+
[01/07 18:11:20    320s] (I)      Design has 52 placement macros with 52 shapes. 
[01/07 18:11:20    320s] [NR-eGR] Read 6281 PG shapes
[01/07 18:11:20    320s] [NR-eGR] Read 0 clock shapes
[01/07 18:11:20    320s] [NR-eGR] Read 0 other shapes
[01/07 18:11:20    320s] [NR-eGR] #Routing Blockages  : 0
[01/07 18:11:20    320s] [NR-eGR] #Instance Blockages : 45786
[01/07 18:11:20    320s] [NR-eGR] #PG Blockages       : 6281
[01/07 18:11:20    320s] [NR-eGR] #Halo Blockages     : 0
[01/07 18:11:20    320s] [NR-eGR] #Boundary Blockages : 0
[01/07 18:11:20    320s] [NR-eGR] #Clock Blockages    : 0
[01/07 18:11:20    320s] [NR-eGR] #Other Blockages    : 0
[01/07 18:11:20    320s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/07 18:11:20    320s] [NR-eGR] #prerouted nets         : 2
[01/07 18:11:20    320s] [NR-eGR] #prerouted special nets : 0
[01/07 18:11:20    320s] [NR-eGR] #prerouted wires        : 2725
[01/07 18:11:20    320s] [NR-eGR] Read 11950 nets ( ignored 2 )
[01/07 18:11:20    320s] (I)        Front-side 11950 ( ignored 2 )
[01/07 18:11:20    320s] (I)        Back-side  0 ( ignored 0 )
[01/07 18:11:20    320s] (I)        Both-side  0 ( ignored 0 )
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[01/07 18:11:20    320s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[01/07 18:11:20    320s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:11:20    320s] (I)      Reading macro buffers
[01/07 18:11:20    320s] (I)      Number of macro buffers: 0
[01/07 18:11:20    320s] (I)      early_global_route_priority property id does not exist.
[01/07 18:11:20    320s] (I)      Read Num Blocks=52067  Num Prerouted Wires=2725  Num CS=0
[01/07 18:11:20    320s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 2051
[01/07 18:11:20    320s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 534
[01/07 18:11:20    320s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 124
[01/07 18:11:20    320s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 16
[01/07 18:11:20    320s] (I)      Number of ignored nets                =      2
[01/07 18:11:20    320s] (I)      Number of connected nets              =      0
[01/07 18:11:20    320s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[01/07 18:11:20    320s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/07 18:11:20    320s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/07 18:11:20    320s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/07 18:11:20    320s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 18:11:20    320s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/07 18:11:20    320s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/07 18:11:20    320s] (I)      Ndr track 0 does not exist
[01/07 18:11:20    320s] (I)      ---------------------Grid Graph Info--------------------
[01/07 18:11:20    320s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[01/07 18:11:20    320s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[01/07 18:11:20    320s] (I)      Site width          :   460  (dbu)
[01/07 18:11:20    320s] (I)      Row height          :  4140  (dbu)
[01/07 18:11:20    320s] (I)      GCell row height    :  4140  (dbu)
[01/07 18:11:20    320s] (I)      GCell width         :  4140  (dbu)
[01/07 18:11:20    320s] (I)      GCell height        :  4140  (dbu)
[01/07 18:11:20    320s] (I)      Grid                :   382   385     5
[01/07 18:11:20    320s] (I)      Layer numbers       :     1     2     3     4     5
[01/07 18:11:20    320s] (I)      Vertical capacity   :     0  4140     0  4140     0
[01/07 18:11:20    320s] (I)      Horizontal capacity :     0     0  4140     0  4140
[01/07 18:11:20    320s] (I)      Default wire width  :   140   140   300   300  1600
[01/07 18:11:20    320s] (I)      Default wire space  :   140   140   300   300  1600
[01/07 18:11:20    320s] (I)      Default wire pitch  :   280   280   600   600  3200
[01/07 18:11:20    320s] (I)      Default pitch size  :   280   460   610   615  3660
[01/07 18:11:20    320s] (I)      First track coord   :   460   460   470   850  3520
[01/07 18:11:20    320s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[01/07 18:11:20    320s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[01/07 18:11:20    320s] (I)      Num of masks        :     1     1     1     1     1
[01/07 18:11:20    320s] (I)      Num of trim masks   :     0     0     0     0     0
[01/07 18:11:20    320s] (I)      --------------------------------------------------------
[01/07 18:11:20    320s] 
[01/07 18:11:20    320s] [NR-eGR] ============ Routing rule table ============
[01/07 18:11:20    320s] [NR-eGR] Rule id: 0  Nets: 11916
[01/07 18:11:20    320s] [NR-eGR] ========================================
[01/07 18:11:20    320s] [NR-eGR] 
[01/07 18:11:20    320s] (I)      ======== NDR :  =========
[01/07 18:11:20    320s] (I)      +--------------+--------+
[01/07 18:11:20    320s] (I)      |           ID |      0 |
[01/07 18:11:20    320s] (I)      |         Name |        |
[01/07 18:11:20    320s] (I)      |      Default |    yes |
[01/07 18:11:20    320s] (I)      |  Clk Special |     no |
[01/07 18:11:20    320s] (I)      | Hard spacing |     no |
[01/07 18:11:20    320s] (I)      |    NDR track | (none) |
[01/07 18:11:20    320s] (I)      |      NDR via | (none) |
[01/07 18:11:20    320s] (I)      |  Extra space |      0 |
[01/07 18:11:20    320s] (I)      |      Shields |      0 |
[01/07 18:11:20    320s] (I)      |   Demand (H) |      1 |
[01/07 18:11:20    320s] (I)      |   Demand (V) |      1 |
[01/07 18:11:20    320s] (I)      |        #Nets |  11916 |
[01/07 18:11:20    320s] (I)      +--------------+--------+
[01/07 18:11:20    320s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:11:20    320s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:11:20    320s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:11:20    320s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[01/07 18:11:20    320s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[01/07 18:11:20    320s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[01/07 18:11:20    320s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[01/07 18:11:20    320s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:11:20    320s] (I)      ======== NDR :  =========
[01/07 18:11:20    320s] (I)      +--------------+--------+
[01/07 18:11:20    320s] (I)      |           ID |      1 |
[01/07 18:11:20    320s] (I)      |         Name |        |
[01/07 18:11:20    320s] (I)      |      Default |     no |
[01/07 18:11:20    320s] (I)      |  Clk Special |     no |
[01/07 18:11:20    320s] (I)      | Hard spacing |     no |
[01/07 18:11:20    320s] (I)      |    NDR track | (none) |
[01/07 18:11:20    320s] (I)      |      NDR via | (none) |
[01/07 18:11:20    320s] (I)      |  Extra space |      1 |
[01/07 18:11:20    320s] (I)      |      Shields |      0 |
[01/07 18:11:20    320s] (I)      |   Demand (H) |      2 |
[01/07 18:11:20    320s] (I)      |   Demand (V) |      2 |
[01/07 18:11:20    320s] (I)      |        #Nets |      0 |
[01/07 18:11:20    320s] (I)      +--------------+--------+
[01/07 18:11:20    320s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:11:20    320s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[01/07 18:11:20    320s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:11:20    320s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[01/07 18:11:20    320s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:11:20    320s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[01/07 18:11:20    320s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[01/07 18:11:20    320s] (I)      +-------------------------------------------------------------------------------------+
[01/07 18:11:20    320s] (I)      =============== Blocked Tracks ===============
[01/07 18:11:20    320s] (I)      +-------+---------+----------+---------------+
[01/07 18:11:20    320s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/07 18:11:20    320s] (I)      +-------+---------+----------+---------------+
[01/07 18:11:20    320s] (I)      |     1 |       0 |        0 |         0.00% |
[01/07 18:11:20    320s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[01/07 18:11:20    320s] (I)      |     3 |  999312 |   491543 |        49.19% |
[01/07 18:11:20    320s] (I)      |     4 |  991375 |   568958 |        57.39% |
[01/07 18:11:20    320s] (I)      |     5 |  166170 |    96026 |        57.79% |
[01/07 18:11:20    320s] (I)      +-------+---------+----------+---------------+
[01/07 18:11:20    320s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.91 MB )
[01/07 18:11:20    320s] (I)      Delete wires for 11916 nets (async)
[01/07 18:11:20    320s] (I)      Reset routing kernel
[01/07 18:11:20    320s] (I)      Started Global Routing ( Curr Mem: 4.91 MB )
[01/07 18:11:20    320s] (I)      totalPins=34745  totalGlobalPin=33243 (95.68%)
[01/07 18:11:20    320s] (I)      ================= Net Group Info =================
[01/07 18:11:20    320s] (I)      +----+----------------+--------------+-----------+
[01/07 18:11:20    320s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[01/07 18:11:20    320s] (I)      +----+----------------+--------------+-----------+
[01/07 18:11:20    320s] (I)      |  1 |          11916 |      met2(2) |   met5(5) |
[01/07 18:11:20    320s] (I)      +----+----------------+--------------+-----------+
[01/07 18:11:20    321s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[01/07 18:11:20    321s] (I)      total 2D Demand : 5608 = (1608 H, 4000 V)
[01/07 18:11:20    321s] (I)      #blocked GCells = 64770
[01/07 18:11:20    321s] (I)      #regions = 4
[01/07 18:11:20    321s] (I)      Adjusted 0 GCells for pin access
[01/07 18:11:20    321s] [NR-eGR] Layer group 1: route 11916 net(s) in layer range [2, 5]
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] (I)      ============  Phase 1a Route ============
[01/07 18:11:20    321s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[01/07 18:11:20    321s] (I)      Usage: 98797 = (48491 H, 50306 V) = (8.33% H, 4.48% V) = (2.008e+05um H, 2.083e+05um V)
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] (I)      ============  Phase 1b Route ============
[01/07 18:11:20    321s] (I)      Usage: 98871 = (48505 H, 50366 V) = (8.33% H, 4.49% V) = (2.008e+05um H, 2.085e+05um V)
[01/07 18:11:20    321s] (I)      Overflow of layer group 1: 1.32% H + 0.03% V. EstWL: 4.093259e+05um
[01/07 18:11:20    321s] (I)      Congestion metric : 4.07%H 0.09%V, 4.17%HV
[01/07 18:11:20    321s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] (I)      ============  Phase 1c Route ============
[01/07 18:11:20    321s] (I)      Level2 Grid: 77 x 77
[01/07 18:11:20    321s] (I)      Usage: 99255 = (48674 H, 50581 V) = (8.36% H, 4.51% V) = (2.015e+05um H, 2.094e+05um V)
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] (I)      ============  Phase 1d Route ============
[01/07 18:11:20    321s] (I)      Usage: 99648 = (48720 H, 50928 V) = (8.37% H, 4.54% V) = (2.017e+05um H, 2.108e+05um V)
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] (I)      ============  Phase 1e Route ============
[01/07 18:11:20    321s] (I)      Usage: 99648 = (48720 H, 50928 V) = (8.37% H, 4.54% V) = (2.017e+05um H, 2.108e+05um V)
[01/07 18:11:20    321s] [NR-eGR] Early Global Route overflow of layer group 1: 1.01% H + 0.00% V. EstWL: 4.125427e+05um
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] (I)      ============  Phase 1l Route ============
[01/07 18:11:20    321s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/07 18:11:20    321s] (I)      Layer  2:     691695     53533         1      600246      719946    (45.47%) 
[01/07 18:11:20    321s] (I)      Layer  3:     511966     97451      7278      465485      530049    (46.76%) 
[01/07 18:11:20    321s] (I)      Layer  4:     433320     23654       280      505753      481708    (51.22%) 
[01/07 18:11:20    321s] (I)      Layer  5:      71304      5231        71       92980       72942    (56.04%) 
[01/07 18:11:20    321s] (I)      Total:       1708285    179869      7630     1664464     1804643    (47.98%) 
[01/07 18:11:20    321s] (I)      
[01/07 18:11:20    321s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 18:11:20    321s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 18:11:20    321s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 18:11:20    321s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[01/07 18:11:20    321s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:11:20    321s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:11:20    321s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 18:11:20    321s] [NR-eGR]    met3 ( 3)      3137( 4.02%)       232( 0.30%)         3( 0.00%)   ( 4.32%) 
[01/07 18:11:20    321s] [NR-eGR]    met4 ( 4)       170( 0.24%)         1( 0.00%)         0( 0.00%)   ( 0.24%) 
[01/07 18:11:20    321s] [NR-eGR]    met5 ( 5)        68( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[01/07 18:11:20    321s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 18:11:20    321s] [NR-eGR]        Total      3376( 1.15%)       233( 0.08%)         3( 0.00%)   ( 1.23%) 
[01/07 18:11:20    321s] [NR-eGR] 
[01/07 18:11:20    321s] (I)      Finished Global Routing ( CPU: 1.06 sec, Real: 0.40 sec, Curr Mem: 4.92 MB )
[01/07 18:11:20    321s] (I)      Updating congestion map
[01/07 18:11:20    321s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[01/07 18:11:20    322s] [NR-eGR] Overflow after Early Global Route 2.87% H + 0.00% V
[01/07 18:11:20    322s] (I)      Running track assignment and export wires
[01/07 18:11:20    322s] (I)      ============= Track Assignment ============
[01/07 18:11:20    322s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.91 MB )
[01/07 18:11:20    322s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[01/07 18:11:20    322s] (I)      Run Multi-thread track assignment
[01/07 18:11:20    322s] (I)      Finished Track Assignment (8T) ( CPU: 0.29 sec, Real: 0.06 sec, Curr Mem: 4.96 MB )
[01/07 18:11:20    322s] (I)      Started Export ( Curr Mem: 4.96 MB )
[01/07 18:11:20    322s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[01/07 18:11:20    322s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/07 18:11:20    322s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:11:20    322s] [NR-eGR]               Length (um)   Vias 
[01/07 18:11:20    322s] [NR-eGR] ---------------------------------
[01/07 18:11:20    322s] [NR-eGR]  met1  (1H)             4  35916 
[01/07 18:11:20    322s] [NR-eGR]  met2  (2V)        185240  42267 
[01/07 18:11:20    322s] [NR-eGR]  met3  (3H)        191931   7179 
[01/07 18:11:20    322s] [NR-eGR]  met4  (4V)         38956   5271 
[01/07 18:11:20    322s] [NR-eGR]  met5  (5H)         18803      0 
[01/07 18:11:20    322s] [NR-eGR] ---------------------------------
[01/07 18:11:20    322s] [NR-eGR]        Total       434936  90633 
[01/07 18:11:20    322s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:11:20    322s] [NR-eGR] Total half perimeter of net bounding box: 316919um
[01/07 18:11:20    322s] [NR-eGR] Total length: 434936um, number of vias: 90633
[01/07 18:11:20    322s] [NR-eGR] --------------------------------------------------------------------------
[01/07 18:11:20    322s] (I)      == Layer wire length by net rule ==
[01/07 18:11:20    322s] (I)                     Default 
[01/07 18:11:20    322s] (I)      -----------------------
[01/07 18:11:20    322s] (I)       met1  (1H)        4um 
[01/07 18:11:20    322s] (I)       met2  (2V)   185240um 
[01/07 18:11:20    322s] (I)       met3  (3H)   191931um 
[01/07 18:11:20    322s] (I)       met4  (4V)    38956um 
[01/07 18:11:20    322s] (I)       met5  (5H)    18803um 
[01/07 18:11:20    322s] (I)      -----------------------
[01/07 18:11:20    322s] (I)             Total  434936um 
[01/07 18:11:20    322s] (I)      == Layer via count by net rule ==
[01/07 18:11:20    322s] (I)                    Default 
[01/07 18:11:20    322s] (I)      ----------------------
[01/07 18:11:20    322s] (I)       met1  (1H)     35916 
[01/07 18:11:20    322s] (I)       met2  (2V)     42267 
[01/07 18:11:20    322s] (I)       met3  (3H)      7179 
[01/07 18:11:20    322s] (I)       met4  (4V)      5271 
[01/07 18:11:20    322s] (I)       met5  (5H)         0 
[01/07 18:11:20    322s] (I)      ----------------------
[01/07 18:11:20    322s] (I)             Total    90633 
[01/07 18:11:20    322s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.14 sec, Curr Mem: 4.84 MB )
[01/07 18:11:20    322s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:11:20    322s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 0.73 sec, Curr Mem: 4.84 MB )
[01/07 18:11:20    322s] [NR-eGR] Finished Early Global Route ( CPU: 1.72 sec, Real: 0.74 sec, Curr Mem: 4.80 MB )
[01/07 18:11:20    322s] (I)      ========================================= Runtime Summary ==========================================
[01/07 18:11:20    322s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[01/07 18:11:20    322s] (I)      ----------------------------------------------------------------------------------------------------
[01/07 18:11:20    322s] (I)       Early Global Route                             100.00%  162.86 sec  163.60 sec  0.74 sec  1.72 sec 
[01/07 18:11:20    322s] (I)       +-Early Global Route kernel                     98.91%  162.86 sec  163.60 sec  0.73 sec  1.71 sec 
[01/07 18:11:20    322s] (I)       | +-Import and model                            13.67%  162.86 sec  162.96 sec  0.10 sec  0.10 sec 
[01/07 18:11:20    322s] (I)       | | +-Create place DB                            4.02%  162.86 sec  162.89 sec  0.03 sec  0.03 sec 
[01/07 18:11:20    322s] (I)       | | | +-Import place data                        4.00%  162.86 sec  162.89 sec  0.03 sec  0.03 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Read instances and placement           1.20%  162.86 sec  162.87 sec  0.01 sec  0.01 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Read nets                              2.70%  162.87 sec  162.89 sec  0.02 sec  0.02 sec 
[01/07 18:11:20    322s] (I)       | | +-Create route DB                            7.54%  162.89 sec  162.95 sec  0.06 sec  0.06 sec 
[01/07 18:11:20    322s] (I)       | | | +-Import route data (8T)                   7.49%  162.89 sec  162.95 sec  0.06 sec  0.06 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.04%  162.90 sec  162.91 sec  0.01 sec  0.01 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read routing blockages               0.00%  162.90 sec  162.90 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read instance blockages              0.72%  162.90 sec  162.90 sec  0.01 sec  0.01 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read PG blockages                    0.15%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read clock blockages                 0.00%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read other blockages                 0.00%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read halo blockages                  0.01%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Read boundary cut boxes              0.00%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Read blackboxes                        0.00%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Read prerouted                         0.16%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Read nets                              0.57%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Set up via pillars                     0.01%  162.91 sec  162.91 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Initialize 3D grid graph               0.31%  162.91 sec  162.92 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | | | +-Model blockage capacity                4.22%  162.92 sec  162.95 sec  0.03 sec  0.03 sec 
[01/07 18:11:20    322s] (I)       | | | | | +-Initialize 3D capacity               3.92%  162.92 sec  162.95 sec  0.03 sec  0.03 sec 
[01/07 18:11:20    322s] (I)       | | +-Read aux data                              0.00%  162.95 sec  162.95 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | +-Others data preparation                    0.00%  162.95 sec  162.95 sec  0.00 sec  0.00 sec 
[01/07 18:11:20    322s] (I)       | | +-Create route kernel                        1.76%  162.95 sec  162.96 sec  0.01 sec  0.01 sec 
[01/07 18:11:20    322s] (I)       | +-Global Routing                              54.25%  162.97 sec  163.37 sec  0.40 sec  1.06 sec 
[01/07 18:11:20    322s] (I)       | | +-Initialization                             0.86%  162.97 sec  162.97 sec  0.01 sec  0.01 sec 
[01/07 18:11:20    322s] (I)       | | +-Net group 1                               50.52%  162.97 sec  163.35 sec  0.37 sec  1.03 sec 
[01/07 18:11:20    322s] (I)       | | | +-Generate topology (8T)                   1.82%  162.97 sec  162.99 sec  0.01 sec  0.07 sec 
[01/07 18:11:21    322s] (I)       | | | +-Phase 1a                                 7.30%  163.00 sec  163.05 sec  0.05 sec  0.12 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Pattern routing (8T)                   4.08%  163.00 sec  163.03 sec  0.03 sec  0.09 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.46%  163.03 sec  163.04 sec  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Add via demand to 2D                   1.46%  163.04 sec  163.05 sec  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | | | +-Phase 1b                                 6.42%  163.05 sec  163.10 sec  0.05 sec  0.09 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Monotonic routing (8T)                 4.41%  163.06 sec  163.09 sec  0.03 sec  0.08 sec 
[01/07 18:11:21    322s] (I)       | | | +-Phase 1c                                 2.28%  163.10 sec  163.12 sec  0.02 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Two level Routing                      2.24%  163.10 sec  163.12 sec  0.02 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | | | | | +-Two Level Routing (Regular)          1.08%  163.11 sec  163.12 sec  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | | | | | +-Two Level Routing (Strong)           0.27%  163.12 sec  163.12 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)       | | | +-Phase 1d                                19.13%  163.12 sec  163.26 sec  0.14 sec  0.47 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Detoured routing (8T)                 19.08%  163.12 sec  163.26 sec  0.14 sec  0.47 sec 
[01/07 18:11:21    322s] (I)       | | | +-Phase 1e                                 0.75%  163.26 sec  163.27 sec  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Route legalization                     0.55%  163.26 sec  163.27 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)       | | | | | +-Legalize Blockage Violations         0.50%  163.26 sec  163.27 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)       | | | +-Phase 1l                                10.42%  163.27 sec  163.35 sec  0.08 sec  0.25 sec 
[01/07 18:11:21    322s] (I)       | | | | +-Layer assignment (8T)                  8.82%  163.28 sec  163.35 sec  0.07 sec  0.24 sec 
[01/07 18:11:21    322s] (I)       | +-Export cong map                              3.47%  163.37 sec  163.39 sec  0.03 sec  0.03 sec 
[01/07 18:11:21    322s] (I)       | | +-Export 2D cong map                         0.85%  163.39 sec  163.39 sec  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)       | +-Extract Global 3D Wires                      0.50%  163.39 sec  163.40 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)       | +-Track Assignment (8T)                        8.03%  163.40 sec  163.46 sec  0.06 sec  0.29 sec 
[01/07 18:11:21    322s] (I)       | | +-Initialization                             0.12%  163.40 sec  163.40 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)       | | +-Track Assignment Kernel                    7.54%  163.40 sec  163.46 sec  0.06 sec  0.28 sec 
[01/07 18:11:21    322s] (I)       | | +-Free Memory                                0.00%  163.46 sec  163.46 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)       | +-Export                                      18.42%  163.46 sec  163.59 sec  0.14 sec  0.23 sec 
[01/07 18:11:21    322s] (I)       | | +-Export DB wires                            4.56%  163.46 sec  163.49 sec  0.03 sec  0.11 sec 
[01/07 18:11:21    322s] (I)       | | | +-Export all nets (8T)                     3.69%  163.46 sec  163.49 sec  0.03 sec  0.08 sec 
[01/07 18:11:21    322s] (I)       | | | +-Set wire vias (8T)                       0.41%  163.49 sec  163.49 sec  0.00 sec  0.02 sec 
[01/07 18:11:21    322s] (I)       | | +-Report wirelength                          3.13%  163.49 sec  163.52 sec  0.02 sec  0.02 sec 
[01/07 18:11:21    322s] (I)       | | +-Update net boxes                           1.40%  163.52 sec  163.53 sec  0.01 sec  0.03 sec 
[01/07 18:11:21    322s] (I)       | | +-Update timing                              7.92%  163.53 sec  163.59 sec  0.06 sec  0.06 sec 
[01/07 18:11:21    322s] (I)       | +-Postprocess design                           0.08%  163.60 sec  163.60 sec  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)      ======================= Summary by functions ========================
[01/07 18:11:21    322s] (I)       Lv  Step                                      %      Real       CPU 
[01/07 18:11:21    322s] (I)      ---------------------------------------------------------------------
[01/07 18:11:21    322s] (I)        0  Early Global Route                  100.00%  0.74 sec  1.72 sec 
[01/07 18:11:21    322s] (I)        1  Early Global Route kernel            98.91%  0.73 sec  1.71 sec 
[01/07 18:11:21    322s] (I)        2  Global Routing                       54.25%  0.40 sec  1.06 sec 
[01/07 18:11:21    322s] (I)        2  Export                               18.42%  0.14 sec  0.23 sec 
[01/07 18:11:21    322s] (I)        2  Import and model                     13.67%  0.10 sec  0.10 sec 
[01/07 18:11:21    322s] (I)        2  Track Assignment (8T)                 8.03%  0.06 sec  0.29 sec 
[01/07 18:11:21    322s] (I)        2  Export cong map                       3.47%  0.03 sec  0.03 sec 
[01/07 18:11:21    322s] (I)        2  Extract Global 3D Wires               0.50%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        3  Net group 1                          50.52%  0.37 sec  1.03 sec 
[01/07 18:11:21    322s] (I)        3  Update timing                         7.92%  0.06 sec  0.06 sec 
[01/07 18:11:21    322s] (I)        3  Create route DB                       7.54%  0.06 sec  0.06 sec 
[01/07 18:11:21    322s] (I)        3  Track Assignment Kernel               7.54%  0.06 sec  0.28 sec 
[01/07 18:11:21    322s] (I)        3  Export DB wires                       4.56%  0.03 sec  0.11 sec 
[01/07 18:11:21    322s] (I)        3  Create place DB                       4.02%  0.03 sec  0.03 sec 
[01/07 18:11:21    322s] (I)        3  Report wirelength                     3.13%  0.02 sec  0.02 sec 
[01/07 18:11:21    322s] (I)        3  Create route kernel                   1.76%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        3  Update net boxes                      1.40%  0.01 sec  0.03 sec 
[01/07 18:11:21    322s] (I)        3  Initialization                        0.99%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        3  Export 2D cong map                    0.85%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        4  Phase 1d                             19.13%  0.14 sec  0.47 sec 
[01/07 18:11:21    322s] (I)        4  Phase 1l                             10.42%  0.08 sec  0.25 sec 
[01/07 18:11:21    322s] (I)        4  Import route data (8T)                7.49%  0.06 sec  0.06 sec 
[01/07 18:11:21    322s] (I)        4  Phase 1a                              7.30%  0.05 sec  0.12 sec 
[01/07 18:11:21    322s] (I)        4  Phase 1b                              6.42%  0.05 sec  0.09 sec 
[01/07 18:11:21    322s] (I)        4  Import place data                     4.00%  0.03 sec  0.03 sec 
[01/07 18:11:21    322s] (I)        4  Export all nets (8T)                  3.69%  0.03 sec  0.08 sec 
[01/07 18:11:21    322s] (I)        4  Phase 1c                              2.28%  0.02 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        4  Generate topology (8T)                1.82%  0.01 sec  0.07 sec 
[01/07 18:11:21    322s] (I)        4  Phase 1e                              0.75%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        4  Set wire vias (8T)                    0.41%  0.00 sec  0.02 sec 
[01/07 18:11:21    322s] (I)        5  Detoured routing (8T)                19.08%  0.14 sec  0.47 sec 
[01/07 18:11:21    322s] (I)        5  Layer assignment (8T)                 8.82%  0.07 sec  0.24 sec 
[01/07 18:11:21    322s] (I)        5  Monotonic routing (8T)                4.41%  0.03 sec  0.08 sec 
[01/07 18:11:21    322s] (I)        5  Model blockage capacity               4.22%  0.03 sec  0.03 sec 
[01/07 18:11:21    322s] (I)        5  Pattern routing (8T)                  4.08%  0.03 sec  0.09 sec 
[01/07 18:11:21    322s] (I)        5  Read nets                             3.27%  0.02 sec  0.02 sec 
[01/07 18:11:21    322s] (I)        5  Two level Routing                     2.24%  0.02 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        5  Add via demand to 2D                  1.46%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        5  Pattern Routing Avoiding Blockages    1.46%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        5  Read instances and placement          1.20%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        5  Read blockages ( Layer 2-5 )          1.04%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        5  Route legalization                    0.55%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        5  Initialize 3D grid graph              0.31%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        5  Read prerouted                        0.16%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Initialize 3D capacity                3.92%  0.03 sec  0.03 sec 
[01/07 18:11:21    322s] (I)        6  Two Level Routing (Regular)           1.08%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        6  Read instance blockages               0.72%  0.01 sec  0.01 sec 
[01/07 18:11:21    322s] (I)        6  Legalize Blockage Violations          0.50%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Two Level Routing (Strong)            0.27%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Read PG blockages                     0.15%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[01/07 18:11:21    322s] Running post-eGR process
[01/07 18:11:21    322s] Extraction called for design 'fpga_top' of instances=11946 and nets=14797 using extraction engine 'preRoute' .
[01/07 18:11:21    322s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:11:21    322s] RC Extraction called in multi-corner(1) mode.
[01/07 18:11:21    322s] RCMode: PreRoute
[01/07 18:11:21    322s]       RC Corner Indexes            0   
[01/07 18:11:21    322s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:11:21    322s] Resistance Scaling Factor    : 1.00000 
[01/07 18:11:21    322s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:11:21    322s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:11:21    322s] Shrink Factor                : 1.00000
[01/07 18:11:21    322s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:11:21    322s] Using Quantus QRC technology file ...
[01/07 18:11:21    322s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:11:21    322s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:11:21    322s] eee: pegSigSF=1.070000
[01/07 18:11:21    322s] Initializing multi-corner resistance tables ...
[01/07 18:11:21    322s] eee: Grid unit RC data computation started
[01/07 18:11:21    322s] eee: Grid unit RC data computation completed
[01/07 18:11:21    322s] eee: l=1 avDens=0.102149 usedTrk=2461.124156 availTrk=24093.535421 sigTrk=2461.124156
[01/07 18:11:21    322s] eee: l=2 avDens=0.101362 usedTrk=4474.400960 availTrk=44142.711872 sigTrk=4474.400960
[01/07 18:11:21    322s] eee: l=3 avDens=0.159390 usedTrk=4650.850966 availTrk=29178.986960 sigTrk=4650.850966
[01/07 18:11:21    322s] eee: l=4 avDens=0.060762 usedTrk=1730.859393 availTrk=28485.840383 sigTrk=1730.859393
[01/07 18:11:21    322s] eee: l=5 avDens=0.159326 usedTrk=948.774540 availTrk=5954.912749 sigTrk=948.774540
[01/07 18:11:21    322s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:21    322s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:11:21    322s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321897 uaWl=1.000000 uaWlH=0.133600 aWlH=0.000000 lMod=0 pMax=0.840200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:11:21    322s] eee: NetCapCache creation started. (Current Mem: 5076.926M) 
[01/07 18:11:21    322s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5076.926M) 
[01/07 18:11:21    322s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:11:21    322s] eee: Metal Layers Info:
[01/07 18:11:21    322s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:11:21    322s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:11:21    322s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:11:21    322s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:11:21    322s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:11:21    322s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:11:21    322s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:11:21    322s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:11:21    322s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:11:21    322s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:11:21    322s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5076.926M)
[01/07 18:11:21    322s] Compute RC Scale Done ...
[01/07 18:11:21    322s] OPERPROF: Starting HotSpotCal at level 1, MEM:5106.0M, EPOCH TIME: 1736269881.391051
[01/07 18:11:21    322s] [hotspot] +------------+---------------+---------------+
[01/07 18:11:21    322s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 18:11:21    322s] [hotspot] +------------+---------------+---------------+
[01/07 18:11:21    322s] [hotspot] | normalized |          3.28 |         33.70 |
[01/07 18:11:21    322s] [hotspot] +------------+---------------+---------------+
[01/07 18:11:21    322s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.28, normalized total congestion hotspot area = 33.70 (area is in unit of 4 std-cell row bins)
[01/07 18:11:21    322s] [hotspot] max/total 3.28/33.70, big hotspot (>10) total 0.00
[01/07 18:11:21    322s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot] |  1  |   599.38   897.46   665.62   963.70 |        3.28   | grid_clb_1__1_/logical_til... |
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot] |  2  |   798.10   764.98   864.34   831.22 |        2.36   | grid_clb_1__1_/logical_til... |
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot] |  3  |   632.50   831.22   698.74   897.46 |        2.36   | grid_clb_1__1_/logical_til... |
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot] |  4  |   665.62   698.74   731.86   764.98 |        2.10   | grid_clb_1__1_/logical_til... |
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot] |  5  |   897.46   764.98   963.70   831.22 |        2.10   | grid_clb_1__1_/logical_til... |
[01/07 18:11:21    322s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[01/07 18:11:21    322s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:11:21    322s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:11:21    322s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:11:21    322s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:11:21    322s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[01/07 18:11:21    322s] Top 5 hotspots total area: 12.20
[01/07 18:11:21    322s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.009, MEM:5106.0M, EPOCH TIME: 1736269881.399915
[01/07 18:11:21    322s] Begin: Collecting metrics
[01/07 18:11:21    323s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        5098 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5118 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5120 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        5129 |      |     |
| global_route            |           |          |           |          |             |       3.28 |        33.70 | 0:00:01  |        5077 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:21    323s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3393.4M, current mem=3290.3M)

[01/07 18:11:21    323s] End: Collecting metrics
[01/07 18:11:21    323s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[01/07 18:11:21    323s] Begin: GigaOpt Route Type Constraints Refinement
[01/07 18:11:21    323s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:23.2/0:04:31.7 (1.2), mem = 5077.0M
[01/07 18:11:21    323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.24
[01/07 18:11:21    323s] ### Creating RouteCongInterface, started
[01/07 18:11:21    323s] 
[01/07 18:11:21    323s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[01/07 18:11:21    323s] 
[01/07 18:11:21    323s] #optDebug: {0, 1.000}
[01/07 18:11:21    323s] ### Creating RouteCongInterface, finished
[01/07 18:11:21    323s] Updated routing constraints on 0 nets.
[01/07 18:11:21    323s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.24
[01/07 18:11:21    323s] Bottom Preferred Layer:
[01/07 18:11:21    323s] +-------------+------------+----------+
[01/07 18:11:21    323s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:21    323s] +-------------+------------+----------+
[01/07 18:11:21    323s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:21    323s] +-------------+------------+----------+
[01/07 18:11:21    323s] Via Pillar Rule:
[01/07 18:11:21    323s]     None
[01/07 18:11:21    323s] Finished writing unified metrics of routing constraints.
[01/07 18:11:21    323s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.5), totSession cpu/real = 0:05:23.3/0:04:31.8 (1.2), mem = 5077.0M
[01/07 18:11:21    323s] 
[01/07 18:11:21    323s] =============================================================================================
[01/07 18:11:21    323s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.31-s109_1
[01/07 18:11:21    323s] =============================================================================================
[01/07 18:11:21    323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:21    323s] ---------------------------------------------------------------------------------------------
[01/07 18:11:21    323s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  84.3 % )     0:00:00.0 /  0:00:00.1    1.4
[01/07 18:11:21    323s] [ MISC                   ]          0:00:00.0  (  15.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:21    323s] ---------------------------------------------------------------------------------------------
[01/07 18:11:21    323s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.5
[01/07 18:11:21    323s] ---------------------------------------------------------------------------------------------
[01/07 18:11:21    323s] 
[01/07 18:11:21    323s] End: GigaOpt Route Type Constraints Refinement
[01/07 18:11:21    323s] Begin: Collecting metrics
[01/07 18:11:21    323s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        5098 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5118 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5120 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        5129 |      |     |
| global_route            |           |          |           |          |             |       3.28 |        33.70 | 0:00:01  |        5077 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5077 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:21    323s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3291.8M, current mem=3291.8M)

[01/07 18:11:21    323s] End: Collecting metrics
[01/07 18:11:21    323s] skip EGR on cluster skew clock nets.
[01/07 18:11:21    323s] Starting delay calculation for Setup views
[01/07 18:11:21    323s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:11:21    323s] #################################################################################
[01/07 18:11:21    323s] # Design Stage: PreRoute
[01/07 18:11:21    323s] # Design Name: fpga_top
[01/07 18:11:21    323s] # Design Mode: 130nm
[01/07 18:11:21    323s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:11:21    323s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:11:21    323s] # Signoff Settings: SI Off 
[01/07 18:11:21    323s] #################################################################################
[01/07 18:11:22    324s] Calculate delays in BcWc mode...
[01/07 18:11:22    324s] Topological Sorting (REAL = 0:00:00.0, MEM = 5117.2M, InitMEM = 5117.2M)
[01/07 18:11:22    324s] Start delay calculation (fullDC) (8 T). (MEM=3395.81)
[01/07 18:11:22    324s] End AAE Lib Interpolated Model. (MEM=5128.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:11:22    326s] Total number of fetched objects 13906
[01/07 18:11:22    326s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:11:22    326s] End delay calculation. (MEM=3425.57 CPU=0:00:01.7 REAL=0:00:00.0)
[01/07 18:11:22    326s] End delay calculation (fullDC). (MEM=3425.57 CPU=0:00:02.1 REAL=0:00:00.0)
[01/07 18:11:22    326s] *** CDM Built up (cpu=0:00:02.8  real=0:00:01.0  mem= 5567.3M) ***
[01/07 18:11:22    326s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:01.0 totSessionCpu=0:05:27 mem=5567.3M)
[01/07 18:11:22    326s] Begin: GigaOpt postEco DRV Optimization
[01/07 18:11:22    326s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[01/07 18:11:22    326s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:26.7/0:04:32.9 (1.2), mem = 5567.3M
[01/07 18:11:22    326s] Info: 9654 don't touch hierarchical instance nets excluded from IPO operation.
[01/07 18:11:22    326s] Info: 39 io nets excluded
[01/07 18:11:22    326s] Info: 2 nets with fixed/cover wires excluded.
[01/07 18:11:22    326s] Info: 2 clock nets excluded from IPO operation.
[01/07 18:11:22    326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4177499.25
[01/07 18:11:22    326s] 
[01/07 18:11:22    326s] Active Setup views: VIEW_SETUP 
[01/07 18:11:22    326s] Cell fpga_top LLGs are deleted
[01/07 18:11:22    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5567.3M, EPOCH TIME: 1736269882.878056
[01/07 18:11:22    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5567.3M, EPOCH TIME: 1736269882.878365
[01/07 18:11:22    326s] Max number of tech site patterns supported in site array is 256.
[01/07 18:11:22    326s] Core basic site is CoreSite
[01/07 18:11:22    326s] After signature check, allow fast init is true, keep pre-filter is true.
[01/07 18:11:22    326s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/07 18:11:22    326s] Fast DP-INIT is on for default
[01/07 18:11:22    326s] Atter site array init, number of instance map data is 0.
[01/07 18:11:22    326s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.009, MEM:5599.3M, EPOCH TIME: 1736269882.886943
[01/07 18:11:22    326s] 
[01/07 18:11:22    326s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:22    326s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:22    326s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.011, MEM:5599.3M, EPOCH TIME: 1736269882.888791
[01/07 18:11:22    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] [oiPhyDebug] optDemand 1659003856000.00, spDemand 166139856000.00.
[01/07 18:11:22    326s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11946
[01/07 18:11:22    326s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[01/07 18:11:22    326s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:27 mem=5599.3M
[01/07 18:11:22    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:5599.3M, EPOCH TIME: 1736269882.892089
[01/07 18:11:22    326s] Processing tracks to init pin-track alignment.
[01/07 18:11:22    326s] z: 2, totalTracks: 1
[01/07 18:11:22    326s] z: 4, totalTracks: 1
[01/07 18:11:22    326s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:22    326s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5599.3M, EPOCH TIME: 1736269882.895959
[01/07 18:11:22    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:22    326s] 
[01/07 18:11:22    326s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:22    326s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:22    326s] 
[01/07 18:11:22    326s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:22    326s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:5599.3M, EPOCH TIME: 1736269882.899997
[01/07 18:11:22    326s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5599.3M, EPOCH TIME: 1736269882.900047
[01/07 18:11:22    326s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.004, MEM:5599.3M, EPOCH TIME: 1736269882.903631
[01/07 18:11:22    326s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5599.3MB).
[01/07 18:11:22    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.013, MEM:5599.3M, EPOCH TIME: 1736269882.904987
[01/07 18:11:22    326s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[01/07 18:11:22    326s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11946
[01/07 18:11:22    326s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:27 mem=5599.3M
[01/07 18:11:22    326s] ### Creating RouteCongInterface, started
[01/07 18:11:22    326s] 
[01/07 18:11:22    326s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[01/07 18:11:22    326s] 
[01/07 18:11:22    326s] #optDebug: {0, 1.000}
[01/07 18:11:22    326s] ### Creating RouteCongInterface, finished
[01/07 18:11:22    326s] {MG  {4 0 40 0.684801} }
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[01/07 18:11:23    327s] AoF 2314.0790um
[01/07 18:11:23    327s] [GPS-DRV] Optimizer inputs ============================= 
[01/07 18:11:23    327s] [GPS-DRV] drvFixingStage: Small Scale
[01/07 18:11:23    327s] [GPS-DRV] costLowerBound: 0.1
[01/07 18:11:23    327s] [GPS-DRV] setupTNSCost  : 1
[01/07 18:11:23    327s] [GPS-DRV] maxIter       : 3
[01/07 18:11:23    327s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[01/07 18:11:23    327s] [GPS-DRV] Optimizer parameters ============================= 
[01/07 18:11:23    327s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[01/07 18:11:23    327s] [GPS-DRV] maxDensity (design): 0.95
[01/07 18:11:23    327s] [GPS-DRV] maxLocalDensity: 0.98
[01/07 18:11:23    327s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[01/07 18:11:23    327s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[01/07 18:11:23    327s] [GPS-DRV] isCPECostingOn: false
[01/07 18:11:23    327s] [GPS-DRV] All active and enabled setup views
[01/07 18:11:23    327s] [GPS-DRV]     VIEW_SETUP
[01/07 18:11:23    327s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:11:23    327s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/07 18:11:23    327s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/07 18:11:23    327s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/07 18:11:23    327s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[01/07 18:11:23    327s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5727.3M, EPOCH TIME: 1736269883.120945
[01/07 18:11:23    327s] Found 0 hard placement blockage before merging.
[01/07 18:11:23    327s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5727.3M, EPOCH TIME: 1736269883.121066
[01/07 18:11:23    327s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[01/07 18:11:23    327s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[01/07 18:11:23    327s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:11:23    327s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 18:11:23    327s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:11:23    327s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 18:11:23    327s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:11:23    327s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:11:23    327s] Dumping Information for Job ...
[01/07 18:11:23    327s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:11:23    327s] Info: violation cost 0.042765 (cap = 0.042765, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:11:23    327s] |    33|    71|    -0.86|    44|    44|    -0.09|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.93%|          |         |
[01/07 18:11:23    327s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:11:23    327s] Dumping Information for Job ...
[01/07 18:11:23    327s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:11:23    327s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:11:23    327s] |    33|    71|    -0.86|    43|    43|    -0.09|     0|     0|     0|     0|     2.68|     0.00|       1|       0|       0| 41.93%| 0:00:00.0|  5747.3M|
[01/07 18:11:23    327s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[01/07 18:11:23    327s] Dumping Information for Job ...
[01/07 18:11:23    327s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[01/07 18:11:23    327s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 18:11:23    327s] |    33|    71|    -0.86|    43|    43|    -0.09|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 41.93%| 0:00:00.0|  5747.3M|
[01/07 18:11:23    327s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] ###############################################################################
[01/07 18:11:23    327s] #
[01/07 18:11:23    327s] #  Large fanout net report:  
[01/07 18:11:23    327s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/07 18:11:23    327s] #     - current density: 41.93
[01/07 18:11:23    327s] #
[01/07 18:11:23    327s] #  List of high fanout nets:
[01/07 18:11:23    327s] #        Net(1):  pReset[0]: (fanouts = 1458)
[01/07 18:11:23    327s] #                   - multi-driver net with 2 drivers
[01/07 18:11:23    327s] #                   - Ignored for optimization
[01/07 18:11:23    327s] #
[01/07 18:11:23    327s] ###############################################################################
[01/07 18:11:23    327s] Bottom Preferred Layer:
[01/07 18:11:23    327s] +-------------+------------+----------+
[01/07 18:11:23    327s] |    Layer    |    CLK     |   Rule   |
[01/07 18:11:23    327s] +-------------+------------+----------+
[01/07 18:11:23    327s] | met3 (z=3)  |          1 | default  |
[01/07 18:11:23    327s] +-------------+------------+----------+
[01/07 18:11:23    327s] Via Pillar Rule:
[01/07 18:11:23    327s]     None
[01/07 18:11:23    327s] Finished writing unified metrics of routing constraints.
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] =======================================================================
[01/07 18:11:23    327s]                 Reasons for remaining drv violations
[01/07 18:11:23    327s] =======================================================================
[01/07 18:11:23    327s] *info: Total 44 net(s) have violations which can't be fixed by DRV optimization.
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] MultiBuffering failure reasons
[01/07 18:11:23    327s] ------------------------------------------------
[01/07 18:11:23    327s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[01/07 18:11:23    327s] *info:    43 net(s): Could not be fixed because of hier port constraint.
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=5747.3M) ***
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] Deleting 0 temporary hard placement blockage(s).
[01/07 18:11:23    327s] Total-nets :: 11951, Stn-nets :: 32, ratio :: 0.26776 %, Total-len 434936, Stn-len 0
[01/07 18:11:23    327s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11947
[01/07 18:11:23    327s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5619.3M, EPOCH TIME: 1736269883.299151
[01/07 18:11:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:11:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    327s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.019, MEM:5170.3M, EPOCH TIME: 1736269883.318272
[01/07 18:11:23    327s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4177499.25
[01/07 18:11:23    327s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:00.5 (2.2), totSession cpu/real = 0:05:27.9/0:04:33.4 (1.2), mem = 5170.3M
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] =============================================================================================
[01/07 18:11:23    327s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.31-s109_1
[01/07 18:11:23    327s] =============================================================================================
[01/07 18:11:23    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:23    327s] ---------------------------------------------------------------------------------------------
[01/07 18:11:23    327s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 18:11:23    327s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:23    327s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.1    2.0
[01/07 18:11:23    327s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 18:11:23    327s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 18:11:23    327s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:23    327s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.4    3.6
[01/07 18:11:23    327s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    2.9
[01/07 18:11:23    327s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:23    327s] [ OptEval                ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    6.4
[01/07 18:11:23    327s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:23    327s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[01/07 18:11:23    327s] [ IncrDelayCalc          ]      3   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    1.4
[01/07 18:11:23    327s] [ DrvFindVioNets         ]      3   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.2    6.2
[01/07 18:11:23    327s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    2.3
[01/07 18:11:23    327s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 18:11:23    327s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 18:11:23    327s] [ MISC                   ]          0:00:00.3  (  56.0 % )     0:00:00.3 /  0:00:00.6    2.1
[01/07 18:11:23    327s] ---------------------------------------------------------------------------------------------
[01/07 18:11:23    327s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:01.2    2.2
[01/07 18:11:23    327s] ---------------------------------------------------------------------------------------------
[01/07 18:11:23    327s] 
[01/07 18:11:23    327s] Begin: Collecting metrics
[01/07 18:11:23    328s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:00  |        5063 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5063 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
| global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        5098 |      |     |
| area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5118 |      |     |
| area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5120 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        5129 |      |     |
| global_route            |           |          |           |          |             |       3.28 |        33.70 | 0:00:01  |        5077 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5077 |      |     |
| drv_eco_fixing          |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5170 |   33 |  43 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:23    328s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3441.8M, current mem=3441.8M)

[01/07 18:11:23    328s] End: Collecting metrics
[01/07 18:11:23    328s] End: GigaOpt postEco DRV Optimization
[01/07 18:11:23    328s] **INFO: Flow update: Design timing is met.
[01/07 18:11:23    328s] Running refinePlace -preserveRouting true -hardFence false
[01/07 18:11:23    328s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5170.3M, EPOCH TIME: 1736269883.537267
[01/07 18:11:23    328s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5170.3M, EPOCH TIME: 1736269883.537325
[01/07 18:11:23    328s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5170.3M, EPOCH TIME: 1736269883.537377
[01/07 18:11:23    328s] Processing tracks to init pin-track alignment.
[01/07 18:11:23    328s] z: 2, totalTracks: 1
[01/07 18:11:23    328s] z: 4, totalTracks: 1
[01/07 18:11:23    328s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:23    328s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5170.3M, EPOCH TIME: 1736269883.542459
[01/07 18:11:23    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:23    328s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s]  Skipping Bad Lib Cell Checking (CMU) !
[01/07 18:11:23    328s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:5170.3M, EPOCH TIME: 1736269883.547221
[01/07 18:11:23    328s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5170.3M, EPOCH TIME: 1736269883.547269
[01/07 18:11:23    328s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5170.3M, EPOCH TIME: 1736269883.547508
[01/07 18:11:23    328s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5170.3MB).
[01/07 18:11:23    328s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5170.3M, EPOCH TIME: 1736269883.548522
[01/07 18:11:23    328s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:5170.3M, EPOCH TIME: 1736269883.548550
[01/07 18:11:23    328s] TDRefine: refinePlace mode is spiral
[01/07 18:11:23    328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4177499.14
[01/07 18:11:23    328s] OPERPROF:   Starting Refine-Place at level 2, MEM:5170.3M, EPOCH TIME: 1736269883.548610
[01/07 18:11:23    328s] *** Starting refinePlace (0:05:28 mem=5170.3M) ***
[01/07 18:11:23    328s] Total net bbox length = 3.169e+05 (1.600e+05 1.569e+05) (ext = 5.944e+04)
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:23    328s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:23    328s] Set min layer with default ( 2 )
[01/07 18:11:23    328s] Set max layer with default ( 127 )
[01/07 18:11:23    328s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:23    328s] Min route layer (adjusted) = 2
[01/07 18:11:23    328s] Max route layer (adjusted) = 5
[01/07 18:11:23    328s] Set min layer with default ( 2 )
[01/07 18:11:23    328s] Set max layer with default ( 127 )
[01/07 18:11:23    328s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:23    328s] Min route layer (adjusted) = 2
[01/07 18:11:23    328s] Max route layer (adjusted) = 5
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s] Starting Small incrNP...
[01/07 18:11:23    328s] User Input Parameters:
[01/07 18:11:23    328s] - Congestion Driven    : Off
[01/07 18:11:23    328s] - Timing Driven        : Off
[01/07 18:11:23    328s] - Area-Violation Based : Off
[01/07 18:11:23    328s] - Start Rollback Level : -5
[01/07 18:11:23    328s] - Legalized            : On
[01/07 18:11:23    328s] - Window Based         : Off
[01/07 18:11:23    328s] - eDen incr mode       : Off
[01/07 18:11:23    328s] - Small incr mode      : On
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s] default core: bins with density > 0.750 =  0.39 % ( 1 / 256 )
[01/07 18:11:23    328s] Density distribution unevenness ratio = 12.122%
[01/07 18:11:23    328s] Density distribution unevenness ratio (U70) = 0.078%
[01/07 18:11:23    328s] Density distribution unevenness ratio (U80) = 0.000%
[01/07 18:11:23    328s] Density distribution unevenness ratio (U90) = 0.000%
[01/07 18:11:23    328s] cost 0.775556, thresh 1.000000
[01/07 18:11:23    328s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5170.3M)
[01/07 18:11:23    328s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:11:23    328s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5170.3M, EPOCH TIME: 1736269883.563948
[01/07 18:11:23    328s] Starting refinePlace ...
[01/07 18:11:23    328s] Set min layer with default ( 2 )
[01/07 18:11:23    328s] Set max layer with default ( 127 )
[01/07 18:11:23    328s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:23    328s] Min route layer (adjusted) = 2
[01/07 18:11:23    328s] Max route layer (adjusted) = 5
[01/07 18:11:23    328s] One DDP V2 for no tweak run.
[01/07 18:11:23    328s] Set min layer with default ( 2 )
[01/07 18:11:23    328s] Set max layer with default ( 127 )
[01/07 18:11:23    328s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[01/07 18:11:23    328s] Min route layer (adjusted) = 2
[01/07 18:11:23    328s] Max route layer (adjusted) = 5
[01/07 18:11:23    328s] DDP initSite1 nrRow 153 nrJob 153
[01/07 18:11:23    328s] DDP markSite nrRow 153 nrJob 153
[01/07 18:11:23    328s]   Spread Effort: high, pre-route mode, useDDP on.
[01/07 18:11:23    328s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5172.4MB) @(0:05:28 - 0:05:28).
[01/07 18:11:23    328s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:11:23    328s] wireLenOptFixPriorityInst 1478 inst fixed
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s]  === Spiral for Logical I: (movable: 11895) ===
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s] Running Spiral MT with 8 threads  fetchWidth=49 
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s]  Legalizing fenced HInst  with 13 physical insts
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s]  Info: 0 filler has been deleted!
[01/07 18:11:23    328s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/07 18:11:23    328s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/07 18:11:23    328s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/07 18:11:23    328s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5140.4MB) @(0:05:28 - 0:05:29).
[01/07 18:11:23    328s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/07 18:11:23    328s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5140.4MB
[01/07 18:11:23    328s] Statistics of distance of Instance movement in refine placement:
[01/07 18:11:23    328s]   maximum (X+Y) =         0.00 um
[01/07 18:11:23    328s]   mean    (X+Y) =         0.00 um
[01/07 18:11:23    328s] Summary Report:
[01/07 18:11:23    328s] Instances move: 0 (out of 11895 movable)
[01/07 18:11:23    328s] Instances flipped: 0
[01/07 18:11:23    328s] Mean displacement: 0.00 um
[01/07 18:11:23    328s] Max displacement: 0.00 um 
[01/07 18:11:23    328s] Physical-only instances move: 0 (out of 0 movable physical-only)
[01/07 18:11:23    328s] Total instances moved : 0
[01/07 18:11:23    328s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.401, REAL:0.212, MEM:5140.4M, EPOCH TIME: 1736269883.775903
[01/07 18:11:23    328s] Total net bbox length = 3.169e+05 (1.600e+05 1.569e+05) (ext = 5.944e+04)
[01/07 18:11:23    328s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5140.4MB
[01/07 18:11:23    328s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=5140.4MB) @(0:05:28 - 0:05:29).
[01/07 18:11:23    328s] *** Finished refinePlace (0:05:29 mem=5140.4M) ***
[01/07 18:11:23    328s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4177499.14
[01/07 18:11:23    328s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.422, REAL:0.231, MEM:5140.4M, EPOCH TIME: 1736269883.779870
[01/07 18:11:23    328s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5140.4M, EPOCH TIME: 1736269883.779921
[01/07 18:11:23    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:11:23    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:23    328s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.043, REAL:0.016, MEM:5170.4M, EPOCH TIME: 1736269883.796070
[01/07 18:11:23    328s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.479, REAL:0.259, MEM:5170.4M, EPOCH TIME: 1736269883.796130
[01/07 18:11:23    328s] **INFO: Flow update: Design timing is met.
[01/07 18:11:23    328s] **INFO: Flow update: Design timing is met.
[01/07 18:11:23    328s] **INFO: Flow update: Design timing is met.
[01/07 18:11:23    328s] #optDebug: fT-D <X 1 0 0 0>
[01/07 18:11:23    328s] Register exp ratio and priority group on 0 nets on 13477 nets : 
[01/07 18:11:23    328s] 
[01/07 18:11:23    328s] Active setup views:
[01/07 18:11:23    328s]  VIEW_SETUP
[01/07 18:11:23    328s]   Dominating endpoints: 0
[01/07 18:11:23    328s]   Dominating TNS: -0.000
[01/07 18:11:23    328s] 
[01/07 18:11:24    329s] Extraction called for design 'fpga_top' of instances=11947 and nets=14798 using extraction engine 'preRoute' .
[01/07 18:11:24    329s] PreRoute RC Extraction called for design fpga_top.
[01/07 18:11:24    329s] RC Extraction called in multi-corner(1) mode.
[01/07 18:11:24    329s] RCMode: PreRoute
[01/07 18:11:24    329s]       RC Corner Indexes            0   
[01/07 18:11:24    329s] Capacitance Scaling Factor   : 1.00000 
[01/07 18:11:24    329s] Resistance Scaling Factor    : 1.00000 
[01/07 18:11:24    329s] Clock Cap. Scaling Factor    : 1.00000 
[01/07 18:11:24    329s] Clock Res. Scaling Factor    : 1.00000 
[01/07 18:11:24    329s] Shrink Factor                : 1.00000
[01/07 18:11:24    329s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 18:11:24    329s] Using Quantus QRC technology file ...
[01/07 18:11:24    329s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:11:24    329s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:11:24    329s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:11:24    329s] eee: pegSigSF=1.070000
[01/07 18:11:24    329s] Initializing multi-corner resistance tables ...
[01/07 18:11:24    329s] eee: Grid unit RC data computation started
[01/07 18:11:24    329s] eee: Grid unit RC data computation completed
[01/07 18:11:24    329s] eee: l=1 avDens=0.102149 usedTrk=2461.124156 availTrk=24093.535421 sigTrk=2461.124156
[01/07 18:11:24    329s] eee: l=2 avDens=0.101362 usedTrk=4474.400960 availTrk=44142.711872 sigTrk=4474.400960
[01/07 18:11:24    329s] eee: l=3 avDens=0.159391 usedTrk=4650.862077 availTrk=29178.986960 sigTrk=4650.862077
[01/07 18:11:24    329s] eee: l=4 avDens=0.060762 usedTrk=1730.859393 availTrk=28485.840383 sigTrk=1730.859393
[01/07 18:11:24    329s] eee: l=5 avDens=0.159326 usedTrk=948.774540 availTrk=5954.912749 sigTrk=948.774540
[01/07 18:11:24    329s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:24    329s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:11:24    329s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321897 uaWl=1.000000 uaWlH=0.133600 aWlH=0.000000 lMod=0 pMax=0.840200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:11:24    329s] eee: NetCapCache creation started. (Current Mem: 5107.605M) 
[01/07 18:11:24    329s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5107.605M) 
[01/07 18:11:24    329s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:11:24    329s] eee: Metal Layers Info:
[01/07 18:11:24    329s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:11:24    329s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:11:24    329s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:11:24    329s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:11:24    329s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:11:24    329s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:11:24    329s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:11:24    329s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:11:24    329s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:11:24    329s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:11:24    329s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5107.605M)
[01/07 18:11:24    329s] Starting delay calculation for Setup views
[01/07 18:11:24    329s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/07 18:11:24    329s] #################################################################################
[01/07 18:11:24    329s] # Design Stage: PreRoute
[01/07 18:11:24    329s] # Design Name: fpga_top
[01/07 18:11:24    329s] # Design Mode: 130nm
[01/07 18:11:24    329s] # Analysis Mode: MMMC Non-OCV 
[01/07 18:11:24    329s] # Parasitics Mode: No SPEF/RCDB 
[01/07 18:11:24    329s] # Signoff Settings: SI Off 
[01/07 18:11:24    329s] #################################################################################
[01/07 18:11:24    330s] Calculate delays in BcWc mode...
[01/07 18:11:24    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 5140.8M, InitMEM = 5140.8M)
[01/07 18:11:24    330s] Start delay calculation (fullDC) (8 T). (MEM=3422.89)
[01/07 18:11:24    330s] End AAE Lib Interpolated Model. (MEM=5152.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:11:25    332s] Total number of fetched objects 13907
[01/07 18:11:25    332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:11:25    332s] End delay calculation. (MEM=3452.8 CPU=0:00:01.7 REAL=0:00:01.0)
[01/07 18:11:25    332s] End delay calculation (fullDC). (MEM=3452.8 CPU=0:00:02.2 REAL=0:00:01.0)
[01/07 18:11:25    332s] *** CDM Built up (cpu=0:00:02.9  real=0:00:01.0  mem= 5600.9M) ***
[01/07 18:11:25    332s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=0:05:33 mem=5600.9M)
[01/07 18:11:25    332s] OPTC: user 20.0
[01/07 18:11:25    332s] Reported timing to dir ./timingReports
[01/07 18:11:25    332s] **optDesign ... cpu = 0:00:39, real = 0:00:32, mem = 3421.5M, totSessionCpu=0:05:33 **
[01/07 18:11:25    332s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5119.9M, EPOCH TIME: 1736269885.234535
[01/07 18:11:25    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:25    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:25    332s] 
[01/07 18:11:25    332s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:25    332s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:25    332s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5119.9M, EPOCH TIME: 1736269885.239062
[01/07 18:11:25    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:25    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:27    334s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     25 (25)      |
|   max_tran     |      0 (0)       |   0.000    |     18 (37)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.929%
Routing Overflow: 2.87% H and 0.00% V
------------------------------------------------------------------

[01/07 18:11:27    334s] Begin: Collecting metrics
[01/07 18:11:27    334s] **INFO: Starting Blocking QThread with 8 CPU
[01/07 18:11:27    334s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[01/07 18:11:27    334s] Multi-CPU acceleration using 8 CPU(s).
[01/07 18:11:27      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.0M
[01/07 18:11:27      0s] Multithreaded Timing Analysis is initialized with 8 threads
[01/07 18:11:27      0s] 
[01/07 18:11:28      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3441.8M, current mem=2779.4M)
[01/07 18:11:28      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2814.3M, current mem=2784.8M)
[01/07 18:11:28      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.0M
[01/07 18:11:28      0s] 
[01/07 18:11:28      0s] =============================================================================================
[01/07 18:11:28      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.31-s109_1
[01/07 18:11:28      0s] =============================================================================================
[01/07 18:11:28      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:28      0s] ---------------------------------------------------------------------------------------------
[01/07 18:11:28      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:11:28      0s] ---------------------------------------------------------------------------------------------
[01/07 18:11:28      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 18:11:28      0s] ---------------------------------------------------------------------------------------------
[01/07 18:11:28      0s] 

[01/07 18:11:28    334s]  
_______________________________________________________________________
[01/07 18:11:28    334s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:28    334s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[01/07 18:11:28    334s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[01/07 18:11:28    334s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[01/07 18:11:28    334s] | initial_summary         |           |    0.000 |           |        0 |       41.95 |            |              | 0:00:00  |        5063 |    0 |   0 |
[01/07 18:11:28    334s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5063 |      |     |
[01/07 18:11:28    334s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
[01/07 18:11:28    334s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5068 |      |     |
[01/07 18:11:28    334s] | global_opt              |           |    2.683 |           |        0 |       41.95 |            |              | 0:00:01  |        5098 |      |     |
[01/07 18:11:28    334s] | area_reclaiming         |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5118 |      |     |
[01/07 18:11:28    334s] | area_reclaiming_2       |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5120 |      |     |
[01/07 18:11:28    334s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        5129 |      |     |
[01/07 18:11:28    334s] | global_route            |           |          |           |          |             |       3.28 |        33.70 | 0:00:01  |        5077 |      |     |
[01/07 18:11:28    334s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5077 |      |     |
[01/07 18:11:28    334s] | drv_eco_fixing          |     0.000 |    2.683 |         0 |        0 |       41.93 |            |              | 0:00:01  |        5170 |   33 |  43 |
[01/07 18:11:28    334s] | final_summary           |           |    0.000 |           |        0 |       41.93 |            |              | 0:00:03  |        5154 |    0 |   0 |
[01/07 18:11:28    334s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[01/07 18:11:28    334s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3441.8M, current mem=3426.8M)

[01/07 18:11:28    334s] End: Collecting metrics
[01/07 18:11:28    334s] **optDesign ... cpu = 0:00:41, real = 0:00:35, mem = 3426.8M, totSessionCpu=0:05:34 **
[01/07 18:11:28    334s] *** Finished optDesign ***
[01/07 18:11:28    334s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:11:28    334s] UM:*                                                                   final
[01/07 18:11:28    334s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[01/07 18:11:28    334s] UM:*                                                                   opt_design_postcts
[01/07 18:11:32    334s] Info: final physical memory for 9 CRR processes is 829.34MB.
[01/07 18:11:33    334s] Info: Summary of CRR changes:
[01/07 18:11:33    334s]       - Timing transform commits:       0
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:47.2 real=0:00:53.5)
[01/07 18:11:33    334s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.8)
[01/07 18:11:33    334s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.2 real=0:00:01.8)
[01/07 18:11:33    334s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.1 real=0:00:01.9)
[01/07 18:11:33    334s] Deleting Lib Analyzer.
[01/07 18:11:33    334s] Info: Destroy the CCOpt slew target map.
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] *** Summary of all messages that are not suppressed in this session:
[01/07 18:11:33    334s] Severity  ID               Count  Summary                                  
[01/07 18:11:33    334s] ERROR     IMPESI-2221         31  No driver %s is found in the delay stage...
[01/07 18:11:33    334s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[01/07 18:11:33    334s] WARNING   IMPOPT-7330          6  Net %s has fanout exceed delaycal_use_de...
[01/07 18:11:33    334s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[01/07 18:11:33    334s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[01/07 18:11:33    334s] *** Message Summary: 28 warning(s), 31 error(s)
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] clean pInstBBox. size 0
[01/07 18:11:33    334s] Cell fpga_top LLGs are deleted
[01/07 18:11:33    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    334s] Info: pop threads available for lower-level modules during optimization.
[01/07 18:11:33    334s] *** optDesign #1 [finish] () : cpu/real = 0:00:41.1/0:00:40.0 (1.0), totSession cpu/real = 0:05:35.0/0:04:43.8 (1.2), mem = 5154.0M
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] =============================================================================================
[01/07 18:11:33    334s]  Final TAT Report : optDesign #1                                                23.31-s109_1
[01/07 18:11:33    334s] =============================================================================================
[01/07 18:11:33    334s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:11:33    334s] ---------------------------------------------------------------------------------------------
[01/07 18:11:33    334s] [ InitOpt                ]      1   0:00:11.5  (  28.7 % )     0:00:12.1 /  0:00:03.8    0.3
[01/07 18:11:33    334s] [ GlobalOpt              ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.7    1.3
[01/07 18:11:33    334s] [ DrvOpt                 ]      2   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:02.0    2.1
[01/07 18:11:33    334s] [ SimplifyNetlist        ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.7    1.5
[01/07 18:11:33    334s] [ AreaOpt                ]      2   0:00:01.3  (   3.1 % )     0:00:01.6 /  0:00:02.9    1.8
[01/07 18:11:33    334s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:33    334s] [ ViewPruning            ]     10   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:00.8    3.1
[01/07 18:11:33    334s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:02.2    0.7
[01/07 18:11:33    334s] [ MetricReport           ]     12   0:00:02.9  (   7.3 % )     0:00:02.9 /  0:00:02.5    0.9
[01/07 18:11:33    334s] [ DrvReport              ]      2   0:00:02.5  (   6.2 % )     0:00:02.5 /  0:00:00.6    0.2
[01/07 18:11:33    334s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.5
[01/07 18:11:33    334s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:07.8 /  0:00:10.9    1.4
[01/07 18:11:33    334s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.3
[01/07 18:11:33    334s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:33    334s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.0
[01/07 18:11:33    334s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:11:33    334s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/07 18:11:33    334s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.1
[01/07 18:11:33    334s] [ RefinePlace            ]      3   0:00:08.4  (  20.9 % )     0:00:08.4 /  0:00:12.0    1.4
[01/07 18:11:33    334s] [ DetailPlaceInit        ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[01/07 18:11:33    334s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   1.9 % )     0:00:00.8 /  0:00:01.7    2.3
[01/07 18:11:33    334s] [ ExtractRC              ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.4
[01/07 18:11:33    334s] [ UpdateTimingGraph      ]      6   0:00:00.3  (   0.7 % )     0:00:02.3 /  0:00:08.5    3.7
[01/07 18:11:33    334s] [ FullDelayCalc          ]      3   0:00:02.3  (   5.7 % )     0:00:02.3 /  0:00:08.9    3.9
[01/07 18:11:33    334s] [ TimingUpdate           ]     27   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:04.2    4.3
[01/07 18:11:33    334s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.8
[01/07 18:11:33    334s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 18:11:33    334s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/07 18:11:33    334s] [ MISC                   ]          0:00:06.2  (  15.5 % )     0:00:06.2 /  0:00:01.9    0.3
[01/07 18:11:33    334s] ---------------------------------------------------------------------------------------------
[01/07 18:11:33    334s]  optDesign #1 TOTAL                 0:00:40.0  ( 100.0 % )     0:00:40.0 /  0:00:41.1    1.0
[01/07 18:11:33    334s] ---------------------------------------------------------------------------------------------
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] TimeStamp Deleting Cell Server Begin ...
[01/07 18:11:33    334s] 
[01/07 18:11:33    334s] TimeStamp Deleting Cell Server End ...
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[01/07 18:11:33    334s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/07 18:11:33    334s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/07 18:11:33    334s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[01/07 18:11:33    334s] <CMD> routeDesign -globalDetail
[01/07 18:11:33    335s] #% Begin routeDesign (date=01/07 18:11:33, mem=3361.6M)
[01/07 18:11:33    335s] ### Time Record (routeDesign) is installed.
[01/07 18:11:33    335s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3361.59 (MB), peak = 4871.59 (MB)
[01/07 18:11:33    335s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/07 18:11:33    335s] #**INFO: setDesignMode -flowEffort standard
[01/07 18:11:33    335s] #**INFO: setDesignMode -powerEffort none
[01/07 18:11:33    335s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/07 18:11:33    335s] **INFO: User settings:
[01/07 18:11:33    335s] setNanoRouteMode -route_detail_auto_stop                    true
[01/07 18:11:33    335s] setNanoRouteMode -route_detail_end_iteration                1
[01/07 18:11:33    335s] setNanoRouteMode -route_detail_fix_antenna                  true
[01/07 18:11:33    335s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[01/07 18:11:33    335s] setNanoRouteMode -route_route_side                          front
[01/07 18:11:33    335s] setNanoRouteMode -route_extract_third_party_compatible      false
[01/07 18:11:33    335s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  58.5
[01/07 18:11:33    335s] setNanoRouteMode -route_bottom_routing_layer                1
[01/07 18:11:33    335s] setNanoRouteMode -route_antenna_diode_insertion             false
[01/07 18:11:33    335s] setNanoRouteMode -route_selected_net_only                   false
[01/07 18:11:33    335s] setNanoRouteMode -route_top_routing_layer                   5
[01/07 18:11:33    335s] setNanoRouteMode -route_with_eco                            false
[01/07 18:11:33    335s] setNanoRouteMode -route_with_litho_driven                   false
[01/07 18:11:33    335s] setNanoRouteMode -route_with_si_driven                      false
[01/07 18:11:33    335s] setNanoRouteMode -route_with_timing_driven                  true
[01/07 18:11:33    335s] setDesignMode -process                                      130
[01/07 18:11:33    335s] setExtractRCMode -coupling_c_th                             0.4
[01/07 18:11:33    335s] setExtractRCMode -engine                                    preRoute
[01/07 18:11:33    335s] setExtractRCMode -relative_c_th                             1
[01/07 18:11:33    335s] setExtractRCMode -total_c_th                                0
[01/07 18:11:33    335s] setDelayCalMode -enable_high_fanout                         true
[01/07 18:11:33    335s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[01/07 18:11:33    335s] setDelayCalMode -engine                                     aae
[01/07 18:11:33    335s] setDelayCalMode -ignoreNetLoad                              false
[01/07 18:11:33    335s] setDelayCalMode -socv_accuracy_mode                         low
[01/07 18:11:33    335s] setSIMode -separate_delta_delay_on_data                     true
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/07 18:11:33    335s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/07 18:11:33    335s] OPERPROF: Starting checkPlace at level 1, MEM:5109.0M, EPOCH TIME: 1736269893.752472
[01/07 18:11:33    335s] Processing tracks to init pin-track alignment.
[01/07 18:11:33    335s] z: 2, totalTracks: 1
[01/07 18:11:33    335s] z: 4, totalTracks: 1
[01/07 18:11:33    335s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/07 18:11:33    335s] Cell fpga_top LLGs are deleted
[01/07 18:11:33    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] # Building fpga_top llgBox search-tree.
[01/07 18:11:33    335s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5109.0M, EPOCH TIME: 1736269893.757321
[01/07 18:11:33    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5109.0M, EPOCH TIME: 1736269893.757628
[01/07 18:11:33    335s] Max number of tech site patterns supported in site array is 256.
[01/07 18:11:33    335s] Core basic site is CoreSite
[01/07 18:11:33    335s] After signature check, allow fast init is false, keep pre-filter is true.
[01/07 18:11:33    335s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/07 18:11:33    335s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:11:33    335s] SiteArray: use 1,175,552 bytes
[01/07 18:11:33    335s] SiteArray: current memory after site array memory allocation 5109.0M
[01/07 18:11:33    335s] SiteArray: FP blocked sites are writable
[01/07 18:11:33    335s] Keep-away cache is enable on metals: 1-5
[01/07 18:11:33    335s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:11:33    335s] Atter site array init, number of instance map data is 0.
[01/07 18:11:33    335s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.009, MEM:5109.0M, EPOCH TIME: 1736269893.766315
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:11:33    335s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:11:33    335s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.010, MEM:5109.0M, EPOCH TIME: 1736269893.767447
[01/07 18:11:33    335s] Begin checking placement ... (start mem=5109.0M, init mem=5109.0M)
[01/07 18:11:33    335s] Begin checking exclusive groups violation ...
[01/07 18:11:33    335s] There are 0 groups to check, max #box is 0, total #box is 0
[01/07 18:11:33    335s] Finished checking exclusive groups violations. Found 0 Vio.
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] Running CheckPlace using 8 threads!...
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] ...checkPlace MT is done!
[01/07 18:11:33    335s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5077.0M, EPOCH TIME: 1736269893.811642
[01/07 18:11:33    335s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:5077.0M, EPOCH TIME: 1736269893.816330
[01/07 18:11:33    335s] *info: Placed = 11895         
[01/07 18:11:33    335s] *info: Unplaced = 0           
[01/07 18:11:33    335s] Placement Density:41.92%(166149/396267)
[01/07 18:11:33    335s] Placement Density (including fixed std cells):41.92%(166149/396267)
[01/07 18:11:33    335s] Cell fpga_top LLGs are deleted
[01/07 18:11:33    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11895).
[01/07 18:11:33    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] # Resetting pin-track-align track data.
[01/07 18:11:33    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:11:33    335s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=5077.0M)
[01/07 18:11:33    335s] OPERPROF: Finished checkPlace at level 1, CPU:0.188, REAL:0.069, MEM:5077.0M, EPOCH TIME: 1736269893.821563
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/07 18:11:33    335s] *** Changed status on (2) nets in Clock.
[01/07 18:11:33    335s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=5077.0M) ***
[01/07 18:11:33    335s] % Begin globalDetailRoute (date=01/07 18:11:33, mem=3359.9M)
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] globalDetailRoute
[01/07 18:11:33    335s] 
[01/07 18:11:33    335s] #Start globalDetailRoute on Tue Jan  7 18:11:33 2025
[01/07 18:11:33    335s] #
[01/07 18:11:33    335s] ### Time Record (globalDetailRoute) is installed.
[01/07 18:11:33    335s] ### Time Record (Pre Callback) is installed.
[01/07 18:11:33    335s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:11:33    335s] ### Time Record (Pre Callback) is uninstalled.
[01/07 18:11:33    335s] ### Time Record (DB Import) is installed.
[01/07 18:11:33    335s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:11:33    335s] #Generating timing data, please wait...
[01/07 18:11:33    335s] #13477 total nets, 11919 already routed, 11919 will ignore in trialRoute
[01/07 18:11:33    335s] ### run_trial_route starts on Tue Jan  7 18:11:33 2025 with memory = 3356.11 (MB), peak = 4871.59 (MB)
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[01/07 18:11:34    335s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[01/07 18:11:34    335s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[01/07 18:11:34    335s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.13 [8]--
[01/07 18:11:34    335s] ### dump_timing_file starts on Tue Jan  7 18:11:34 2025 with memory = 3262.19 (MB), peak = 4871.59 (MB)
[01/07 18:11:34    335s] ### extractRC starts on Tue Jan  7 18:11:34 2025 with memory = 3256.86 (MB), peak = 4871.59 (MB)
[01/07 18:11:34    335s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:34    335s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.33 [8]--
[01/07 18:11:34    335s] ### List of enabled active setup view(s) before pruning:
[01/07 18:11:34    335s] ###     VIEW_SETUP (ID=0)
[01/07 18:11:34    335s] ### Total 1 view(s).
[01/07 18:11:34    335s] ### Only one setup view is available. No pruning.
[01/07 18:11:34    335s] ### 0 out of 1 active view(s) are pruned
[01/07 18:11:34    335s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3252.41 (MB), peak = 4871.59 (MB)
[01/07 18:11:34    335s] ### generate_preroute_timing_data starts on Tue Jan  7 18:11:34 2025 with memory = 3252.41 (MB), peak = 4871.59 (MB)
[01/07 18:11:34    335s] #Reporting timing...
[01/07 18:11:34    336s] ### report_timing starts on Tue Jan  7 18:11:34 2025 with memory = 3376.68 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    340s] ### report_timing cpu:00:00:04, real:00:00:01, mem:3.3 GB, peak:4.8 GB --2.58 [8]--
[01/07 18:11:36    340s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 3.000 (ns)
[01/07 18:11:36    340s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3422.55 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    340s] #Library Standard Delay: 58.50ps
[01/07 18:11:36    340s] #Slack threshold: 117.00ps
[01/07 18:11:36    340s] ### generate_net_cdm_timing starts on Tue Jan  7 18:11:36 2025 with memory = 3422.55 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    340s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:4.8 GB --1.14 [8]--
[01/07 18:11:36    340s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/07 18:11:36    340s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3422.80 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    340s] 
[01/07 18:11:36    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/07 18:11:36    340s] TLC MultiMap info (StdDelay):
[01/07 18:11:36    340s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[01/07 18:11:36    340s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[01/07 18:11:36    340s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[01/07 18:11:36    340s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[01/07 18:11:36    340s]  Setting StdDelay to: 58.5ps
[01/07 18:11:36    340s] 
[01/07 18:11:36    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/07 18:11:36    340s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:11:36    341s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3428.68 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    341s] #Default setup view is reset to VIEW_SETUP.
[01/07 18:11:36    341s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3428.68 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    341s] ### generate_preroute_timing_data cpu:00:00:05, real:00:00:02, mem:3.3 GB, peak:4.8 GB --2.46 [8]--
[01/07 18:11:36    341s] #Current view: VIEW_SETUP 
[01/07 18:11:36    341s] #Current enabled view: VIEW_SETUP 
[01/07 18:11:36    341s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3428.63 (MB), peak = 4871.59 (MB)
[01/07 18:11:36    341s] ### dump_timing_file cpu:00:00:06, real:00:00:03, mem:3.3 GB, peak:4.8 GB --2.46 [8]--
[01/07 18:11:36    341s] #Done generating timing data.
[01/07 18:11:36    341s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:11:36    341s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:11:36    341s] ### Net info: total nets: 14798
[01/07 18:11:36    341s] ### Net info: dirty nets: 37
[01/07 18:11:36    341s] ### Net info: marked as disconnected nets: 0
[01/07 18:11:36    342s] ### Net info: fully routed nets: 2
[01/07 18:11:36    342s] ### Net info: trivial (< 2 pins) nets: 2847
[01/07 18:11:36    342s] ### Net info: unrouted nets: 11949
[01/07 18:11:36    342s] ### Net info: re-extraction nets: 0
[01/07 18:11:36    342s] ### Net info: ignored nets: 0
[01/07 18:11:36    342s] ### Net info: skip routing nets: 0
[01/07 18:11:36    342s] ### import design signature (11): route=1720288643 fixed_route=31137443 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1815246030 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2022634651 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:11:36    342s] ### Time Record (DB Import) is uninstalled.
[01/07 18:11:36    342s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[01/07 18:11:36    342s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:36    342s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:36    342s] ### Time Record (Global Routing) is installed.
[01/07 18:11:36    342s] ### Time Record (Global Routing) is uninstalled.
[01/07 18:11:36    342s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:36    342s] #Start routing data preparation on Tue Jan  7 18:11:36 2025
[01/07 18:11:36    342s] #
[01/07 18:11:36    342s] ### Time Record (Cell Pin Access) is installed.
[01/07 18:11:36    342s] #Rebuild pin access data for design.
[01/07 18:11:36    342s] #Initial pin access analysis.
[01/07 18:11:37    342s] #Detail pin access analysis.
[01/07 18:11:37    342s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 18:11:37    342s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:11:37    342s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:11:37    342s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[01/07 18:11:37    342s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[01/07 18:11:37    342s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[01/07 18:11:37    342s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[01/07 18:11:37    342s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[01/07 18:11:37    342s] #pin_access_rlayer=2(met2)
[01/07 18:11:37    342s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[01/07 18:11:37    342s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[01/07 18:11:37    342s] #enable_dpt_layer_shield=F
[01/07 18:11:37    342s] #has_line_end_grid=F
[01/07 18:11:37    342s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3449.92 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    342s] #Regenerating Ggrids automatically.
[01/07 18:11:37    342s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[01/07 18:11:37    342s] #Using automatically generated G-grids.
[01/07 18:11:37    342s] #Done routing data preparation.
[01/07 18:11:37    342s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3452.21 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    342s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Summary of active signal nets routing constraints set by OPT:
[01/07 18:11:37    342s] #	preferred routing layers      : 0
[01/07 18:11:37    342s] #	preferred routing layer effort: 0
[01/07 18:11:37    342s] #	preferred extra space         : 0
[01/07 18:11:37    342s] #	preferred multi-cut via       : 0
[01/07 18:11:37    342s] #	avoid detour                  : 0
[01/07 18:11:37    342s] #	expansion ratio               : 0
[01/07 18:11:37    342s] #	net priority                  : 0
[01/07 18:11:37    342s] #	s2s control                   : 0
[01/07 18:11:37    342s] #	avoid chaining                : 0
[01/07 18:11:37    342s] #	inst-based stacking via       : 0
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Summary of active signal nets routing constraints set by USER:
[01/07 18:11:37    342s] #	preferred routing layers      : 0
[01/07 18:11:37    342s] #	preferred routing layer effort     : 0
[01/07 18:11:37    342s] #	preferred extra space              : 0
[01/07 18:11:37    342s] #	preferred multi-cut via            : 0
[01/07 18:11:37    342s] #	avoid detour                       : 0
[01/07 18:11:37    342s] #	net weight                         : 0
[01/07 18:11:37    342s] #	avoid chaining                     : 0
[01/07 18:11:37    342s] #	cell-based stacking via (required) : 0
[01/07 18:11:37    342s] #	cell-based stacking via (optional) : 0
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Start timing driven prevention iteration...
[01/07 18:11:37    342s] ### td_prevention_read_timing_data starts on Tue Jan  7 18:11:37 2025 with memory = 3452.21 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    342s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    342s] #Setup timing driven global route constraints on 0 nets
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #----------------------------------------------------
[01/07 18:11:37    342s] # Summary of active signal nets routing constraints
[01/07 18:11:37    342s] #+--------------------------+-----------+
[01/07 18:11:37    342s] #+--------------------------+-----------+
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #----------------------------------------------------
[01/07 18:11:37    342s] #Skipped timing-driven prevention.
[01/07 18:11:37    342s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3452.47 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    342s] #Total number of trivial nets (e.g. < 2 pins) = 2879 (skipped).
[01/07 18:11:37    342s] #Total number of routable nets = 11919.
[01/07 18:11:37    342s] #Total number of nets in the design = 14798.
[01/07 18:11:37    342s] #11917 routable nets do not have any wires.
[01/07 18:11:37    342s] #2 routable nets have routed wires.
[01/07 18:11:37    342s] #11917 nets will be global routed.
[01/07 18:11:37    342s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 18:11:37    342s] #Using multithreading with 8 threads.
[01/07 18:11:37    342s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Finished routing data preparation on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Cpu time = 00:00:00
[01/07 18:11:37    342s] #Elapsed time = 00:00:00
[01/07 18:11:37    342s] #Increased memory = 0.00 (MB)
[01/07 18:11:37    342s] #Total memory = 3452.99 (MB)
[01/07 18:11:37    342s] #Peak memory = 4871.59 (MB)
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:37    342s] ### Time Record (Global Routing) is installed.
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Start global routing on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Start global routing initialization on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Number of eco nets is 0
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] #Start global routing data preparation on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 18:11:37 2025 with memory = 3453.28 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    342s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    342s] #Start routing resource analysis on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    342s] #
[01/07 18:11:37    342s] ### init_is_bin_blocked starts on Tue Jan  7 18:11:37 2025 with memory = 3453.77 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    342s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:11:37    342s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 18:11:37 2025 with memory = 3456.55 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --6.33 [8]--
[01/07 18:11:37    343s] ### adjust_flow_cap starts on Tue Jan  7 18:11:37 2025 with memory = 3456.04 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --2.01 [8]--
[01/07 18:11:37    343s] ### adjust_flow_per_partial_route_obs starts on Tue Jan  7 18:11:37 2025 with memory = 3456.82 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:11:37    343s] ### set_via_blocked starts on Tue Jan  7 18:11:37 2025 with memory = 3456.82 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.93 [8]--
[01/07 18:11:37    343s] ### copy_flow starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.90 [8]--
[01/07 18:11:37    343s] #Routing resource analysis is done on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] ### report_flow_cap starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] #  Resource Analysis:
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 18:11:37    343s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 18:11:37    343s] #  --------------------------------------------------------------
[01/07 18:11:37    343s] #  met1           H        1340        2129       29756    52.25%
[01/07 18:11:37    343s] #  met2           V        1720        1723       29756    45.86%
[01/07 18:11:37    343s] #  met3           H        1311        1284       29756    45.86%
[01/07 18:11:37    343s] #  met4           V        1103        1472       29756    52.38%
[01/07 18:11:37    343s] #  met5           H         187         249       29756    55.43%
[01/07 18:11:37    343s] #  --------------------------------------------------------------
[01/07 18:11:37    343s] #  Total                   5663      55.00%      148780    50.36%
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #  1 nets (0.01%) with 1 preferred extra spacing.
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:11:37    343s] ### analyze_m2_tracks starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:11:37    343s] ### report_initial_resource starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:11:37    343s] ### mark_pg_pins_accessibility starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    343s] ### set_net_region starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #Global routing data preparation is done on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] ### prepare_level starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init level 1 starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    343s] ### Level 1 hgrid = 172 X 173
[01/07 18:11:37    343s] ### init level 2 starts on Tue Jan  7 18:11:37 2025 with memory = 3457.57 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.34 [8]--
[01/07 18:11:37    343s] ### Level 2 hgrid = 43 X 44  (large_net only)
[01/07 18:11:37    343s] ### init level 3 starts on Tue Jan  7 18:11:37 2025 with memory = 3458.44 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.05 [8]--
[01/07 18:11:37    343s] ### Level 3 hgrid = 11 X 11  (large_net only)
[01/07 18:11:37    343s] ### prepare_level_flow starts on Tue Jan  7 18:11:37 2025 with memory = 3458.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init_flow_edge starts on Tue Jan  7 18:11:37 2025 with memory = 3458.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.99 [8]--
[01/07 18:11:37    343s] ### init_flow_edge starts on Tue Jan  7 18:11:37 2025 with memory = 3458.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.55 [8]--
[01/07 18:11:37    343s] ### init_flow_edge starts on Tue Jan  7 18:11:37 2025 with memory = 3458.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    343s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.40 [8]--
[01/07 18:11:37    343s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.27 [8]--
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #Global routing initialization is done on Tue Jan  7 18:11:37 2025
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3458.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] ### routing large nets 
[01/07 18:11:37    343s] #start global routing iteration 1...
[01/07 18:11:37    343s] ### init_flow_edge starts on Tue Jan  7 18:11:37 2025 with memory = 3458.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.05 [8]--
[01/07 18:11:37    343s] ### routing at level 3 (topmost level) iter 0
[01/07 18:11:37    343s] ### Uniform Hboxes (3x3)
[01/07 18:11:37    343s] ### routing at level 2 iter 0 for 0 hboxes
[01/07 18:11:37    343s] ### Uniform Hboxes (11x11)
[01/07 18:11:37    343s] ### routing at level 1 iter 0 for 0 hboxes
[01/07 18:11:37    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3468.65 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] #
[01/07 18:11:37    343s] #Skip 1/2 round for no nets in the round...
[01/07 18:11:37    343s] #Route nets in 2/2 round...
[01/07 18:11:37    343s] #start global routing iteration 2...
[01/07 18:11:37    343s] ### init_flow_edge starts on Tue Jan  7 18:11:37 2025 with memory = 3468.65 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    343s] ### cal_flow starts on Tue Jan  7 18:11:37 2025 with memory = 3468.06 (MB), peak = 4871.59 (MB)
[01/07 18:11:37    343s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:37    343s] ### routing at level 1 (topmost level) iter 0
[01/07 18:11:40    345s] ### measure_qor starts on Tue Jan  7 18:11:40 2025 with memory = 3486.62 (MB), peak = 4871.59 (MB)
[01/07 18:11:40    345s] ### measure_congestion starts on Tue Jan  7 18:11:40 2025 with memory = 3486.62 (MB), peak = 4871.59 (MB)
[01/07 18:11:40    345s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:40    345s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --3.29 [8]--
[01/07 18:11:40    345s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3483.86 (MB), peak = 4871.59 (MB)
[01/07 18:11:40    345s] #
[01/07 18:11:40    345s] #start global routing iteration 3...
[01/07 18:11:40    345s] ### routing at level 1 (topmost level) iter 1
[01/07 18:11:41    347s] ### measure_qor starts on Tue Jan  7 18:11:41 2025 with memory = 3489.24 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### measure_congestion starts on Tue Jan  7 18:11:41 2025 with memory = 3489.24 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --2.83 [8]--
[01/07 18:11:41    347s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3487.33 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] ### route_end starts on Tue Jan  7 18:11:41 2025 with memory = 3487.33 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #Total number of trivial nets (e.g. < 2 pins) = 2879 (skipped).
[01/07 18:11:41    347s] #Total number of routable nets = 11919.
[01/07 18:11:41    347s] #Total number of nets in the design = 14798.
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #11919 routable nets have routed wires.
[01/07 18:11:41    347s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #Routed nets constraints summary:
[01/07 18:11:41    347s] #-----------------------------
[01/07 18:11:41    347s] #        Rules   Unconstrained  
[01/07 18:11:41    347s] #-----------------------------
[01/07 18:11:41    347s] #      Default           11917  
[01/07 18:11:41    347s] #-----------------------------
[01/07 18:11:41    347s] #        Total           11917  
[01/07 18:11:41    347s] #-----------------------------
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #Routing constraints summary of the whole design:
[01/07 18:11:41    347s] #------------------------------------------------
[01/07 18:11:41    347s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 18:11:41    347s] #------------------------------------------------
[01/07 18:11:41    347s] #      Default                  1           11918  
[01/07 18:11:41    347s] #------------------------------------------------
[01/07 18:11:41    347s] #        Total                  1           11918  
[01/07 18:11:41    347s] #------------------------------------------------
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] ### adjust_flow_per_partial_route_obs starts on Tue Jan  7 18:11:41 2025 with memory = 3487.33 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.01 [8]--
[01/07 18:11:41    347s] ### cal_base_flow starts on Tue Jan  7 18:11:41 2025 with memory = 3487.33 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### init_flow_edge starts on Tue Jan  7 18:11:41 2025 with memory = 3487.33 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.97 [8]--
[01/07 18:11:41    347s] ### cal_flow starts on Tue Jan  7 18:11:41 2025 with memory = 3487.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### report_overcon starts on Tue Jan  7 18:11:41 2025 with memory = 3487.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #                 OverCon       OverCon       OverCon          
[01/07 18:11:41    347s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[01/07 18:11:41    347s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[01/07 18:11:41    347s] #  --------------------------------------------------------------------------
[01/07 18:11:41    347s] #  met1          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[01/07 18:11:41    347s] #  met2          5(0.03%)      0(0.00%)      1(0.01%)   (0.04%)     0.15  
[01/07 18:11:41    347s] #  met3          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
[01/07 18:11:41    347s] #  met4          1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.04  
[01/07 18:11:41    347s] #  met5          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.05  
[01/07 18:11:41    347s] #  --------------------------------------------------------------------------
[01/07 18:11:41    347s] #     Total      6(0.01%)      0(0.00%)      1(0.00%)   (0.01%)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[01/07 18:11:41    347s] #  Overflow after GR: 0.00% H + 0.01% V
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### cal_base_flow starts on Tue Jan  7 18:11:41 2025 with memory = 3487.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### init_flow_edge starts on Tue Jan  7 18:11:41 2025 with memory = 3487.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.97 [8]--
[01/07 18:11:41    347s] ### cal_flow starts on Tue Jan  7 18:11:41 2025 with memory = 3487.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### generate_cong_map_content starts on Tue Jan  7 18:11:41 2025 with memory = 3487.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### Sync with Inovus CongMap starts on Tue Jan  7 18:11:41 2025 with memory = 3487.52 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #Hotspot report including placement blocked areas
[01/07 18:11:41    347s] OPERPROF: Starting HotSpotCal at level 1, MEM:5519.3M, EPOCH TIME: 1736269901.475545
[01/07 18:11:41    347s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 18:11:41    347s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/07 18:11:41    347s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 18:11:41    347s] [hotspot] |     met1(H)    |             12.67 |            142.67 |   496.80   546.48   546.48   612.72 |
[01/07 18:11:41    347s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 18:11:41    347s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 18:11:41    347s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 18:11:41    347s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 18:11:41    347s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 18:11:41    347s] [hotspot] |      worst     |   (met1)    12.67 |   (met1)   142.67 |                                     |
[01/07 18:11:41    347s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 18:11:41    347s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/07 18:11:41    347s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 18:11:41    347s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 18:11:41    347s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/07 18:11:41    347s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 18:11:41    347s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.062, REAL:0.029, MEM:5519.3M, EPOCH TIME: 1736269901.504097
[01/07 18:11:41    347s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --2.07 [8]--
[01/07 18:11:41    347s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --2.02 [8]--
[01/07 18:11:41    347s] ### update starts on Tue Jan  7 18:11:41 2025 with memory = 3479.73 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #Complete Global Routing.
[01/07 18:11:41    347s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #  Routing Statistics
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #-------------+-----------+------+
[01/07 18:11:41    347s] #  Layer      | Length(um)|  Vias|
[01/07 18:11:41    347s] #-------------+-----------+------+
[01/07 18:11:41    347s] #  poly ( 0H) |          0|     0|
[01/07 18:11:41    347s] #  met1 ( 1H) |      11600| 31290|
[01/07 18:11:41    347s] #  met2 ( 2V) |     163764| 16423|
[01/07 18:11:41    347s] #  met3 ( 3H) |     179208|  1383|
[01/07 18:11:41    347s] #  met4 ( 4V) |      39687|   212|
[01/07 18:11:41    347s] #  met5 ( 5H) |      10266|     0|
[01/07 18:11:41    347s] #-------------+-----------+------+
[01/07 18:11:41    347s] #  Total      |     404523| 49308|
[01/07 18:11:41    347s] #-------------+-----------+------+
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:11:41    347s] #Total number of involved regular nets 771
[01/07 18:11:41    347s] #Maximum src to sink distance  1838.4
[01/07 18:11:41    347s] #Average of max src_to_sink distance  209.7
[01/07 18:11:41    347s] #Average of ave src_to_sink distance  137.4
[01/07 18:11:41    347s] ### update cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --2.30 [8]--
[01/07 18:11:41    347s] ### report_overcon starts on Tue Jan  7 18:11:41 2025 with memory = 3479.73 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:11:41    347s] ### report_overcon starts on Tue Jan  7 18:11:41 2025 with memory = 3479.73 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #Max overcon = 3 tracks.
[01/07 18:11:41    347s] #Total overcon = 0.01%.
[01/07 18:11:41    347s] #Worst layer Gcell overcon rate = 0.01%.
[01/07 18:11:41    347s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:11:41    347s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.50 [8]--
[01/07 18:11:41    347s] ### global_route design signature (14): route=736812305 net_attr=1752577182
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #Global routing statistics:
[01/07 18:11:41    347s] #Cpu time = 00:00:05
[01/07 18:11:41    347s] #Elapsed time = 00:00:04
[01/07 18:11:41    347s] #Increased memory = 26.74 (MB)
[01/07 18:11:41    347s] #Total memory = 3479.73 (MB)
[01/07 18:11:41    347s] #Peak memory = 4871.59 (MB)
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #Finished global routing on Tue Jan  7 18:11:41 2025
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] #
[01/07 18:11:41    347s] ### Time Record (Global Routing) is uninstalled.
[01/07 18:11:41    347s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:41    347s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:41    347s] ### track-assign external-init starts on Tue Jan  7 18:11:41 2025 with memory = 3477.40 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:41    347s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:41    347s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:41    347s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:41    347s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.26 [8]--
[01/07 18:11:41    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3477.40 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### track-assign engine-init starts on Tue Jan  7 18:11:41 2025 with memory = 3477.40 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:41    347s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.20 [8]--
[01/07 18:11:41    347s] ### track-assign core-engine starts on Tue Jan  7 18:11:41 2025 with memory = 3477.40 (MB), peak = 4871.59 (MB)
[01/07 18:11:41    347s] #Start Track Assignment.
[01/07 18:11:42    348s] #Done with 10858 horizontal wires in 6 hboxes and 10218 vertical wires in 6 hboxes.
[01/07 18:11:42    349s] #Done with 2660 horizontal wires in 6 hboxes and 1898 vertical wires in 6 hboxes.
[01/07 18:11:42    349s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #Track assignment summary:
[01/07 18:11:42    349s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/07 18:11:42    349s] #------------------------------------------------------------------------
[01/07 18:11:42    349s] # met1       11433.86 	  0.23%  	  0.00% 	  0.23%
[01/07 18:11:42    349s] # met2      155950.41 	  0.02%  	  0.00% 	  0.00%
[01/07 18:11:42    349s] # met3      172425.76 	  0.20%  	  0.00% 	  0.09%
[01/07 18:11:42    349s] # met4       38662.64 	  0.01%  	  0.00% 	  0.00%
[01/07 18:11:42    349s] # met5       10265.20 	  0.00%  	  0.00% 	  0.00%
[01/07 18:11:42    349s] #------------------------------------------------------------------------
[01/07 18:11:42    349s] # All      388737.87  	  0.11% 	  0.00% 	  0.00%
[01/07 18:11:42    349s] #Complete Track Assignment.
[01/07 18:11:42    349s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #  Routing Statistics
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #-------------+-----------+------+
[01/07 18:11:42    349s] #  Layer      | Length(um)|  Vias|
[01/07 18:11:42    349s] #-------------+-----------+------+
[01/07 18:11:42    349s] #  poly ( 0H) |          0|     0|
[01/07 18:11:42    349s] #  met1 ( 1H) |      11422| 31290|
[01/07 18:11:42    349s] #  met2 ( 2V) |     161590| 16423|
[01/07 18:11:42    349s] #  met3 ( 3H) |     176214|  1383|
[01/07 18:11:42    349s] #  met4 ( 4V) |      39532|   212|
[01/07 18:11:42    349s] #  met5 ( 5H) |      10282|     0|
[01/07 18:11:42    349s] #-------------+-----------+------+
[01/07 18:11:42    349s] #  Total      |     399040| 49308|
[01/07 18:11:42    349s] #-------------+-----------+------+
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:11:42    349s] ### track_assign design signature (17): route=102229220
[01/07 18:11:42    349s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:3.4 GB, peak:4.8 GB --1.34 [8]--
[01/07 18:11:42    349s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:42    349s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3476.70 (MB), peak = 4871.59 (MB)
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #number of short segments in preferred routing layers
[01/07 18:11:42    349s] #	
[01/07 18:11:42    349s] #	
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #Start post global route fixing for timing critical nets ...
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] ### update_timing_after_routing starts on Tue Jan  7 18:11:42 2025 with memory = 3476.95 (MB), peak = 4871.59 (MB)
[01/07 18:11:42    349s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:11:42    349s] #* Updating design timing data...
[01/07 18:11:42    349s] #Extracting RC...
[01/07 18:11:42    349s] Un-suppress "**WARN ..." messages.
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #Start tQuantus RC extraction...
[01/07 18:11:42    349s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[01/07 18:11:42    349s] #Extract in track assign mode
[01/07 18:11:42    349s] #Start extraction data preparation
[01/07 18:11:42    349s] #Start building rc corner(s)...
[01/07 18:11:42    349s] #Number of RC Corner = 1
[01/07 18:11:42    349s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 (real) 
[01/07 18:11:42    349s] #(i=5, n=5 1000)
[01/07 18:11:42    349s] #metal1 -> met1 (1)
[01/07 18:11:42    349s] #metal2 -> met2 (2)
[01/07 18:11:42    349s] #metal3 -> met3 (3)
[01/07 18:11:42    349s] #metal4 -> met4 (4)
[01/07 18:11:42    349s] #metal5 -> met5 (5)
[01/07 18:11:42    349s] #SADV_On
[01/07 18:11:42    349s] # Corner(s) : 
[01/07 18:11:42    349s] #RC_CORNER [25.00]
[01/07 18:11:42    349s] # Corner id: 0
[01/07 18:11:42    349s] # Layout Scale: 1.000000
[01/07 18:11:42    349s] # Has Metal Fill model: yes
[01/07 18:11:42    349s] # Temperature was set
[01/07 18:11:42    349s] # Temperature : 25.000000
[01/07 18:11:42    349s] # Ref. Temp   : 25.000000
[01/07 18:11:42    349s] #SADV_Off
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #layer[5] tech width 1600 != ict width 800.0
[01/07 18:11:42    349s] #
[01/07 18:11:42    349s] #layer[5] tech spc 1600 != ict spc 800.0
[01/07 18:11:42    349s] #total pattern=35 [5, 90]
[01/07 18:11:42    349s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/07 18:11:42    349s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen
[01/07 18:11:42    349s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 
[01/07 18:11:42    349s] #CCE Version read = IQuantus/TQuantus 22.1.1-s233
[01/07 18:11:42    349s] #number model r/c [1,1] [5,90] read
[01/07 18:11:42    349s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3478.68 (MB), peak = 4871.59 (MB)
[01/07 18:11:43    349s] #Finish check_net_pin_list step Enter extract
[01/07 18:11:43    349s] #Start init net ripin tree building
[01/07 18:11:43    349s] #Finish init net ripin tree building
[01/07 18:11:43    349s] #Cpu time = 00:00:00
[01/07 18:11:43    349s] #Elapsed time = 00:00:00
[01/07 18:11:43    349s] #Increased memory = 0.10 (MB)
[01/07 18:11:43    349s] #Total memory = 3482.90 (MB)
[01/07 18:11:43    349s] #Peak memory = 4871.59 (MB)
[01/07 18:11:43    349s] #Using multithreading with 8 threads.
[01/07 18:11:43    349s] #begin processing metal fill model file
[01/07 18:11:43    349s] #end processing metal fill model file
[01/07 18:11:43    349s] ### track-assign external-init starts on Tue Jan  7 18:11:43 2025 with memory = 3481.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:43    349s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:43    349s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:43    349s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:43    349s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:43    349s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.26 [8]--
[01/07 18:11:43    349s] ### track-assign engine-init starts on Tue Jan  7 18:11:43 2025 with memory = 3481.45 (MB), peak = 4871.59 (MB)
[01/07 18:11:43    349s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:43    349s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.13 [8]--
[01/07 18:11:43    349s] #
[01/07 18:11:43    349s] #Start Post Track Assignment Wire Spread.
[01/07 18:11:43    350s] #Done with 2607 horizontal wires in 6 hboxes and 4636 vertical wires in 6 hboxes.
[01/07 18:11:43    350s] #Complete Post Track Assignment Wire Spread.
[01/07 18:11:43    350s] #
[01/07 18:11:43    350s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:43    350s] #Length limit = 200 pitches
[01/07 18:11:43    350s] #opt mode = 2
[01/07 18:11:43    350s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:43    350s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:43    350s] #Finish check_net_pin_list step Fix net pin list
[01/07 18:11:43    350s] #Start generate extraction boxes.
[01/07 18:11:43    350s] #
[01/07 18:11:43    350s] #Extract using 30 x 30 Hboxes
[01/07 18:11:43    350s] #7x7 initial hboxes
[01/07 18:11:43    350s] #Use area based hbox pruning.
[01/07 18:11:43    350s] #0/0 hboxes pruned.
[01/07 18:11:43    350s] #Complete generating extraction boxes.
[01/07 18:11:43    350s] #Start step Extraction
[01/07 18:11:43    350s] #Extract 25 hboxes with 8 threads on machine with  3.59GHz 512KB Cache 16CPU...
[01/07 18:11:43    350s] #Process 0 special clock nets for rc extraction
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:set[0] of net 132(set[0]) into rc tree
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:reset[0] of net 133(reset[0]) into rc tree
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:clk[0] of net 135(clk[0]) into rc tree
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 480(ccff_tail[0]) into rc tree
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:ccff_head[0] of net 701(ccff_head[0]) into rc tree
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[01/07 18:11:43    350s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[01/07 18:11:43    350s] #Total 11919 nets were built. 472 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/07 18:11:44    355s] #Run Statistics for Extraction:
[01/07 18:11:44    355s] #   Cpu time = 00:00:05, elapsed time = 00:00:01 .
[01/07 18:11:44    355s] #   Increased memory =   275.12 (MB), total memory =  3758.15 (MB), peak memory =  4871.59 (MB)
[01/07 18:11:44    355s] #
[01/07 18:11:44    355s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[01/07 18:11:44    355s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3522.37 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    355s] #RC Statistics: 36849 Res, 23214 Ground Cap, 12982 XCap (Edge to Edge)
[01/07 18:11:45    355s] #RC V/H edge ratio: 0.49, Avg V/H Edge Length: 4742.02 (25602), Avg L-Edge Length: 19586.39 (6338)
[01/07 18:11:45    355s] #Register nets and terms for rcdb /tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d
[01/07 18:11:45    355s] #Finish registering nets and terms for rcdb.
[01/07 18:11:45    355s] #Start writing RC data.
[01/07 18:11:45    356s] #Finish writing RC data
[01/07 18:11:45    356s] #Finish writing rcdb with 59436 nodes, 47517 edges, and 36674 xcaps
[01/07 18:11:45    356s] #472 inserted nodes are removed
[01/07 18:11:45    356s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[01/07 18:11:45    356s] ### track-assign external-init starts on Tue Jan  7 18:11:45 2025 with memory = 3527.72 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:45    356s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:45    356s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:45    356s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.33 [8]--
[01/07 18:11:45    356s] ### track-assign engine-init starts on Tue Jan  7 18:11:45 2025 with memory = 3524.29 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:45    356s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.16 [8]--
[01/07 18:11:45    356s] #Remove Post Track Assignment Wire Spread
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:45    356s] Restoring parasitic data from file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d' ...
[01/07 18:11:45    356s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d' for reading (mem: 5595.551M)
[01/07 18:11:45    356s] Reading RCDB with compressed RC data.
[01/07 18:11:45    356s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d' for content verification (mem: 5595.551M)
[01/07 18:11:45    356s] Reading RCDB with compressed RC data.
[01/07 18:11:45    356s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d': 0 access done (mem: 5595.551M)
[01/07 18:11:45    356s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d': 0 access done (mem: 5595.551M)
[01/07 18:11:45    356s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5595.551M)
[01/07 18:11:45    356s] Following multi-corner parasitics specified:
[01/07 18:11:45    356s] 	/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d (rcdb)
[01/07 18:11:45    356s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d' for reading (mem: 5595.551M)
[01/07 18:11:45    356s] Reading RCDB with compressed RC data.
[01/07 18:11:45    356s] 		Cell fpga_top has rcdb /tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d specified
[01/07 18:11:45    356s] Cell fpga_top, hinst 
[01/07 18:11:45    356s] processing rcdb (/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d) for hinst (top) of cell (fpga_top);
[01/07 18:11:45    356s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_qeHoou.rcdb.d': 0 access done (mem: 5595.551M)
[01/07 18:11:45    356s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5595.551M)
[01/07 18:11:45    356s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/fpga_top_4177499_u5QDyA.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5595.551M)
[01/07 18:11:45    356s] Reading RCDB with compressed RC data.
[01/07 18:11:45    356s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=5595.551M)
[01/07 18:11:45    356s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/fpga_top_4177499_u5QDyA.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5595.551M)
[01/07 18:11:45    356s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 5595.551M)
[01/07 18:11:45    356s] #
[01/07 18:11:45    356s] #Restore RCDB.
[01/07 18:11:45    356s] ### track-assign external-init starts on Tue Jan  7 18:11:45 2025 with memory = 3525.36 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:45    356s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:45    356s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:45    356s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.28 [8]--
[01/07 18:11:45    356s] ### track-assign engine-init starts on Tue Jan  7 18:11:45 2025 with memory = 3525.36 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:45    356s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.8 GB --1.15 [8]--
[01/07 18:11:45    356s] #Remove Post Track Assignment Wire Spread
[01/07 18:11:45    356s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:45    356s] #
[01/07 18:11:45    356s] #Complete tQuantus RC extraction.
[01/07 18:11:45    356s] #Cpu time = 00:00:07
[01/07 18:11:45    356s] #Elapsed time = 00:00:03
[01/07 18:11:45    356s] #Increased memory = 44.35 (MB)
[01/07 18:11:45    356s] #Total memory = 3521.30 (MB)
[01/07 18:11:45    356s] #Peak memory = 4871.59 (MB)
[01/07 18:11:45    356s] #
[01/07 18:11:45    356s] Un-suppress "**WARN ..." messages.
[01/07 18:11:45    356s] #RC Extraction Completed...
[01/07 18:11:45    356s] ### update_timing starts on Tue Jan  7 18:11:45 2025 with memory = 3521.30 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    356s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[01/07 18:11:45    356s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/07 18:11:45    356s] ### generate_postroute_timing_data starts on Tue Jan  7 18:11:45 2025 with memory = 3503.66 (MB), peak = 4871.59 (MB)
[01/07 18:11:45    356s] #Reporting timing...
[01/07 18:11:45    357s] ### report_timing starts on Tue Jan  7 18:11:45 2025 with memory = 3516.95 (MB), peak = 4871.59 (MB)
[01/07 18:11:48    366s] ### report_timing cpu:00:00:09, real:00:00:03, mem:3.6 GB, peak:4.8 GB --2.88 [8]--
[01/07 18:11:48    366s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 3.000 (ns)
[01/07 18:11:48    366s] #Stage 1: cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3662.87 (MB), peak = 4871.59 (MB)
[01/07 18:11:48    366s] #Library Standard Delay: 58.50ps
[01/07 18:11:48    366s] #Slack threshold: 0.00ps
[01/07 18:11:48    366s] ### generate_net_cdm_timing starts on Tue Jan  7 18:11:48 2025 with memory = 3662.87 (MB), peak = 4871.59 (MB)
[01/07 18:11:49    366s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.15 [8]--
[01/07 18:11:49    366s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/07 18:11:49    366s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3663.14 (MB), peak = 4871.59 (MB)
[01/07 18:11:49    366s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3664.59 (MB), peak = 4871.59 (MB)
[01/07 18:11:49    366s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[01/07 18:11:49    366s] Worst slack reported in the design = 10.149054 (late)
[01/07 18:11:49    366s] *** writeDesignTiming (0:00:00.2) ***
[01/07 18:11:49    366s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3664.73 (MB), peak = 4871.59 (MB)
[01/07 18:11:49    366s] Un-suppress "**WARN ..." messages.
[01/07 18:11:49    366s] ### generate_postroute_timing_data cpu:00:00:10, real:00:00:04, mem:3.6 GB, peak:4.8 GB --2.70 [8]--
[01/07 18:11:49    367s] #Number of victim nets: 0
[01/07 18:11:49    367s] #Number of aggressor nets: 0
[01/07 18:11:49    367s] #Number of weak nets: 0
[01/07 18:11:49    367s] #Number of critical nets: 0
[01/07 18:11:49    367s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/07 18:11:49    367s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/07 18:11:49    367s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/07 18:11:49    367s] #Total number of nets: 11919
[01/07 18:11:49    367s] ### update_timing cpu:00:00:11, real:00:00:04, mem:3.6 GB, peak:4.8 GB --2.70 [8]--
[01/07 18:11:49    367s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:11:49    367s] ### update_timing_after_routing cpu:00:00:18, real:00:00:07, mem:3.6 GB, peak:4.8 GB --2.71 [8]--
[01/07 18:11:49    367s] #Total number of significant detoured timing critical nets is 0
[01/07 18:11:49    367s] #Total number of selected detoured timing critical nets is 0
[01/07 18:11:49    367s] #
[01/07 18:11:49    367s] #----------------------------------------------------
[01/07 18:11:49    367s] # Summary of active signal nets routing constraints
[01/07 18:11:49    367s] #+--------------------------+-----------+
[01/07 18:11:49    367s] #+--------------------------+-----------+
[01/07 18:11:49    367s] #
[01/07 18:11:49    367s] #----------------------------------------------------
[01/07 18:11:49    367s] ### run_free_timing_graph starts on Tue Jan  7 18:11:49 2025 with memory = 3664.48 (MB), peak = 4871.59 (MB)
[01/07 18:11:49    367s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:11:49    368s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:11:50    368s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.8 GB --0.94 [8]--
[01/07 18:11:50    368s] ### run_build_timing_graph starts on Tue Jan  7 18:11:50 2025 with memory = 2918.46 (MB), peak = 4871.59 (MB)
[01/07 18:11:50    368s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:11:50    368s] Current (total cpu=0:06:08, real=0:05:03, peak res=4871.6M, current mem=3224.1M)
[01/07 18:11:50    368s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3243.1M, current mem=3243.1M)
[01/07 18:11:50    368s] Current (total cpu=0:06:09, real=0:05:03, peak res=4871.6M, current mem=3243.1M)
[01/07 18:11:50    368s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:11:50    368s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:3.2 GB, peak:4.8 GB --1.03 [8]--
[01/07 18:11:50    368s] ### track-assign external-init starts on Tue Jan  7 18:11:50 2025 with memory = 3243.32 (MB), peak = 4871.59 (MB)
[01/07 18:11:50    368s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:50    368s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:50    368s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:50    368s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:50    368s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.29 [8]--
[01/07 18:11:50    368s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3243.32 (MB), peak = 4871.59 (MB)
[01/07 18:11:50    368s] #* Importing design timing data...
[01/07 18:11:50    368s] #Number of victim nets: 0
[01/07 18:11:50    368s] #Number of aggressor nets: 0
[01/07 18:11:50    368s] #Number of weak nets: 0
[01/07 18:11:50    368s] #Number of critical nets: 0
[01/07 18:11:50    368s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/07 18:11:50    368s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/07 18:11:50    368s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/07 18:11:50    368s] #Total number of nets: 11919
[01/07 18:11:50    368s] ### track-assign engine-init starts on Tue Jan  7 18:11:50 2025 with memory = 3243.32 (MB), peak = 4871.59 (MB)
[01/07 18:11:50    368s] ### Time Record (Track Assignment) is installed.
[01/07 18:11:50    368s] #
[01/07 18:11:50    368s] #timing driven effort level: 3
[01/07 18:11:50    368s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.83 [8]--
[01/07 18:11:50    368s] ### track-assign core-engine starts on Tue Jan  7 18:11:50 2025 with memory = 3244.06 (MB), peak = 4871.59 (MB)
[01/07 18:11:50    368s] #Start Track Assignment With Timing Driven.
[01/07 18:11:51    369s] #Done with 412 horizontal wires in 6 hboxes and 270 vertical wires in 6 hboxes.
[01/07 18:11:51    369s] #Done with 101 horizontal wires in 6 hboxes and 82 vertical wires in 6 hboxes.
[01/07 18:11:51    369s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[01/07 18:11:51    369s] #
[01/07 18:11:51    369s] #Track assignment summary:
[01/07 18:11:51    369s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/07 18:11:51    369s] #------------------------------------------------------------------------
[01/07 18:11:51    369s] # met1       11433.40 	  0.23%  	  0.00% 	  0.23%
[01/07 18:11:51    369s] # met2      155930.07 	  0.01%  	  0.00% 	  0.00%
[01/07 18:11:51    369s] # met3      172414.06 	  0.19%  	  0.00% 	  0.09%
[01/07 18:11:51    369s] # met4       38650.14 	  0.00%  	  0.00% 	  0.00%
[01/07 18:11:51    369s] # met5       10263.97 	  0.00%  	  0.00% 	  0.00%
[01/07 18:11:51    369s] #------------------------------------------------------------------------
[01/07 18:11:51    369s] # All      388691.64  	  0.10% 	  0.00% 	  0.00%
[01/07 18:11:51    369s] #Complete Track Assignment With Timing Driven.
[01/07 18:11:51    369s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:11:51    369s] #
[01/07 18:11:51    369s] #  Routing Statistics
[01/07 18:11:51    369s] #
[01/07 18:11:51    369s] #-------------+-----------+------+
[01/07 18:11:51    369s] #  Layer      | Length(um)|  Vias|
[01/07 18:11:51    369s] #-------------+-----------+------+
[01/07 18:11:51    369s] #  poly ( 0H) |          0|     0|
[01/07 18:11:51    369s] #  met1 ( 1H) |      11422| 31290|
[01/07 18:11:51    369s] #  met2 ( 2V) |     161612| 16423|
[01/07 18:11:51    369s] #  met3 ( 3H) |     176288|  1383|
[01/07 18:11:51    369s] #  met4 ( 4V) |      39521|   212|
[01/07 18:11:51    369s] #  met5 ( 5H) |      10281|     0|
[01/07 18:11:51    369s] #-------------+-----------+------+
[01/07 18:11:51    369s] #  Total      |     399124| 49308|
[01/07 18:11:51    369s] #-------------+-----------+------+
[01/07 18:11:51    369s] #
[01/07 18:11:51    369s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:11:51    369s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.2 GB, peak:4.8 GB --1.35 [8]--
[01/07 18:11:51    369s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:11:51    369s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3248.14 (MB), peak = 4871.59 (MB)
[01/07 18:11:51    369s] #
[01/07 18:11:51    369s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 18:11:51    369s] #Cpu time = 00:00:28
[01/07 18:11:51    369s] #Elapsed time = 00:00:15
[01/07 18:11:51    369s] #Increased memory = -189.84 (MB)
[01/07 18:11:51    369s] #Total memory = 3248.14 (MB)
[01/07 18:11:51    369s] #Peak memory = 4871.59 (MB)
[01/07 18:11:51    369s] #Using multithreading with 8 threads.
[01/07 18:11:51    369s] ### Time Record (Detail Routing) is installed.
[01/07 18:11:51    369s] ### Time Record (Data Preparation) is installed.
[01/07 18:11:51    369s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:11:51    369s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:11:51    370s] #
[01/07 18:11:51    370s] #Start Detail Routing..
[01/07 18:11:51    370s] #start initial detail routing ...
[01/07 18:11:51    370s] ### Design has 0 dirty nets, 12977 dirty-areas)
[01/07 18:12:07    420s] #   number of violations = 71
[01/07 18:12:07    420s] #
[01/07 18:12:07    420s] #  By Layer and Type:
[01/07 18:12:07    420s] #
[01/07 18:12:07    420s] #---------+-------+------+-------+
[01/07 18:12:07    420s] #  -      | MetSpc| Short| Totals|
[01/07 18:12:07    420s] #---------+-------+------+-------+
[01/07 18:12:07    420s] #  met1   |      0|     0|      0|
[01/07 18:12:07    420s] #  met2   |      0|    62|     62|
[01/07 18:12:07    420s] #  met3   |      2|     7|      9|
[01/07 18:12:07    420s] #  Totals |      2|    69|     71|
[01/07 18:12:07    420s] #---------+-------+------+-------+
[01/07 18:12:07    420s] #
[01/07 18:12:07    420s] #6394 out of 11947 instances (53.5%) need to be verified(marked ipoed), dirty area = 2.7%.
[01/07 18:12:15    439s] ### Gcell dirty-map stats: routing = 43.03%, drc-check-only = 16.77%, dirty-area = 27.88%
[01/07 18:12:15    439s] ### Gcell ext dirty-map stats: fill = 6672[22.42%] (met1 = 4713[15.84%], met2 = 5581[18.76%], met3 = 5778[19.42%], met4 = 2471[8.30%], met5 = 867[2.91%]), total gcell = 29756
[01/07 18:12:15    439s] #   number of violations = 71
[01/07 18:12:15    439s] #
[01/07 18:12:15    439s] #  By Layer and Type:
[01/07 18:12:15    439s] #
[01/07 18:12:15    439s] #---------+-------+------+-------+
[01/07 18:12:15    439s] #  -      | MetSpc| Short| Totals|
[01/07 18:12:15    439s] #---------+-------+------+-------+
[01/07 18:12:15    439s] #  met1   |      0|     0|      0|
[01/07 18:12:15    439s] #  met2   |      0|    62|     62|
[01/07 18:12:15    439s] #  met3   |      2|     7|      9|
[01/07 18:12:15    439s] #  Totals |      2|    69|     71|
[01/07 18:12:15    439s] #---------+-------+------+-------+
[01/07 18:12:15    439s] #
[01/07 18:12:15    439s] #cpu time = 00:01:10, elapsed time = 00:00:24, memory = 3357.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:15    439s] #start 1st optimization iteration ...
[01/07 18:12:16    441s] ### Gcell dirty-map stats: routing = 43.03%, drc-check-only = 16.77%, dirty-area = 27.88%
[01/07 18:12:16    441s] ### Gcell ext dirty-map stats: fill = 6672[22.42%] (met1 = 4713[15.84%], met2 = 5581[18.76%], met3 = 5778[19.42%], met4 = 2479[8.33%], met5 = 867[2.91%]), total gcell = 29756
[01/07 18:12:16    441s] #   number of violations = 20
[01/07 18:12:16    441s] #
[01/07 18:12:16    441s] #  By Layer and Type:
[01/07 18:12:16    441s] #
[01/07 18:12:16    441s] #---------+------+-------+
[01/07 18:12:16    441s] #  -      | Short| Totals|
[01/07 18:12:16    441s] #---------+------+-------+
[01/07 18:12:16    441s] #  met1   |     0|      0|
[01/07 18:12:16    441s] #  met2   |    20|     20|
[01/07 18:12:16    441s] #  Totals |    20|     20|
[01/07 18:12:16    441s] #---------+------+-------+
[01/07 18:12:16    441s] #
[01/07 18:12:16    441s] #    number of process antenna violations = 199
[01/07 18:12:16    441s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3378.74 (MB), peak = 4871.59 (MB)
[01/07 18:12:16    442s] #Complete Detail Routing.
[01/07 18:12:16    442s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:16    442s] #
[01/07 18:12:16    442s] #  Routing Statistics
[01/07 18:12:16    442s] #
[01/07 18:12:16    442s] #-------------+-----------+------+
[01/07 18:12:16    442s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:16    442s] #-------------+-----------+------+
[01/07 18:12:16    442s] #  poly ( 0H) |          0|     0|
[01/07 18:12:16    442s] #  met1 ( 1H) |      41268| 37679|
[01/07 18:12:16    442s] #  met2 ( 2V) |     190530| 16055|
[01/07 18:12:16    442s] #  met3 ( 3H) |     148120|  1577|
[01/07 18:12:16    442s] #  met4 ( 4V) |      36497|   206|
[01/07 18:12:16    442s] #  met5 ( 5H) |      10396|     0|
[01/07 18:12:16    442s] #-------------+-----------+------+
[01/07 18:12:16    442s] #  Total      |     426811| 55517|
[01/07 18:12:16    442s] #-------------+-----------+------+
[01/07 18:12:16    442s] #
[01/07 18:12:16    442s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:16    442s] #Total number of DRC violations = 20
[01/07 18:12:16    442s] ### Time Record (Detail Routing) is uninstalled.
[01/07 18:12:16    442s] #Cpu time = 00:01:12
[01/07 18:12:16    442s] #Elapsed time = 00:00:25
[01/07 18:12:16    442s] #Increased memory = 95.94 (MB)
[01/07 18:12:16    442s] #Total memory = 3344.08 (MB)
[01/07 18:12:16    442s] #Peak memory = 4871.59 (MB)
[01/07 18:12:16    442s] ### Time Record (Antenna Fixing) is installed.
[01/07 18:12:16    442s] #
[01/07 18:12:16    442s] #start routing for process antenna violation fix ...
[01/07 18:12:16    442s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:16    442s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:16    442s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:16    442s] #- start antenna fix number of process antenna vio = 66.
[01/07 18:12:16    442s] #- start antenna fix number of net violated process antenna rule = 44.
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #  By Layer and Type:
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #---------+------+-------+
[01/07 18:12:17    445s] #  -      | Short| Totals|
[01/07 18:12:17    445s] #---------+------+-------+
[01/07 18:12:17    445s] #  met1   |     0|      0|
[01/07 18:12:17    445s] #  met2   |    20|     20|
[01/07 18:12:17    445s] #  Totals |    20|     20|
[01/07 18:12:17    445s] #---------+------+-------+
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3364.02 (MB), peak = 4871.59 (MB)
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #  Routing Statistics
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #-------------+-----------+------+
[01/07 18:12:17    445s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:17    445s] #-------------+-----------+------+
[01/07 18:12:17    445s] #  poly ( 0H) |          0|     0|
[01/07 18:12:17    445s] #  met1 ( 1H) |      41268| 37679|
[01/07 18:12:17    445s] #  met2 ( 2V) |     190499| 16083|
[01/07 18:12:17    445s] #  met3 ( 3H) |     147917|  1661|
[01/07 18:12:17    445s] #  met4 ( 4V) |      36581|   286|
[01/07 18:12:17    445s] #  met5 ( 5H) |      10653|     0|
[01/07 18:12:17    445s] #-------------+-----------+------+
[01/07 18:12:17    445s] #  Total      |     426918| 55709|
[01/07 18:12:17    445s] #-------------+-----------+------+
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:17    445s] #Total number of DRC violations = 20
[01/07 18:12:17    445s] #Total number of process antenna violations = 16
[01/07 18:12:17    445s] #Total number of net violated process antenna rule = 12
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #
[01/07 18:12:17    445s] #start delete and reroute for process antenna violation fix ...
[01/07 18:12:18    451s] #- start antenna fix number of process antenna vio = 7.
[01/07 18:12:18    451s] #- start antenna fix number of net violated process antenna rule = 5.
[01/07 18:12:19    453s] #- start antenna fix number of process antenna vio = 1.
[01/07 18:12:19    453s] #- start antenna fix number of net violated process antenna rule = 1.
[01/07 18:12:19    454s] #- start antenna fix number of process antenna vio = 1.
[01/07 18:12:19    454s] #- start antenna fix number of net violated process antenna rule = 1.
[01/07 18:12:19    455s] #- start antenna fix number of process antenna vio = 1.
[01/07 18:12:19    455s] #- start antenna fix number of net violated process antenna rule = 1.
[01/07 18:12:20    456s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 3347.67 (MB), peak = 4871.59 (MB)
[01/07 18:12:20    456s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:20    456s] #
[01/07 18:12:20    456s] #  Routing Statistics
[01/07 18:12:20    456s] #
[01/07 18:12:20    456s] #-------------+-----------+------+
[01/07 18:12:20    456s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:20    456s] #-------------+-----------+------+
[01/07 18:12:20    456s] #  poly ( 0H) |          0|     0|
[01/07 18:12:20    456s] #  met1 ( 1H) |      42123| 37692|
[01/07 18:12:20    456s] #  met2 ( 2V) |     190367| 16091|
[01/07 18:12:20    456s] #  met3 ( 3H) |     149402|  1706|
[01/07 18:12:20    456s] #  met4 ( 4V) |      37261|   266|
[01/07 18:12:20    456s] #  met5 ( 5H) |       8283|     0|
[01/07 18:12:20    456s] #-------------+-----------+------+
[01/07 18:12:20    456s] #  Total      |     427436| 55755|
[01/07 18:12:20    456s] #-------------+-----------+------+
[01/07 18:12:20    456s] #
[01/07 18:12:20    456s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:20    456s] #Total number of DRC violations = 20
[01/07 18:12:20    456s] #Total number of process antenna violations = 1
[01/07 18:12:20    456s] #Total number of net violated process antenna rule = 1
[01/07 18:12:20    456s] #
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] #  Routing Statistics
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] #-------------+-----------+------+
[01/07 18:12:20    457s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:20    457s] #-------------+-----------+------+
[01/07 18:12:20    457s] #  poly ( 0H) |          0|     0|
[01/07 18:12:20    457s] #  met1 ( 1H) |      42123| 37692|
[01/07 18:12:20    457s] #  met2 ( 2V) |     190367| 16091|
[01/07 18:12:20    457s] #  met3 ( 3H) |     149402|  1706|
[01/07 18:12:20    457s] #  met4 ( 4V) |      37261|   266|
[01/07 18:12:20    457s] #  met5 ( 5H) |       8283|     0|
[01/07 18:12:20    457s] #-------------+-----------+------+
[01/07 18:12:20    457s] #  Total      |     427436| 55755|
[01/07 18:12:20    457s] #-------------+-----------+------+
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:20    457s] #Total number of DRC violations = 20
[01/07 18:12:20    457s] #Total number of process antenna violations = 1
[01/07 18:12:20    457s] #Total number of net violated process antenna rule = 1
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] ### Gcell dirty-map stats: routing = 43.96%, drc-check-only = 15.85%, dirty-area = 27.88%, fix-only = 10.48%
[01/07 18:12:20    457s] ### Gcell ext dirty-map stats: fill = 6743[22.66%] (met1 = 4725[15.88%], met2 = 5595[18.80%], met3 = 5869[19.72%], met4 = 2566[8.62%], met5 = 926[3.11%]), total gcell = 29756
[01/07 18:12:20    457s] ### Time Record (Antenna Fixing) is uninstalled.
[01/07 18:12:20    457s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:20    457s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:20    457s] ### Time Record (Post Route Wire Spreading) is installed.
[01/07 18:12:20    457s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] #Start Post Route wire spreading..
[01/07 18:12:20    457s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:20    457s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:20    457s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:20    457s] #
[01/07 18:12:20    457s] #Start DRC checking..
[01/07 18:12:28    476s] #   number of violations = 20
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] #  By Layer and Type:
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] #---------+------+-------+
[01/07 18:12:28    476s] #  -      | Short| Totals|
[01/07 18:12:28    476s] #---------+------+-------+
[01/07 18:12:28    476s] #  met1   |     0|      0|
[01/07 18:12:28    476s] #  met2   |    20|     20|
[01/07 18:12:28    476s] #  Totals |    20|     20|
[01/07 18:12:28    476s] #---------+------+-------+
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] #cpu time = 00:00:19, elapsed time = 00:00:08, memory = 3376.35 (MB), peak = 4871.59 (MB)
[01/07 18:12:28    476s] #CELL_VIEW fpga_top,init has 20 DRC violations
[01/07 18:12:28    476s] #Total number of DRC violations = 20
[01/07 18:12:28    476s] #Total number of process antenna violations = 1
[01/07 18:12:28    476s] #Total number of net violated process antenna rule = 1
[01/07 18:12:28    476s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:28    476s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] #Start data preparation for wire spreading...
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] #Data preparation is done on Tue Jan  7 18:12:28 2025
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] ### track-assign engine-init starts on Tue Jan  7 18:12:28 2025 with memory = 3346.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:28    476s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:4.8 GB --1.13 [8]--
[01/07 18:12:28    476s] #
[01/07 18:12:28    476s] #Start Post Route Wire Spread.
[01/07 18:12:28    477s] #Done with 2324 horizontal wires in 11 hboxes and 7482 vertical wires in 11 hboxes.
[01/07 18:12:28    477s] #Complete Post Route Wire Spread.
[01/07 18:12:28    477s] #
[01/07 18:12:28    477s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:28    477s] #
[01/07 18:12:28    477s] #  Routing Statistics
[01/07 18:12:28    477s] #
[01/07 18:12:28    477s] #-------------+-----------+------+
[01/07 18:12:28    477s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:28    477s] #-------------+-----------+------+
[01/07 18:12:28    477s] #  poly ( 0H) |          0|     0|
[01/07 18:12:28    477s] #  met1 ( 1H) |      42724| 37692|
[01/07 18:12:28    477s] #  met2 ( 2V) |     196135| 16091|
[01/07 18:12:28    477s] #  met3 ( 3H) |     151285|  1706|
[01/07 18:12:28    477s] #  met4 ( 4V) |      37627|   266|
[01/07 18:12:28    477s] #  met5 ( 5H) |       8430|     0|
[01/07 18:12:28    477s] #-------------+-----------+------+
[01/07 18:12:28    477s] #  Total      |     436200| 55755|
[01/07 18:12:28    477s] #-------------+-----------+------+
[01/07 18:12:28    477s] #
[01/07 18:12:28    477s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:28    477s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:28    477s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:28    477s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:28    477s] #
[01/07 18:12:28    477s] #Start DRC checking..
[01/07 18:12:36    496s] #   number of violations = 20
[01/07 18:12:36    496s] #
[01/07 18:12:36    496s] #  By Layer and Type:
[01/07 18:12:36    496s] #
[01/07 18:12:36    496s] #---------+------+-------+
[01/07 18:12:36    496s] #  -      | Short| Totals|
[01/07 18:12:36    496s] #---------+------+-------+
[01/07 18:12:36    496s] #  met1   |     0|      0|
[01/07 18:12:36    496s] #  met2   |    20|     20|
[01/07 18:12:36    496s] #  Totals |    20|     20|
[01/07 18:12:36    496s] #---------+------+-------+
[01/07 18:12:36    496s] #
[01/07 18:12:36    496s] #cpu time = 00:00:19, elapsed time = 00:00:08, memory = 3362.83 (MB), peak = 4871.59 (MB)
[01/07 18:12:36    496s] #CELL_VIEW fpga_top,init has 20 DRC violations
[01/07 18:12:36    496s] #Total number of DRC violations = 20
[01/07 18:12:36    496s] #Total number of process antenna violations = 1
[01/07 18:12:36    496s] #Total number of net violated process antenna rule = 1
[01/07 18:12:37    497s] #   number of violations = 20
[01/07 18:12:37    497s] #
[01/07 18:12:37    497s] #  By Layer and Type:
[01/07 18:12:37    497s] #
[01/07 18:12:37    497s] #---------+------+-------+
[01/07 18:12:37    497s] #  -      | Short| Totals|
[01/07 18:12:37    497s] #---------+------+-------+
[01/07 18:12:37    497s] #  met1   |     0|      0|
[01/07 18:12:37    497s] #  met2   |    20|     20|
[01/07 18:12:37    497s] #  Totals |    20|     20|
[01/07 18:12:37    497s] #---------+------+-------+
[01/07 18:12:37    497s] #
[01/07 18:12:37    497s] #cpu time = 00:00:21, elapsed time = 00:00:09, memory = 3345.38 (MB), peak = 4871.59 (MB)
[01/07 18:12:37    497s] #CELL_VIEW fpga_top,init has 20 DRC violations
[01/07 18:12:37    497s] #Total number of DRC violations = 20
[01/07 18:12:37    497s] #Total number of process antenna violations = 1
[01/07 18:12:37    497s] #Total number of net violated process antenna rule = 1
[01/07 18:12:37    497s] #Post Route wire spread is done.
[01/07 18:12:37    497s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/07 18:12:37    497s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:37    497s] #
[01/07 18:12:37    497s] #  Routing Statistics
[01/07 18:12:37    497s] #
[01/07 18:12:37    497s] #-------------+-----------+------+
[01/07 18:12:37    497s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:37    497s] #-------------+-----------+------+
[01/07 18:12:37    497s] #  poly ( 0H) |          0|     0|
[01/07 18:12:37    497s] #  met1 ( 1H) |      42724| 37692|
[01/07 18:12:37    497s] #  met2 ( 2V) |     196135| 16091|
[01/07 18:12:37    497s] #  met3 ( 3H) |     151285|  1706|
[01/07 18:12:37    497s] #  met4 ( 4V) |      37627|   266|
[01/07 18:12:37    497s] #  met5 ( 5H) |       8430|     0|
[01/07 18:12:37    497s] #-------------+-----------+------+
[01/07 18:12:37    497s] #  Total      |     436200| 55755|
[01/07 18:12:37    497s] #-------------+-----------+------+
[01/07 18:12:37    497s] #
[01/07 18:12:37    497s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:37    497s] #detailRoute Statistics:
[01/07 18:12:37    497s] #Cpu time = 00:02:08
[01/07 18:12:37    497s] #Elapsed time = 00:00:46
[01/07 18:12:37    497s] #Increased memory = 94.04 (MB)
[01/07 18:12:37    497s] #Total memory = 3342.18 (MB)
[01/07 18:12:37    497s] #Peak memory = 4871.59 (MB)
[01/07 18:12:37    497s] ### global_detail_route design signature (213): route=847109214 flt_obj=0 vio=1050725643 shield_wire=1
[01/07 18:12:37    497s] ### Time Record (DB Export) is installed.
[01/07 18:12:37    497s] ### export design design signature (214): route=847109214 fixed_route=31137443 flt_obj=0 vio=1050725643 swire=1694458791 shield_wire=1 net_attr=1030581077 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:12:37    498s] ### Time Record (DB Export) is uninstalled.
[01/07 18:12:37    498s] ### Time Record (Post Callback) is installed.
[01/07 18:12:37    498s] ### Time Record (Post Callback) is uninstalled.
[01/07 18:12:37    498s] #
[01/07 18:12:37    498s] #globalDetailRoute statistics:
[01/07 18:12:37    498s] #Cpu time = 00:02:43
[01/07 18:12:37    498s] #Elapsed time = 00:01:03
[01/07 18:12:37    498s] #Increased memory = -35.49 (MB)
[01/07 18:12:37    498s] #Total memory = 3324.39 (MB)
[01/07 18:12:37    498s] #Peak memory = 4871.59 (MB)
[01/07 18:12:37    498s] #Number of warnings = 17
[01/07 18:12:37    498s] #Total number of warnings = 55
[01/07 18:12:37    498s] #Number of fails = 0
[01/07 18:12:37    498s] #Total number of fails = 0
[01/07 18:12:37    498s] #Complete globalDetailRoute on Tue Jan  7 18:12:37 2025
[01/07 18:12:37    498s] #
[01/07 18:12:37    498s] ### import design signature (215): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[01/07 18:12:37    498s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 18:12:37    498s] % End globalDetailRoute (date=01/07 18:12:37, total cpu=0:02:43, real=0:01:04, peak res=3897.7M, current mem=3290.4M)
[01/07 18:12:37    498s] #Default setup view is reset to VIEW_SETUP.
[01/07 18:12:37    498s] #Default setup view is reset to VIEW_SETUP.
[01/07 18:12:37    498s] AAE_INFO: Post Route call back at the end of routeDesign
[01/07 18:12:37    498s] #routeDesign: cpu time = 00:02:43, elapsed time = 00:01:04, memory = 3276.89 (MB), peak = 4871.59 (MB)
[01/07 18:12:37    498s] ### Time Record (routeDesign) is uninstalled.
[01/07 18:12:37    498s] #
[01/07 18:12:37    498s] #  Scalability Statistics
[01/07 18:12:37    498s] #
[01/07 18:12:37    498s] #----------------------------+---------+-------------+------------+
[01/07 18:12:37    498s] #  routeDesign               | cpu time| elapsed time| scalability|
[01/07 18:12:37    498s] #----------------------------+---------+-------------+------------+
[01/07 18:12:37    498s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:37    498s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:37    498s] #  Timing Data Generation    | 00:00:25|     00:00:10|         2.5|
[01/07 18:12:37    498s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:37    498s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:37    498s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:37    498s] #  Data Preparation          | 00:00:01|     00:00:01|         1.0|
[01/07 18:12:37    498s] #  Global Routing            | 00:00:05|     00:00:05|         1.2|
[01/07 18:12:37    498s] #  Track Assignment          | 00:00:03|     00:00:02|         1.3|
[01/07 18:12:37    498s] #  Detail Routing            | 00:01:12|     00:00:25|         2.9|
[01/07 18:12:37    498s] #  Antenna Fixing            | 00:00:14|     00:00:04|         4.1|
[01/07 18:12:37    498s] #  Post Route Wire Spreading | 00:00:40|     00:00:17|         2.4|
[01/07 18:12:37    498s] #  Entire Command            | 00:02:43|     00:01:04|         2.5|
[01/07 18:12:37    498s] #----------------------------+---------+-------------+------------+
[01/07 18:12:37    498s] #
[01/07 18:12:37    498s] 
[01/07 18:12:37    498s] *** Summary of all messages that are not suppressed in this session:
[01/07 18:12:37    498s] Severity  ID               Count  Summary                                  
[01/07 18:12:37    498s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[01/07 18:12:37    498s] WARNING   NRIG-34             15  Power/Ground pin %s of instance %s is no...
[01/07 18:12:37    498s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[01/07 18:12:37    498s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[01/07 18:12:37    498s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/07 18:12:37    498s] *** Message Summary: 38 warning(s), 0 error(s)
[01/07 18:12:37    498s] 
[01/07 18:12:37    498s] #% End routeDesign (date=01/07 18:12:37, total cpu=0:02:43, real=0:01:04, peak res=3897.7M, current mem=3276.9M)
[01/07 18:12:37    498s] <CMD> editDelete -regular_wire_with_drc
[01/07 18:12:37    498s] <CMD> globalDetailRoute
[01/07 18:12:37    498s] #% Begin globalDetailRoute (date=01/07 18:12:37, mem=3276.9M)
[01/07 18:12:37    498s] 
[01/07 18:12:37    498s] globalDetailRoute
[01/07 18:12:37    498s] 
[01/07 18:12:37    498s] #Start globalDetailRoute on Tue Jan  7 18:12:37 2025
[01/07 18:12:37    498s] #
[01/07 18:12:37    498s] ### Time Record (globalDetailRoute) is installed.
[01/07 18:12:37    498s] ### Time Record (Pre Callback) is installed.
[01/07 18:12:37    498s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:12:37    498s] ### Time Record (Pre Callback) is uninstalled.
[01/07 18:12:37    498s] ### Time Record (DB Import) is installed.
[01/07 18:12:37    498s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:12:37    498s] #Warning: design is detail-routed. Trial route is skipped!
[01/07 18:12:37    498s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:12:37    498s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:12:37    498s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:12:37    498s] eee: pegSigSF=1.070000
[01/07 18:12:37    498s] Initializing multi-corner resistance tables ...
[01/07 18:12:38    498s] eee: Grid unit RC data computation started
[01/07 18:12:38    498s] eee: Grid unit RC data computation completed
[01/07 18:12:38    498s] eee: l=1 avDens=0.115462 usedTrk=3490.708330 availTrk=30232.599362 sigTrk=3490.708330
[01/07 18:12:38    498s] eee: l=2 avDens=0.103658 usedTrk=4585.254832 availTrk=44234.428609 sigTrk=4585.254832
[01/07 18:12:38    498s] eee: l=3 avDens=0.117164 usedTrk=3549.176695 availTrk=30292.264471 sigTrk=3549.176695
[01/07 18:12:38    498s] eee: l=4 avDens=0.060841 usedTrk=1678.711567 availTrk=27591.848484 sigTrk=1678.711567
[01/07 18:12:38    498s] eee: l=5 avDens=0.140850 usedTrk=694.520314 availTrk=4930.938697 sigTrk=694.520314
[01/07 18:12:38    498s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:12:38    498s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:12:38    498s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.330191 uaWl=1.000000 uaWlH=0.105700 aWlH=0.000000 lMod=0 pMax=0.834800 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:12:38    498s] eee: NetCapCache creation started. (Current Mem: 4507.926M) 
[01/07 18:12:38    498s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4507.926M) 
[01/07 18:12:38    498s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:12:38    498s] eee: Metal Layers Info:
[01/07 18:12:38    498s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:12:38    498s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:12:38    498s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:12:38    498s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:12:38    498s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:12:38    498s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:12:38    498s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:12:38    498s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:12:38    498s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:12:38    498s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:38    498s] ### Net info: total nets: 14798
[01/07 18:12:38    498s] ### Net info: dirty nets: 21
[01/07 18:12:38    498s] ### Net info: marked as disconnected nets: 0
[01/07 18:12:38    499s] ### Net info: fully routed nets: 11898
[01/07 18:12:38    499s] ### Net info: trivial (< 2 pins) nets: 2847
[01/07 18:12:38    499s] ### Net info: unrouted nets: 53
[01/07 18:12:38    499s] ### Net info: re-extraction nets: 0
[01/07 18:12:38    499s] ### Net info: ignored nets: 0
[01/07 18:12:38    499s] ### Net info: skip routing nets: 0
[01/07 18:12:38    499s] #Start reading timing information from file .timing_file_4177499.tif.gz ...
[01/07 18:12:38    499s] #Read in timing information for 39 ports, 11934 instances from timing file .timing_file_4177499.tif.gz.
[01/07 18:12:38    499s] ### import design signature (216): route=415490110 fixed_route=31137443 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=2005333851 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:12:38    499s] ### Time Record (DB Import) is uninstalled.
[01/07 18:12:38    499s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[01/07 18:12:38    499s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:38    499s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:38    499s] ### Time Record (Global Routing) is installed.
[01/07 18:12:38    499s] ### Time Record (Global Routing) is uninstalled.
[01/07 18:12:38    499s] #Total number of trivial nets (e.g. < 2 pins) = 2879 (skipped).
[01/07 18:12:38    499s] #Total number of routable nets = 11919.
[01/07 18:12:38    499s] #Total number of nets in the design = 14798.
[01/07 18:12:38    499s] #21 routable nets do not have any wires.
[01/07 18:12:38    499s] #11898 routable nets have routed wires.
[01/07 18:12:38    499s] #21 nets will be global routed.
[01/07 18:12:38    499s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 18:12:38    499s] #Using multithreading with 8 threads.
[01/07 18:12:38    499s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:38    499s] #Start routing data preparation on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] ### Time Record (Cell Pin Access) is installed.
[01/07 18:12:38    499s] #Initial pin access analysis.
[01/07 18:12:38    499s] #Detail pin access analysis.
[01/07 18:12:38    499s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 18:12:38    499s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:12:38    499s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:12:38    499s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[01/07 18:12:38    499s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[01/07 18:12:38    499s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[01/07 18:12:38    499s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[01/07 18:12:38    499s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[01/07 18:12:38    499s] #pin_access_rlayer=2(met2)
[01/07 18:12:38    499s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[01/07 18:12:38    499s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[01/07 18:12:38    499s] #enable_dpt_layer_shield=F
[01/07 18:12:38    499s] #has_line_end_grid=F
[01/07 18:12:38    499s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3292.52 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    499s] #Regenerating Ggrids automatically.
[01/07 18:12:38    499s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[01/07 18:12:38    499s] #Using automatically generated G-grids.
[01/07 18:12:38    499s] #Done routing data preparation.
[01/07 18:12:38    499s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3294.57 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #Finished routing data preparation on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #Cpu time = 00:00:00
[01/07 18:12:38    499s] #Elapsed time = 00:00:00
[01/07 18:12:38    499s] #Increased memory = 9.97 (MB)
[01/07 18:12:38    499s] #Total memory = 3294.57 (MB)
[01/07 18:12:38    499s] #Peak memory = 4871.59 (MB)
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:38    499s] ### Time Record (Global Routing) is installed.
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #Start global routing on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #Start global routing initialization on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #Number of eco nets is 0
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] #Start global routing data preparation on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 18:12:38 2025 with memory = 3294.83 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    499s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:38    499s] #Start routing resource analysis on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    499s] #
[01/07 18:12:38    499s] ### init_is_bin_blocked starts on Tue Jan  7 18:12:38 2025 with memory = 3294.83 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    499s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:38    499s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 18:12:38 2025 with memory = 3296.89 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --6.52 [8]--
[01/07 18:12:38    500s] ### adjust_flow_cap starts on Tue Jan  7 18:12:38 2025 with memory = 3295.99 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.73 [8]--
[01/07 18:12:38    500s] ### adjust_flow_per_partial_route_obs starts on Tue Jan  7 18:12:38 2025 with memory = 3296.71 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:38    500s] ### set_via_blocked starts on Tue Jan  7 18:12:38 2025 with memory = 3296.71 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.32 [8]--
[01/07 18:12:38    500s] ### copy_flow starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.95 [8]--
[01/07 18:12:38    500s] #Routing resource analysis is done on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] ### report_flow_cap starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] #  Resource Analysis:
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 18:12:38    500s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 18:12:38    500s] #  --------------------------------------------------------------
[01/07 18:12:38    500s] #  met1           H        1327        2142       29756    52.25%
[01/07 18:12:38    500s] #  met2           V        1427        2016       29756    45.86%
[01/07 18:12:38    500s] #  met3           H        1076        1519       29756    45.86%
[01/07 18:12:38    500s] #  met4           V        1070        1505       29756    52.38%
[01/07 18:12:38    500s] #  met5           H         181         255       29756    55.43%
[01/07 18:12:38    500s] #  --------------------------------------------------------------
[01/07 18:12:38    500s] #  Total                   5083      59.12%      148780    50.36%
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #  1 nets (0.01%) with 1 preferred extra spacing.
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.99 [8]--
[01/07 18:12:38    500s] ### analyze_m2_tracks starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.01 [8]--
[01/07 18:12:38    500s] ### report_initial_resource starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:38    500s] ### mark_pg_pins_accessibility starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:38    500s] ### set_net_region starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #Global routing data preparation is done on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] ### prepare_level starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init level 1 starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:38    500s] ### Level 1 hgrid = 172 X 173
[01/07 18:12:38    500s] ### init level 2 starts on Tue Jan  7 18:12:38 2025 with memory = 3297.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.99 [8]--
[01/07 18:12:38    500s] ### Level 2 hgrid = 43 X 44  (large_net only)
[01/07 18:12:38    500s] ### init level 3 starts on Tue Jan  7 18:12:38 2025 with memory = 3298.16 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.03 [8]--
[01/07 18:12:38    500s] ### Level 3 hgrid = 11 X 11  (large_net only)
[01/07 18:12:38    500s] ### prepare_level_flow starts on Tue Jan  7 18:12:38 2025 with memory = 3298.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init_flow_edge starts on Tue Jan  7 18:12:38 2025 with memory = 3298.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.93 [8]--
[01/07 18:12:38    500s] ### init_flow_edge starts on Tue Jan  7 18:12:38 2025 with memory = 3298.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.02 [8]--
[01/07 18:12:38    500s] ### init_flow_edge starts on Tue Jan  7 18:12:38 2025 with memory = 3298.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.06 [8]--
[01/07 18:12:38    500s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.02 [8]--
[01/07 18:12:38    500s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.02 [8]--
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #Global routing initialization is done on Tue Jan  7 18:12:38 2025
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3298.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] #
[01/07 18:12:38    500s] ### routing large nets 
[01/07 18:12:38    500s] #start global routing iteration 1...
[01/07 18:12:38    500s] ### init_flow_edge starts on Tue Jan  7 18:12:38 2025 with memory = 3298.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:38    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.97 [8]--
[01/07 18:12:38    500s] ### routing at level 3 (topmost level) iter 0
[01/07 18:12:38    500s] ### Uniform Hboxes (3x3)
[01/07 18:12:38    500s] ### routing at level 2 iter 0 for 0 hboxes
[01/07 18:12:38    500s] ### Uniform Hboxes (11x11)
[01/07 18:12:38    500s] ### routing at level 1 iter 0 for 0 hboxes
[01/07 18:12:39    500s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3299.50 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #start global routing iteration 2...
[01/07 18:12:39    500s] ### init_flow_edge starts on Tue Jan  7 18:12:39 2025 with memory = 3299.50 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.99 [8]--
[01/07 18:12:39    500s] ### cal_flow starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### routing at level 1 (topmost level) iter 0
[01/07 18:12:39    500s] ### measure_qor starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### measure_congestion starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --4.56 [8]--
[01/07 18:12:39    500s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #start global routing iteration 3...
[01/07 18:12:39    500s] ### routing at level 1 (topmost level) iter 1
[01/07 18:12:39    500s] ### measure_qor starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### measure_congestion starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --4.62 [8]--
[01/07 18:12:39    500s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] ### route_end starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #Total number of trivial nets (e.g. < 2 pins) = 2879 (skipped).
[01/07 18:12:39    500s] #Total number of routable nets = 11919.
[01/07 18:12:39    500s] #Total number of nets in the design = 14798.
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #11919 routable nets have routed wires.
[01/07 18:12:39    500s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #Routed nets constraints summary:
[01/07 18:12:39    500s] #-----------------------------
[01/07 18:12:39    500s] #        Rules   Unconstrained  
[01/07 18:12:39    500s] #-----------------------------
[01/07 18:12:39    500s] #      Default              21  
[01/07 18:12:39    500s] #-----------------------------
[01/07 18:12:39    500s] #        Total              21  
[01/07 18:12:39    500s] #-----------------------------
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #Routing constraints summary of the whole design:
[01/07 18:12:39    500s] #------------------------------------------------
[01/07 18:12:39    500s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 18:12:39    500s] #------------------------------------------------
[01/07 18:12:39    500s] #      Default                  1           11918  
[01/07 18:12:39    500s] #------------------------------------------------
[01/07 18:12:39    500s] #        Total                  1           11918  
[01/07 18:12:39    500s] #------------------------------------------------
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] ### adjust_flow_per_partial_route_obs starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.99 [8]--
[01/07 18:12:39    500s] ### cal_base_flow starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### init_flow_edge starts on Tue Jan  7 18:12:39 2025 with memory = 3299.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.96 [8]--
[01/07 18:12:39    500s] ### cal_flow starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### report_overcon starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #                 OverCon       OverCon          
[01/07 18:12:39    500s] #                  #Gcell        #Gcell    %Gcell
[01/07 18:12:39    500s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[01/07 18:12:39    500s] #  ------------------------------------------------------------
[01/07 18:12:39    500s] #  met1          0(0.00%)      0(0.00%)   (0.00%)     0.25  
[01/07 18:12:39    500s] #  met2         20(0.12%)      2(0.01%)   (0.14%)     0.21  
[01/07 18:12:39    500s] #  met3          6(0.04%)      0(0.00%)   (0.04%)     0.23  
[01/07 18:12:39    500s] #  met4          0(0.00%)      0(0.00%)   (0.00%)     0.05  
[01/07 18:12:39    500s] #  met5          0(0.00%)      0(0.00%)   (0.00%)     0.05  
[01/07 18:12:39    500s] #  ------------------------------------------------------------
[01/07 18:12:39    500s] #     Total     26(0.03%)      2(0.00%)   (0.04%)
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[01/07 18:12:39    500s] #  Overflow after GR: 0.01% H + 0.03% V
[01/07 18:12:39    500s] #
[01/07 18:12:39    500s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### cal_base_flow starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### init_flow_edge starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.41 [8]--
[01/07 18:12:39    500s] ### cal_flow starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    500s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.03 [8]--
[01/07 18:12:39    500s] ### generate_cong_map_content starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.72 [8]--
[01/07 18:12:39    500s] ### update starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    500s] #Complete Global Routing.
[01/07 18:12:39    501s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] #  Routing Statistics
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] #-------------+-----------+------+
[01/07 18:12:39    501s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:39    501s] #-------------+-----------+------+
[01/07 18:12:39    501s] #  poly ( 0H) |          0|     0|
[01/07 18:12:39    501s] #  met1 ( 1H) |      42666| 37728|
[01/07 18:12:39    501s] #  met2 ( 2V) |     196462| 15677|
[01/07 18:12:39    501s] #  met3 ( 3H) |     151267|  1555|
[01/07 18:12:39    501s] #  met4 ( 4V) |      37222|   243|
[01/07 18:12:39    501s] #  met5 ( 5H) |       8480|     0|
[01/07 18:12:39    501s] #-------------+-----------+------+
[01/07 18:12:39    501s] #  Total      |     436097| 55203|
[01/07 18:12:39    501s] #-------------+-----------+------+
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:39    501s] ### update cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --2.44 [8]--
[01/07 18:12:39    501s] ### report_overcon starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    501s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:39    501s] ### report_overcon starts on Tue Jan  7 18:12:39 2025 with memory = 3299.10 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    501s] #Max overcon = 2 tracks.
[01/07 18:12:39    501s] #Total overcon = 0.04%.
[01/07 18:12:39    501s] #Worst layer Gcell overcon rate = 0.04%.
[01/07 18:12:39    501s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:39    501s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.29 [8]--
[01/07 18:12:39    501s] ### global_route design signature (219): route=568604486 net_attr=1863499381
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] #Global routing statistics:
[01/07 18:12:39    501s] #Cpu time = 00:00:01
[01/07 18:12:39    501s] #Elapsed time = 00:00:01
[01/07 18:12:39    501s] #Increased memory = 4.19 (MB)
[01/07 18:12:39    501s] #Total memory = 3298.76 (MB)
[01/07 18:12:39    501s] #Peak memory = 4871.59 (MB)
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] #Finished global routing on Tue Jan  7 18:12:39 2025
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] #
[01/07 18:12:39    501s] ### Time Record (Global Routing) is uninstalled.
[01/07 18:12:39    501s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:39    501s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:39    501s] ### track-assign external-init starts on Tue Jan  7 18:12:39 2025 with memory = 3296.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    501s] ### Time Record (Track Assignment) is installed.
[01/07 18:12:39    501s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:39    501s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:39    501s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:12:39    501s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.26 [8]--
[01/07 18:12:39    501s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3296.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    501s] ### track-assign engine-init starts on Tue Jan  7 18:12:39 2025 with memory = 3296.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    501s] ### Time Record (Track Assignment) is installed.
[01/07 18:12:39    501s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.13 [8]--
[01/07 18:12:39    501s] ### track-assign core-engine starts on Tue Jan  7 18:12:39 2025 with memory = 3296.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:39    501s] #Start Track Assignment.
[01/07 18:12:39    501s] #Done with 496 horizontal wires in 6 hboxes and 680 vertical wires in 6 hboxes.
[01/07 18:12:40    502s] #Done with 45 horizontal wires in 6 hboxes and 42 vertical wires in 6 hboxes.
[01/07 18:12:40    502s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] #Track assignment summary:
[01/07 18:12:40    502s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/07 18:12:40    502s] #------------------------------------------------------------------------
[01/07 18:12:40    502s] # met1          37.99 	 19.56%  	  0.00% 	 19.56%
[01/07 18:12:40    502s] # met2        6518.44 	  0.47%  	  0.00% 	  0.45%
[01/07 18:12:40    502s] # met3        4922.64 	  0.26%  	  0.00% 	  0.25%
[01/07 18:12:40    502s] # met4         426.22 	  0.00%  	  0.00% 	  0.00%
[01/07 18:12:40    502s] # met5         214.69 	  0.00%  	  0.00% 	  0.00%
[01/07 18:12:40    502s] #------------------------------------------------------------------------
[01/07 18:12:40    502s] # All       12119.96  	  0.42% 	  0.00% 	  0.00%
[01/07 18:12:40    502s] #Complete Track Assignment.
[01/07 18:12:40    502s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] #  Routing Statistics
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] #-------------+-----------+------+
[01/07 18:12:40    502s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:40    502s] #-------------+-----------+------+
[01/07 18:12:40    502s] #  poly ( 0H) |          0|     0|
[01/07 18:12:40    502s] #  met1 ( 1H) |      42666| 37728|
[01/07 18:12:40    502s] #  met2 ( 2V) |     196334| 15677|
[01/07 18:12:40    502s] #  met3 ( 3H) |     151223|  1555|
[01/07 18:12:40    502s] #  met4 ( 4V) |      37219|   243|
[01/07 18:12:40    502s] #  met5 ( 5H) |       8484|     0|
[01/07 18:12:40    502s] #-------------+-----------+------+
[01/07 18:12:40    502s] #  Total      |     435926| 55203|
[01/07 18:12:40    502s] #-------------+-----------+------+
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:40    502s] ### track_assign design signature (222): route=1313661090
[01/07 18:12:40    502s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.2 GB, peak:4.8 GB --1.34 [8]--
[01/07 18:12:40    502s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:12:40    502s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3295.02 (MB), peak = 4871.59 (MB)
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] #number of short segments in preferred routing layers
[01/07 18:12:40    502s] #	
[01/07 18:12:40    502s] #	
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 18:12:40    502s] #Cpu time = 00:00:03
[01/07 18:12:40    502s] #Elapsed time = 00:00:02
[01/07 18:12:40    502s] #Increased memory = 10.67 (MB)
[01/07 18:12:40    502s] #Total memory = 3295.27 (MB)
[01/07 18:12:40    502s] #Peak memory = 4871.59 (MB)
[01/07 18:12:40    502s] #Using multithreading with 8 threads.
[01/07 18:12:40    502s] ### Time Record (Detail Routing) is installed.
[01/07 18:12:40    502s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:40    502s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:40    502s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:40    502s] #
[01/07 18:12:40    502s] #Start Detail Routing..
[01/07 18:12:40    502s] #start initial detail routing ...
[01/07 18:12:40    502s] ### Design has 0 dirty nets, 367 dirty-areas)
[01/07 18:12:41    510s] ### Gcell dirty-map stats: routing = 15.96%, drc-check-only = 1.68%, dirty-area = 2.10%
[01/07 18:12:41    510s] ### Gcell ext dirty-map stats: fill = 6754[22.70%] (met1 = 4734[15.91%], met2 = 5613[18.86%], met3 = 5884[19.77%], met4 = 2597[8.73%], met5 = 958[3.22%]), total gcell = 29756
[01/07 18:12:41    510s] #   number of violations = 20
[01/07 18:12:41    510s] #
[01/07 18:12:41    510s] #  By Layer and Type:
[01/07 18:12:41    510s] #
[01/07 18:12:41    510s] #---------+-------+------+-------+
[01/07 18:12:41    510s] #  -      | MetSpc| Short| Totals|
[01/07 18:12:41    510s] #---------+-------+------+-------+
[01/07 18:12:41    510s] #  met1   |      0|     0|      0|
[01/07 18:12:41    510s] #  met2   |      0|    16|     16|
[01/07 18:12:41    510s] #  met3   |      3|     1|      4|
[01/07 18:12:41    510s] #  Totals |      3|    17|     20|
[01/07 18:12:41    510s] #---------+-------+------+-------+
[01/07 18:12:41    510s] #
[01/07 18:12:41    510s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3333.46 (MB), peak = 4871.59 (MB)
[01/07 18:12:41    510s] #start 1st optimization iteration ...
[01/07 18:12:41    511s] ### Gcell dirty-map stats: routing = 15.96%, drc-check-only = 1.68%, dirty-area = 2.10%
[01/07 18:12:41    511s] ### Gcell ext dirty-map stats: fill = 6754[22.70%] (met1 = 4734[15.91%], met2 = 5613[18.86%], met3 = 5885[19.78%], met4 = 2597[8.73%], met5 = 958[3.22%]), total gcell = 29756
[01/07 18:12:41    511s] #   number of violations = 1
[01/07 18:12:41    511s] #
[01/07 18:12:41    511s] #  By Layer and Type:
[01/07 18:12:41    511s] #
[01/07 18:12:41    511s] #---------+------+-------+
[01/07 18:12:41    511s] #  -      | Short| Totals|
[01/07 18:12:41    511s] #---------+------+-------+
[01/07 18:12:41    511s] #  met1   |     0|      0|
[01/07 18:12:41    511s] #  met2   |     1|      1|
[01/07 18:12:41    511s] #  Totals |     1|      1|
[01/07 18:12:41    511s] #---------+------+-------+
[01/07 18:12:41    511s] #
[01/07 18:12:41    511s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3353.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:41    511s] #Complete Detail Routing.
[01/07 18:12:41    511s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:41    511s] #
[01/07 18:12:41    511s] #  Routing Statistics
[01/07 18:12:41    511s] #
[01/07 18:12:41    511s] #-------------+-----------+------+
[01/07 18:12:41    511s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:41    511s] #-------------+-----------+------+
[01/07 18:12:41    511s] #  poly ( 0H) |          0|     0|
[01/07 18:12:41    511s] #  met1 ( 1H) |      42819| 37727|
[01/07 18:12:41    511s] #  met2 ( 2V) |     197257| 15973|
[01/07 18:12:41    511s] #  met3 ( 3H) |     151813|  1554|
[01/07 18:12:41    511s] #  met4 ( 4V) |      37113|   241|
[01/07 18:12:41    511s] #  met5 ( 5H) |       8464|     0|
[01/07 18:12:41    511s] #-------------+-----------+------+
[01/07 18:12:41    511s] #  Total      |     437466| 55495|
[01/07 18:12:41    511s] #-------------+-----------+------+
[01/07 18:12:41    511s] #
[01/07 18:12:41    511s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:41    511s] #Total number of DRC violations = 1
[01/07 18:12:42    511s] ### Time Record (Detail Routing) is uninstalled.
[01/07 18:12:42    511s] #Cpu time = 00:00:09
[01/07 18:12:42    511s] #Elapsed time = 00:00:02
[01/07 18:12:42    511s] #Increased memory = 25.11 (MB)
[01/07 18:12:42    511s] #Total memory = 3320.38 (MB)
[01/07 18:12:42    511s] #Peak memory = 4871.59 (MB)
[01/07 18:12:42    511s] ### Time Record (Antenna Fixing) is installed.
[01/07 18:12:42    511s] #
[01/07 18:12:42    511s] #start routing for process antenna violation fix ...
[01/07 18:12:42    511s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:42    511s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:42    511s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] #  By Layer and Type:
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] #---------+------+-------+
[01/07 18:12:42    512s] #  -      | Short| Totals|
[01/07 18:12:42    512s] #---------+------+-------+
[01/07 18:12:42    512s] #  met1   |     0|      0|
[01/07 18:12:42    512s] #  met2   |     1|      1|
[01/07 18:12:42    512s] #  Totals |     1|      1|
[01/07 18:12:42    512s] #---------+------+-------+
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3321.12 (MB), peak = 4871.59 (MB)
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] #  Routing Statistics
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] #-------------+-----------+------+
[01/07 18:12:42    512s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:42    512s] #-------------+-----------+------+
[01/07 18:12:42    512s] #  poly ( 0H) |          0|     0|
[01/07 18:12:42    512s] #  met1 ( 1H) |      42819| 37727|
[01/07 18:12:42    512s] #  met2 ( 2V) |     197257| 15973|
[01/07 18:12:42    512s] #  met3 ( 3H) |     151813|  1554|
[01/07 18:12:42    512s] #  met4 ( 4V) |      37113|   241|
[01/07 18:12:42    512s] #  met5 ( 5H) |       8464|     0|
[01/07 18:12:42    512s] #-------------+-----------+------+
[01/07 18:12:42    512s] #  Total      |     437466| 55495|
[01/07 18:12:42    512s] #-------------+-----------+------+
[01/07 18:12:42    512s] #
[01/07 18:12:42    512s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:42    512s] #Total number of DRC violations = 1
[01/07 18:12:42    512s] #Total number of process antenna violations = 0
[01/07 18:12:42    512s] #Total number of net violated process antenna rule = 0
[01/07 18:12:42    512s] #
[01/07 18:12:42    513s] #
[01/07 18:12:42    513s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:42    513s] #
[01/07 18:12:42    513s] #  Routing Statistics
[01/07 18:12:42    513s] #
[01/07 18:12:42    513s] #-------------+-----------+------+
[01/07 18:12:42    513s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:42    513s] #-------------+-----------+------+
[01/07 18:12:42    513s] #  poly ( 0H) |          0|     0|
[01/07 18:12:42    513s] #  met1 ( 1H) |      42819| 37727|
[01/07 18:12:42    513s] #  met2 ( 2V) |     197257| 15973|
[01/07 18:12:42    513s] #  met3 ( 3H) |     151813|  1554|
[01/07 18:12:42    513s] #  met4 ( 4V) |      37113|   241|
[01/07 18:12:42    513s] #  met5 ( 5H) |       8464|     0|
[01/07 18:12:42    513s] #-------------+-----------+------+
[01/07 18:12:42    513s] #  Total      |     437466| 55495|
[01/07 18:12:42    513s] #-------------+-----------+------+
[01/07 18:12:42    513s] #
[01/07 18:12:42    513s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:42    513s] #Total number of DRC violations = 1
[01/07 18:12:42    513s] #Total number of process antenna violations = 0
[01/07 18:12:42    513s] #Total number of net violated process antenna rule = 0
[01/07 18:12:42    513s] #
[01/07 18:12:42    513s] ### Gcell dirty-map stats: routing = 15.96%, drc-check-only = 1.68%, dirty-area = 2.10%
[01/07 18:12:42    513s] ### Gcell ext dirty-map stats: fill = 6754[22.70%] (met1 = 4734[15.91%], met2 = 5613[18.86%], met3 = 5885[19.78%], met4 = 2597[8.73%], met5 = 958[3.22%]), total gcell = 29756
[01/07 18:12:42    513s] ### Time Record (Antenna Fixing) is uninstalled.
[01/07 18:12:42    513s] #detailRoute Statistics:
[01/07 18:12:42    513s] #Cpu time = 00:00:11
[01/07 18:12:42    513s] #Elapsed time = 00:00:02
[01/07 18:12:42    513s] #Increased memory = 27.43 (MB)
[01/07 18:12:42    513s] #Total memory = 3322.70 (MB)
[01/07 18:12:42    513s] #Peak memory = 4871.59 (MB)
[01/07 18:12:42    513s] ### global_detail_route design signature (233): route=251017889 flt_obj=0 vio=67469478 shield_wire=1
[01/07 18:12:42    513s] ### Time Record (DB Export) is installed.
[01/07 18:12:42    513s] ### export design design signature (234): route=251017889 fixed_route=31137443 flt_obj=0 vio=67469478 swire=1694458791 shield_wire=1 net_attr=1019930831 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:12:42    514s] ### Time Record (DB Export) is uninstalled.
[01/07 18:12:42    514s] ### Time Record (Post Callback) is installed.
[01/07 18:12:42    514s] ### Time Record (Post Callback) is uninstalled.
[01/07 18:12:42    514s] #
[01/07 18:12:42    514s] #globalDetailRoute statistics:
[01/07 18:12:42    514s] #Cpu time = 00:00:16
[01/07 18:12:42    514s] #Elapsed time = 00:00:05
[01/07 18:12:42    514s] #Increased memory = 37.47 (MB)
[01/07 18:12:42    514s] #Total memory = 3314.36 (MB)
[01/07 18:12:42    514s] #Peak memory = 4871.59 (MB)
[01/07 18:12:42    514s] #Number of warnings = 15
[01/07 18:12:42    514s] #Total number of warnings = 70
[01/07 18:12:42    514s] #Number of fails = 0
[01/07 18:12:42    514s] #Total number of fails = 0
[01/07 18:12:42    514s] #Complete globalDetailRoute on Tue Jan  7 18:12:42 2025
[01/07 18:12:42    514s] #
[01/07 18:12:42    514s] ### import design signature (235): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[01/07 18:12:42    514s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 18:12:42    514s] #
[01/07 18:12:42    514s] #  Scalability Statistics
[01/07 18:12:42    514s] #
[01/07 18:12:42    514s] #-------------------------+---------+-------------+------------+
[01/07 18:12:42    514s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[01/07 18:12:42    514s] #-------------------------+---------+-------------+------------+
[01/07 18:12:42    514s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  DB Import              | 00:00:01|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  Data Preparation       | 00:00:01|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  Global Routing         | 00:00:01|     00:00:01|         1.0|
[01/07 18:12:42    514s] #  Track Assignment       | 00:00:01|     00:00:01|         1.0|
[01/07 18:12:42    514s] #  Detail Routing         | 00:00:09|     00:00:01|         6.3|
[01/07 18:12:42    514s] #  Antenna Fixing         | 00:00:02|     00:00:00|         1.0|
[01/07 18:12:42    514s] #  Entire Command         | 00:00:16|     00:00:05|         3.3|
[01/07 18:12:42    514s] #-------------------------+---------+-------------+------------+
[01/07 18:12:42    514s] #
[01/07 18:12:42    514s] #% End globalDetailRoute (date=01/07 18:12:42, total cpu=0:00:15.8, real=0:00:05.0, peak res=3301.8M, current mem=3301.8M)
[01/07 18:12:42    514s] <CMD> editDelete -regular_wire_with_drc
[01/07 18:12:42    514s] <CMD> globalDetailRoute
[01/07 18:12:42    514s] #% Begin globalDetailRoute (date=01/07 18:12:42, mem=3301.8M)
[01/07 18:12:42    514s] 
[01/07 18:12:42    514s] globalDetailRoute
[01/07 18:12:42    514s] 
[01/07 18:12:42    514s] #Start globalDetailRoute on Tue Jan  7 18:12:42 2025
[01/07 18:12:42    514s] #
[01/07 18:12:42    514s] ### Time Record (globalDetailRoute) is installed.
[01/07 18:12:42    514s] ### Time Record (Pre Callback) is installed.
[01/07 18:12:42    514s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[01/07 18:12:42    514s] ### Time Record (Pre Callback) is uninstalled.
[01/07 18:12:42    514s] ### Time Record (DB Import) is installed.
[01/07 18:12:42    514s] ### Time Record (Timing Data Generation) is installed.
[01/07 18:12:42    514s] #Warning: design is detail-routed. Trial route is skipped!
[01/07 18:12:42    514s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 18:12:42    514s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[01/07 18:12:42    514s] Updating RC Grid density data for preRoute extraction ...
[01/07 18:12:42    514s] eee: pegSigSF=1.070000
[01/07 18:12:42    514s] Initializing multi-corner resistance tables ...
[01/07 18:12:42    514s] eee: Grid unit RC data computation started
[01/07 18:12:42    514s] eee: Grid unit RC data computation completed
[01/07 18:12:42    514s] eee: l=1 avDens=0.115518 usedTrk=3492.419442 availTrk=30232.599362 sigTrk=3492.419442
[01/07 18:12:42    514s] eee: l=2 avDens=0.104032 usedTrk=4601.774394 availTrk=44234.428609 sigTrk=4601.774394
[01/07 18:12:42    514s] eee: l=3 avDens=0.117583 usedTrk=3561.868366 availTrk=30292.264471 sigTrk=3561.868366
[01/07 18:12:42    514s] eee: l=4 avDens=0.060917 usedTrk=1680.803474 availTrk=27591.848484 sigTrk=1680.803474
[01/07 18:12:42    514s] eee: l=5 avDens=0.140850 usedTrk=694.520314 availTrk=4930.938697 sigTrk=694.520314
[01/07 18:12:42    514s] {RT RC_CORNER 0 2 5  {4 0} 1}
[01/07 18:12:42    514s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[01/07 18:12:42    514s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.330191 uaWl=1.000000 uaWlH=0.105600 aWlH=0.000000 lMod=0 pMax=0.834700 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[01/07 18:12:42    514s] eee: NetCapCache creation started. (Current Mem: 4512.848M) 
[01/07 18:12:42    514s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4512.848M) 
[01/07 18:12:42    514s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[01/07 18:12:42    514s] eee: Metal Layers Info:
[01/07 18:12:42    514s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:12:42    514s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[01/07 18:12:42    514s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:12:42    514s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[01/07 18:12:42    514s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[01/07 18:12:42    514s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[01/07 18:12:42    514s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[01/07 18:12:42    514s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[01/07 18:12:42    514s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[01/07 18:12:42    514s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:42    514s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:12:43    514s] ### Net info: total nets: 14798
[01/07 18:12:43    514s] ### Net info: dirty nets: 2
[01/07 18:12:43    514s] ### Net info: marked as disconnected nets: 0
[01/07 18:12:43    515s] ### Net info: fully routed nets: 11917
[01/07 18:12:43    515s] ### Net info: trivial (< 2 pins) nets: 2847
[01/07 18:12:43    515s] ### Net info: unrouted nets: 34
[01/07 18:12:43    515s] ### Net info: re-extraction nets: 0
[01/07 18:12:43    515s] ### Net info: ignored nets: 0
[01/07 18:12:43    515s] ### Net info: skip routing nets: 0
[01/07 18:12:43    515s] #Start reading timing information from file .timing_file_4177499.tif.gz ...
[01/07 18:12:43    515s] #Read in timing information for 39 ports, 11934 instances from timing file .timing_file_4177499.tif.gz.
[01/07 18:12:43    515s] ### import design signature (236): route=411028699 fixed_route=31137443 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=241715740 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:12:43    515s] ### Time Record (DB Import) is uninstalled.
[01/07 18:12:43    515s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[01/07 18:12:43    515s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:43    515s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:43    515s] ### Time Record (Global Routing) is installed.
[01/07 18:12:43    515s] ### Time Record (Global Routing) is uninstalled.
[01/07 18:12:43    515s] #Total number of trivial nets (e.g. < 2 pins) = 2879 (skipped).
[01/07 18:12:43    515s] #Total number of routable nets = 11919.
[01/07 18:12:43    515s] #Total number of nets in the design = 14798.
[01/07 18:12:43    515s] #2 routable nets do not have any wires.
[01/07 18:12:43    515s] #11917 routable nets have routed wires.
[01/07 18:12:43    515s] #2 nets will be global routed.
[01/07 18:12:43    515s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 18:12:43    515s] #Using multithreading with 8 threads.
[01/07 18:12:43    515s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:43    515s] #Start routing data preparation on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] ### Time Record (Cell Pin Access) is installed.
[01/07 18:12:43    515s] #Initial pin access analysis.
[01/07 18:12:43    515s] #Detail pin access analysis.
[01/07 18:12:43    515s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 18:12:43    515s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:12:43    515s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:12:43    515s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[01/07 18:12:43    515s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[01/07 18:12:43    515s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[01/07 18:12:43    515s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[01/07 18:12:43    515s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[01/07 18:12:43    515s] #pin_access_rlayer=2(met2)
[01/07 18:12:43    515s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[01/07 18:12:43    515s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[01/07 18:12:43    515s] #enable_dpt_layer_shield=F
[01/07 18:12:43    515s] #has_line_end_grid=F
[01/07 18:12:43    515s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3318.34 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    515s] #Regenerating Ggrids automatically.
[01/07 18:12:43    515s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[01/07 18:12:43    515s] #Using automatically generated G-grids.
[01/07 18:12:43    515s] #Done routing data preparation.
[01/07 18:12:43    515s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3320.38 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #Finished routing data preparation on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #Cpu time = 00:00:00
[01/07 18:12:43    515s] #Elapsed time = 00:00:00
[01/07 18:12:43    515s] #Increased memory = 10.54 (MB)
[01/07 18:12:43    515s] #Total memory = 3320.38 (MB)
[01/07 18:12:43    515s] #Peak memory = 4871.59 (MB)
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:43    515s] ### Time Record (Global Routing) is installed.
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #Start global routing on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #Start global routing initialization on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #Number of eco nets is 0
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] #Start global routing data preparation on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 18:12:43 2025 with memory = 3320.64 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    515s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:43    515s] #Start routing resource analysis on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    515s] #
[01/07 18:12:43    515s] ### init_is_bin_blocked starts on Tue Jan  7 18:12:43 2025 with memory = 3320.64 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    515s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:43    515s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 18:12:43 2025 with memory = 3322.96 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --6.80 [8]--
[01/07 18:12:43    516s] ### adjust_flow_cap starts on Tue Jan  7 18:12:43 2025 with memory = 3321.86 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.34 [8]--
[01/07 18:12:43    516s] ### adjust_flow_per_partial_route_obs starts on Tue Jan  7 18:12:43 2025 with memory = 3322.55 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:43    516s] ### set_via_blocked starts on Tue Jan  7 18:12:43 2025 with memory = 3322.55 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.74 [8]--
[01/07 18:12:43    516s] ### copy_flow starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.68 [8]--
[01/07 18:12:43    516s] #Routing resource analysis is done on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] ### report_flow_cap starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] #  Resource Analysis:
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 18:12:43    516s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 18:12:43    516s] #  --------------------------------------------------------------
[01/07 18:12:43    516s] #  met1           H        1327        2142       29756    52.25%
[01/07 18:12:43    516s] #  met2           V        1427        2016       29756    45.86%
[01/07 18:12:43    516s] #  met3           H        1075        1520       29756    45.86%
[01/07 18:12:43    516s] #  met4           V        1070        1505       29756    52.38%
[01/07 18:12:43    516s] #  met5           H         181         255       29756    55.43%
[01/07 18:12:43    516s] #  --------------------------------------------------------------
[01/07 18:12:43    516s] #  Total                   5081      59.13%      148780    50.36%
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #  1 nets (0.01%) with 1 preferred extra spacing.
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.99 [8]--
[01/07 18:12:43    516s] ### analyze_m2_tracks starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:43    516s] ### report_initial_resource starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.97 [8]--
[01/07 18:12:43    516s] ### mark_pg_pins_accessibility starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:43    516s] ### set_net_region starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #Global routing data preparation is done on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] ### prepare_level starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init level 1 starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:43    516s] ### Level 1 hgrid = 172 X 173
[01/07 18:12:43    516s] ### init level 2 starts on Tue Jan  7 18:12:43 2025 with memory = 3323.29 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.54 [8]--
[01/07 18:12:43    516s] ### Level 2 hgrid = 43 X 44  (large_net only)
[01/07 18:12:43    516s] ### init level 3 starts on Tue Jan  7 18:12:43 2025 with memory = 3324.04 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.08 [8]--
[01/07 18:12:43    516s] ### Level 3 hgrid = 11 X 11  (large_net only)
[01/07 18:12:43    516s] ### prepare_level_flow starts on Tue Jan  7 18:12:43 2025 with memory = 3324.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init_flow_edge starts on Tue Jan  7 18:12:43 2025 with memory = 3324.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.94 [8]--
[01/07 18:12:43    516s] ### init_flow_edge starts on Tue Jan  7 18:12:43 2025 with memory = 3324.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.19 [8]--
[01/07 18:12:43    516s] ### init_flow_edge starts on Tue Jan  7 18:12:43 2025 with memory = 3324.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.06 [8]--
[01/07 18:12:43    516s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.24 [8]--
[01/07 18:12:43    516s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.24 [8]--
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #Global routing initialization is done on Tue Jan  7 18:12:43 2025
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3324.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] #
[01/07 18:12:43    516s] ### routing large nets 
[01/07 18:12:43    516s] #start global routing iteration 1...
[01/07 18:12:43    516s] ### init_flow_edge starts on Tue Jan  7 18:12:43 2025 with memory = 3324.28 (MB), peak = 4871.59 (MB)
[01/07 18:12:43    516s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.07 [8]--
[01/07 18:12:43    516s] ### routing at level 3 (topmost level) iter 0
[01/07 18:12:43    516s] ### Uniform Hboxes (3x3)
[01/07 18:12:43    516s] ### routing at level 2 iter 0 for 0 hboxes
[01/07 18:12:43    516s] ### Uniform Hboxes (11x11)
[01/07 18:12:43    516s] ### routing at level 1 iter 0 for 0 hboxes
[01/07 18:12:44    516s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3324.82 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] #
[01/07 18:12:44    516s] #start global routing iteration 2...
[01/07 18:12:44    516s] ### init_flow_edge starts on Tue Jan  7 18:12:44 2025 with memory = 3324.82 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.98 [8]--
[01/07 18:12:44    516s] ### cal_flow starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    516s] ### routing at level 1 (topmost level) iter 0
[01/07 18:12:44    516s] ### measure_qor starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] ### measure_congestion starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    516s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --4.07 [8]--
[01/07 18:12:44    516s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] #
[01/07 18:12:44    516s] #start global routing iteration 3...
[01/07 18:12:44    516s] ### routing at level 1 (topmost level) iter 1
[01/07 18:12:44    516s] ### measure_qor starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] ### measure_congestion starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    516s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --4.12 [8]--
[01/07 18:12:44    516s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    516s] #
[01/07 18:12:44    516s] ### route_end starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #Total number of trivial nets (e.g. < 2 pins) = 2879 (skipped).
[01/07 18:12:44    517s] #Total number of routable nets = 11919.
[01/07 18:12:44    517s] #Total number of nets in the design = 14798.
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #11919 routable nets have routed wires.
[01/07 18:12:44    517s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #Routed nets constraints summary:
[01/07 18:12:44    517s] #-----------------------------
[01/07 18:12:44    517s] #        Rules   Unconstrained  
[01/07 18:12:44    517s] #-----------------------------
[01/07 18:12:44    517s] #      Default               2  
[01/07 18:12:44    517s] #-----------------------------
[01/07 18:12:44    517s] #        Total               2  
[01/07 18:12:44    517s] #-----------------------------
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #Routing constraints summary of the whole design:
[01/07 18:12:44    517s] #------------------------------------------------
[01/07 18:12:44    517s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 18:12:44    517s] #------------------------------------------------
[01/07 18:12:44    517s] #      Default                  1           11918  
[01/07 18:12:44    517s] #------------------------------------------------
[01/07 18:12:44    517s] #        Total                  1           11918  
[01/07 18:12:44    517s] #------------------------------------------------
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] ### adjust_flow_per_partial_route_obs starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.01 [8]--
[01/07 18:12:44    517s] ### cal_base_flow starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### init_flow_edge starts on Tue Jan  7 18:12:44 2025 with memory = 3324.36 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.50 [8]--
[01/07 18:12:44    517s] ### cal_flow starts on Tue Jan  7 18:12:44 2025 with memory = 3324.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    517s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.06 [8]--
[01/07 18:12:44    517s] ### report_overcon starts on Tue Jan  7 18:12:44 2025 with memory = 3324.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #                 OverCon       OverCon          
[01/07 18:12:44    517s] #                  #Gcell        #Gcell    %Gcell
[01/07 18:12:44    517s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[01/07 18:12:44    517s] #  ------------------------------------------------------------
[01/07 18:12:44    517s] #  met1          0(0.00%)      0(0.00%)   (0.00%)     0.25  
[01/07 18:12:44    517s] #  met2         15(0.09%)      1(0.01%)   (0.10%)     0.21  
[01/07 18:12:44    517s] #  met3          6(0.04%)      0(0.00%)   (0.04%)     0.23  
[01/07 18:12:44    517s] #  met4          0(0.00%)      0(0.00%)   (0.00%)     0.05  
[01/07 18:12:44    517s] #  met5          0(0.00%)      0(0.00%)   (0.00%)     0.05  
[01/07 18:12:44    517s] #  ------------------------------------------------------------
[01/07 18:12:44    517s] #     Total     21(0.03%)      1(0.00%)   (0.03%)
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[01/07 18:12:44    517s] #  Overflow after GR: 0.01% H + 0.02% V
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    517s] ### cal_base_flow starts on Tue Jan  7 18:12:44 2025 with memory = 3324.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### init_flow_edge starts on Tue Jan  7 18:12:44 2025 with memory = 3324.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.03 [8]--
[01/07 18:12:44    517s] ### cal_flow starts on Tue Jan  7 18:12:44 2025 with memory = 3324.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    517s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    517s] ### generate_cong_map_content starts on Tue Jan  7 18:12:44 2025 with memory = 3324.42 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.80 [8]--
[01/07 18:12:44    517s] ### update starts on Tue Jan  7 18:12:44 2025 with memory = 3324.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] #Complete Global Routing.
[01/07 18:12:44    517s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #  Routing Statistics
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #-------------+-----------+------+
[01/07 18:12:44    517s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:44    517s] #-------------+-----------+------+
[01/07 18:12:44    517s] #  poly ( 0H) |          0|     0|
[01/07 18:12:44    517s] #  met1 ( 1H) |      42709| 37749|
[01/07 18:12:44    517s] #  met2 ( 2V) |     196390| 15736|
[01/07 18:12:44    517s] #  met3 ( 3H) |     151239|  1565|
[01/07 18:12:44    517s] #  met4 ( 4V) |      37355|   243|
[01/07 18:12:44    517s] #  met5 ( 5H) |       8480|     0|
[01/07 18:12:44    517s] #-------------+-----------+------+
[01/07 18:12:44    517s] #  Total      |     436172| 55293|
[01/07 18:12:44    517s] #-------------+-----------+------+
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:44    517s] ### update cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --2.89 [8]--
[01/07 18:12:44    517s] ### report_overcon starts on Tue Jan  7 18:12:44 2025 with memory = 3324.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.97 [8]--
[01/07 18:12:44    517s] ### report_overcon starts on Tue Jan  7 18:12:44 2025 with memory = 3324.45 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] #Max overcon = 2 tracks.
[01/07 18:12:44    517s] #Total overcon = 0.03%.
[01/07 18:12:44    517s] #Worst layer Gcell overcon rate = 0.04%.
[01/07 18:12:44    517s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.00 [8]--
[01/07 18:12:44    517s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.47 [8]--
[01/07 18:12:44    517s] ### global_route design signature (239): route=1506926317 net_attr=2096941412
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #Global routing statistics:
[01/07 18:12:44    517s] #Cpu time = 00:00:01
[01/07 18:12:44    517s] #Elapsed time = 00:00:01
[01/07 18:12:44    517s] #Increased memory = 3.76 (MB)
[01/07 18:12:44    517s] #Total memory = 3324.14 (MB)
[01/07 18:12:44    517s] #Peak memory = 4871.59 (MB)
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #Finished global routing on Tue Jan  7 18:12:44 2025
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] #
[01/07 18:12:44    517s] ### Time Record (Global Routing) is uninstalled.
[01/07 18:12:44    517s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:44    517s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:44    517s] ### track-assign external-init starts on Tue Jan  7 18:12:44 2025 with memory = 3321.41 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### Time Record (Track Assignment) is installed.
[01/07 18:12:44    517s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:44    517s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:44    517s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:12:44    517s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.11 [8]--
[01/07 18:12:44    517s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3321.41 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### track-assign engine-init starts on Tue Jan  7 18:12:44 2025 with memory = 3321.41 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] ### Time Record (Track Assignment) is installed.
[01/07 18:12:44    517s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.11 [8]--
[01/07 18:12:44    517s] ### track-assign core-engine starts on Tue Jan  7 18:12:44 2025 with memory = 3321.41 (MB), peak = 4871.59 (MB)
[01/07 18:12:44    517s] #Start Track Assignment.
[01/07 18:12:44    517s] #Done with 438 horizontal wires in 6 hboxes and 604 vertical wires in 6 hboxes.
[01/07 18:12:45    518s] #Done with 38 horizontal wires in 6 hboxes and 31 vertical wires in 6 hboxes.
[01/07 18:12:45    518s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[01/07 18:12:45    518s] #
[01/07 18:12:45    518s] #Track assignment summary:
[01/07 18:12:45    518s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/07 18:12:45    518s] #------------------------------------------------------------------------
[01/07 18:12:45    518s] # met1          11.81 	 62.94%  	  0.00% 	 62.94%
[01/07 18:12:45    518s] # met2        5761.51 	  0.59%  	  0.00% 	  0.59%
[01/07 18:12:45    518s] # met3        4391.25 	  0.24%  	  0.00% 	  0.24%
[01/07 18:12:45    518s] # met4         486.84 	  0.00%  	  0.00% 	  0.00%
[01/07 18:12:45    518s] # met5         217.25 	  0.00%  	  0.00% 	  0.00%
[01/07 18:12:45    518s] #------------------------------------------------------------------------
[01/07 18:12:45    518s] # All       10868.65  	  0.48% 	  0.00% 	  0.00%
[01/07 18:12:45    518s] #Complete Track Assignment.
[01/07 18:12:45    518s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:45    518s] #
[01/07 18:12:45    518s] #  Routing Statistics
[01/07 18:12:45    518s] #
[01/07 18:12:45    518s] #-------------+-----------+------+
[01/07 18:12:45    518s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:45    518s] #-------------+-----------+------+
[01/07 18:12:45    518s] #  poly ( 0H) |          0|     0|
[01/07 18:12:45    518s] #  met1 ( 1H) |      42711| 37749|
[01/07 18:12:45    518s] #  met2 ( 2V) |     196253| 15736|
[01/07 18:12:45    518s] #  met3 ( 3H) |     151201|  1565|
[01/07 18:12:45    518s] #  met4 ( 4V) |      37367|   243|
[01/07 18:12:45    518s] #  met5 ( 5H) |       8487|     0|
[01/07 18:12:45    518s] #-------------+-----------+------+
[01/07 18:12:45    518s] #  Total      |     436018| 55293|
[01/07 18:12:45    518s] #-------------+-----------+------+
[01/07 18:12:45    518s] #
[01/07 18:12:45    518s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:45    518s] ### track_assign design signature (242): route=1117505484
[01/07 18:12:45    518s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.2 GB, peak:4.8 GB --1.36 [8]--
[01/07 18:12:45    518s] ### Time Record (Track Assignment) is uninstalled.
[01/07 18:12:45    518s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3320.03 (MB), peak = 4871.59 (MB)
[01/07 18:12:45    518s] #
[01/07 18:12:45    518s] #number of short segments in preferred routing layers
[01/07 18:12:45    518s] #	
[01/07 18:12:45    518s] #	
[01/07 18:12:45    518s] #
[01/07 18:12:45    518s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 18:12:45    518s] #Cpu time = 00:00:03
[01/07 18:12:45    518s] #Elapsed time = 00:00:02
[01/07 18:12:45    518s] #Increased memory = 10.69 (MB)
[01/07 18:12:45    518s] #Total memory = 3320.28 (MB)
[01/07 18:12:45    518s] #Peak memory = 4871.59 (MB)
[01/07 18:12:45    518s] #Using multithreading with 8 threads.
[01/07 18:12:45    518s] ### Time Record (Detail Routing) is installed.
[01/07 18:12:45    518s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:45    518s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:45    518s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:45    519s] #
[01/07 18:12:45    519s] #Start Detail Routing..
[01/07 18:12:45    519s] #start initial detail routing ...
[01/07 18:12:45    519s] ### Design has 0 dirty nets, 340 dirty-areas)
[01/07 18:12:46    526s] ### Gcell dirty-map stats: routing = 15.35%, drc-check-only = 1.81%, dirty-area = 1.94%
[01/07 18:12:46    526s] ### Gcell ext dirty-map stats: fill = 6754[22.70%] (met1 = 4734[15.91%], met2 = 5613[18.86%], met3 = 5885[19.78%], met4 = 2611[8.77%], met5 = 961[3.23%]), total gcell = 29756
[01/07 18:12:46    526s] #   number of violations = 2
[01/07 18:12:46    526s] #
[01/07 18:12:46    526s] #  By Layer and Type:
[01/07 18:12:46    526s] #
[01/07 18:12:46    526s] #---------+-------+------+-------+
[01/07 18:12:46    526s] #  -      | MetSpc| Short| Totals|
[01/07 18:12:46    526s] #---------+-------+------+-------+
[01/07 18:12:46    526s] #  met1   |      0|     0|      0|
[01/07 18:12:46    526s] #  met2   |      0|     1|      1|
[01/07 18:12:46    526s] #  met3   |      1|     0|      1|
[01/07 18:12:46    526s] #  Totals |      1|     1|      2|
[01/07 18:12:46    526s] #---------+-------+------+-------+
[01/07 18:12:46    526s] #
[01/07 18:12:46    526s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 3353.25 (MB), peak = 4871.59 (MB)
[01/07 18:12:46    526s] #start 1st optimization iteration ...
[01/07 18:12:47    528s] ### Gcell dirty-map stats: routing = 15.35%, drc-check-only = 1.81%, dirty-area = 1.94%
[01/07 18:12:47    528s] ### Gcell ext dirty-map stats: fill = 6754[22.70%] (met1 = 4734[15.91%], met2 = 5613[18.86%], met3 = 5885[19.78%], met4 = 2612[8.78%], met5 = 961[3.23%]), total gcell = 29756
[01/07 18:12:47    528s] #   number of violations = 0
[01/07 18:12:47    528s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3356.16 (MB), peak = 4871.59 (MB)
[01/07 18:12:47    528s] #Complete Detail Routing.
[01/07 18:12:47    528s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:47    528s] #
[01/07 18:12:47    528s] #  Routing Statistics
[01/07 18:12:47    528s] #
[01/07 18:12:47    528s] #-------------+-----------+------+
[01/07 18:12:47    528s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:47    528s] #-------------+-----------+------+
[01/07 18:12:47    528s] #  poly ( 0H) |          0|     0|
[01/07 18:12:47    528s] #  met1 ( 1H) |      42818| 37728|
[01/07 18:12:47    528s] #  met2 ( 2V) |     197172| 15977|
[01/07 18:12:47    528s] #  met3 ( 3H) |     151781|  1561|
[01/07 18:12:47    528s] #  met4 ( 4V) |      37243|   241|
[01/07 18:12:47    528s] #  met5 ( 5H) |       8459|     0|
[01/07 18:12:47    528s] #-------------+-----------+------+
[01/07 18:12:47    528s] #  Total      |     437472| 55507|
[01/07 18:12:47    528s] #-------------+-----------+------+
[01/07 18:12:47    528s] #
[01/07 18:12:47    528s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:47    528s] #Total number of DRC violations = 0
[01/07 18:12:47    528s] ### Time Record (Detail Routing) is uninstalled.
[01/07 18:12:47    528s] #Cpu time = 00:00:10
[01/07 18:12:47    528s] #Elapsed time = 00:00:02
[01/07 18:12:47    528s] #Increased memory = 9.43 (MB)
[01/07 18:12:47    528s] #Total memory = 3329.71 (MB)
[01/07 18:12:47    528s] #Peak memory = 4871.59 (MB)
[01/07 18:12:47    528s] ### Time Record (Antenna Fixing) is installed.
[01/07 18:12:47    528s] #
[01/07 18:12:47    528s] #start routing for process antenna violation fix ...
[01/07 18:12:47    528s] ### Time Record (Data Preparation) is installed.
[01/07 18:12:47    528s] ### Time Record (Data Preparation) is uninstalled.
[01/07 18:12:47    528s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[01/07 18:12:47    530s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3328.93 (MB), peak = 4871.59 (MB)
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #  Routing Statistics
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #  poly ( 0H) |          0|     0|
[01/07 18:12:47    530s] #  met1 ( 1H) |      42818| 37728|
[01/07 18:12:47    530s] #  met2 ( 2V) |     197172| 15977|
[01/07 18:12:47    530s] #  met3 ( 3H) |     151781|  1561|
[01/07 18:12:47    530s] #  met4 ( 4V) |      37243|   241|
[01/07 18:12:47    530s] #  met5 ( 5H) |       8459|     0|
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #  Total      |     437472| 55507|
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:47    530s] #Total number of DRC violations = 0
[01/07 18:12:47    530s] #Total number of process antenna violations = 0
[01/07 18:12:47    530s] #Total number of net violated process antenna rule = 0
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #  Routing Statistics
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #  Layer      | Length(um)|  Vias|
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #  poly ( 0H) |          0|     0|
[01/07 18:12:47    530s] #  met1 ( 1H) |      42818| 37728|
[01/07 18:12:47    530s] #  met2 ( 2V) |     197172| 15977|
[01/07 18:12:47    530s] #  met3 ( 3H) |     151781|  1561|
[01/07 18:12:47    530s] #  met4 ( 4V) |      37243|   241|
[01/07 18:12:47    530s] #  met5 ( 5H) |       8459|     0|
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #  Total      |     437472| 55507|
[01/07 18:12:47    530s] #-------------+-----------+------+
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] # Total half perimeter of net bounding box: 351768 um.
[01/07 18:12:47    530s] #Total number of DRC violations = 0
[01/07 18:12:47    530s] #Total number of process antenna violations = 0
[01/07 18:12:47    530s] #Total number of net violated process antenna rule = 0
[01/07 18:12:47    530s] #
[01/07 18:12:47    530s] ### Gcell dirty-map stats: routing = 15.35%, drc-check-only = 1.81%, dirty-area = 1.94%
[01/07 18:12:47    530s] ### Gcell ext dirty-map stats: fill = 6754[22.70%] (met1 = 4734[15.91%], met2 = 5613[18.86%], met3 = 5885[19.78%], met4 = 2612[8.78%], met5 = 961[3.23%]), total gcell = 29756
[01/07 18:12:47    530s] ### Time Record (Antenna Fixing) is uninstalled.
[01/07 18:12:47    530s] #detailRoute Statistics:
[01/07 18:12:47    530s] #Cpu time = 00:00:12
[01/07 18:12:47    530s] #Elapsed time = 00:00:02
[01/07 18:12:47    530s] #Increased memory = 8.33 (MB)
[01/07 18:12:47    530s] #Total memory = 3328.61 (MB)
[01/07 18:12:47    530s] #Peak memory = 4871.59 (MB)
[01/07 18:12:47    530s] ### global_detail_route design signature (253): route=1795704 flt_obj=0 vio=1905142130 shield_wire=1
[01/07 18:12:47    530s] ### Time Record (DB Export) is installed.
[01/07 18:12:47    531s] ### export design design signature (254): route=1795704 fixed_route=31137443 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1760478943 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:12:47    531s] ### Time Record (DB Export) is uninstalled.
[01/07 18:12:47    531s] ### Time Record (Post Callback) is installed.
[01/07 18:12:47    531s] ### Time Record (Post Callback) is uninstalled.
[01/07 18:12:47    531s] #
[01/07 18:12:47    531s] #globalDetailRoute statistics:
[01/07 18:12:47    531s] #Cpu time = 00:00:17
[01/07 18:12:47    531s] #Elapsed time = 00:00:05
[01/07 18:12:47    531s] #Increased memory = 19.44 (MB)
[01/07 18:12:47    531s] #Total memory = 3321.22 (MB)
[01/07 18:12:47    531s] #Peak memory = 4871.59 (MB)
[01/07 18:12:47    531s] #Number of warnings = 15
[01/07 18:12:47    531s] #Total number of warnings = 85
[01/07 18:12:47    531s] #Number of fails = 0
[01/07 18:12:47    531s] #Total number of fails = 0
[01/07 18:12:47    531s] #Complete globalDetailRoute on Tue Jan  7 18:12:47 2025
[01/07 18:12:47    531s] #
[01/07 18:12:47    531s] ### import design signature (255): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[01/07 18:12:47    531s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 18:12:47    531s] #
[01/07 18:12:47    531s] #  Scalability Statistics
[01/07 18:12:47    531s] #
[01/07 18:12:47    531s] #-------------------------+---------+-------------+------------+
[01/07 18:12:47    531s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[01/07 18:12:47    531s] #-------------------------+---------+-------------+------------+
[01/07 18:12:47    531s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  DB Import              | 00:00:01|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  Data Preparation       | 00:00:01|     00:00:00|         1.0|
[01/07 18:12:47    531s] #  Global Routing         | 00:00:01|     00:00:01|         1.0|
[01/07 18:12:47    531s] #  Track Assignment       | 00:00:01|     00:00:01|         1.0|
[01/07 18:12:47    531s] #  Detail Routing         | 00:00:10|     00:00:02|         5.9|
[01/07 18:12:47    531s] #  Antenna Fixing         | 00:00:02|     00:00:01|         1.0|
[01/07 18:12:47    531s] #  Entire Command         | 00:00:17|     00:00:05|         3.4|
[01/07 18:12:47    531s] #-------------------------+---------+-------------+------------+
[01/07 18:12:47    531s] #
[01/07 18:12:47    531s] #% End globalDetailRoute (date=01/07 18:12:47, total cpu=0:00:17.1, real=0:00:05.0, peak res=3307.3M, current mem=3307.3M)
[01/07 18:13:19    533s] <CMD> saveNetlist fpga_top.v
[01/07 18:13:19    533s] Writing Netlist "fpga_top.v" ...
[01/07 18:14:52    538s] <CMD> setDelayCalMode -SIAware falsesetDelayCalMode -SIAware false
[01/07 18:14:52    538s] 
[01/07 18:14:52    538s] Usage: setDelayCalMode [-help] [-reset] [-accuracy_level <level>]
[01/07 18:14:52    538s]                        [-advanced_accuracy_mode {medium|high}]
[01/07 18:14:52    538s]                        [-advanced_node_pin_cap_settings {true|false}]
[01/07 18:14:52    538s]                        [-advanced_pincap_mode {0|1|2}]
[01/07 18:14:52    538s]                        [-combine_mmmc {none|early_late|early_late_corner}]
[01/07 18:14:52    538s]                        [-early_irdrop_data_type {best_average|worst|best|average|worst_average}]
[01/07 18:14:52    538s]                        [-enable_high_fanout {true|false}]
[01/07 18:14:52    538s]                        [-enable_input_slew_sensitivity_on_constraint {true|false}]
[01/07 18:14:52    538s]                        [-enable_quiet_receivers_for_hold {true|false}]
[01/07 18:14:52    538s]                        [-equivalent_waveform_model {none|no_propagation|propagation}]
[01/07 18:14:52    538s]                        [-equivalent_waveform_model_for_timing_check {true|false}]
[01/07 18:14:52    538s]                        [-ewm_type {moments|simulation}]
[01/07 18:14:52    538s]                        [-honorSlewPropConstraint {true|false}]
[01/07 18:14:52    538s]                        [-ignoreNetLoad {true|false}]
[01/07 18:14:52    538s]                        [-irdrop_data_type {best_average|worst|best|average|worst_average}]
[01/07 18:14:52    538s]                        [-irDrop_window_based {none|late|early|both}]
[01/07 18:14:52    538s]                        [-late_irdrop_data_type {best_average|worst|best|average|worst_average}]
[01/07 18:14:52    538s]                        [-library_interpolation_mode {linear|non_linear|non_linear_advanced}]
[01/07 18:14:52    538s]                        [-reportOutBound {true|false}]
[01/07 18:14:52    538s]                        [-save_set_inst_voltage_cmd {true|false}]
[01/07 18:14:52    538s]                        [-SIAware {true|false}]
[01/07 18:14:52    538s]                        [-signoff_alignment_settings {true|false}]
[01/07 18:14:52    538s]                        [-skip_slew_merge_from_disabled_path {true|false}]
[01/07 18:14:52    538s]                        [-slewOutBoundLimitHigh <value>]
[01/07 18:14:52    538s]                        [-slewOutBoundLimitLow <value>]
[01/07 18:14:52    538s]                        [-socv_accuracy_mode {low|medium|high|ultra}]
[01/07 18:14:52    538s]                        [-socv_lvf_mode {moments|early_late}]
[01/07 18:14:52    538s]                        [-socv_machine_learning_level {0|1}]
[01/07 18:14:52    538s]                        [-socv_use_lvf_tables {all|delay|slew|constraint}]
[01/07 18:14:52    538s]                        [-wire_variation_correlation_mode {statistical|binomial}]
[01/07 18:14:52    538s]                        [-wire_variation_rc_correlation <value>]
[01/07 18:14:52    538s] 
[01/07 18:14:52    538s] **ERROR: (IMPTCM-23):	"falsesetDelayCalMode" is not a valid enum for "-SIAware", the allowed values are {true false}.

[01/07 18:14:56    538s] <CMD> setDelayCalMode -SIAware false
[01/07 18:15:04    539s] <CMD> setAnalysisMode -analysisType onChipVariation
[01/07 18:15:22    540s] <CMD> timeDesign -postRoute
[01/07 18:15:22    540s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:09:00.3/0:08:32.9 (1.1), mem = 4542.0M
[01/07 18:15:22    540s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[01/07 18:15:22    540s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[01/07 18:15:22    540s] ### Net info: total nets: 14798
[01/07 18:15:22    540s] ### Net info: dirty nets: 0
[01/07 18:15:22    540s] ### Net info: marked as disconnected nets: 0
[01/07 18:15:23    540s] ### Net info: fully routed nets: 11919
[01/07 18:15:23    540s] ### Net info: trivial (< 2 pins) nets: 2847
[01/07 18:15:23    540s] ### Net info: unrouted nets: 32
[01/07 18:15:23    540s] ### Net info: re-extraction nets: 0
[01/07 18:15:23    540s] ### Net info: ignored nets: 0
[01/07 18:15:23    540s] ### Net info: skip routing nets: 0
[01/07 18:15:23    541s] ### import design signature (256): route=550373770 fixed_route=550373770 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1881185021 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:15:23    541s] #Extract in post route mode
[01/07 18:15:23    541s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/07 18:15:23    541s] #Fast data preparation for tQuantus.
[01/07 18:15:23    541s] #Start routing data preparation on Tue Jan  7 18:15:23 2025
[01/07 18:15:23    541s] #
[01/07 18:15:23    541s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:15:23    541s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[01/07 18:15:23    541s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[01/07 18:15:23    541s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[01/07 18:15:23    541s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[01/07 18:15:23    541s] #Regenerating Ggrids automatically.
[01/07 18:15:23    541s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[01/07 18:15:23    541s] #Using automatically generated G-grids.
[01/07 18:15:23    541s] #Done routing data preparation.
[01/07 18:15:23    541s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3379.08 (MB), peak = 4871.59 (MB)
[01/07 18:15:23    541s] #Start routing data preparation on Tue Jan  7 18:15:23 2025
[01/07 18:15:23    541s] #
[01/07 18:15:23    541s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[01/07 18:15:23    541s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[01/07 18:15:23    541s] #pin_access_rlayer=2(met2)
[01/07 18:15:23    541s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[01/07 18:15:23    541s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[01/07 18:15:23    541s] #enable_dpt_layer_shield=F
[01/07 18:15:23    541s] #has_line_end_grid=F
[01/07 18:15:23    541s] #Regenerating Ggrids automatically.
[01/07 18:15:23    541s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[01/07 18:15:23    541s] #Using automatically generated G-grids.
[01/07 18:15:23    541s] #Done routing data preparation.
[01/07 18:15:23    541s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3384.92 (MB), peak = 4871.59 (MB)
[01/07 18:15:23    541s] #
[01/07 18:15:23    541s] #Start tQuantus RC extraction...
[01/07 18:15:23    541s] #Start building rc corner(s)...
[01/07 18:15:23    541s] #Number of RC Corner = 1
[01/07 18:15:23    541s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 (real) 
[01/07 18:15:23    541s] #(i=5, n=5 1000)
[01/07 18:15:23    541s] #metal1 -> met1 (1)
[01/07 18:15:23    541s] #metal2 -> met2 (2)
[01/07 18:15:23    541s] #metal3 -> met3 (3)
[01/07 18:15:23    541s] #metal4 -> met4 (4)
[01/07 18:15:23    541s] #metal5 -> met5 (5)
[01/07 18:15:23    541s] #SADV-On
[01/07 18:15:23    541s] # Corner(s) : 
[01/07 18:15:23    541s] #RC_CORNER [25.00]
[01/07 18:15:23    541s] # Corner id: 0
[01/07 18:15:23    541s] # Layout Scale: 1.000000
[01/07 18:15:23    541s] # Has Metal Fill model: yes
[01/07 18:15:23    541s] # Temperature was set
[01/07 18:15:23    541s] # Temperature : 25.000000
[01/07 18:15:23    541s] # Ref. Temp   : 25.000000
[01/07 18:15:23    541s] #SADV-Off
[01/07 18:15:23    541s] #
[01/07 18:15:23    541s] #layer[5] tech width 1600 != ict width 800.0
[01/07 18:15:23    541s] #
[01/07 18:15:23    541s] #layer[5] tech spc 1600 != ict spc 800.0
[01/07 18:15:23    541s] #total pattern=35 [5, 90]
[01/07 18:15:23    541s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/07 18:15:23    541s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen
[01/07 18:15:23    541s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 
[01/07 18:15:23    541s] #CCE Version read = IQuantus/TQuantus 22.1.1-s233
[01/07 18:15:23    541s] #number model r/c [1,1] [5,90] read
[01/07 18:15:23    541s] #0 rcmodel(s) requires rebuild
[01/07 18:15:23    541s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3384.72 (MB), peak = 4871.59 (MB)
[01/07 18:15:23    541s] #Finish check_net_pin_list step Enter extract
[01/07 18:15:23    541s] #Start init net ripin tree building
[01/07 18:15:23    541s] #Finish init net ripin tree building
[01/07 18:15:23    541s] #Cpu time = 00:00:00
[01/07 18:15:23    541s] #Elapsed time = 00:00:00
[01/07 18:15:23    541s] #Increased memory = 0.00 (MB)
[01/07 18:15:23    541s] #Total memory = 3384.72 (MB)
[01/07 18:15:23    541s] #Peak memory = 4871.59 (MB)
[01/07 18:15:23    541s] #Using multithreading with 8 threads.
[01/07 18:15:23    541s] #begin processing metal fill model file
[01/07 18:15:23    541s] #end processing metal fill model file
[01/07 18:15:23    541s] #Length limit = 200 pitches
[01/07 18:15:23    541s] #opt mode = 2
[01/07 18:15:23    541s] #Finish check_net_pin_list step Fix net pin list
[01/07 18:15:23    541s] #Start generate extraction boxes.
[01/07 18:15:23    541s] #
[01/07 18:15:23    541s] #Extract using 30 x 30 Hboxes
[01/07 18:15:23    541s] #7x7 initial hboxes
[01/07 18:15:23    541s] #Use area based hbox pruning.
[01/07 18:15:23    541s] #0/0 hboxes pruned.
[01/07 18:15:23    541s] #Complete generating extraction boxes.
[01/07 18:15:23    541s] #Start step Extraction
[01/07 18:15:23    541s] #Extract 25 hboxes with 8 threads on machine with  3.59GHz 512KB Cache 16CPU...
[01/07 18:15:23    541s] #Process 0 special clock nets for rc extraction
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:set[0] of net 132(set[0]) into rc tree
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:reset[0] of net 133(reset[0]) into rc tree
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:clk[0] of net 135(clk[0]) into rc tree
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:ccff_head[0] of net 701(ccff_head[0]) into rc tree
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 480(ccff_tail[0]) into rc tree
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[01/07 18:15:23    542s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[01/07 18:15:23    542s] #Total 11919 nets were built. 373 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/07 18:15:25    548s] #Run Statistics for Extraction:
[01/07 18:15:25    548s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[01/07 18:15:25    548s] #   Increased memory =   259.74 (MB), total memory =  3644.46 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:25    548s] #Register nets and terms for rcdb /tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d
[01/07 18:15:25    548s] #Finish registering nets and terms for rcdb.
[01/07 18:15:25    548s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3394.46 (MB), peak = 4871.59 (MB)
[01/07 18:15:25    548s] #RC Statistics: 51146 Res, 27406 Ground Cap, 0 XCap (Edge to Edge)
[01/07 18:15:25    548s] #RC V/H edge ratio: 0.41, Avg V/H Edge Length: 4600.17 (24704), Avg L-Edge Length: 11030.97 (14818)
[01/07 18:15:25    548s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d.
[01/07 18:15:25    548s] #Start writing RC data.
[01/07 18:15:25    549s] #Finish writing RC data
[01/07 18:15:25    549s] #Finish writing rcdb with 63628 nodes, 51709 edges, and 0 xcaps
[01/07 18:15:25    549s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3389.61 (MB), peak = 4871.59 (MB)
[01/07 18:15:25    549s] Restoring parasitic data from file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d' ...
[01/07 18:15:25    549s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d' for reading (mem: 4710.371M)
[01/07 18:15:25    549s] Reading RCDB with compressed RC data.
[01/07 18:15:25    549s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d' for content verification (mem: 4710.371M)
[01/07 18:15:25    549s] Reading RCDB with compressed RC data.
[01/07 18:15:25    549s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d': 0 access done (mem: 4710.371M)
[01/07 18:15:25    549s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d': 0 access done (mem: 4710.371M)
[01/07 18:15:25    549s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4710.371M)
[01/07 18:15:25    549s] Following multi-corner parasitics specified:
[01/07 18:15:25    549s] 	/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d (rcdb)
[01/07 18:15:25    549s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d' for reading (mem: 4710.371M)
[01/07 18:15:25    549s] Reading RCDB with compressed RC data.
[01/07 18:15:25    549s] 		Cell fpga_top has rcdb /tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d specified
[01/07 18:15:25    549s] Cell fpga_top, hinst 
[01/07 18:15:25    549s] processing rcdb (/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d) for hinst (top) of cell (fpga_top);
[01/07 18:15:25    549s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/nr4177499_MF8HUa.rcdb.d': 0 access done (mem: 4710.371M)
[01/07 18:15:25    549s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4710.371M)
[01/07 18:15:25    549s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/fpga_top_4177499_R6wnhN.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4710.371M)
[01/07 18:15:25    549s] Reading RCDB with compressed RC data.
[01/07 18:15:25    549s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=4710.371M)
[01/07 18:15:25    549s] Closing parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/fpga_top_4177499_R6wnhN.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4710.371M)
[01/07 18:15:25    549s] Done read_parasitics... (cpu: 0:00:00.3 real: 0:00:00.0 mem: 4710.371M)
[01/07 18:15:25    549s] #
[01/07 18:15:25    549s] #Restore RCDB.
[01/07 18:15:25    549s] #
[01/07 18:15:25    549s] #Complete tQuantus RC extraction.
[01/07 18:15:25    549s] #Cpu time = 00:00:08
[01/07 18:15:25    549s] #Elapsed time = 00:00:02
[01/07 18:15:25    549s] #Increased memory = 4.93 (MB)
[01/07 18:15:25    549s] #Total memory = 3389.85 (MB)
[01/07 18:15:25    549s] #Peak memory = 4871.59 (MB)
[01/07 18:15:25    549s] #
[01/07 18:15:25    549s] #373 inserted nodes are removed
[01/07 18:15:25    549s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[01/07 18:15:25    549s] ### export design design signature (258): route=1979567984 fixed_route=1979567984 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1723634055 dirty_area=0 del_dirty_area=0 cell=186872196 placement=2020997787 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=31137443 sns=31137443 ppa_info=1026616348
[01/07 18:15:26    549s] ### import design signature (259): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1271706111 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[01/07 18:15:26    549s] #Start Design Signature (0)
[01/07 18:15:26    549s] #Finish Inst Signature in MT(66770591)
[01/07 18:15:26    549s] #Finish Net Signature in MT(106951213)
[01/07 18:15:26    549s] #Finish SNet Signature in MT (156283273)
[01/07 18:15:26    549s] #Run time and memory report for RC extraction:
[01/07 18:15:26    549s] #RC extraction running on  3.59GHz 512KB Cache 16CPU.
[01/07 18:15:26    549s] #Run Statistics for snet signature:
[01/07 18:15:26    549s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.34/8, scale score = 0.17.
[01/07 18:15:26    549s] #    Increased memory =     0.00 (MB), total memory =  3365.23 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:26    549s] #Run Statistics for Net Final Signature:
[01/07 18:15:26    549s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/07 18:15:26    549s] #   Increased memory =     0.00 (MB), total memory =  3365.23 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:26    549s] #Run Statistics for Net launch:
[01/07 18:15:26    549s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.39/8, scale score = 0.80.
[01/07 18:15:26    549s] #    Increased memory =     0.11 (MB), total memory =  3365.23 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:26    549s] #Run Statistics for Net init_dbsNet_slist:
[01/07 18:15:26    549s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/07 18:15:26    549s] #   Increased memory =     0.00 (MB), total memory =  3365.12 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:26    549s] #Run Statistics for net signature:
[01/07 18:15:26    549s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.85/8, scale score = 0.73.
[01/07 18:15:26    549s] #    Increased memory =     0.11 (MB), total memory =  3365.23 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:26    549s] #Run Statistics for inst signature:
[01/07 18:15:26    549s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.86/8, scale score = 0.61.
[01/07 18:15:26    549s] #    Increased memory =    -6.80 (MB), total memory =  3365.12 (MB), peak memory =  4871.59 (MB)
[01/07 18:15:26    549s] Effort level <high> specified for reg2reg path_group
[01/07 18:15:26    550s] Cell fpga_top LLGs are deleted
[01/07 18:15:26    550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:15:26    550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:15:26    550s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4708.7M, EPOCH TIME: 1736270126.407705
[01/07 18:15:26    550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:15:26    550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:15:26    550s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4708.7M, EPOCH TIME: 1736270126.407832
[01/07 18:15:26    550s] Max number of tech site patterns supported in site array is 256.
[01/07 18:15:26    550s] Core basic site is CoreSite
[01/07 18:15:26    550s] After signature check, allow fast init is false, keep pre-filter is true.
[01/07 18:15:26    550s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/07 18:15:26    550s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[01/07 18:15:26    550s] SiteArray: use 1,175,552 bytes
[01/07 18:15:26    550s] SiteArray: current memory after site array memory allocation 4708.7M
[01/07 18:15:26    550s] SiteArray: FP blocked sites are writable
[01/07 18:15:26    550s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4708.7M, EPOCH TIME: 1736270126.415737
[01/07 18:15:26    550s] Process 2318 (called=4166 computed=47) wires and vias for routing blockage analysis
[01/07 18:15:26    550s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.006, REAL:0.003, MEM:4708.7M, EPOCH TIME: 1736270126.419205
[01/07 18:15:26    550s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[01/07 18:15:26    550s] Atter site array init, number of instance map data is 0.
[01/07 18:15:26    550s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.012, MEM:4708.7M, EPOCH TIME: 1736270126.419842
[01/07 18:15:26    550s] 
[01/07 18:15:26    550s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[01/07 18:15:26    550s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[01/07 18:15:26    550s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.014, MEM:4708.7M, EPOCH TIME: 1736270126.421485
[01/07 18:15:26    550s] Cell fpga_top LLGs are deleted
[01/07 18:15:26    550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:15:26    550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/07 18:15:26    550s] Starting delay calculation for Setup views
[01/07 18:15:26    550s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/07 18:15:26    550s] AAE DB initialization (MEM=4711.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 18:15:26    550s] #################################################################################
[01/07 18:15:26    550s] # Design Stage: PostRoute
[01/07 18:15:26    550s] # Design Name: fpga_top
[01/07 18:15:26    550s] # Design Mode: 130nm
[01/07 18:15:26    550s] # Analysis Mode: MMMC OCV 
[01/07 18:15:26    550s] # Parasitics Mode: SPEF/RCDB 
[01/07 18:15:26    550s] # Signoff Settings: SI Off 
[01/07 18:15:26    550s] #################################################################################
[01/07 18:15:26    550s] Calculate early delays in OCV mode...
[01/07 18:15:26    550s] Calculate late delays in OCV mode...
[01/07 18:15:26    550s] Topological Sorting (REAL = 0:00:00.0, MEM = 4728.7M, InitMEM = 4728.7M)
[01/07 18:15:26    550s] Start delay calculation (fullDC) (8 T). (MEM=3570.17)
[01/07 18:15:26    550s] Start AAE Lib Loading. (MEM=5260.47)
[01/07 18:15:26    551s] End AAE Lib Loading. (MEM=5480.55 CPU=0:00:00.0 Real=0:00:00.0)
[01/07 18:15:26    551s] End AAE Lib Interpolated Model. (MEM=5480.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:15:26    551s] Opening parasitic data file '/tmp/innovus_temp_4177499_6a2af6c6-9c83-441c-ab3b-989783d532d7_cae-europractice1.othr.de_cae1_CQav2I/fpga_top_4177499_R6wnhN.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5481.551M)
[01/07 18:15:26    551s] Reading RCDB with compressed RC data.
[01/07 18:15:26    551s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5489.6M)
[01/07 18:15:26    551s] AAE_INFO: 8 threads acquired from CTE.
[01/07 18:15:27    552s] Total number of fetched objects 13907
[01/07 18:15:27    552s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:15:27    552s] End delay calculation. (MEM=3623.68 CPU=0:00:01.7 REAL=0:00:01.0)
[01/07 18:15:27    553s] End delay calculation (fullDC). (MEM=3612.15 CPU=0:00:02.4 REAL=0:00:01.0)
[01/07 18:15:27    553s] *** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 5690.2M) ***
[01/07 18:15:27    553s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:09:14 mem=5670.2M)
[01/07 18:15:27    553s] Info: 8 threads available for lower-level modules during optimization.
[01/07 18:15:29    554s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (22)      |
|   max_tran     |      0 (0)       |   0.000    |     16 (32)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.929%
------------------------------------------------------------------

[01/07 18:15:29    554s] Reported timing to dir ./timingReports
[01/07 18:15:29    554s] Total CPU time: 14.01 sec
[01/07 18:15:29    554s] Total Real time: 7.0 sec
[01/07 18:15:29    554s] Total Memory Usage: 5702.355469 Mbytes
[01/07 18:15:29    554s] Info: pop threads available for lower-level modules during optimization.
[01/07 18:15:29    554s] *** timeDesign #2 [finish] () : cpu/real = 0:00:14.0/0:00:07.1 (2.0), totSession cpu/real = 0:09:14.4/0:08:40.1 (1.1), mem = 5702.4M
[01/07 18:15:29    554s] 
[01/07 18:15:29    554s] =============================================================================================
[01/07 18:15:29    554s]  Final TAT Report : timeDesign #2                                               23.31-s109_1
[01/07 18:15:29    554s] =============================================================================================
[01/07 18:15:29    554s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 18:15:29    554s] ---------------------------------------------------------------------------------------------
[01/07 18:15:29    554s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 18:15:29    554s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:03.5 /  0:00:03.6    1.0
[01/07 18:15:29    554s] [ DrvReport              ]      1   0:00:02.3  (  32.6 % )     0:00:02.3 /  0:00:00.4    0.2
[01/07 18:15:29    554s] [ ExtractRC              ]      1   0:00:03.3  (  46.9 % )     0:00:03.3 /  0:00:09.6    2.9
[01/07 18:15:29    554s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.6 % )     0:00:01.1 /  0:00:03.0    2.8
[01/07 18:15:29    554s] [ FullDelayCalc          ]      1   0:00:00.9  (  12.5 % )     0:00:00.9 /  0:00:02.5    2.8
[01/07 18:15:29    554s] [ TimingUpdate           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.4    5.9
[01/07 18:15:29    554s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.9
[01/07 18:15:29    554s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 18:15:29    554s] [ MISC                   ]          0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.8    3.2
[01/07 18:15:29    554s] ---------------------------------------------------------------------------------------------
[01/07 18:15:29    554s]  timeDesign #2 TOTAL                0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:14.0    2.0
[01/07 18:15:29    554s] ---------------------------------------------------------------------------------------------
[01/07 18:15:29    554s] 
[01/07 18:15:48    555s] <CMD> all_hold_analysis_views 
[01/07 18:15:48    555s] <CMD> all_setup_analysis_views 
[01/07 18:15:49    555s] <CMD> write_sdf  -ideal_clock_network fpga_top.sdf
[01/07 18:15:49    555s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[01/07 18:15:49    555s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/07 18:15:49    555s] #################################################################################
[01/07 18:15:49    555s] # Design Stage: PostRoute
[01/07 18:15:49    555s] # Design Name: fpga_top
[01/07 18:15:49    555s] # Design Mode: 130nm
[01/07 18:15:49    555s] # Analysis Mode: MMMC OCV 
[01/07 18:15:49    555s] # Parasitics Mode: SPEF/RCDB 
[01/07 18:15:49    555s] # Signoff Settings: SI Off 
[01/07 18:15:49    555s] #################################################################################
[01/07 18:15:50    556s] Calculate early delays in OCV mode...
[01/07 18:15:50    556s] Calculate late delays in OCV mode...
[01/07 18:15:50    556s] Calculate late delays in OCV mode...
[01/07 18:15:50    556s] Calculate early delays in OCV mode...
[01/07 18:15:50    556s] Topological Sorting (REAL = 0:00:00.0, MEM = 5686.7M, InitMEM = 5686.7M)
[01/07 18:15:50    556s] Start delay calculation (fullDC) (8 T). (MEM=3610.77)
[01/07 18:15:50    556s] End AAE Lib Interpolated Model. (MEM=5706.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 18:15:50    558s] Total number of fetched objects 13907
[01/07 18:15:51    559s] Total number of fetched objects 13907
[01/07 18:15:51    559s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:15:51    559s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/07 18:15:51    559s] End delay calculation. (MEM=3668.28 CPU=0:00:03.2 REAL=0:00:01.0)
[01/07 18:15:51    559s] End delay calculation (fullDC). (MEM=3668.28 CPU=0:00:03.7 REAL=0:00:01.0)
[01/07 18:15:51    559s] *** CDM Built up (cpu=0:00:04.1  real=0:00:02.0  mem= 5630.3M) ***
