{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1603123986551 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RegisterFile EP2C35F672C6 " "Automatically selected device EP2C35F672C6 for design RegisterFile" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1603123986773 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603123987034 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603123987057 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1603123988034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1603123988034 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603123988034 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 4910 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1603123988047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 4911 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1603123988047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 4912 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1603123988047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603123988047 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "115 115 " "No exact pin location assignment(s) for 115 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[0\] " "Pin OutA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[0] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[1\] " "Pin OutA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[1] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[2\] " "Pin OutA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[2] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[3\] " "Pin OutA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[3] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[4\] " "Pin OutA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[4] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[5\] " "Pin OutA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[5] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[6\] " "Pin OutA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[6] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[7\] " "Pin OutA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[7] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[8\] " "Pin OutA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[8] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[9\] " "Pin OutA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[9] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[10\] " "Pin OutA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[10] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[11\] " "Pin OutA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[11] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[12\] " "Pin OutA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[12] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[13\] " "Pin OutA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[13] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[14\] " "Pin OutA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[14] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[15\] " "Pin OutA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[15] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[16\] " "Pin OutA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[16] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[17\] " "Pin OutA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[17] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[18\] " "Pin OutA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[18] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[19\] " "Pin OutA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[19] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[20\] " "Pin OutA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[20] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[21\] " "Pin OutA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[21] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[22\] " "Pin OutA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[22] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[23\] " "Pin OutA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[23] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[24\] " "Pin OutA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[24] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[25\] " "Pin OutA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[25] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[26\] " "Pin OutA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[26] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[27\] " "Pin OutA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[27] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[28\] " "Pin OutA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[28] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[29\] " "Pin OutA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[29] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[30\] " "Pin OutA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[30] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[31\] " "Pin OutA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[31] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[0\] " "Pin OutB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[0] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[1\] " "Pin OutB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[1] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[2\] " "Pin OutB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[2] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[3\] " "Pin OutB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[3] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[4\] " "Pin OutB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[4] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[5\] " "Pin OutB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[5] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[6\] " "Pin OutB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[6] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[7\] " "Pin OutB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[7] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[8\] " "Pin OutB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[8] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[9\] " "Pin OutB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[9] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[10\] " "Pin OutB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[10] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[11\] " "Pin OutB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[11] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[12\] " "Pin OutB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[12] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[13\] " "Pin OutB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[13] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[14\] " "Pin OutB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[14] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[15\] " "Pin OutB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[15] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[16\] " "Pin OutB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[16] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[17\] " "Pin OutB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[17] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[18\] " "Pin OutB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[18] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[19\] " "Pin OutB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[19] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[20\] " "Pin OutB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[20] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[21\] " "Pin OutB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[21] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[22\] " "Pin OutB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[22] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[23\] " "Pin OutB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[23] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[24\] " "Pin OutB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[24] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[25\] " "Pin OutB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[25] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[26\] " "Pin OutB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[26] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[27\] " "Pin OutB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[27] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[28\] " "Pin OutB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[28] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[29\] " "Pin OutB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[29] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[30\] " "Pin OutB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[30] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[31\] " "Pin OutB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[31] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RE_A " "Pin RE_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RE_A } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RE_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_A\[4\] " "Pin RA_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_A[4] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_A\[3\] " "Pin RA_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_A[3] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_A\[1\] " "Pin RA_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_A[1] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_A\[2\] " "Pin RA_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_A[2] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_A\[0\] " "Pin RA_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_A[0] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RE_B " "Pin RE_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RE_B } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RE_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_B\[4\] " "Pin RA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_B[4] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_B\[3\] " "Pin RA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_B[3] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_B\[0\] " "Pin RA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_B[0] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_B\[2\] " "Pin RA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_B[2] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_B\[1\] " "Pin RA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RA_B[1] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Pin WE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WE } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[4\] " "Pin WA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WA[4] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[3\] " "Pin WA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WA[3] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[0\] " "Pin WA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WA[0] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[2\] " "Pin WA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WA[2] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[1\] " "Pin WA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WA[1] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[8\] " "Pin IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[8] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[9\] " "Pin IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[9] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[10\] " "Pin IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[10] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[11\] " "Pin IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[11] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[12\] " "Pin IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[12] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[13\] " "Pin IN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[13] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[14\] " "Pin IN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[14] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[15\] " "Pin IN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[15] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[16\] " "Pin IN\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[16] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[17\] " "Pin IN\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[17] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[18\] " "Pin IN\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[18] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[19\] " "Pin IN\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[19] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[20\] " "Pin IN\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[20] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[21\] " "Pin IN\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[21] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[22\] " "Pin IN\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[22] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[23\] " "Pin IN\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[23] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[24\] " "Pin IN\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[24] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[25\] " "Pin IN\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[25] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[26\] " "Pin IN\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[26] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[27\] " "Pin IN\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[27] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[28\] " "Pin IN\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[28] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[29\] " "Pin IN\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[29] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[30\] " "Pin IN\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[30] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[31\] " "Pin IN\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[31] } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1603123988420 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1603123988420 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterFile.sdc " "Synopsys Design Constraints File file not found: 'RegisterFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603123988977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603123988979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1603123989034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603123989436 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 0 { 0 ""} 0 2254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603123989436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603123989874 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603123989879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603123989880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603123989883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603123989890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603123989893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603123989894 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603123989896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603123989959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1603123989963 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603123989963 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "114 unused 3.3V 50 64 0 " "Number of I/O pins in group: 114 (unused VREF, 3.3V VCCIO, 50 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1603123989966 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1603123989966 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1603123989966 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1603123989968 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1603123989968 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1603123989968 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603123990055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603123992968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603123993884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603123993905 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603123994785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603123994785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603123995168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1603123997582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603123997582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603123998072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1603123998075 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1603123998075 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603123998075 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1603123998152 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603123998166 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[0\] 0 " "Pin \"OutA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[1\] 0 " "Pin \"OutA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[2\] 0 " "Pin \"OutA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[3\] 0 " "Pin \"OutA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[4\] 0 " "Pin \"OutA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[5\] 0 " "Pin \"OutA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[6\] 0 " "Pin \"OutA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[7\] 0 " "Pin \"OutA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[8\] 0 " "Pin \"OutA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[9\] 0 " "Pin \"OutA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[10\] 0 " "Pin \"OutA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[11\] 0 " "Pin \"OutA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[12\] 0 " "Pin \"OutA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[13\] 0 " "Pin \"OutA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[14\] 0 " "Pin \"OutA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[15\] 0 " "Pin \"OutA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[16\] 0 " "Pin \"OutA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[17\] 0 " "Pin \"OutA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[18\] 0 " "Pin \"OutA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[19\] 0 " "Pin \"OutA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[20\] 0 " "Pin \"OutA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[21\] 0 " "Pin \"OutA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[22\] 0 " "Pin \"OutA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[23\] 0 " "Pin \"OutA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[24\] 0 " "Pin \"OutA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[25\] 0 " "Pin \"OutA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[26\] 0 " "Pin \"OutA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[27\] 0 " "Pin \"OutA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[28\] 0 " "Pin \"OutA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[29\] 0 " "Pin \"OutA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[30\] 0 " "Pin \"OutA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[31\] 0 " "Pin \"OutA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[0\] 0 " "Pin \"OutB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[1\] 0 " "Pin \"OutB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[2\] 0 " "Pin \"OutB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[3\] 0 " "Pin \"OutB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[4\] 0 " "Pin \"OutB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[5\] 0 " "Pin \"OutB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[6\] 0 " "Pin \"OutB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[7\] 0 " "Pin \"OutB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[8\] 0 " "Pin \"OutB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[9\] 0 " "Pin \"OutB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[10\] 0 " "Pin \"OutB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[11\] 0 " "Pin \"OutB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[12\] 0 " "Pin \"OutB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[13\] 0 " "Pin \"OutB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[14\] 0 " "Pin \"OutB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[15\] 0 " "Pin \"OutB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[16\] 0 " "Pin \"OutB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[17\] 0 " "Pin \"OutB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[18\] 0 " "Pin \"OutB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[19\] 0 " "Pin \"OutB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[20\] 0 " "Pin \"OutB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[21\] 0 " "Pin \"OutB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[22\] 0 " "Pin \"OutB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[23\] 0 " "Pin \"OutB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[24\] 0 " "Pin \"OutB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[25\] 0 " "Pin \"OutB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[26\] 0 " "Pin \"OutB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[27\] 0 " "Pin \"OutB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[28\] 0 " "Pin \"OutB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[29\] 0 " "Pin \"OutB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[30\] 0 " "Pin \"OutB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[31\] 0 " "Pin \"OutB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603123998219 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1603123998219 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603123999246 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603123999397 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603124000517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603124001393 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1603124001814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/output_files/RegisterFile.fit.smsg " "Generated suppressed messages file E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/output_files/RegisterFile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603124002524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603124004262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 23:13:24 2020 " "Processing ended: Mon Oct 19 23:13:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603124004262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603124004262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603124004262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603124004262 ""}
