module wideexpr_00249(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = {1{$unsigned(~&($signed({(4'sb1010)>>>((3'sb100)<(2'sb01)),$signed((u2)&(6'b010010)),((ctrl[0]?s1:3'sb011))>=((3'sb001)|(s2))})))}};
  assign y2 = s3;
  assign y3 = (2'sb10)>>>(({(ctrl[1]?+($unsigned(s4)):5'sb11111),$signed(s7)})+({2'sb01,3'b101,$signed((ctrl[3]?(s6)-(5'sb11111):2'sb00)),4'sb0110}));
  assign y4 = u5;
  assign y5 = 1'sb1;
  assign y6 = $signed($signed(((((ctrl[6]?~^(2'sb11):(((ctrl[0]?u2:u7))<({1{s3}}))<=(s4)))>=((3'sb011)>=(s0)))+(((((ctrl[0]?3'b100:(3'b011)&(s3)))<<<($signed(3'sb010)))|($signed((ctrl[2]?~^(6'sb110011):(s3)==(s5)))))<<<((ctrl[0]?(!(s1))^~(u4):(ctrl[7]?$unsigned(s4):$unsigned((s6)>(s0)))))))>($unsigned(3'b100))));
  assign y7 = $unsigned((ctrl[1]?(5'sb00010)-(-((ctrl[7]?6'sb100101:s1))):3'sb101));
endmodule
