static int F_1 ( unsigned long V_1 , unsigned long V_2 , T_1 V_3 )\r\n{\r\nT_2 * V_4 ;\r\nT_3 * V_5 ;\r\nT_4 * V_6 ;\r\nT_5 * V_7 ;\r\nint V_8 = - V_9 ;\r\nV_4 = F_2 ( V_1 ) ;\r\nV_5 = F_3 ( V_4 , V_1 ) ;\r\nV_6 = F_4 ( V_5 , V_1 ) ;\r\nV_7 = F_5 ( V_6 , V_1 ) ;\r\nif ( V_7 != 0 ) {\r\nV_8 = 0 ;\r\nF_6 ( V_7 , F_7 ( V_2 & V_10 , V_3 ) ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nvoid * F_8 ( T_6 V_11 , T_7 V_12 , T_8 * V_13 )\r\n{\r\nstruct V_14 * V_15 ;\r\nunsigned long V_16 , V_1 , V_2 ;\r\nvoid * V_17 ;\r\nint V_18 , V_8 , V_19 ;\r\nif ( F_9 () )\r\nF_10 () ;\r\nV_12 = F_11 ( V_12 ) ;\r\nV_18 = F_12 ( V_12 ) ;\r\nV_16 = F_13 ( V_11 , V_18 ) ;\r\nif ( ! V_16 ) {\r\nF_10 () ;\r\nreturn NULL ;\r\n}\r\nV_15 = F_14 ( V_12 , V_20 ) ;\r\nif ( V_15 == 0 ) {\r\nF_15 ( V_16 , V_18 ) ;\r\nreturn NULL ;\r\n}\r\nV_1 = F_16 ( V_15 -> V_21 ) ;\r\nV_17 = ( void * ) V_1 ;\r\n* V_13 = V_2 = F_17 ( ( void * ) V_16 ) ;\r\nif ( V_18 > 0 ) {\r\nstruct V_16 * V_22 = F_18 ( V_16 ) ;\r\nF_19 ( V_22 , V_18 ) ;\r\n}\r\nV_8 = 0 ;\r\nfor ( V_19 = 0 ; V_19 < V_12 && V_8 == 0 ; V_19 += V_23 )\r\nV_8 = F_1 ( V_1 + V_19 , V_2 + V_19 , V_24 ) ;\r\nif ( V_8 ) {\r\nF_20 ( ( void * ) V_1 ) ;\r\nreturn NULL ;\r\n}\r\nF_21 ( V_1 , V_1 + V_12 ) ;\r\nreturn V_17 ;\r\n}\r\nvoid F_22 ( void * V_25 )\r\n{\r\nif ( F_9 () )\r\nF_10 () ;\r\nF_20 ( V_25 ) ;\r\n}\r\nvoid F_23 ( void * V_25 , T_7 V_12 , int V_26 )\r\n{\r\nunsigned long V_27 = ( unsigned long ) V_25 ;\r\nunsigned long V_28 = V_27 + V_12 ;\r\nswitch ( V_26 ) {\r\ncase V_29 :\r\nF_10 () ;\r\ncase V_30 :\r\nF_21 ( V_27 , V_28 ) ;\r\nbreak;\r\ncase V_31 :\r\nF_24 ( V_27 , V_28 ) ;\r\nbreak;\r\ncase V_32 :\r\nF_24 ( V_27 , V_28 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid F_25 ( struct V_16 * V_16 , unsigned long V_33 ,\r\nT_7 V_12 , int V_26 )\r\n{\r\nvoid * V_27 ;\r\nV_27 = F_26 ( V_16 ) + V_33 ;\r\nF_23 ( V_27 , V_12 , V_26 ) ;\r\n}
