# vsim -coverage -l interrupt_check.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit interrupt_check.ucdb; log -r /*;run -all" 
# Start time: 21:05:46 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../rtl/timer_top.v(89): (vopt-2685) [TFMPC] - Too few port connections for 'i_inst'.  Expected 7, found 6.
# ** Warning: ../rtl/timer_top.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'clear'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit interrupt_check.ucdb
#  log -r /*
# run -all
# ============================================================================================
#                                     INTERRUPT CHECK                                         
# ============================================================================================
# ============================================================================================
# |                                     FAIL CASE                                             
# ============================================================================================
# 
# =============================================================================================
# ===================================[ INTERRUPT CHECK  ]======================================
# =============================================================================================
# 
# 
# =================================[ TEST: READ REGISTER TIER  (0x14)]=======================
# 
#  t =        535:    tim_rdata  =  32'h00000000 at paddr = 12'h014                                              
# 
# ================================[ TEST: READ REGISTER TCMP0 (0x0C)]=========================
# 
#  t =        985:    tim_rdata  =  32'h00000100 at paddr = 12'h00c                                              
# 
# ===============================[ TEST: READ REGISTER TCMP1 (0x10) ]==========================
# 
#  t =       1435:    tim_rdata  =  32'h00000000 at paddr = 12'h010                                              
# 
# =============================[ TEST: READ REGISTER TCR  (0x00) ]=============================
# 
#  t =       1885:    tim_rdata  =  32'h00000103 at paddr = 12'h000                                              
# 
# =================================[ TEST: TIM_INT CHECK ]=====================================
# 
#  t =      27285:    [FAIL]     :  tim_int = 1'b0                                                               
#  t =      27285:    [EXPECTED] :  tim_int = 1'b1                                                               
# 
# =============================[ TEST: READ REGISTER TISR (0x18) ]=============================
# 
#  t =      27535:    [FAIL]     :  tim_rdata = 32'h00000000 at paddr = 12'h014                                  
#  t =      27535:    [EXPECTED] :  tim_rdata = 32'h00000001 at paddr = 12'h18                                   
# 
# ==================[ TEST: READ REGISTER TISR (0x18) AFTER WRITING 0) ]=======================
# 
#  t =      27985:    [FAIL]     :  tim_rdata = 32'h00000001 at paddr = 12'h014                                  
#  t =      27985:    [EXPECTED] :  tim_rdata = 32'h00000001 at paddr = 12'h18                                   
# 
# ==================[ TEST: READ REGISTER TISR  (0x18) AFTER WRITING 1 ]=======================
# 
#  t =      28435:    [FAIL]     :  tim_rdata = 32'h00000000 at paddr = 12'h014                                  
#  t =      28435:    [EXPECTED] :  tim_rdata = 32'h00000001 at paddr = 12'h18                                   
# 
# ====================[ TEST: READ REGISTER TISR  (0x18) AFTER WRITING 1 ]======================
# 
#  t =      28885:    [FAIL]     :  tim_rdata = 32'h00000000 at paddr = 12'h014                                  
#  t =      28885:    [EXPECTED] :  tim_rdata = 32'h00000001 at paddr = 12'h18                                   
# ============================================================================================
# |                                    SUCCESS CASE                                           
# ============================================================================================
# ** Note: $finish    : ../tb/test_bench.v(50)
#    Time: 28985 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 21:05:47 on Apr 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
