//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_70
.address_size 64

	// .globl	shift_right_logical_3

.visible .entry shift_right_logical_3(
	.param .u64 shift_right_logical_3_param_0,
	.param .u64 shift_right_logical_3_param_1,
	.param .u64 shift_right_logical_3_param_2
)
.reqntid 1, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd1, [shift_right_logical_3_param_0];
	ld.param.u64 	%rd2, [shift_right_logical_3_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [shift_right_logical_3_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	ld.global.nc.u32 	%r1, [%rd6];
	ld.global.nc.u32 	%r2, [%rd5];
	shr.u32 	%r3, %r1, %r2;
	setp.lt.u32 	%p1, %r2, 32;
	selp.b32 	%r4, %r3, 0, %p1;
	st.global.u32 	[%rd3], %r4;
	ret;

}
