<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GOLDi - Axis Portal: UART_D_SMODULE Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="download.png"/></td>
  <td id="projectalign">
   <div id="projectname">GOLDi - Axis Portal<span id="projectnumber">&#160;V1</span>
   </div>
   <div id="projectbrief">GOLDi FPGA Source Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('class_u_a_r_t___d___s_m_o_d_u_l_e.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">UART_D_SMODULE Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Standard UART dynamic communication sub-module.  
 <a href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for UART_D_SMODULE:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_u_a_r_t___d___s_m_o_d_u_l_e.png" usemap="#UART_5FD_5FSMODULE_map" alt=""/>
  <map id="UART_5FD_5FSMODULE_map" name="UART_5FD_5FSMODULE_map">
<area href="class_s_t_r_e_a_m___f_i_f_o.html" title="FIFO structure for temporary storage of stream data." alt="STREAM_FIFO" shape="rect" coords="0,56,143,80"/>
<area href="class_u_a_r_t___s_t_d___e_n_c_o_d_e_r.html" title="Standard encoder for UART data packet." alt="UART_STD_ENCODER" shape="rect" coords="153,56,296,80"/>
<area href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html" title="UART transmitter module with configurable transfer rate." alt="UART_TX_DDRIVER" shape="rect" coords="306,56,449,80"/>
<area href="class_u_a_r_t___r_x___d_d_r_i_v_e_r.html" title="UART reciver with configurable transfer rate." alt="UART_RX_DDRIVER" shape="rect" coords="459,56,602,80"/>
<area href="class_u_a_r_t___s_t_d___d_e_c_o_d_e_r.html" title="Standard decoder for UART data packet." alt="UART_STD_DECODER" shape="rect" coords="612,56,755,80"/>
<area href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html" title="Custom dual port data register set." alt="REGISTER_TABLE" shape="rect" coords="765,56,908,80"/>
<area href="class_r_e_g_i_s_t_e_r___u_n_i_t.html" title="Custom dual port single data word register." alt="REGISTER_UNIT" shape="rect" coords="765,0,908,24"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e_1_1_r_t_l.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General architecture.  <a href="class_u_a_r_t___d___s_m_o_d_u_l_e_1_1_r_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use standard library. <br /></td></tr>
<tr class="memitem:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="memItemLeft" align="right" valign="top"><a id="a9f49de6f5eed5b4488cba6c9cdd1c215" name="a9f49de6f5eed5b4488cba6c9cdd1c215"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use custom packages. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a29e6089eadd56c810ed367a26aa0bc0f"><td class="memItemLeft" align="right" valign="top"><a id="a29e6089eadd56c810ed367a26aa0bc0f" name="a29e6089eadd56c810ed367a26aa0bc0f"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a29e6089eadd56c810ed367a26aa0bc0f">GOLDI_COMM_STANDARD</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html"> &lt;GOLDI_COMM_STANDARD&gt;</a></td></tr>
<tr class="memitem:af361354ad8afd6048d993827c504c9ad"><td class="memItemLeft" align="right" valign="top"><a id="af361354ad8afd6048d993827c504c9ad" name="af361354ad8afd6048d993827c504c9ad"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#af361354ad8afd6048d993827c504c9ad">GOLDI_IO_STANDARD</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="class_g_o_l_d_i___i_o___s_t_a_n_d_a_r_d.html"> &lt;GOLDI_IO_STANDARD&gt;</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:abdd428974acbf08b924bc0481b45450b"><td class="memItemLeft" align="right" valign="top"><a id="abdd428974acbf08b924bc0481b45450b" name="abdd428974acbf08b924bc0481b45450b"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#abdd428974acbf08b924bc0481b45450b">g_address</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:abdd428974acbf08b924bc0481b45450b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module's base address. <br /></td></tr>
<tr class="memitem:a9f9a5fd4521034f647e07e58f1f61931"><td class="memItemLeft" align="right" valign="top"><a id="a9f9a5fd4521034f647e07e58f1f61931" name="a9f9a5fd4521034f647e07e58f1f61931"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a9f9a5fd4521034f647e07e58f1f61931">g_clk_frequency</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">48000000</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9f9a5fd4521034f647e07e58f1f61931"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock frequency in Hz. <br /></td></tr>
<tr class="memitem:aaf23aa6cb4b9fb1b19a2a932c2ecf8f0"><td class="memItemLeft" align="right" valign="top"><a id="aaf23aa6cb4b9fb1b19a2a932c2ecf8f0" name="aaf23aa6cb4b9fb1b19a2a932c2ecf8f0"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#aaf23aa6cb4b9fb1b19a2a932c2ecf8f0">g_buffer_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aaf23aa6cb4b9fb1b19a2a932c2ecf8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depth of the input and output FIFO structures to queue data. <br /></td></tr>
<tr class="memitem:a1d165d60a671987f9a0a2612ef43635e"><td class="memItemLeft" align="right" valign="top"><a id="a1d165d60a671987f9a0a2612ef43635e" name="a1d165d60a671987f9a0a2612ef43635e"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a1d165d60a671987f9a0a2612ef43635e">g_data_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a1d165d60a671987f9a0a2612ef43635e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the data word (max: SYSTEM_DATA_WIDTH) <br /></td></tr>
<tr class="memitem:a3e65d4180ee5c4031178b68f4fd94027"><td class="memItemLeft" align="right" valign="top"><a id="a3e65d4180ee5c4031178b68f4fd94027" name="a3e65d4180ee5c4031178b68f4fd94027"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a3e65d4180ee5c4031178b68f4fd94027">g_stop_bits</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a3e65d4180ee5c4031178b68f4fd94027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of stop bits in the data packet. <br /></td></tr>
<tr class="memitem:a137e4bb1369fda51e47ac3cc9fee93ce"><td class="memItemLeft" align="right" valign="top"><a id="a137e4bb1369fda51e47ac3cc9fee93ce" name="a137e4bb1369fda51e47ac3cc9fee93ce"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a137e4bb1369fda51e47ac3cc9fee93ce">g_parity_bit</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a137e4bb1369fda51e47ac3cc9fee93ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use of a parity bit in data packet (1-true | 0-false) <br /></td></tr>
<tr class="memitem:a46d5cfd63e8c298984899ec43116a11b"><td class="memItemLeft" align="right" valign="top"><a id="a46d5cfd63e8c298984899ec43116a11b" name="a46d5cfd63e8c298984899ec43116a11b"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a46d5cfd63e8c298984899ec43116a11b">g_parity_even</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a46d5cfd63e8c298984899ec43116a11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polarity of the parity bit. <br /></td></tr>
<tr class="memitem:a9793e3bf6202aaa86128797bb685b41c"><td class="memItemLeft" align="right" valign="top"><a id="a9793e3bf6202aaa86128797bb685b41c" name="a9793e3bf6202aaa86128797bb685b41c"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a9793e3bf6202aaa86128797bb685b41c">g_msbf</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9793e3bf6202aaa86128797bb685b41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Format of the data packet. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">System data width. <br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a id="ae106f17a2b73445119c8eb039d3e102e" name="ae106f17a2b73445119c8eb039d3e102e"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset. <br /></td></tr>
<tr class="memitem:a4963e5c98dbc97d69eaae7e81ab50421"><td class="memItemLeft" align="right" valign="top"><a id="a4963e5c98dbc97d69eaae7e81ab50421" name="a4963e5c98dbc97d69eaae7e81ab50421"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a4963e5c98dbc97d69eaae7e81ab50421">sys_bus_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar">sbus_in</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4963e5c98dbc97d69eaae7e81ab50421"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS port input signals [stb,we,adr,dat,tag]. <br /></td></tr>
<tr class="memitem:aa8e747c848c25f68efaf90724f012c86"><td class="memItemLeft" align="right" valign="top"><a id="aa8e747c848c25f68efaf90724f012c86" name="aa8e747c848c25f68efaf90724f012c86"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#aa8e747c848c25f68efaf90724f012c86">sys_bus_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa8e747c848c25f68efaf90724f012c86"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS port output signals[dat,tag]. <br /></td></tr>
<tr class="memitem:ad19bfd7845041f4471e08d53a8dc2f78"><td class="memItemLeft" align="right" valign="top"><a id="ad19bfd7845041f4471e08d53a8dc2f78" name="ad19bfd7845041f4471e08d53a8dc2f78"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#ad19bfd7845041f4471e08d53a8dc2f78">p_rx</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar">io_i</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad19bfd7845041f4471e08d53a8dc2f78"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">UART RX port. <br /></td></tr>
<tr class="memitem:a00916c7f09384051bf1f31d479462ced"><td class="memItemLeft" align="right" valign="top"><a id="a00916c7f09384051bf1f31d479462ced" name="a00916c7f09384051bf1f31d479462ced"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a00916c7f09384051bf1f31d479462ced">p_rx_available</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a00916c7f09384051bf1f31d479462ced"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data avalilable to be read. <br /></td></tr>
<tr class="memitem:a7135a4ec7b9c5d08111ef4900781f89a"><td class="memItemLeft" align="right" valign="top"><a id="a7135a4ec7b9c5d08111ef4900781f89a" name="a7135a4ec7b9c5d08111ef4900781f89a"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a7135a4ec7b9c5d08111ef4900781f89a">p_rx_error</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7135a4ec7b9c5d08111ef4900781f89a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Error detected in the recived data encoding (parity error, stop or start bit possition) <br /></td></tr>
<tr class="memitem:a4e59e69b8c9b75b171f6333929764d77"><td class="memItemLeft" align="right" valign="top"><a id="a4e59e69b8c9b75b171f6333929764d77" name="a4e59e69b8c9b75b171f6333929764d77"></a>
<a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html#a4e59e69b8c9b75b171f6333929764d77">p_tx</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar">io_o</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4e59e69b8c9b75b171f6333929764d77"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX port. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Standard UART dynamic communication sub-module. </p>
<p >The UART dynamic sub-module is a communication interface to connect the FPGA with a microcontroller or IC. The module takes the data writen to the first register in the module and queues the data for its encoding into a suitable data packet and tansmission. In parallel to this, a second structure detects incomming data transmissions and decodes the data and checks for errors. The recived data is then queued for the register to read it.</p>
<p >The five parameters "g_data_width", "g_stop_bits", "g_parity_bit", "g_parity_even" and "g_msbf" are used to configure the data packet format. Assuming a "0"-start-bit at the beginning of the vector and a "1"-stop-bit at the end, the minimum packet length is the data width + 2 bits. The "g_parity_bit" sets the bit after the data word as a parity bit. Eventhough the "g_parity_bit" parameter is defined as an integer only 1 parity bit is analysed when the value is larger than 0. A larger value results in additional stop bits. The "g_even_pol" selects the polarity of the parity bit. A true value performs an xor operation over the data word and a false value a xnor.</p>
<p >When the module is in an idle state the trasfer rate of the module can be selected from a list of common used values using the second register of the module.</p>
<p >Between the module's register and the UART transmitter and reciver there are two FIFO stuctures that prevent data loses in both directions. The depth of these structure can be configured using the "g_buffer_width". Depending on the difference between the UART and the FPGA tansfer rates a suitable can be selected. However, it is recommended to reduce the size of these structures when possible given that they use PLU elements and not dedicated RAM.</p>
<h3><a class="anchor" id="autotoc_md8"></a>
Transfer rates:</h3>
<ul>
<li>000 - 9600</li>
<li>001 - 19200</li>
<li>010 - 38400</li>
<li>011 - 57600</li>
<li>100 - 115200</li>
<li>101 - 230400</li>
<li>110 - 460800</li>
<li>111 - 921600</li>
</ul>
<h3><a class="anchor" id="autotoc_md9"></a>
Encoding format:</h3>
<pre class="fragment">|&lt;-------------------------- g_encoded_length ---------------------------&gt;|    
| stop-bits |  (parity-bit)     |           data_word          |start-bit |
|           | [g_data_width+1]  |       [g_data_width:1]       |  [0]     |
</pre><h3><a class="anchor" id="autotoc_md10"></a>
Register:</h3>
<pre class="fragment">| g_address |           data            |
|:---------:|:-------------------------:|
| +0        |      TX/RX data word      |
| +1        |     transfer_rate[2:0]    |
</pre> </div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_u_a_r_t___d___s_m_o_d_u_l_e.html">UART_D_SMODULE</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
