$date
  Fri Feb  9 21:52:41 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module lcm_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " rst_tb $end
$var reg 1 # start_tb $end
$var reg 8 $ num1_tb[7:0] $end
$var reg 8 % num2_tb[7:0] $end
$scope module gcd_instance $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( start $end
$var reg 8 ) num1[7:0] $end
$var reg 8 * num2[7:0] $end
$var reg 16 + outputval[15:0] $end
$var reg 1 , done $end
$comment currentstate is not handled $end
$comment nextstate is not handled $end
$var reg 8 - a[7:0] $end
$var reg 8 . b[7:0] $end
$var reg 16 / temp[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00001100 $
b00010110 %
0&
1'
0(
b00001100 )
b00010110 *
bUUUUUUUUUUUUUUUU +
0,
bUUUUUUUU -
bUUUUUUUU .
bUUUUUUUUUUUUUUUU /
#5000000
1!
1&
#10000000
0"
1#
b00000110 $
0'
1(
b00000110 )
b00000110 -
b00010110 .
bXXXXXXXXXXXXXXXX /
#20000000
