EESchema Schematic File Version 2
LIBS:74xgxx
LIBS:74xx
LIBS:ac-dc
LIBS:actel
LIBS:adc-dac
LIBS:allegro
LIBS:Altera
LIBS:analog_devices
LIBS:analog_switches
LIBS:atmel
LIBS:audio
LIBS:battery_management
LIBS:bbd
LIBS:bosch
LIBS:brooktre
LIBS:cmos4000
LIBS:cmos_ieee
LIBS:conn
LIBS:contrib
LIBS:cypress
LIBS:dc-dc
LIBS:device
LIBS:digital-audio
LIBS:diode
LIBS:display
LIBS:driver_gate
LIBS:dsp
LIBS:elec-unifil
LIBS:ESD_Protection
LIBS:ftdi
LIBS:gennum
LIBS:graphic_symbols
LIBS:hc11
LIBS:infineon
LIBS:intel
LIBS:interface
LIBS:intersil
LIBS:ir
LIBS:Lattice
LIBS:leds
LIBS:LEM
LIBS:linear
LIBS:logic_programmable
LIBS:maxim
LIBS:mechanical
LIBS:memory
LIBS:microchip
LIBS:microchip_dspic33dsc
LIBS:microchip_pic10mcu
LIBS:microchip_pic12mcu
LIBS:microchip_pic16mcu
LIBS:microchip_pic18mcu
LIBS:microchip_pic24mcu
LIBS:microchip_pic32mcu
LIBS:microcontrollers
LIBS:modules
LIBS:motor_drivers
LIBS:motorola
LIBS:motors
LIBS:msp430
LIBS:nordicsemi
LIBS:nxp
LIBS:nxp_armmcu
LIBS:onsemi
LIBS:opto
LIBS:Oscillators
LIBS:philips
LIBS:power
LIBS:powerint
LIBS:Power_Management
LIBS:pspice
LIBS:references
LIBS:regul
LIBS:relays
LIBS:rfcom
LIBS:RFSolutions
LIBS:sensors
LIBS:silabs
LIBS:siliconi
LIBS:stm8
LIBS:stm32
LIBS:supertex
LIBS:switches
LIBS:texas
LIBS:transf
LIBS:transistors
LIBS:triac_thyristor
LIBS:ttl_ieee
LIBS:valves
LIBS:video
LIBS:wiznet
LIBS:Worldsemi
LIBS:Xicor
LIBS:xilinx
LIBS:zetex
LIBS:Zilog
LIBS:fan-controller_parts
LIBS:controller-cache
EELAYER 25 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 19 21
Title ""
Date "2018-02-25"
Rev "1.0"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6800 2800 2900 1950
U 5A97522A
F0 "router_15k.sch" 60
F1 "sub_assy/comms/router_15k/router_15k.sch" 60
F2 "V_LOGIC" U L 6800 4500 60 
F3 "GND" U L 6800 4650 60 
F4 "WR_EN" I L 6800 2900 60 
F5 "DETECTOR_15K" I L 6800 3100 60 
F6 "UNMUTE_15K_OUT" O R 9700 3100 60 
F7 "CPU_IO" B L 6800 3300 60 
$EndSheet
$Sheet
S 6800 6950 2900 1950
U 5A97578F
F0 "router_25k.sch" 60
F1 "sub_assy/comms/router_25k/router_25k.sch" 60
F2 "V_LOGIC" U L 6800 8650 60 
F3 "GND" U L 6800 8800 60 
F4 "WR_EN" I L 6800 7050 60 
F5 "DETECTOR_25K" I L 6800 7250 60 
F6 "UNMUTE_25K_OUT" O R 9700 7250 60 
F7 "CPU_IO" B L 6800 7450 60 
$EndSheet
Text HLabel 1650 3300 0    60   BiDi ~ 0
SCL
Text HLabel 1650 7450 0    60   BiDi ~ 0
SDA
Wire Wire Line
	1650 7450 6800 7450
Wire Wire Line
	1650 3300 6800 3300
Text HLabel 1650 2900 0    60   Input ~ 0
WR_EN
Text HLabel 1650 3100 0    60   Input ~ 0
DETECTOR_15K
Text HLabel 1650 7250 0    60   Input ~ 0
DETECTOR_25K
Wire Wire Line
	1650 2900 6800 2900
Wire Wire Line
	6100 2900 6100 7050
Wire Wire Line
	6100 7050 6800 7050
Connection ~ 6100 2900
Wire Wire Line
	1650 3100 6800 3100
Wire Wire Line
	1650 7250 6800 7250
Text HLabel 14750 3100 2    60   Output ~ 0
UNMUTE_15K
Text HLabel 14750 7250 2    60   Output ~ 0
UNMUTE_25K
Wire Wire Line
	9700 3100 14750 3100
Wire Wire Line
	9700 7250 14750 7250
Text HLabel 1650 4500 0    60   UnSpc ~ 0
V_LOGIC
Text HLabel 1650 4650 0    60   UnSpc ~ 0
GND
Wire Wire Line
	1650 4500 6800 4500
Wire Wire Line
	1650 4650 6800 4650
Wire Wire Line
	6800 8650 6550 8650
Wire Wire Line
	6550 8650 6550 4500
Connection ~ 6550 4500
Wire Wire Line
	6800 8800 6350 8800
Wire Wire Line
	6350 8800 6350 4650
Connection ~ 6350 4650
$EndSCHEMATC
