
TinyOL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a010  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000717b8  0800a1c0  0800a1c0  0001a1c0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807b978  0807b978  00091e14  2**0
                  CONTENTS
  4 .ARM          00000008  0807b978  0807b978  0008b978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0807b980  0807b980  00091e14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0807b980  0807b980  0008b980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0807b984  0807b984  0008b984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e14  20000000  0807b988  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc4  20001e14  0807d79c  00091e14  2**2
                  ALLOC
 10 ._user_heap_stack 00001200  200039d8  0807d79c  000939d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00091e14  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011aa7  00000000  00000000  00091e44  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029f0  00000000  00000000  000a38eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e00  00000000  00000000  000a62e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c98  00000000  00000000  000a70e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000196a2  00000000  00000000  000a7d78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d58d  00000000  00000000  000c141a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097b81  00000000  00000000  000ce9a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00166528  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004910  00000000  00000000  001665a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         0000009c  00000000  00000000  0016aeb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000014d  00000000  00000000  0016af50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20001e14 	.word	0x20001e14
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a198 	.word	0x0800a198

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20001e18 	.word	0x20001e18
 80001dc:	0800a198 	.word	0x0800a198

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <OL_resetInfo>:

//#define MSG_ACTIVE



void OL_resetInfo(OL_LAYER_STRUCT * layer){
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

	layer->prediction_correct = 0;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2200      	movs	r2, #0
 8000f64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	layer->new_class = 0;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	layer->vowel_guess = 'Q';
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2251      	movs	r2, #81	; 0x51
 8000f74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

	for(int i =0; i<layer->WIDTH; i++){
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	e00a      	b.n	8000f94 <OL_resetInfo+0x3c>
		layer->y_pred[i] = 0;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6a1a      	ldr	r2, [r3, #32]
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
	for(int i =0; i<layer->WIDTH; i++){
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3301      	adds	r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	68fa      	ldr	r2, [r7, #12]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	dbef      	blt.n	8000f7e <OL_resetInfo+0x26>
	}

}
 8000f9e:	bf00      	nop
 8000fa0:	3714      	adds	r7, #20
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <OL_lettToSoft>:





void OL_lettToSoft(OL_LAYER_STRUCT * layer, char *lett, float * y_true){
 8000faa:	b480      	push	{r7}
 8000fac:	b087      	sub	sp, #28
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r    -- OL_lettToSoft");
#endif

	// Check if letter is inside label of the layer
	for(int i=0; i<layer->WIDTH; i++){
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
 8000fba:	e01a      	b.n	8000ff2 <OL_lettToSoft+0x48>
		if(lett[0] == layer->label[i]){
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	781a      	ldrb	r2, [r3, #0]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6959      	ldr	r1, [r3, #20]
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	440b      	add	r3, r1
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d107      	bne.n	8000fde <OL_lettToSoft+0x34>
			y_true[i] = 1;
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	e006      	b.n	8000fec <OL_lettToSoft+0x42>
		}else{
			y_true[i] = 0;
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	f04f 0200 	mov.w	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
	for(int i=0; i<layer->WIDTH; i++){
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	617b      	str	r3, [r7, #20]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	68db      	ldr	r3, [r3, #12]
 8000ff6:	697a      	ldr	r2, [r7, #20]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	dbdf      	blt.n	8000fbc <OL_lettToSoft+0x12>
		}
	}
};
 8000ffc:	bf00      	nop
 8000ffe:	371c      	adds	r7, #28
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <OL_feedForward>:




void OL_feedForward(OL_LAYER_STRUCT * layer, float * input, float * weights, float * bias, float * y_pred){
 8001008:	b480      	push	{r7}
 800100a:	b08b      	sub	sp, #44	; 0x2c
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
 8001014:	603b      	str	r3, [r7, #0]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r      -- OL_feedForward");
#endif

	int h = layer->HEIGHT;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	691b      	ldr	r3, [r3, #16]
 800101a:	61bb      	str	r3, [r7, #24]
	int w = layer->WIDTH;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	617b      	str	r3, [r7, #20]

	// Reset the prediction
	for(int i=0; i<layer->WIDTH; i++){
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
 8001026:	e009      	b.n	800103c <OL_feedForward+0x34>
		y_pred[i]=0;
 8001028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800102e:	4413      	add	r3, r2
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
	for(int i=0; i<layer->WIDTH; i++){
 8001036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001038:	3301      	adds	r3, #1
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001042:	429a      	cmp	r2, r3
 8001044:	dbf0      	blt.n	8001028 <OL_feedForward+0x20>
	}

	// Perform the feed forward
	for(int i=0; i<w; i++){
 8001046:	2300      	movs	r3, #0
 8001048:	623b      	str	r3, [r7, #32]
 800104a:	e041      	b.n	80010d0 <OL_feedForward+0xc8>
		for(int j=0; j< h; j++){
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
 8001050:	e023      	b.n	800109a <OL_feedForward+0x92>

			y_pred[i] += weights[h*i+j]*input[j];
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001058:	4413      	add	r3, r2
 800105a:	ed93 7a00 	vldr	s14, [r3]
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	6a3a      	ldr	r2, [r7, #32]
 8001062:	fb02 f203 	mul.w	r2, r2, r3
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	4413      	add	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	4413      	add	r3, r2
 8001070:	edd3 6a00 	vldr	s13, [r3]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	68ba      	ldr	r2, [r7, #8]
 800107a:	4413      	add	r3, r2
 800107c:	edd3 7a00 	vldr	s15, [r3]
 8001080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001084:	6a3b      	ldr	r3, [r7, #32]
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800108a:	4413      	add	r3, r2
 800108c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001090:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j< h; j++){
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	3301      	adds	r3, #1
 8001098:	61fb      	str	r3, [r7, #28]
 800109a:	69fa      	ldr	r2, [r7, #28]
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	429a      	cmp	r2, r3
 80010a0:	dbd7      	blt.n	8001052 <OL_feedForward+0x4a>
		}
		y_pred[i] += bias[i];
 80010a2:	6a3b      	ldr	r3, [r7, #32]
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010a8:	4413      	add	r3, r2
 80010aa:	ed93 7a00 	vldr	s14, [r3]
 80010ae:	6a3b      	ldr	r3, [r7, #32]
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	683a      	ldr	r2, [r7, #0]
 80010b4:	4413      	add	r3, r2
 80010b6:	edd3 7a00 	vldr	s15, [r3]
 80010ba:	6a3b      	ldr	r3, [r7, #32]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010c0:	4413      	add	r3, r2
 80010c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c6:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<w; i++){
 80010ca:	6a3b      	ldr	r3, [r7, #32]
 80010cc:	3301      	adds	r3, #1
 80010ce:	623b      	str	r3, [r7, #32]
 80010d0:	6a3a      	ldr	r2, [r7, #32]
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	dbb9      	blt.n	800104c <OL_feedForward+0x44>
	}

};
 80010d8:	bf00      	nop
 80010da:	372c      	adds	r7, #44	; 0x2c
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <OL_softmax>:





void OL_softmax(OL_LAYER_STRUCT * layer, float * y_pred){
 80010e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
	UART_debug("\n\n\r    -- OL_softmax");
#endif

	int i;
	float m;
	int size = layer->WIDTH;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	60bb      	str	r3, [r7, #8]

	m = y_pred[0];
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	613b      	str	r3, [r7, #16]
	// Find the highest value in array input
	for (i = 0; i < size; ++i) {
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	e015      	b.n	800112c <OL_softmax+0x48>
		if (y_pred[i] > m) {
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	683a      	ldr	r2, [r7, #0]
 8001106:	4413      	add	r3, r2
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001110:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001118:	d505      	bpl.n	8001126 <OL_softmax+0x42>
			m = y_pred[i];
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	4413      	add	r3, r2
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	613b      	str	r3, [r7, #16]
	for (i = 0; i < size; ++i) {
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	3301      	adds	r3, #1
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	697a      	ldr	r2, [r7, #20]
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	429a      	cmp	r2, r3
 8001132:	dbe5      	blt.n	8001100 <OL_softmax+0x1c>
		}
	}

	// Compute the sum of the exponentials
	float sum = 0.0;
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < size; ++i) {
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	e02b      	b.n	8001198 <OL_softmax+0xb4>
		sum += exp(y_pred[i] - m);
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	4413      	add	r3, r2
 8001148:	ed93 7a00 	vldr	s14, [r3]
 800114c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001154:	ee17 0a90 	vmov	r0, s15
 8001158:	f7ff f9fe 	bl	8000558 <__aeabi_f2d>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	ec44 3b10 	vmov	d0, r3, r4
 8001164:	f008 fbb8 	bl	80098d8 <exp>
 8001168:	ec56 5b10 	vmov	r5, r6, d0
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f7ff f9f3 	bl	8000558 <__aeabi_f2d>
 8001172:	4603      	mov	r3, r0
 8001174:	460c      	mov	r4, r1
 8001176:	461a      	mov	r2, r3
 8001178:	4623      	mov	r3, r4
 800117a:	4628      	mov	r0, r5
 800117c:	4631      	mov	r1, r6
 800117e:	f7ff f88d 	bl	800029c <__adddf3>
 8001182:	4603      	mov	r3, r0
 8001184:	460c      	mov	r4, r1
 8001186:	4618      	mov	r0, r3
 8001188:	4621      	mov	r1, r4
 800118a:	f7ff fd15 	bl	8000bb8 <__aeabi_d2f>
 800118e:	4603      	mov	r3, r0
 8001190:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < size; ++i) {
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	429a      	cmp	r2, r3
 800119e:	dbcf      	blt.n	8001140 <OL_softmax+0x5c>
	}

	// Compute the softmax value for each input entry
	for (i = 0; i < size; ++i) {
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	e035      	b.n	8001212 <OL_softmax+0x12e>
		y_pred[i] = exp(y_pred[i] - m - log(sum));
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	4413      	add	r3, r2
 80011ae:	ed93 7a00 	vldr	s14, [r3]
 80011b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80011b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ba:	ee17 0a90 	vmov	r0, s15
 80011be:	f7ff f9cb 	bl	8000558 <__aeabi_f2d>
 80011c2:	4604      	mov	r4, r0
 80011c4:	460d      	mov	r5, r1
 80011c6:	68f8      	ldr	r0, [r7, #12]
 80011c8:	f7ff f9c6 	bl	8000558 <__aeabi_f2d>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	ec43 2b10 	vmov	d0, r2, r3
 80011d4:	f008 fbfc 	bl	80099d0 <log>
 80011d8:	ec53 2b10 	vmov	r2, r3, d0
 80011dc:	4620      	mov	r0, r4
 80011de:	4629      	mov	r1, r5
 80011e0:	f7ff f85a 	bl	8000298 <__aeabi_dsub>
 80011e4:	4603      	mov	r3, r0
 80011e6:	460c      	mov	r4, r1
 80011e8:	ec44 3b17 	vmov	d7, r3, r4
 80011ec:	eeb0 0a47 	vmov.f32	s0, s14
 80011f0:	eef0 0a67 	vmov.f32	s1, s15
 80011f4:	f008 fb70 	bl	80098d8 <exp>
 80011f8:	ec51 0b10 	vmov	r0, r1, d0
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	18d4      	adds	r4, r2, r3
 8001204:	f7ff fcd8 	bl	8000bb8 <__aeabi_d2f>
 8001208:	4603      	mov	r3, r0
 800120a:	6023      	str	r3, [r4, #0]
	for (i = 0; i < size; ++i) {
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	3301      	adds	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	429a      	cmp	r2, r3
 8001218:	dbc5      	blt.n	80011a6 <OL_softmax+0xc2>
	}
};
 800121a:	bf00      	nop
 800121c:	371c      	adds	r7, #28
 800121e:	46bd      	mov	sp, r7
 8001220:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001224 <OL_increaseWeightDim>:




void OL_increaseWeightDim(OL_LAYER_STRUCT * layer){
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r        -- OL_increaseWeightDim");
#endif

	int h = layer->HEIGHT;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	691b      	ldr	r3, [r3, #16]
 8001230:	60fb      	str	r3, [r7, #12]
	int w = layer->WIDTH;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	60bb      	str	r3, [r7, #8]


	layer->weights = realloc(layer->weights, h*w*sizeof(float));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6998      	ldr	r0, [r3, #24]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	fb02 f303 	mul.w	r3, r2, r3
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4619      	mov	r1, r3
 8001248:	f006 fd26 	bl	8007c98 <realloc>
 800124c:	4602      	mov	r2, r0
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	619a      	str	r2, [r3, #24]
	if(layer->weights== NULL){
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d105      	bne.n	8001266 <OL_increaseWeightDim+0x42>
		UART_debug("\n\r ERROR: Failed to allocate memory for increased weights");
 800125a:	4833      	ldr	r0, [pc, #204]	; (8001328 <OL_increaseWeightDim+0x104>)
 800125c:	f001 f934 	bl	80024c8 <UART_debug>
		layer->OL_ERROR = REALLOC_WEIGHTS;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2209      	movs	r2, #9
 8001264:	879a      	strh	r2, [r3, #60]	; 0x3c
	}

	// set to 0 only the new weights
	for(int i=h*(w-1); i<h*w; i++){
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1e5a      	subs	r2, r3, #1
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	fb02 f303 	mul.w	r3, r2, r3
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	e00a      	b.n	800128a <OL_increaseWeightDim+0x66>
		layer->weights[i] = 0;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	699a      	ldr	r2, [r3, #24]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
	for(int i=h*(w-1); i<h*w; i++){
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	3301      	adds	r3, #1
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	68ba      	ldr	r2, [r7, #8]
 800128e:	fb02 f303 	mul.w	r3, r2, r3
 8001292:	697a      	ldr	r2, [r7, #20]
 8001294:	429a      	cmp	r2, r3
 8001296:	dbed      	blt.n	8001274 <OL_increaseWeightDim+0x50>
	}


	if(layer->ALGORITHM == MODE_CWR || layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_OL_V2_batch ||
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800129c:	2b02      	cmp	r3, #2
 800129e:	d00f      	beq.n	80012c0 <OL_increaseWeightDim+0x9c>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d00b      	beq.n	80012c0 <OL_increaseWeightDim+0x9c>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ac:	2b05      	cmp	r3, #5
 80012ae:	d007      	beq.n	80012c0 <OL_increaseWeightDim+0x9c>
	   layer->ALGORITHM == MODE_OL_V2_batch || layer->ALGORITHM == MODE_LWF_batch){
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	if(layer->ALGORITHM == MODE_CWR || layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_OL_V2_batch ||
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	d003      	beq.n	80012c0 <OL_increaseWeightDim+0x9c>
	   layer->ALGORITHM == MODE_OL_V2_batch || layer->ALGORITHM == MODE_LWF_batch){
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012bc:	2b06      	cmp	r3, #6
 80012be:	d12f      	bne.n	8001320 <OL_increaseWeightDim+0xfc>

		layer->weights_2 = realloc(layer->weights_2, h*w*sizeof(float));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	fb02 f303 	mul.w	r3, r2, r3
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4619      	mov	r1, r3
 80012d0:	f006 fce2 	bl	8007c98 <realloc>
 80012d4:	4602      	mov	r2, r0
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	625a      	str	r2, [r3, #36]	; 0x24
		if(layer->weights_2== NULL){
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <OL_increaseWeightDim+0xca>
			UART_debug("\n\r ERROR: Failed to allocate memory for increased weights 2");
 80012e2:	4812      	ldr	r0, [pc, #72]	; (800132c <OL_increaseWeightDim+0x108>)
 80012e4:	f001 f8f0 	bl	80024c8 <UART_debug>
			layer->OL_ERROR = REALLOC_WEIGHTS_2;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	220a      	movs	r2, #10
 80012ec:	879a      	strh	r2, [r3, #60]	; 0x3c
		}

		// set to 0 new weights
		for(int i=h*(w-1); i<h*w; i++){
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	1e5a      	subs	r2, r3, #1
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	fb02 f303 	mul.w	r3, r2, r3
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	e00a      	b.n	8001312 <OL_increaseWeightDim+0xee>
			layer->weights_2[i] = 0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4413      	add	r3, r2
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
		for(int i=h*(w-1); i<h*w; i++){
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	3301      	adds	r3, #1
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	fb02 f303 	mul.w	r3, r2, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	429a      	cmp	r2, r3
 800131e:	dbed      	blt.n	80012fc <OL_increaseWeightDim+0xd8>
		}
	}
};
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	0800a1c0 	.word	0x0800a1c0
 800132c:	0800a1fc 	.word	0x0800a1fc

08001330 <OL_increaseBiasDim>:





void OL_increaseBiasDim(OL_LAYER_STRUCT * layer){
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r        -- OL_increaseBiasDim");
#endif

	int w = layer->WIDTH;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	60fb      	str	r3, [r7, #12]

	layer->biases = realloc(layer->biases, w*sizeof(float));
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	69da      	ldr	r2, [r3, #28]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4619      	mov	r1, r3
 8001348:	4610      	mov	r0, r2
 800134a:	f006 fca5 	bl	8007c98 <realloc>
 800134e:	4602      	mov	r2, r0
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	61da      	str	r2, [r3, #28]
	if(layer->biases==NULL){
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	69db      	ldr	r3, [r3, #28]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d105      	bne.n	8001368 <OL_increaseBiasDim+0x38>
		UART_debug("\n\r ERROR: Failed to allocate memory for increased bias ");
 800135c:	4824      	ldr	r0, [pc, #144]	; (80013f0 <OL_increaseBiasDim+0xc0>)
 800135e:	f001 f8b3 	bl	80024c8 <UART_debug>
		layer->OL_ERROR = REALLOC_BIASES;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	220b      	movs	r2, #11
 8001366:	879a      	strh	r2, [r3, #60]	; 0x3c
	}

	layer->biases[w-1] = 0;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69da      	ldr	r2, [r3, #28]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001372:	3b01      	subs	r3, #1
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4413      	add	r3, r2
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	601a      	str	r2, [r3, #0]


	if(layer->ALGORITHM==MODE_CWR || layer->ALGORITHM==MODE_LWF || layer->ALGORITHM==MODE_OL_V2_batch  ||
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001382:	2b02      	cmp	r3, #2
 8001384:	d00f      	beq.n	80013a6 <OL_increaseBiasDim+0x76>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800138a:	2b03      	cmp	r3, #3
 800138c:	d00b      	beq.n	80013a6 <OL_increaseBiasDim+0x76>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001392:	2b05      	cmp	r3, #5
 8001394:	d007      	beq.n	80013a6 <OL_increaseBiasDim+0x76>
	   layer->ALGORITHM==MODE_OL_V2_batch || layer->ALGORITHM==MODE_LWF_batch){
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	if(layer->ALGORITHM==MODE_CWR || layer->ALGORITHM==MODE_LWF || layer->ALGORITHM==MODE_OL_V2_batch  ||
 800139a:	2b05      	cmp	r3, #5
 800139c:	d003      	beq.n	80013a6 <OL_increaseBiasDim+0x76>
	   layer->ALGORITHM==MODE_OL_V2_batch || layer->ALGORITHM==MODE_LWF_batch){
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013a2:	2b06      	cmp	r3, #6
 80013a4:	d11f      	bne.n	80013e6 <OL_increaseBiasDim+0xb6>

		layer->biases_2 = realloc(layer->biases_2, w*sizeof(float));
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4619      	mov	r1, r3
 80013b0:	4610      	mov	r0, r2
 80013b2:	f006 fc71 	bl	8007c98 <realloc>
 80013b6:	4602      	mov	r2, r0
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	629a      	str	r2, [r3, #40]	; 0x28
		if(layer->biases_2==NULL){
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d105      	bne.n	80013d0 <OL_increaseBiasDim+0xa0>
			UART_debug("\n\r ERROR: Failed to allocate memory for increased bias 2");
 80013c4:	480b      	ldr	r0, [pc, #44]	; (80013f4 <OL_increaseBiasDim+0xc4>)
 80013c6:	f001 f87f 	bl	80024c8 <UART_debug>
			layer->OL_ERROR = REALLOC_BIASES_2;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	220c      	movs	r2, #12
 80013ce:	879a      	strh	r2, [r3, #60]	; 0x3c
		}

		layer->biases_2[w-1] = 0;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013da:	3b01      	subs	r3, #1
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
	}
};
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	0800a238 	.word	0x0800a238
 80013f4:	0800a270 	.word	0x0800a270

080013f8 <OL_increaseLabel>:





void OL_increaseLabel(OL_LAYER_STRUCT * layer, char new_letter){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	70fb      	strb	r3, [r7, #3]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r        -- OL_increaseLabel");
#endif

	int w = layer->WIDTH;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	60fb      	str	r3, [r7, #12]

	layer->label = realloc(layer->label, w*sizeof(char));
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4611      	mov	r1, r2
 8001412:	4618      	mov	r0, r3
 8001414:	f006 fc40 	bl	8007c98 <realloc>
 8001418:	4602      	mov	r2, r0
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	615a      	str	r2, [r3, #20]
	if(layer->label==NULL){
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	695b      	ldr	r3, [r3, #20]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d105      	bne.n	8001432 <OL_increaseLabel+0x3a>
		UART_debug("\n\r ERROR: Failed to allocate memory for increased label");
 8001426:	4808      	ldr	r0, [pc, #32]	; (8001448 <OL_increaseLabel+0x50>)
 8001428:	f001 f84e 	bl	80024c8 <UART_debug>
		layer->OL_ERROR = REALLOC_LABEL;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	220d      	movs	r2, #13
 8001430:	879a      	strh	r2, [r3, #60]	; 0x3c
	}

	layer->label[w-1] = new_letter;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	695a      	ldr	r2, [r3, #20]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	3b01      	subs	r3, #1
 800143a:	4413      	add	r3, r2
 800143c:	78fa      	ldrb	r2, [r7, #3]
 800143e:	701a      	strb	r2, [r3, #0]

};
 8001440:	bf00      	nop
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	0800a2ac 	.word	0x0800a2ac

0800144c <OL_increaseYpredDim>:




void OL_increaseYpredDim(OL_LAYER_STRUCT * layer){
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r        -- OL_increaseYpredDim");
#endif

	layer->y_pred = realloc(layer->y_pred, layer->WIDTH*sizeof(float));
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1a      	ldr	r2, [r3, #32]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4619      	mov	r1, r3
 8001460:	4610      	mov	r0, r2
 8001462:	f006 fc19 	bl	8007c98 <realloc>
 8001466:	4602      	mov	r2, r0
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	621a      	str	r2, [r3, #32]
	if(layer->y_pred==NULL){
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d105      	bne.n	8001480 <OL_increaseYpredDim+0x34>
		UART_debug("\n\r ERROR: Failed to allocate memory for increased y_pred");
 8001474:	4813      	ldr	r0, [pc, #76]	; (80014c4 <OL_increaseYpredDim+0x78>)
 8001476:	f001 f827 	bl	80024c8 <UART_debug>
		layer->OL_ERROR = REALLOC_Y_PRED;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	220e      	movs	r2, #14
 800147e:	879a      	strh	r2, [r3, #60]	; 0x3c
	}


	if(layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_LWF_batch){
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001484:	2b03      	cmp	r3, #3
 8001486:	d003      	beq.n	8001490 <OL_increaseYpredDim+0x44>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800148c:	2b06      	cmp	r3, #6
 800148e:	d115      	bne.n	80014bc <OL_increaseYpredDim+0x70>
		layer->y_pred_2 = realloc(layer->y_pred_2, layer->WIDTH*sizeof(float));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	4619      	mov	r1, r3
 800149c:	4610      	mov	r0, r2
 800149e:	f006 fbfb 	bl	8007c98 <realloc>
 80014a2:	4602      	mov	r2, r0
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	631a      	str	r2, [r3, #48]	; 0x30
		if(layer->y_pred_2==NULL){
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d105      	bne.n	80014bc <OL_increaseYpredDim+0x70>
			UART_debug("\n\r ERROR: Failed to allocate memory for increased y_pred_2");
 80014b0:	4805      	ldr	r0, [pc, #20]	; (80014c8 <OL_increaseYpredDim+0x7c>)
 80014b2:	f001 f809 	bl	80024c8 <UART_debug>
			layer->OL_ERROR = REALLOC_Y_PRED_2;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	220f      	movs	r2, #15
 80014ba:	879a      	strh	r2, [r3, #60]	; 0x3c
		}

	}

};
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	0800a2e4 	.word	0x0800a2e4
 80014c8:	0800a320 	.word	0x0800a320

080014cc <OL_checkNewClass>:





void OL_checkNewClass(OL_LAYER_STRUCT * layer, char *letter){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r    -- OL_checkNewClass");
#endif

	int found = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]

	for(int i=0; i<layer->WIDTH; i++){
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	e00d      	b.n	80014fc <OL_checkNewClass+0x30>
		if(letter[0] == layer->label[i]){
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	781a      	ldrb	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6959      	ldr	r1, [r3, #20]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	440b      	add	r3, r1
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d101      	bne.n	80014f6 <OL_checkNewClass+0x2a>
			found = 1;
 80014f2:	2301      	movs	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<layer->WIDTH; i++){
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	3301      	adds	r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	68ba      	ldr	r2, [r7, #8]
 8001502:	429a      	cmp	r2, r3
 8001504:	dbec      	blt.n	80014e0 <OL_checkNewClass+0x14>
		}
	}

	// If the letter is new perform the following
	if(found==0){
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d117      	bne.n	800153c <OL_checkNewClass+0x70>
		// Update dimensions
#ifdef MSG_ACTIVE
		UART_debug_c("\n\n\r    New letter found %c", letter[0]);
#endif

		layer->new_class = 1;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2201      	movs	r2, #1
 8001510:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		layer->WIDTH = layer->WIDTH+1;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	1c5a      	adds	r2, r3, #1
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	60da      	str	r2, [r3, #12]

		OL_increaseLabel(layer, letter[0]);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	4619      	mov	r1, r3
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff ff67 	bl	80013f8 <OL_increaseLabel>
		OL_increaseWeightDim(layer);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff fe7a 	bl	8001224 <OL_increaseWeightDim>
		OL_increaseBiasDim(layer);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff fefd 	bl	8001330 <OL_increaseBiasDim>
		OL_increaseYpredDim(layer);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ff88 	bl	800144c <OL_increaseYpredDim>

	}
};
 800153c:	bf00      	nop
 800153e:	3710      	adds	r7, #16
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <OL_compareLabels>:




void OL_compareLabels(OL_LAYER_STRUCT * layer, float * y_true){
 8001544:	b480      	push	{r7}
 8001546:	b087      	sub	sp, #28
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]

	uint8_t max_pred = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	75fb      	strb	r3, [r7, #23]
	uint8_t max_true = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	75bb      	strb	r3, [r7, #22]
	uint8_t max_j_pred;
	uint8_t max_j_true;

	// Find max - one hot encoded
	for(int j=0; j<layer->WIDTH; j++){
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	e048      	b.n	80015ee <OL_compareLabels+0xaa>
		if(max_true < y_true[j]){
 800155c:	7dbb      	ldrb	r3, [r7, #22]
 800155e:	ee07 3a90 	vmov	s15, r3
 8001562:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	4413      	add	r3, r2
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	d50d      	bpl.n	8001598 <OL_compareLabels+0x54>
			max_j_true = j;
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	753b      	strb	r3, [r7, #20]
			max_true = y_true[j];
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	4413      	add	r3, r2
 8001588:	edd3 7a00 	vldr	s15, [r3]
 800158c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001590:	edc7 7a01 	vstr	s15, [r7, #4]
 8001594:	793b      	ldrb	r3, [r7, #4]
 8001596:	75bb      	strb	r3, [r7, #22]
		}
		if(max_pred < layer->y_pred[j]){
 8001598:	7dfb      	ldrb	r3, [r7, #23]
 800159a:	ee07 3a90 	vmov	s15, r3
 800159e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	6a1a      	ldr	r2, [r3, #32]
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	edd3 7a00 	vldr	s15, [r3]
 80015b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	d516      	bpl.n	80015e8 <OL_compareLabels+0xa4>
			max_j_pred = j;
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	757b      	strb	r3, [r7, #21]
			max_pred = layer->y_pred[j];
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6a1a      	ldr	r2, [r3, #32]
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	edd3 7a00 	vldr	s15, [r3]
 80015cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015d0:	edc7 7a01 	vstr	s15, [r7, #4]
 80015d4:	793b      	ldrb	r3, [r7, #4]
 80015d6:	75fb      	strb	r3, [r7, #23]
			layer->vowel_guess = layer->label[j];
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	695a      	ldr	r2, [r3, #20]
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4413      	add	r3, r2
 80015e0:	781a      	ldrb	r2, [r3, #0]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	for(int j=0; j<layer->WIDTH; j++){
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	3301      	adds	r3, #1
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	dbb1      	blt.n	800155c <OL_compareLabels+0x18>
		}
	}

	if(max_j_true != max_j_pred){
 80015f8:	7d3a      	ldrb	r2, [r7, #20]
 80015fa:	7d7b      	ldrb	r3, [r7, #21]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d004      	beq.n	800160a <OL_compareLabels+0xc6>
		layer->prediction_correct = 1;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2201      	movs	r2, #1
 8001604:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8001608:	e003      	b.n	8001612 <OL_compareLabels+0xce>
	}else{
		layer->prediction_correct = 2;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2202      	movs	r2, #2
 800160e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	}

	if(layer->ALGORITHM == MODE_LWF){
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001616:	2b03      	cmp	r3, #3
 8001618:	d10b      	bne.n	8001632 <OL_compareLabels+0xee>
		layer->found_lett[max_j_true] += 1;		// Update the found_lett array
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800161e:	7d3b      	ldrb	r3, [r7, #20]
 8001620:	4413      	add	r3, r2
 8001622:	781a      	ldrb	r2, [r3, #0]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001628:	7d3b      	ldrb	r3, [r7, #20]
 800162a:	440b      	add	r3, r1
 800162c:	3201      	adds	r2, #1
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	701a      	strb	r2, [r3, #0]
	}

};
 8001632:	bf00      	nop
 8001634:	371c      	adds	r7, #28
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <OL_train>:




void OL_train(OL_LAYER_STRUCT * layer, float *x, float *y_true, char *letter){
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b0ac      	sub	sp, #176	; 0xb0
 8001644:	af02      	add	r7, sp, #8
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]

#ifdef DEBUG_ACTIVE
	UART_debug("\n\n\r  -- Begin on TRAIN routine --\n\n\r    OL_train");
#endif

	int w = layer->WIDTH;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	64fb      	str	r3, [r7, #76]	; 0x4c
	int h = layer->HEIGHT;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	64bb      	str	r3, [r7, #72]	; 0x48
	layer->vowel_guess = 0;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a




	//     ***** OL ALGORITHM      |      ***** OL_V2 ALGORITHM
	if(layer->ALGORITHM == MODE_OL || layer->ALGORITHM == MODE_OL_V2){
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001666:	2b00      	cmp	r3, #0
 8001668:	d004      	beq.n	8001674 <OL_train+0x34>
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800166e:	2b01      	cmp	r3, #1
 8001670:	f040 80c1 	bne.w	80017f6 <OL_train+0x1b6>
 8001674:	466b      	mov	r3, sp
 8001676:	461d      	mov	r5, r3

		float cost[w];
 8001678:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800167a:	1e43      	subs	r3, r0, #1
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	4603      	mov	r3, r0
 8001680:	4619      	mov	r1, r3
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	f04f 0400 	mov.w	r4, #0
 800168e:	0154      	lsls	r4, r2, #5
 8001690:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001694:	014b      	lsls	r3, r1, #5
 8001696:	4603      	mov	r3, r0
 8001698:	4619      	mov	r1, r3
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	f04f 0400 	mov.w	r4, #0
 80016a6:	0154      	lsls	r4, r2, #5
 80016a8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016ac:	014b      	lsls	r3, r1, #5
 80016ae:	4603      	mov	r3, r0
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	3303      	adds	r3, #3
 80016b4:	3307      	adds	r3, #7
 80016b6:	08db      	lsrs	r3, r3, #3
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	ebad 0d03 	sub.w	sp, sp, r3
 80016be:	ab02      	add	r3, sp, #8
 80016c0:	3303      	adds	r3, #3
 80016c2:	089b      	lsrs	r3, r3, #2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	613b      	str	r3, [r7, #16]

		// Inference
		OL_feedForward(layer, x, layer->weights, layer->biases, layer->y_pred);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	699a      	ldr	r2, [r3, #24]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	69d9      	ldr	r1, [r3, #28]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	460b      	mov	r3, r1
 80016d8:	68b9      	ldr	r1, [r7, #8]
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f7ff fc94 	bl	8001008 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	6a1b      	ldr	r3, [r3, #32]
 80016e4:	4619      	mov	r1, r3
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	f7ff fcfc 	bl	80010e4 <OL_softmax>

		int j_start = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	653b      	str	r3, [r7, #80]	; 0x50

		if(layer->ALGORITHM == MODE_OL_V2){
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d101      	bne.n	80016fc <OL_train+0xbc>
			j_start = 5;
 80016f8:	2305      	movs	r3, #5
 80016fa:	653b      	str	r3, [r7, #80]	; 0x50
		}

		for(int j=j_start; j<w; j++){
 80016fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016fe:	657b      	str	r3, [r7, #84]	; 0x54
 8001700:	e069      	b.n	80017d6 <OL_train+0x196>
			cost[j] = layer->y_pred[j]-y_true[j];	// Compute the cost
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6a1a      	ldr	r2, [r3, #32]
 8001706:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	edc3 7a00 	vstr	s15, [r3]

			// Update the weights
			for(int i=0; i<h; i++){
 800172c:	2300      	movs	r3, #0
 800172e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001730:	e02f      	b.n	8001792 <OL_train+0x152>
				layer->weights[j*h+i] -= cost[j]*x[i]*layer->l_rate;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001738:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800173a:	fb01 f103 	mul.w	r1, r1, r3
 800173e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001740:	440b      	add	r3, r1
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	ed93 7a00 	vldr	s14, [r3]
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	edd3 6a00 	vldr	s13, [r3]
 8001756:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	4413      	add	r3, r2
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	699a      	ldr	r2, [r3, #24]
 8001774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001776:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001778:	fb01 f103 	mul.w	r1, r1, r3
 800177c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800177e:	440b      	add	r3, r1
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001788:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 800178c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800178e:	3301      	adds	r3, #1
 8001790:	65bb      	str	r3, [r7, #88]	; 0x58
 8001792:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001794:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001796:	429a      	cmp	r2, r3
 8001798:	dbcb      	blt.n	8001732 <OL_train+0xf2>
			}
			layer->biases[j] -= cost[j]*layer->l_rate;	// Update the biases
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	69da      	ldr	r2, [r3, #28]
 800179e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	ed93 7a00 	vldr	s14, [r3]
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	edd3 6a00 	vldr	s13, [r3]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	69da      	ldr	r2, [r3, #28]
 80017c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4413      	add	r3, r2
 80017c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017cc:	edc3 7a00 	vstr	s15, [r3]
		for(int j=j_start; j<w; j++){
 80017d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017d2:	3301      	adds	r3, #1
 80017d4:	657b      	str	r3, [r7, #84]	; 0x54
 80017d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80017d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017da:	429a      	cmp	r2, r3
 80017dc:	db91      	blt.n	8001702 <OL_train+0xc2>
		}

		// Check if prediction is correct
		OL_compareLabels(layer, y_true);
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	68f8      	ldr	r0, [r7, #12]
 80017e2:	f7ff feaf 	bl	8001544 <OL_compareLabels>


		layer->counter +=1;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	1c5a      	adds	r2, r3, #1
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	46ad      	mov	sp, r5
	if(layer->ALGORITHM == MODE_OL || layer->ALGORITHM == MODE_OL_V2){
 80017f2:	f000 be64 	b.w	80024be <OL_train+0xe7e>


	// ***** CWR ALGORITHM
	}else if (layer->ALGORITHM == MODE_CWR){
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	f040 81a9 	bne.w	8001b52 <OL_train+0x512>
 8001800:	466b      	mov	r3, sp
 8001802:	461d      	mov	r5, r3

		float cost[w];
 8001804:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001806:	1e43      	subs	r3, r0, #1
 8001808:	61fb      	str	r3, [r7, #28]
 800180a:	4603      	mov	r3, r0
 800180c:	4619      	mov	r1, r3
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	f04f 0300 	mov.w	r3, #0
 8001816:	f04f 0400 	mov.w	r4, #0
 800181a:	0154      	lsls	r4, r2, #5
 800181c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001820:	014b      	lsls	r3, r1, #5
 8001822:	4603      	mov	r3, r0
 8001824:	4619      	mov	r1, r3
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	f04f 0300 	mov.w	r3, #0
 800182e:	f04f 0400 	mov.w	r4, #0
 8001832:	0154      	lsls	r4, r2, #5
 8001834:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001838:	014b      	lsls	r3, r1, #5
 800183a:	4603      	mov	r3, r0
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	3303      	adds	r3, #3
 8001840:	3307      	adds	r3, #7
 8001842:	08db      	lsrs	r3, r3, #3
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	ebad 0d03 	sub.w	sp, sp, r3
 800184a:	ab02      	add	r3, sp, #8
 800184c:	3303      	adds	r3, #3
 800184e:	089b      	lsrs	r3, r3, #2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	61bb      	str	r3, [r7, #24]

		// Training phase -> update TW and CW when necessary
		if(layer->counter < 100){
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	2b63      	cmp	r3, #99	; 0x63
 800185a:	f300 815c 	bgt.w	8001b16 <OL_train+0x4d6>
			// Prediction
			OL_feedForward(layer, x, layer->weights_2, layer->biases_2, layer->y_pred);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	460b      	mov	r3, r1
 800186e:	68b9      	ldr	r1, [r7, #8]
 8001870:	68f8      	ldr	r0, [r7, #12]
 8001872:	f7ff fbc9 	bl	8001008 <OL_feedForward>
			OL_softmax(layer, layer->y_pred);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6a1b      	ldr	r3, [r3, #32]
 800187a:	4619      	mov	r1, r3
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f7ff fc31 	bl	80010e4 <OL_softmax>

			for(int j=0; j<w; j++){
 8001882:	2300      	movs	r3, #0
 8001884:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001886:	e069      	b.n	800195c <OL_train+0x31c>
				cost[j] = layer->y_pred[j]-y_true[j];		  // Cost computation
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6a1a      	ldr	r2, [r3, #32]
 800188c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	ed93 7a00 	vldr	s14, [r3]
 8001896:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	edd3 7a00 	vldr	s15, [r3]
 80018a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	4413      	add	r3, r2
 80018ae:	edc3 7a00 	vstr	s15, [r3]

				// Back propagation on TW
				for(int i=0; i<h; i++){
 80018b2:	2300      	movs	r3, #0
 80018b4:	663b      	str	r3, [r7, #96]	; 0x60
 80018b6:	e02f      	b.n	8001918 <OL_train+0x2d8>
					layer->weights_2[j*h+i] -= cost[j]*x[i]*layer->l_rate;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018be:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80018c0:	fb01 f103 	mul.w	r1, r1, r3
 80018c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018c6:	440b      	add	r3, r1
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	ed93 7a00 	vldr	s14, [r3]
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	edd3 6a00 	vldr	s13, [r3]
 80018dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	4413      	add	r3, r2
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	edd3 7a00 	vldr	s15, [r3]
 80018f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018fc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80018fe:	fb01 f103 	mul.w	r1, r1, r3
 8001902:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001904:	440b      	add	r3, r1
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800190e:	edc3 7a00 	vstr	s15, [r3]
				for(int i=0; i<h; i++){
 8001912:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001914:	3301      	adds	r3, #1
 8001916:	663b      	str	r3, [r7, #96]	; 0x60
 8001918:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800191a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800191c:	429a      	cmp	r2, r3
 800191e:	dbcb      	blt.n	80018b8 <OL_train+0x278>
				}
				layer->biases_2[j] -= cost[j]*layer->l_rate;  // Back propagation on TB
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001924:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	ed93 7a00 	vldr	s14, [r3]
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	edd3 6a00 	vldr	s13, [r3]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001948:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	4413      	add	r3, r2
 800194e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001952:	edc3 7a00 	vstr	s15, [r3]
			for(int j=0; j<w; j++){
 8001956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001958:	3301      	adds	r3, #1
 800195a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800195c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800195e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001960:	429a      	cmp	r2, r3
 8001962:	db91      	blt.n	8001888 <OL_train+0x248>
			}

			OL_compareLabels(layer, y_true);			// Check if prediction is correct or not
 8001964:	6879      	ldr	r1, [r7, #4]
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f7ff fdec 	bl	8001544 <OL_compareLabels>



			layer->counter +=1;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	609a      	str	r2, [r3, #8]

			// When batch ends
			if(layer->counter % layer->batch_size == 0){
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	7912      	ldrb	r2, [r2, #4]
 800197e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001982:	fb02 f201 	mul.w	r2, r2, r1
 8001986:	1a9b      	subs	r3, r3, r2
 8001988:	2b00      	cmp	r3, #0
 800198a:	f040 80df 	bne.w	8001b4c <OL_train+0x50c>

				// Update CW
				for(int j=0; j<w; j++){
 800198e:	2300      	movs	r3, #0
 8001990:	667b      	str	r3, [r7, #100]	; 0x64
 8001992:	e07e      	b.n	8001a92 <OL_train+0x452>
					if(layer->found_lett[j] != 0){
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001998:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800199a:	4413      	add	r3, r2
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d074      	beq.n	8001a8c <OL_train+0x44c>
						for(int i=0; i<h; i++){
 80019a2:	2300      	movs	r3, #0
 80019a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80019a6:	e03f      	b.n	8001a28 <OL_train+0x3e8>
							layer->weights[j*h+i] = ((layer->weights[j*h+i]*layer->found_lett[j])+layer->weights_2[j*h+i])/(layer->found_lett[j]+1);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	699a      	ldr	r2, [r3, #24]
 80019ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019ae:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80019b0:	fb01 f103 	mul.w	r1, r1, r3
 80019b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019b6:	440b      	add	r3, r1
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	ed93 7a00 	vldr	s14, [r3]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019c6:	4413      	add	r3, r2
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	ee07 3a90 	vmov	s15, r3
 80019ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019dc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80019de:	fb01 f103 	mul.w	r1, r1, r3
 80019e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019e4:	440b      	add	r3, r1
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	4413      	add	r3, r2
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	ee77 6a27 	vadd.f32	s13, s14, s15
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019f8:	4413      	add	r3, r2
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	3301      	adds	r3, #1
 80019fe:	ee07 3a90 	vmov	s15, r3
 8001a02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	699a      	ldr	r2, [r3, #24]
 8001a0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a0c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001a0e:	fb01 f103 	mul.w	r1, r1, r3
 8001a12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a14:	440b      	add	r3, r1
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a1e:	edc3 7a00 	vstr	s15, [r3]
						for(int i=0; i<h; i++){
 8001a22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a24:	3301      	adds	r3, #1
 8001a26:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a28:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001a2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	dbbb      	blt.n	80019a8 <OL_train+0x368>
						}
						layer->biases[j] = ((layer->biases[j]*layer->found_lett[j])+layer->biases_2[j])/(layer->found_lett[j]+1);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	69da      	ldr	r2, [r3, #28]
 8001a34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	ed93 7a00 	vldr	s14, [r3]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a44:	4413      	add	r3, r2
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	ee07 3a90 	vmov	s15, r3
 8001a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	edd3 7a00 	vldr	s15, [r3]
 8001a62:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a6c:	4413      	add	r3, r2
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	3301      	adds	r3, #1
 8001a72:	ee07 3a90 	vmov	s15, r3
 8001a76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	69da      	ldr	r2, [r3, #28]
 8001a7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a88:	edc3 7a00 	vstr	s15, [r3]
				for(int j=0; j<w; j++){
 8001a8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a8e:	3301      	adds	r3, #1
 8001a90:	667b      	str	r3, [r7, #100]	; 0x64
 8001a92:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001a94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a96:	429a      	cmp	r2, r3
 8001a98:	f6ff af7c 	blt.w	8001994 <OL_train+0x354>
					}
				}

				// Reset TW
				for(int j=0; j<w; j++){
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001aa0:	e034      	b.n	8001b0c <OL_train+0x4cc>
					for(int i=0; i<h; i++){
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	673b      	str	r3, [r7, #112]	; 0x70
 8001aa6:	e018      	b.n	8001ada <OL_train+0x49a>
						layer->weights_2[j*h+i] = layer->weights[j*h+i];	// reset
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	699a      	ldr	r2, [r3, #24]
 8001aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001aae:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001ab0:	fb01 f103 	mul.w	r1, r1, r3
 8001ab4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ab6:	440b      	add	r3, r1
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	441a      	add	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ac2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ac4:	fb00 f003 	mul.w	r0, r0, r3
 8001ac8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001aca:	4403      	add	r3, r0
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	440b      	add	r3, r1
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	601a      	str	r2, [r3, #0]
					for(int i=0; i<h; i++){
 8001ad4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	673b      	str	r3, [r7, #112]	; 0x70
 8001ada:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001adc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	dbe2      	blt.n	8001aa8 <OL_train+0x468>
					}
					layer->biases_2[j] = layer->biases[j];					// reset
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	69da      	ldr	r2, [r3, #28]
 8001ae6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	441a      	add	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	440b      	add	r3, r1
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	601a      	str	r2, [r3, #0]
					layer->found_lett[j] = 0;								// reset
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b00:	4413      	add	r3, r2
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
				for(int j=0; j<w; j++){
 8001b06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b08:	3301      	adds	r3, #1
 8001b0a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001b0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001b0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b10:	429a      	cmp	r2, r3
 8001b12:	dbc6      	blt.n	8001aa2 <OL_train+0x462>
 8001b14:	e01a      	b.n	8001b4c <OL_train+0x50c>
			}

		// Inference phase -> use only CW for predictions
		}else{

			OL_feedForward(layer, x, layer->weights, layer->biases, layer->y_pred);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	699a      	ldr	r2, [r3, #24]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	69d9      	ldr	r1, [r3, #28]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	460b      	mov	r3, r1
 8001b26:	68b9      	ldr	r1, [r7, #8]
 8001b28:	68f8      	ldr	r0, [r7, #12]
 8001b2a:	f7ff fa6d 	bl	8001008 <OL_feedForward>
			OL_softmax(layer, layer->y_pred);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	4619      	mov	r1, r3
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	f7ff fad5 	bl	80010e4 <OL_softmax>

			OL_compareLabels(layer, y_true);
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	f7ff fd01 	bl	8001544 <OL_compareLabels>

			layer->counter +=1;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	1c5a      	adds	r2, r3, #1
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	46ad      	mov	sp, r5


	}


};
 8001b4e:	f000 bcb6 	b.w	80024be <OL_train+0xe7e>
	}else if(layer->ALGORITHM == MODE_LWF){
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	f040 8149 	bne.w	8001dee <OL_train+0x7ae>
 8001b5c:	466b      	mov	r3, sp
 8001b5e:	461d      	mov	r5, r3
		float cost_norm[w];
 8001b60:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001b62:	1e43      	subs	r3, r0, #1
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b66:	4603      	mov	r3, r0
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	f04f 0400 	mov.w	r4, #0
 8001b76:	0154      	lsls	r4, r2, #5
 8001b78:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b7c:	014b      	lsls	r3, r1, #5
 8001b7e:	4603      	mov	r3, r0
 8001b80:	4619      	mov	r1, r3
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	f04f 0300 	mov.w	r3, #0
 8001b8a:	f04f 0400 	mov.w	r4, #0
 8001b8e:	0154      	lsls	r4, r2, #5
 8001b90:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b94:	014b      	lsls	r3, r1, #5
 8001b96:	4603      	mov	r3, r0
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	3303      	adds	r3, #3
 8001b9c:	3307      	adds	r3, #7
 8001b9e:	08db      	lsrs	r3, r3, #3
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	ebad 0d03 	sub.w	sp, sp, r3
 8001ba6:	ab02      	add	r3, sp, #8
 8001ba8:	3303      	adds	r3, #3
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
		float cost_LWF[w];
 8001bb0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001bb2:	1e43      	subs	r3, r0, #1
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	f04f 0300 	mov.w	r3, #0
 8001bc2:	f04f 0400 	mov.w	r4, #0
 8001bc6:	0154      	lsls	r4, r2, #5
 8001bc8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bcc:	014b      	lsls	r3, r1, #5
 8001bce:	4603      	mov	r3, r0
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	f04f 0300 	mov.w	r3, #0
 8001bda:	f04f 0400 	mov.w	r4, #0
 8001bde:	0154      	lsls	r4, r2, #5
 8001be0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001be4:	014b      	lsls	r3, r1, #5
 8001be6:	4603      	mov	r3, r0
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	3303      	adds	r3, #3
 8001bec:	3307      	adds	r3, #7
 8001bee:	08db      	lsrs	r3, r3, #3
 8001bf0:	00db      	lsls	r3, r3, #3
 8001bf2:	ebad 0d03 	sub.w	sp, sp, r3
 8001bf6:	ab02      	add	r3, sp, #8
 8001bf8:	3303      	adds	r3, #3
 8001bfa:	089b      	lsrs	r3, r3, #2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	623b      	str	r3, [r7, #32]
		OL_feedForward(layer, x, layer->weights, layer->biases, layer->y_pred);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	699a      	ldr	r2, [r3, #24]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	69d9      	ldr	r1, [r3, #28]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	9300      	str	r3, [sp, #0]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f7ff f9f8 	bl	8001008 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f7ff fa60 	bl	80010e4 <OL_softmax>
		OL_feedForward(layer, x, layer->weights_2, layer->biases_2, layer->y_pred_2);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	460b      	mov	r3, r1
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f7ff f9e6 	bl	8001008 <OL_feedForward>
		OL_softmax(layer, layer->y_pred_2);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c40:	4619      	mov	r1, r3
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f7ff fa4e 	bl	80010e4 <OL_softmax>
		lambda = 1 - layer->counter/400;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	4a9a      	ldr	r2, [pc, #616]	; (8001eb8 <OL_train+0x878>)
 8001c4e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c52:	11d2      	asrs	r2, r2, #7
 8001c54:	17db      	asrs	r3, r3, #31
 8001c56:	1a9b      	subs	r3, r3, r2
 8001c58:	3301      	adds	r3, #1
 8001c5a:	ee07 3a90 	vmov	s15, r3
 8001c5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c62:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		if(lambda<0){
 8001c66:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001c6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c72:	d502      	bpl.n	8001c7a <OL_train+0x63a>
			lambda = 0;
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	677b      	str	r3, [r7, #116]	; 0x74
		for(int j=0; j<w; j++){
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c7e:	e0a6      	b.n	8001dce <OL_train+0x78e>
			cost_norm[j] = layer->y_pred[j]  -y_true[j];	// compute normal cost
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6a1a      	ldr	r2, [r3, #32]
 8001c84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	ed93 7a00 	vldr	s14, [r3]
 8001c8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ca0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	edc3 7a00 	vstr	s15, [r3]
			cost_LWF[j]  = layer->y_pred_2[j]-y_true[j];	// compute LWF cost
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	ed93 7a00 	vldr	s14, [r3]
 8001cb8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	edd3 7a00 	vldr	s15, [r3]
 8001cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cc8:	6a3a      	ldr	r2, [r7, #32]
 8001cca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001cd8:	e043      	b.n	8001d62 <OL_train+0x722>
				layer->weights[j*h+i] -= (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*layer->l_rate*x[i];
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	699a      	ldr	r2, [r3, #24]
 8001cde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ce0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001ce2:	fb01 f103 	mul.w	r1, r1, r3
 8001ce6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ce8:	440b      	add	r3, r1
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	ed93 7a00 	vldr	s14, [r3]
 8001cf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	edd3 6a00 	vldr	s13, [r3]
 8001cfe:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001d02:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d06:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d0a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d0e:	6a3a      	ldr	r2, [r7, #32]
 8001d10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	ed93 6a00 	vldr	s12, [r3]
 8001d1a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d22:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	edd3 7a00 	vldr	s15, [r3]
 8001d2c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	4413      	add	r3, r2
 8001d38:	edd3 7a00 	vldr	s15, [r3]
 8001d3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	699a      	ldr	r2, [r3, #24]
 8001d44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d46:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001d48:	fb01 f103 	mul.w	r1, r1, r3
 8001d4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d4e:	440b      	add	r3, r1
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d58:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8001d5c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d5e:	3301      	adds	r3, #1
 8001d60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d62:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d66:	429a      	cmp	r2, r3
 8001d68:	dbb7      	blt.n	8001cda <OL_train+0x69a>
			layer->biases[j] -= (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*layer->l_rate;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	69da      	ldr	r2, [r3, #28]
 8001d6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	ed93 7a00 	vldr	s14, [r3]
 8001d78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	edd3 6a00 	vldr	s13, [r3]
 8001d84:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001d88:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d90:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d94:	6a3a      	ldr	r2, [r7, #32]
 8001d96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4413      	add	r3, r2
 8001d9c:	ed93 6a00 	vldr	s12, [r3]
 8001da0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001da4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001da8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	edd3 7a00 	vldr	s15, [r3]
 8001db2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	69da      	ldr	r2, [r3, #28]
 8001dba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc4:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j<w; j++){
 8001dc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dca:	3301      	adds	r3, #1
 8001dcc:	67bb      	str	r3, [r7, #120]	; 0x78
 8001dce:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	f6ff af54 	blt.w	8001c80 <OL_train+0x640>
		OL_compareLabels(layer, y_true);	// Check if prediction is correct or not
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f7ff fbb2 	bl	8001544 <OL_compareLabels>
		layer->counter +=1;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	609a      	str	r2, [r3, #8]
 8001dea:	46ad      	mov	sp, r5
};
 8001dec:	e367      	b.n	80024be <OL_train+0xe7e>
	}else if(layer->ALGORITHM == MODE_OL_batch || layer->ALGORITHM == MODE_OL_V2_batch){
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d004      	beq.n	8001e00 <OL_train+0x7c0>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dfa:	2b05      	cmp	r3, #5
 8001dfc:	f040 8162 	bne.w	80020c4 <OL_train+0xa84>
 8001e00:	466b      	mov	r3, sp
 8001e02:	461d      	mov	r5, r3
		float cost[w];
 8001e04:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001e06:	1e43      	subs	r3, r0, #1
 8001e08:	637b      	str	r3, [r7, #52]	; 0x34
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	f04f 0300 	mov.w	r3, #0
 8001e16:	f04f 0400 	mov.w	r4, #0
 8001e1a:	0154      	lsls	r4, r2, #5
 8001e1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e20:	014b      	lsls	r3, r1, #5
 8001e22:	4603      	mov	r3, r0
 8001e24:	4619      	mov	r1, r3
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	f04f 0400 	mov.w	r4, #0
 8001e32:	0154      	lsls	r4, r2, #5
 8001e34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e38:	014b      	lsls	r3, r1, #5
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	3303      	adds	r3, #3
 8001e40:	3307      	adds	r3, #7
 8001e42:	08db      	lsrs	r3, r3, #3
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	ebad 0d03 	sub.w	sp, sp, r3
 8001e4a:	ab02      	add	r3, sp, #8
 8001e4c:	3303      	adds	r3, #3
 8001e4e:	089b      	lsrs	r3, r3, #2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
		OL_feedForward(layer, x, layer->weights, layer->biases, layer->y_pred);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	699a      	ldr	r2, [r3, #24]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	69d9      	ldr	r1, [r3, #28]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	460b      	mov	r3, r1
 8001e64:	68b9      	ldr	r1, [r7, #8]
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f7ff f8ce 	bl	8001008 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4619      	mov	r1, r3
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f7ff f936 	bl	80010e4 <OL_softmax>
		for(int j=0; j<w; j++){
 8001e78:	2300      	movs	r3, #0
 8001e7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e7e:	e073      	b.n	8001f68 <OL_train+0x928>
			cost[j] = layer->y_pred[j]-y_true[j];
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	6a1a      	ldr	r2, [r3, #32]
 8001e84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4413      	add	r3, r2
 8001e8c:	ed93 7a00 	vldr	s14, [r3]
 8001e90:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	4413      	add	r3, r2
 8001e9a:	edd3 7a00 	vldr	s15, [r3]
 8001e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ea4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001eb6:	e034      	b.n	8001f22 <OL_train+0x8e2>
 8001eb8:	51eb851f 	.word	0x51eb851f
				layer->weights_2[j*h+i] += cost[j]*x[i];
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ec0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ec4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001ec6:	fb01 f103 	mul.w	r1, r1, r3
 8001eca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ece:	440b      	add	r3, r1
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	ed93 7a00 	vldr	s14, [r3]
 8001ed8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001eda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	edd3 6a00 	vldr	s13, [r3]
 8001ee6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	68ba      	ldr	r2, [r7, #8]
 8001eee:	4413      	add	r3, r2
 8001ef0:	edd3 7a00 	vldr	s15, [r3]
 8001ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001efc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f00:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001f02:	fb01 f103 	mul.w	r1, r1, r3
 8001f06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f0a:	440b      	add	r3, r1
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f14:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8001f18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001f22:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	dbc7      	blt.n	8001ebc <OL_train+0x87c>
			layer->biases_2[j] += cost[j];	// Update biases
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	ed93 7a00 	vldr	s14, [r3]
 8001f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f5a:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j<w; j++){
 8001f5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f62:	3301      	adds	r3, #1
 8001f64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001f68:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001f6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	db86      	blt.n	8001e80 <OL_train+0x840>
		OL_compareLabels(layer, y_true);	// Check if prediction is correct or not
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f7ff fae5 	bl	8001544 <OL_compareLabels>
		layer->counter +=1;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	609a      	str	r2, [r3, #8]
		if(layer->counter % layer->batch_size == 0){
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	7912      	ldrb	r2, [r2, #4]
 8001f8c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f90:	fb02 f201 	mul.w	r2, r2, r1
 8001f94:	1a9b      	subs	r3, r3, r2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f040 808d 	bne.w	80020b6 <OL_train+0xa76>
			int j_start = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			if(layer->ALGORITHM == MODE_OL_V2_batch){
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa6:	2b05      	cmp	r3, #5
 8001fa8:	d102      	bne.n	8001fb0 <OL_train+0x970>
				j_start=5;
 8001faa:	2305      	movs	r3, #5
 8001fac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			for(int j=j_start; j<w; j++){
 8001fb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001fb4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001fb8:	e078      	b.n	80020ac <OL_train+0xa6c>
				for(int i=0; i<h; i++){
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001fc0:	e040      	b.n	8002044 <OL_train+0xa04>
					layer->weights[j*h+i] = layer->weights_2[j*h+i]*layer->l_rate*(1/layer->batch_size);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001fcc:	fb01 f103 	mul.w	r1, r1, r3
 8001fd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001fd4:	440b      	add	r3, r1
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	ed93 7a00 	vldr	s14, [r3]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	edd3 7a00 	vldr	s15, [r3]
 8001fe4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	791b      	ldrb	r3, [r3, #4]
 8001fec:	461a      	mov	r2, r3
 8001fee:	2301      	movs	r3, #1
 8001ff0:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ff4:	ee07 3a90 	vmov	s15, r3
 8001ff8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	699a      	ldr	r2, [r3, #24]
 8002000:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002004:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002006:	fb01 f103 	mul.w	r1, r1, r3
 800200a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800200e:	440b      	add	r3, r1
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002018:	edc3 7a00 	vstr	s15, [r3]
					layer->weights_2[j*h+i] = 0;	// reset
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002020:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002024:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002026:	fb01 f103 	mul.w	r1, r1, r3
 800202a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800202e:	440b      	add	r3, r1
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
				for(int i=0; i<h; i++){
 800203a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800203e:	3301      	adds	r3, #1
 8002040:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002044:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002048:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800204a:	429a      	cmp	r2, r3
 800204c:	dbb9      	blt.n	8001fc2 <OL_train+0x982>
				layer->biases[j] = layer->biases_2[j]*layer->l_rate*(1/layer->batch_size);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002052:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	ed93 7a00 	vldr	s14, [r3]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	edd3 7a00 	vldr	s15, [r3]
 8002064:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	791b      	ldrb	r3, [r3, #4]
 800206c:	461a      	mov	r2, r3
 800206e:	2301      	movs	r3, #1
 8002070:	fb93 f3f2 	sdiv	r3, r3, r2
 8002074:	ee07 3a90 	vmov	s15, r3
 8002078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	69da      	ldr	r2, [r3, #28]
 8002080:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800208c:	edc3 7a00 	vstr	s15, [r3]
				layer->biases_2[j] = 0;	// reset
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002094:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	f04f 0200 	mov.w	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
			for(int j=j_start; j<w; j++){
 80020a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020a6:	3301      	adds	r3, #1
 80020a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80020ac:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80020b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020b2:	429a      	cmp	r2, r3
 80020b4:	db81      	blt.n	8001fba <OL_train+0x97a>
		layer->counter +=1;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	46ad      	mov	sp, r5
	}else if(layer->ALGORITHM == MODE_OL_batch || layer->ALGORITHM == MODE_OL_V2_batch){
 80020c2:	e1fc      	b.n	80024be <OL_train+0xe7e>
	}else if(layer->ALGORITHM == MODE_LWF_batch){
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c8:	2b06      	cmp	r3, #6
 80020ca:	f040 81f8 	bne.w	80024be <OL_train+0xe7e>
 80020ce:	466b      	mov	r3, sp
 80020d0:	461d      	mov	r5, r3
		float cost_norm[w];
 80020d2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80020d4:	1e43      	subs	r3, r0, #1
 80020d6:	647b      	str	r3, [r7, #68]	; 0x44
 80020d8:	4603      	mov	r3, r0
 80020da:	4619      	mov	r1, r3
 80020dc:	f04f 0200 	mov.w	r2, #0
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	f04f 0400 	mov.w	r4, #0
 80020e8:	0154      	lsls	r4, r2, #5
 80020ea:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80020ee:	014b      	lsls	r3, r1, #5
 80020f0:	4603      	mov	r3, r0
 80020f2:	4619      	mov	r1, r3
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	f04f 0400 	mov.w	r4, #0
 8002100:	0154      	lsls	r4, r2, #5
 8002102:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002106:	014b      	lsls	r3, r1, #5
 8002108:	4603      	mov	r3, r0
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	3303      	adds	r3, #3
 800210e:	3307      	adds	r3, #7
 8002110:	08db      	lsrs	r3, r3, #3
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	ebad 0d03 	sub.w	sp, sp, r3
 8002118:	ab02      	add	r3, sp, #8
 800211a:	3303      	adds	r3, #3
 800211c:	089b      	lsrs	r3, r3, #2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	643b      	str	r3, [r7, #64]	; 0x40
		float cost_LWF[w];
 8002122:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002124:	1e43      	subs	r3, r0, #1
 8002126:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002128:	4603      	mov	r3, r0
 800212a:	4619      	mov	r1, r3
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	f04f 0400 	mov.w	r4, #0
 8002138:	0154      	lsls	r4, r2, #5
 800213a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800213e:	014b      	lsls	r3, r1, #5
 8002140:	4603      	mov	r3, r0
 8002142:	4619      	mov	r1, r3
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	f04f 0300 	mov.w	r3, #0
 800214c:	f04f 0400 	mov.w	r4, #0
 8002150:	0154      	lsls	r4, r2, #5
 8002152:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002156:	014b      	lsls	r3, r1, #5
 8002158:	4603      	mov	r3, r0
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	3303      	adds	r3, #3
 800215e:	3307      	adds	r3, #7
 8002160:	08db      	lsrs	r3, r3, #3
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	ebad 0d03 	sub.w	sp, sp, r3
 8002168:	ab02      	add	r3, sp, #8
 800216a:	3303      	adds	r3, #3
 800216c:	089b      	lsrs	r3, r3, #2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	63bb      	str	r3, [r7, #56]	; 0x38
		OL_feedForward(layer, x, layer->weights, layer->biases, layer->y_pred);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	699a      	ldr	r2, [r3, #24]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	69d9      	ldr	r1, [r3, #28]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	460b      	mov	r3, r1
 8002182:	68b9      	ldr	r1, [r7, #8]
 8002184:	68f8      	ldr	r0, [r7, #12]
 8002186:	f7fe ff3f 	bl	8001008 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	4619      	mov	r1, r3
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f7fe ffa7 	bl	80010e4 <OL_softmax>
		OL_feedForward(layer, x, layer->weights_2, layer->biases_2, layer->y_pred_2);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	460b      	mov	r3, r1
 80021a6:	68b9      	ldr	r1, [r7, #8]
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f7fe ff2d 	bl	8001008 <OL_feedForward>
		OL_softmax(layer, layer->y_pred_2);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4619      	mov	r1, r3
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f7fe ff95 	bl	80010e4 <OL_softmax>
        if(layer->counter < layer->batch_size){
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	7912      	ldrb	r2, [r2, #4]
 80021c2:	4293      	cmp	r3, r2
 80021c4:	da04      	bge.n	80021d0 <OL_train+0xb90>
        	lambda = 0;
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80021ce:	e00e      	b.n	80021ee <OL_train+0xbae>
			lambda = 1-(layer->batch_size / layer->counter);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	791b      	ldrb	r3, [r3, #4]
 80021d4:	461a      	mov	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	fb92 f3f3 	sdiv	r3, r2, r3
 80021de:	f1c3 0301 	rsb	r3, r3, #1
 80021e2:	ee07 3a90 	vmov	s15, r3
 80021e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ea:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
		for(int j=0; j<w; j++){
 80021ee:	2300      	movs	r3, #0
 80021f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80021f4:	e0b3      	b.n	800235e <OL_train+0xd1e>
			cost_norm[j] = layer->y_pred[j]  -y_true[j];	// compute normal cost
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6a1a      	ldr	r2, [r3, #32]
 80021fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	ed93 7a00 	vldr	s14, [r3]
 8002206:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	edd3 7a00 	vldr	s15, [r3]
 8002214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002218:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800221a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	edc3 7a00 	vstr	s15, [r3]
			cost_LWF[j]  = layer->y_pred_2[j]-y_true[j];	// compute LWF cost
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800222a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	ed93 7a00 	vldr	s14, [r3]
 8002236:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	4413      	add	r3, r2
 8002240:	edd3 7a00 	vldr	s15, [r3]
 8002244:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002248:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800224a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8002256:	2300      	movs	r3, #0
 8002258:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800225c:	e047      	b.n	80022ee <OL_train+0xcae>
				layer->weights_2[j*h+i] += (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*x[i];
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002262:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002266:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002268:	fb01 f103 	mul.w	r1, r1, r3
 800226c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002270:	440b      	add	r3, r1
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	ed93 7a00 	vldr	s14, [r3]
 800227a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800227c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	edd3 6a00 	vldr	s13, [r3]
 8002288:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800228c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002290:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002294:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002298:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800229a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	ed93 6a00 	vldr	s12, [r3]
 80022a6:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80022aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80022ae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80022b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	4413      	add	r3, r2
 80022bc:	edd3 7a00 	vldr	s15, [r3]
 80022c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022cc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80022ce:	fb01 f103 	mul.w	r1, r1, r3
 80022d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022d6:	440b      	add	r3, r1
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e0:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 80022e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022e8:	3301      	adds	r3, #1
 80022ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80022ee:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80022f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022f4:	429a      	cmp	r2, r3
 80022f6:	dbb2      	blt.n	800225e <OL_train+0xc1e>
			layer->biases_2[j] += cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	ed93 7a00 	vldr	s14, [r3]
 8002308:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800230a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	4413      	add	r3, r2
 8002312:	edd3 6a00 	vldr	s13, [r3]
 8002316:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800231a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800231e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002322:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002326:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	ed93 6a00 	vldr	s12, [r3]
 8002334:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002338:	ee66 7a27 	vmul.f32	s15, s12, s15
 800233c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002350:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j<w; j++){
 8002354:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002358:	3301      	adds	r3, #1
 800235a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800235e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002362:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002364:	429a      	cmp	r2, r3
 8002366:	f6ff af46 	blt.w	80021f6 <OL_train+0xbb6>
		OL_compareLabels(layer, y_true);	// Check if prediction is correct or not
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f7ff f8e9 	bl	8001544 <OL_compareLabels>
		layer->counter +=1;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	1c5a      	adds	r2, r3, #1
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	609a      	str	r2, [r3, #8]
		if(layer->counter % layer->batch_size == 0){
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	7912      	ldrb	r2, [r2, #4]
 8002384:	fb93 f1f2 	sdiv	r1, r3, r2
 8002388:	fb02 f201 	mul.w	r2, r2, r1
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	2b00      	cmp	r3, #0
 8002390:	f040 8093 	bne.w	80024ba <OL_train+0xe7a>
			for(int j=0; j<w; j++){
 8002394:	2300      	movs	r3, #0
 8002396:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800239a:	e088      	b.n	80024ae <OL_train+0xe6e>
				for(int i=0; i<h; i++){
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80023a2:	e04b      	b.n	800243c <OL_train+0xdfc>
					layer->weights[j*h+i] = layer->weights_2[j*h+i]*layer->l_rate*(1/layer->batch_size);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80023ac:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80023ae:	fb01 f103 	mul.w	r1, r1, r3
 80023b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80023b6:	440b      	add	r3, r1
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	ed93 7a00 	vldr	s14, [r3]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	edd3 7a00 	vldr	s15, [r3]
 80023c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	791b      	ldrb	r3, [r3, #4]
 80023ce:	461a      	mov	r2, r3
 80023d0:	2301      	movs	r3, #1
 80023d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80023d6:	ee07 3a90 	vmov	s15, r3
 80023da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	699a      	ldr	r2, [r3, #24]
 80023e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80023e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80023e8:	fb01 f103 	mul.w	r1, r1, r3
 80023ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80023f0:	440b      	add	r3, r1
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fa:	edc3 7a00 	vstr	s15, [r3]
					layer->weights_2[j*h+i] = layer->weights[j*h+i];	// reset
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	699a      	ldr	r2, [r3, #24]
 8002402:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002406:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002408:	fb01 f103 	mul.w	r1, r1, r3
 800240c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002410:	440b      	add	r3, r1
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	441a      	add	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800241a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800241e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002420:	fb00 f003 	mul.w	r0, r0, r3
 8002424:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002428:	4403      	add	r3, r0
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	6812      	ldr	r2, [r2, #0]
 8002430:	601a      	str	r2, [r3, #0]
				for(int i=0; i<h; i++){
 8002432:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002436:	3301      	adds	r3, #1
 8002438:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800243c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002442:	429a      	cmp	r2, r3
 8002444:	dbae      	blt.n	80023a4 <OL_train+0xd64>
				layer->biases[j] = layer->biases_2[j]*layer->l_rate*(1/layer->batch_size);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800244a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	ed93 7a00 	vldr	s14, [r3]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	edd3 7a00 	vldr	s15, [r3]
 800245c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	791b      	ldrb	r3, [r3, #4]
 8002464:	461a      	mov	r2, r3
 8002466:	2301      	movs	r3, #1
 8002468:	fb93 f3f2 	sdiv	r3, r3, r2
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	69da      	ldr	r2, [r3, #28]
 8002478:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4413      	add	r3, r2
 8002480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002484:	edc3 7a00 	vstr	s15, [r3]
				layer->biases_2[j] = layer->biases[j];	// reset
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	69da      	ldr	r2, [r3, #28]
 800248c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	441a      	add	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002498:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	440b      	add	r3, r1
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	601a      	str	r2, [r3, #0]
			for(int j=0; j<w; j++){
 80024a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024a8:	3301      	adds	r3, #1
 80024aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80024ae:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80024b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024b4:	429a      	cmp	r2, r3
 80024b6:	f6ff af71 	blt.w	800239c <OL_train+0xd5c>
 80024ba:	46ad      	mov	sp, r5
};
 80024bc:	e7ff      	b.n	80024be <OL_train+0xe7e>
 80024be:	bf00      	nop
 80024c0:	37a8      	adds	r7, #168	; 0xa8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bdb0      	pop	{r4, r5, r7, pc}
 80024c6:	bf00      	nop

080024c8 <UART_debug>:
//								             DEBUG FUNCTIONS
// *********************************************************



void UART_debug(char msg[BUFF_LEN]){
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
	//msgLen = sprintf(msgDebug, msg);
	//HAL_UART_Transmit(&huart2, (uint8_t*)msgDebug, msgLen, 100);
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <MX_CRC_Init+0x20>)
 80024e2:	4a07      	ldr	r2, [pc, #28]	; (8002500 <MX_CRC_Init+0x24>)
 80024e4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_CRC_Init+0x20>)
 80024e8:	f000 ff95 	bl	8003416 <HAL_CRC_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80024f2:	f000 fc37 	bl	8002d64 <Error_Handler>
  }

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20002b34 	.word	0x20002b34
 8002500:	40023000 	.word	0x40023000

08002504 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a0b      	ldr	r2, [pc, #44]	; (8002540 <HAL_CRC_MspInit+0x3c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d10d      	bne.n	8002532 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <HAL_CRC_MspInit+0x40>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	4a09      	ldr	r2, [pc, #36]	; (8002544 <HAL_CRC_MspInit+0x40>)
 8002520:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002524:	6313      	str	r3, [r2, #48]	; 0x30
 8002526:	4b07      	ldr	r3, [pc, #28]	; (8002544 <HAL_CRC_MspInit+0x40>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8002532:	bf00      	nop
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40023000 	.word	0x40023000
 8002544:	40023800 	.word	0x40023800

08002548 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	605a      	str	r2, [r3, #4]
 8002558:	609a      	str	r2, [r3, #8]
 800255a:	60da      	str	r2, [r3, #12]
 800255c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
 8002562:	4b45      	ldr	r3, [pc, #276]	; (8002678 <MX_GPIO_Init+0x130>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	4a44      	ldr	r2, [pc, #272]	; (8002678 <MX_GPIO_Init+0x130>)
 8002568:	f043 0304 	orr.w	r3, r3, #4
 800256c:	6313      	str	r3, [r2, #48]	; 0x30
 800256e:	4b42      	ldr	r3, [pc, #264]	; (8002678 <MX_GPIO_Init+0x130>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	f003 0304 	and.w	r3, r3, #4
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	4b3e      	ldr	r3, [pc, #248]	; (8002678 <MX_GPIO_Init+0x130>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	4a3d      	ldr	r2, [pc, #244]	; (8002678 <MX_GPIO_Init+0x130>)
 8002584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002588:	6313      	str	r3, [r2, #48]	; 0x30
 800258a:	4b3b      	ldr	r3, [pc, #236]	; (8002678 <MX_GPIO_Init+0x130>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	4b37      	ldr	r3, [pc, #220]	; (8002678 <MX_GPIO_Init+0x130>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	4a36      	ldr	r2, [pc, #216]	; (8002678 <MX_GPIO_Init+0x130>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6313      	str	r3, [r2, #48]	; 0x30
 80025a6:	4b34      	ldr	r3, [pc, #208]	; (8002678 <MX_GPIO_Init+0x130>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	4b30      	ldr	r3, [pc, #192]	; (8002678 <MX_GPIO_Init+0x130>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	4a2f      	ldr	r2, [pc, #188]	; (8002678 <MX_GPIO_Init+0x130>)
 80025bc:	f043 0302 	orr.w	r3, r3, #2
 80025c0:	6313      	str	r3, [r2, #48]	; 0x30
 80025c2:	4b2d      	ldr	r3, [pc, #180]	; (8002678 <MX_GPIO_Init+0x130>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80025ce:	2200      	movs	r2, #0
 80025d0:	2120      	movs	r1, #32
 80025d2:	482a      	ldr	r0, [pc, #168]	; (800267c <MX_GPIO_Init+0x134>)
 80025d4:	f001 f8e0 	bl	8003798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80025d8:	2200      	movs	r2, #0
 80025da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025de:	4828      	ldr	r0, [pc, #160]	; (8002680 <MX_GPIO_Init+0x138>)
 80025e0:	f001 f8da 	bl	8003798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80025e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <MX_GPIO_Init+0x13c>)
 80025ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025f2:	f107 0314 	add.w	r3, r7, #20
 80025f6:	4619      	mov	r1, r3
 80025f8:	4823      	ldr	r0, [pc, #140]	; (8002688 <MX_GPIO_Init+0x140>)
 80025fa:	f000 ff4b 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80025fe:	2320      	movs	r3, #32
 8002600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002602:	2301      	movs	r3, #1
 8002604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	4619      	mov	r1, r3
 8002614:	4819      	ldr	r0, [pc, #100]	; (800267c <MX_GPIO_Init+0x134>)
 8002616:	f000 ff3d 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800261a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800261e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002620:	2301      	movs	r3, #1
 8002622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2300      	movs	r3, #0
 800262a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	4619      	mov	r1, r3
 8002632:	4813      	ldr	r0, [pc, #76]	; (8002680 <MX_GPIO_Init+0x138>)
 8002634:	f000 ff2e 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002638:	2320      	movs	r3, #32
 800263a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <MX_GPIO_Init+0x144>)
 800263e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002644:	f107 0314 	add.w	r3, r7, #20
 8002648:	4619      	mov	r1, r3
 800264a:	480d      	ldr	r0, [pc, #52]	; (8002680 <MX_GPIO_Init+0x138>)
 800264c:	f000 ff22 	bl	8003494 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002650:	2200      	movs	r2, #0
 8002652:	2100      	movs	r1, #0
 8002654:	2017      	movs	r0, #23
 8002656:	f000 fea8 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800265a:	2017      	movs	r0, #23
 800265c:	f000 fec1 	bl	80033e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002660:	2200      	movs	r2, #0
 8002662:	2100      	movs	r1, #0
 8002664:	2028      	movs	r0, #40	; 0x28
 8002666:	f000 fea0 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800266a:	2028      	movs	r0, #40	; 0x28
 800266c:	f000 feb9 	bl	80033e2 <HAL_NVIC_EnableIRQ>

}
 8002670:	bf00      	nop
 8002672:	3728      	adds	r7, #40	; 0x28
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40023800 	.word	0x40023800
 800267c:	40020000 	.word	0x40020000
 8002680:	40020400 	.word	0x40020400
 8002684:	10210000 	.word	0x10210000
 8002688:	40020800 	.word	0x40020800
 800268c:	10110000 	.word	0x10110000

08002690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b098      	sub	sp, #96	; 0x60
 8002694:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002696:	f000 fd19 	bl	80030cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800269a:	f000 fa5f 	bl	8002b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800269e:	f7ff ff53 	bl	8002548 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80026a2:	f000 fc6f 	bl	8002f84 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80026a6:	f7ff ff19 	bl	80024dc <MX_CRC_Init>
  MX_TIM10_Init();
 80026aa:	f000 fc21 	bl	8002ef0 <MX_TIM10_Init>
  MX_X_CUBE_AI_Init();
 80026ae:	f002 ffab 	bl	8005608 <MX_X_CUBE_AI_Init>
  //	MODE_CWR
  //    MODE_LWF
  //	MODE_OL_batch
  //	MODE_OL_V2_batch
  //	MODE_LWF_batch
  OL_layer.ALGORITHM = MODE_OL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	63bb      	str	r3, [r7, #56]	; 0x38

  OL_layer.batch_size = 10;
 80026b6:	230a      	movs	r3, #10
 80026b8:	723b      	strb	r3, [r7, #8]

  // Define the learn rate experimentally
  if(OL_layer.ALGORITHM == MODE_OL){
 80026ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d102      	bne.n	80026c6 <main+0x36>
	  OL_layer.l_rate = 0.000005;
 80026c0:	4b9d      	ldr	r3, [pc, #628]	; (8002938 <main+0x2a8>)
 80026c2:	607b      	str	r3, [r7, #4]
 80026c4:	e022      	b.n	800270c <main+0x7c>
  }else if(OL_layer.ALGORITHM == MODE_OL_V2){
 80026c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d102      	bne.n	80026d2 <main+0x42>
	  OL_layer.l_rate = 0.0005;
 80026cc:	4b9b      	ldr	r3, [pc, #620]	; (800293c <main+0x2ac>)
 80026ce:	607b      	str	r3, [r7, #4]
 80026d0:	e01c      	b.n	800270c <main+0x7c>
  }else if(OL_layer.ALGORITHM == MODE_CWR){
 80026d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d102      	bne.n	80026de <main+0x4e>
	  OL_layer.l_rate = 0.00005;
 80026d8:	4b99      	ldr	r3, [pc, #612]	; (8002940 <main+0x2b0>)
 80026da:	607b      	str	r3, [r7, #4]
 80026dc:	e016      	b.n	800270c <main+0x7c>
  }else if(OL_layer.ALGORITHM == MODE_LWF){
 80026de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d102      	bne.n	80026ea <main+0x5a>
	  OL_layer.l_rate = 0.0001;
 80026e4:	4b97      	ldr	r3, [pc, #604]	; (8002944 <main+0x2b4>)
 80026e6:	607b      	str	r3, [r7, #4]
 80026e8:	e010      	b.n	800270c <main+0x7c>
  }else if(OL_layer.ALGORITHM == MODE_OL_batch){
 80026ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d102      	bne.n	80026f6 <main+0x66>
	  OL_layer.l_rate = 0.0005;
 80026f0:	4b92      	ldr	r3, [pc, #584]	; (800293c <main+0x2ac>)
 80026f2:	607b      	str	r3, [r7, #4]
 80026f4:	e00a      	b.n	800270c <main+0x7c>
  }else if(OL_layer.ALGORITHM == MODE_OL_V2_batch){
 80026f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f8:	2b05      	cmp	r3, #5
 80026fa:	d102      	bne.n	8002702 <main+0x72>
	  OL_layer.l_rate = 0.0007;
 80026fc:	4b92      	ldr	r3, [pc, #584]	; (8002948 <main+0x2b8>)
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	e004      	b.n	800270c <main+0x7c>
  }else if(OL_layer.ALGORITHM == MODE_LWF_batch){
 8002702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002704:	2b06      	cmp	r3, #6
 8002706:	d101      	bne.n	800270c <main+0x7c>
	  OL_layer.l_rate = 0.0005;
 8002708:	4b8c      	ldr	r3, [pc, #560]	; (800293c <main+0x2ac>)
 800270a:	607b      	str	r3, [r7, #4]
  }


  // Initialize the rest
  OL_layer.WIDTH = 5;
 800270c:	2305      	movs	r3, #5
 800270e:	613b      	str	r3, [r7, #16]
  OL_layer.HEIGHT = AI_NETWORK_OUT_1_SIZE;
 8002710:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002714:	617b      	str	r3, [r7, #20]
  OL_layer.counter = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
  OL_layer.OL_ERROR = 0;
 800271a:	2300      	movs	r3, #0
 800271c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40


  // MALLOC / CALLOC

  OL_layer.weights = calloc(OL_layer.WIDTH*OL_layer.HEIGHT, sizeof(float));
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	fb02 f303 	mul.w	r3, r2, r3
 8002728:	2104      	movs	r1, #4
 800272a:	4618      	mov	r0, r3
 800272c:	f004 fcd8 	bl	80070e0 <calloc>
 8002730:	4603      	mov	r3, r0
 8002732:	61fb      	str	r3, [r7, #28]
  if(OL_layer.weights==NULL){
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d105      	bne.n	8002746 <main+0xb6>
	  UART_debug("\n\r ERROR: Failed to allocate memory for weights");
 800273a:	4884      	ldr	r0, [pc, #528]	; (800294c <main+0x2bc>)
 800273c:	f7ff fec4 	bl	80024c8 <UART_debug>
	  OL_layer.OL_ERROR = CALLOC_WEIGHTS;
 8002740:	2300      	movs	r3, #0
 8002742:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  }

  OL_layer.biases = calloc(OL_layer.WIDTH, sizeof(float));
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	2104      	movs	r1, #4
 800274a:	4618      	mov	r0, r3
 800274c:	f004 fcc8 	bl	80070e0 <calloc>
 8002750:	4603      	mov	r3, r0
 8002752:	623b      	str	r3, [r7, #32]
  if(OL_layer.biases==NULL){
 8002754:	6a3b      	ldr	r3, [r7, #32]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d105      	bne.n	8002766 <main+0xd6>
	  UART_debug("\n\r ERROR: Failed to allocate memory for biases");
 800275a:	487d      	ldr	r0, [pc, #500]	; (8002950 <main+0x2c0>)
 800275c:	f7ff feb4 	bl	80024c8 <UART_debug>
	  OL_layer.OL_ERROR = CALLOC_BIASES;
 8002760:	2301      	movs	r3, #1
 8002762:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  }

  OL_layer.label = calloc(OL_layer.WIDTH, sizeof(char));
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	2101      	movs	r1, #1
 800276a:	4618      	mov	r0, r3
 800276c:	f004 fcb8 	bl	80070e0 <calloc>
 8002770:	4603      	mov	r3, r0
 8002772:	61bb      	str	r3, [r7, #24]
  if(OL_layer.label==NULL){
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d105      	bne.n	8002786 <main+0xf6>
	  UART_debug("\n\r ERROR: Failed to allocate memory for label");
 800277a:	4876      	ldr	r0, [pc, #472]	; (8002954 <main+0x2c4>)
 800277c:	f7ff fea4 	bl	80024c8 <UART_debug>
	  OL_layer.OL_ERROR = CALLOC_LABEL;
 8002780:	2302      	movs	r3, #2
 8002782:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  }

  OL_layer.y_pred = calloc(OL_layer.WIDTH, sizeof(float));
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	2104      	movs	r1, #4
 800278a:	4618      	mov	r0, r3
 800278c:	f004 fca8 	bl	80070e0 <calloc>
 8002790:	4603      	mov	r3, r0
 8002792:	627b      	str	r3, [r7, #36]	; 0x24
  if(OL_layer.y_pred==NULL){
 8002794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002796:	2b00      	cmp	r3, #0
 8002798:	d105      	bne.n	80027a6 <main+0x116>
	  UART_debug("\n\r ERROR: Failed to allocate memory for y_pred");
 800279a:	486f      	ldr	r0, [pc, #444]	; (8002958 <main+0x2c8>)
 800279c:	f7ff fe94 	bl	80024c8 <UART_debug>
	  OL_layer.OL_ERROR = CALLOC_Y_PRED;
 80027a0:	2303      	movs	r3, #3
 80027a2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  }


  if(OL_layer.ALGORITHM == MODE_CWR || OL_layer.ALGORITHM == MODE_LWF || OL_layer.ALGORITHM == MODE_OL_batch ||
 80027a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d00b      	beq.n	80027c4 <main+0x134>
 80027ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ae:	2b03      	cmp	r3, #3
 80027b0:	d008      	beq.n	80027c4 <main+0x134>
 80027b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d005      	beq.n	80027c4 <main+0x134>
	 OL_layer.ALGORITHM == MODE_OL_V2_batch || OL_layer.ALGORITHM == MODE_LWF_batch){
 80027b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  if(OL_layer.ALGORITHM == MODE_CWR || OL_layer.ALGORITHM == MODE_LWF || OL_layer.ALGORITHM == MODE_OL_batch ||
 80027ba:	2b05      	cmp	r3, #5
 80027bc:	d002      	beq.n	80027c4 <main+0x134>
	 OL_layer.ALGORITHM == MODE_OL_V2_batch || OL_layer.ALGORITHM == MODE_LWF_batch){
 80027be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c0:	2b06      	cmp	r3, #6
 80027c2:	d14b      	bne.n	800285c <main+0x1cc>

	  OL_layer.weights_2 = calloc(OL_layer.WIDTH*OL_layer.HEIGHT, sizeof(float));
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	fb02 f303 	mul.w	r3, r2, r3
 80027cc:	2104      	movs	r1, #4
 80027ce:	4618      	mov	r0, r3
 80027d0:	f004 fc86 	bl	80070e0 <calloc>
 80027d4:	4603      	mov	r3, r0
 80027d6:	62bb      	str	r3, [r7, #40]	; 0x28
	  if(OL_layer.weights_2==NULL){
 80027d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d105      	bne.n	80027ea <main+0x15a>
		  UART_debug("\n\r ERROR: Failed to allocate memory for weights_2");
 80027de:	485f      	ldr	r0, [pc, #380]	; (800295c <main+0x2cc>)
 80027e0:	f7ff fe72 	bl	80024c8 <UART_debug>
		  OL_layer.OL_ERROR = CALLOC_WEIGHTS_2;
 80027e4:	2304      	movs	r3, #4
 80027e6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	  }

	  OL_layer.biases_2 = calloc(OL_layer.WIDTH, sizeof(float));
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	2104      	movs	r1, #4
 80027ee:	4618      	mov	r0, r3
 80027f0:	f004 fc76 	bl	80070e0 <calloc>
 80027f4:	4603      	mov	r3, r0
 80027f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if(OL_layer.biases_2==NULL){
 80027f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d105      	bne.n	800280a <main+0x17a>
		  UART_debug("\n\r ERROR: Failed to allocate memory for biases_2");
 80027fe:	4858      	ldr	r0, [pc, #352]	; (8002960 <main+0x2d0>)
 8002800:	f7ff fe62 	bl	80024c8 <UART_debug>
		  OL_layer.OL_ERROR = CALLOC_BIASES_2;
 8002804:	2305      	movs	r3, #5
 8002806:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	  }

	  if(OL_layer.ALGORITHM == MODE_CWR){
 800280a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800280c:	2b02      	cmp	r3, #2
 800280e:	d10f      	bne.n	8002830 <main+0x1a0>
		  OL_layer.found_lett = calloc(OL_layer.WIDTH, sizeof(uint8_t));
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	2101      	movs	r1, #1
 8002814:	4618      	mov	r0, r3
 8002816:	f004 fc63 	bl	80070e0 <calloc>
 800281a:	4603      	mov	r3, r0
 800281c:	633b      	str	r3, [r7, #48]	; 0x30
		  if(OL_layer.found_lett==NULL){
 800281e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002820:	2b00      	cmp	r3, #0
 8002822:	d105      	bne.n	8002830 <main+0x1a0>
			  UART_debug("\n\r ERROR: Failed to allocate memory for found lett");
 8002824:	484f      	ldr	r0, [pc, #316]	; (8002964 <main+0x2d4>)
 8002826:	f7ff fe4f 	bl	80024c8 <UART_debug>
			  OL_layer.OL_ERROR = CALLOC_FOUND_LETT;
 800282a:	2306      	movs	r3, #6
 800282c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		  }
	  }

	  if(OL_layer.ALGORITHM == MODE_LWF || OL_layer.ALGORITHM == MODE_LWF_batch){
 8002830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002832:	2b03      	cmp	r3, #3
 8002834:	d002      	beq.n	800283c <main+0x1ac>
 8002836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002838:	2b06      	cmp	r3, #6
 800283a:	d10f      	bne.n	800285c <main+0x1cc>
		  OL_layer.y_pred_2 = calloc(OL_layer.WIDTH, sizeof(float));
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2104      	movs	r1, #4
 8002840:	4618      	mov	r0, r3
 8002842:	f004 fc4d 	bl	80070e0 <calloc>
 8002846:	4603      	mov	r3, r0
 8002848:	637b      	str	r3, [r7, #52]	; 0x34
		  if(OL_layer.y_pred_2==NULL){
 800284a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800284c:	2b00      	cmp	r3, #0
 800284e:	d105      	bne.n	800285c <main+0x1cc>
			  UART_debug("\n\r ERROR: Failed to allocate memory for y_pred_2");
 8002850:	4845      	ldr	r0, [pc, #276]	; (8002968 <main+0x2d8>)
 8002852:	f7ff fe39 	bl	80024c8 <UART_debug>
			  OL_layer.OL_ERROR = CALLOC_Y_PRED_2;
 8002856:	2308      	movs	r3, #8
 8002858:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		  }
	  }
  }

  float * y_true = calloc(OL_layer.WIDTH, sizeof(float));
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	2104      	movs	r1, #4
 8002860:	4618      	mov	r0, r3
 8002862:	f004 fc3d 	bl	80070e0 <calloc>
 8002866:	4603      	mov	r3, r0
 8002868:	64bb      	str	r3, [r7, #72]	; 0x48
  if(y_true== NULL){
 800286a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800286c:	2b00      	cmp	r3, #0
 800286e:	d105      	bne.n	800287c <main+0x1ec>
	  UART_debug("\n\r ERROR: Failed to allocate memory for y_true");
 8002870:	483e      	ldr	r0, [pc, #248]	; (800296c <main+0x2dc>)
 8002872:	f7ff fe29 	bl	80024c8 <UART_debug>
	  OL_layer.OL_ERROR = CALLOC_Y_TRUE;
 8002876:	2307      	movs	r3, #7
 8002878:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  }


  // FILL UP CONTAINERS WITH DATA

  OL_layer.label[0] = 'A';
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	2241      	movs	r2, #65	; 0x41
 8002880:	701a      	strb	r2, [r3, #0]
  OL_layer.label[1] = 'E';
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	3301      	adds	r3, #1
 8002886:	2245      	movs	r2, #69	; 0x45
 8002888:	701a      	strb	r2, [r3, #0]
  OL_layer.label[2] = 'I';
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	3302      	adds	r3, #2
 800288e:	2249      	movs	r2, #73	; 0x49
 8002890:	701a      	strb	r2, [r3, #0]
  OL_layer.label[3] = 'O';
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	3303      	adds	r3, #3
 8002896:	224f      	movs	r2, #79	; 0x4f
 8002898:	701a      	strb	r2, [r3, #0]
  OL_layer.label[4] = 'U';
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	3304      	adds	r3, #4
 800289e:	2255      	movs	r2, #85	; 0x55
 80028a0:	701a      	strb	r2, [r3, #0]

  // Fill up weights
  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 80028a2:	2300      	movs	r3, #0
 80028a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028a6:	e00c      	b.n	80028c2 <main+0x232>
  	  OL_layer.weights[i]=saved_weights[i];
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	492f      	ldr	r1, [pc, #188]	; (8002970 <main+0x2e0>)
 80028b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80028b4:	0092      	lsls	r2, r2, #2
 80028b6:	440a      	add	r2, r1
 80028b8:	6812      	ldr	r2, [r2, #0]
 80028ba:	601a      	str	r2, [r3, #0]
  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 80028bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028be:	3301      	adds	r3, #1
 80028c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	fb02 f303 	mul.w	r3, r2, r3
 80028ca:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80028cc:	429a      	cmp	r2, r3
 80028ce:	dbeb      	blt.n	80028a8 <main+0x218>
  }
  // Fill up biases
  for(int i=0; i<OL_layer.WIDTH; i++){
 80028d0:	2300      	movs	r3, #0
 80028d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80028d4:	e00c      	b.n	80028f0 <main+0x260>
	  OL_layer.biases[i]=saved_biases[i];
 80028d6:	6a3a      	ldr	r2, [r7, #32]
 80028d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	4925      	ldr	r1, [pc, #148]	; (8002974 <main+0x2e4>)
 80028e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028e2:	0092      	lsls	r2, r2, #2
 80028e4:	440a      	add	r2, r1
 80028e6:	6812      	ldr	r2, [r2, #0]
 80028e8:	601a      	str	r2, [r3, #0]
  for(int i=0; i<OL_layer.WIDTH; i++){
 80028ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028ec:	3301      	adds	r3, #1
 80028ee:	65bb      	str	r3, [r7, #88]	; 0x58
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028f4:	429a      	cmp	r2, r3
 80028f6:	dbee      	blt.n	80028d6 <main+0x246>
  }

  if(OL_layer.ALGORITHM == MODE_LWF || OL_layer.ALGORITHM == MODE_LWF_batch){
 80028f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028fa:	2b03      	cmp	r3, #3
 80028fc:	d002      	beq.n	8002904 <main+0x274>
 80028fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002900:	2b06      	cmp	r3, #6
 8002902:	d14a      	bne.n	800299a <main+0x30a>
	  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 8002904:	2300      	movs	r3, #0
 8002906:	657b      	str	r3, [r7, #84]	; 0x54
 8002908:	e00c      	b.n	8002924 <main+0x294>
	  	  OL_layer.weights_2[i]=saved_weights[i];
 800290a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800290c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4413      	add	r3, r2
 8002912:	4917      	ldr	r1, [pc, #92]	; (8002970 <main+0x2e0>)
 8002914:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002916:	0092      	lsls	r2, r2, #2
 8002918:	440a      	add	r2, r1
 800291a:	6812      	ldr	r2, [r2, #0]
 800291c:	601a      	str	r2, [r3, #0]
	  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 800291e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002920:	3301      	adds	r3, #1
 8002922:	657b      	str	r3, [r7, #84]	; 0x54
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	fb02 f303 	mul.w	r3, r2, r3
 800292c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800292e:	429a      	cmp	r2, r3
 8002930:	dbeb      	blt.n	800290a <main+0x27a>
	  }
	  for(int i=0; i<OL_layer.WIDTH; i++){
 8002932:	2300      	movs	r3, #0
 8002934:	653b      	str	r3, [r7, #80]	; 0x50
 8002936:	e02c      	b.n	8002992 <main+0x302>
 8002938:	36a7c5ac 	.word	0x36a7c5ac
 800293c:	3a03126f 	.word	0x3a03126f
 8002940:	3851b717 	.word	0x3851b717
 8002944:	38d1b717 	.word	0x38d1b717
 8002948:	3a378034 	.word	0x3a378034
 800294c:	0800a3e4 	.word	0x0800a3e4
 8002950:	0800a414 	.word	0x0800a414
 8002954:	0800a444 	.word	0x0800a444
 8002958:	0800a474 	.word	0x0800a474
 800295c:	0800a4a4 	.word	0x0800a4a4
 8002960:	0800a4d8 	.word	0x0800a4d8
 8002964:	0800a50c 	.word	0x0800a50c
 8002968:	0800a540 	.word	0x0800a540
 800296c:	0800a574 	.word	0x0800a574
 8002970:	20000000 	.word	0x20000000
 8002974:	20001770 	.word	0x20001770
		  OL_layer.biases_2[i]=saved_biases[i];
 8002978:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800297a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	4967      	ldr	r1, [pc, #412]	; (8002b20 <main+0x490>)
 8002982:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002984:	0092      	lsls	r2, r2, #2
 8002986:	440a      	add	r2, r1
 8002988:	6812      	ldr	r2, [r2, #0]
 800298a:	601a      	str	r2, [r3, #0]
	  for(int i=0; i<OL_layer.WIDTH; i++){
 800298c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800298e:	3301      	adds	r3, #1
 8002990:	653b      	str	r3, [r7, #80]	; 0x50
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002996:	429a      	cmp	r2, r3
 8002998:	dbee      	blt.n	8002978 <main+0x2e8>
  // ***********************************



  // Start the timer
  HAL_TIM_Base_Start_IT(&htim10);
 800299a:	4862      	ldr	r0, [pc, #392]	; (8002b24 <main+0x494>)
 800299c:	f001 fbd5 	bl	800414a <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // When blue button is pressed perform these actions
	  if(enable_inference == 1){
 80029a0:	4b61      	ldr	r3, [pc, #388]	; (8002b28 <main+0x498>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	f040 80a6 	bne.w	8002af6 <main+0x466>

		  // *************************
		  //                   DATA IN
		  // *************************
		  // Reset the info carried from the OL layer
		  OL_resetInfo(&OL_layer);
 80029aa:	1d3b      	adds	r3, r7, #4
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fe fad3 	bl	8000f58 <OL_resetInfo>

		  // Reconstruct the message sent from the laptop (IMPORTANT FOR NEGATIVE NUMBERS)
		  uint8_t tmp;
		  for(int k=0; k<600; k++){
 80029b2:	2300      	movs	r3, #0
 80029b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029b6:	e03c      	b.n	8002a32 <main+0x3a2>
			  tmp = msgRxData[k*2];
 80029b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4a5b      	ldr	r2, [pc, #364]	; (8002b2c <main+0x49c>)
 80029be:	5cd3      	ldrb	r3, [r2, r3]
 80029c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			  if((tmp&128) == 128){
 80029c4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	da1a      	bge.n	8002a02 <main+0x372>
				  tmp = tmp & 127;
 80029cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80029d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				  in_data[k] = -((tmp << 8) | (msgRxData[(k*2)+1]));
 80029d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029e0:	0052      	lsls	r2, r2, #1
 80029e2:	3201      	adds	r2, #1
 80029e4:	4951      	ldr	r1, [pc, #324]	; (8002b2c <main+0x49c>)
 80029e6:	5c8a      	ldrb	r2, [r1, r2]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	425b      	negs	r3, r3
 80029ec:	ee07 3a90 	vmov	s15, r3
 80029f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029f4:	4a4e      	ldr	r2, [pc, #312]	; (8002b30 <main+0x4a0>)
 80029f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	edc3 7a00 	vstr	s15, [r3]
 8002a00:	e014      	b.n	8002a2c <main+0x39c>
			  }else{
				  in_data[k] = (msgRxData[(k*2)] << 8) | (msgRxData[(k*2)+1]);
 8002a02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4a49      	ldr	r2, [pc, #292]	; (8002b2c <main+0x49c>)
 8002a08:	5cd3      	ldrb	r3, [r2, r3]
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a0e:	0052      	lsls	r2, r2, #1
 8002a10:	3201      	adds	r2, #1
 8002a12:	4946      	ldr	r1, [pc, #280]	; (8002b2c <main+0x49c>)
 8002a14:	5c8a      	ldrb	r2, [r1, r2]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	ee07 3a90 	vmov	s15, r3
 8002a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a20:	4a43      	ldr	r2, [pc, #268]	; (8002b30 <main+0x4a0>)
 8002a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	edc3 7a00 	vstr	s15, [r3]
		  for(int k=0; k<600; k++){
 8002a2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a2e:	3301      	adds	r3, #1
 8002a30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a34:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002a38:	dbbe      	blt.n	80029b8 <main+0x328>


		  // *************************
		  //                 INFERENCE
		  // *************************
		  timer_counter = 0;
 8002a3a:	4b3e      	ldr	r3, [pc, #248]	; (8002b34 <main+0x4a4>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]

		  ai_run_v2(&in_data, &out_data);							// Perform inference from frozen model
 8002a40:	493d      	ldr	r1, [pc, #244]	; (8002b38 <main+0x4a8>)
 8002a42:	483b      	ldr	r0, [pc, #236]	; (8002b30 <main+0x4a0>)
 8002a44:	f002 fda2 	bl	800558c <ai_run_v2>

		  inferenceTime_frozen = timer_counter;						// Measure time
 8002a48:	4b3a      	ldr	r3, [pc, #232]	; (8002b34 <main+0x4a4>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a3b      	ldr	r2, [pc, #236]	; (8002b3c <main+0x4ac>)
 8002a4e:	6013      	str	r3, [r2, #0]

		  OL_checkNewClass(&OL_layer, letter);						// Check if the letter is known, otherwise increase dimensions
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	493b      	ldr	r1, [pc, #236]	; (8002b40 <main+0x4b0>)
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fe fd39 	bl	80014cc <OL_checkNewClass>
		  OL_lettToSoft(&OL_layer, letter, y_true);					// Transform the letter label into a hot one encoded softmax array
 8002a5a:	1d3b      	adds	r3, r7, #4
 8002a5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a5e:	4938      	ldr	r1, [pc, #224]	; (8002b40 <main+0x4b0>)
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe faa2 	bl	8000faa <OL_lettToSoft>

		  OL_train(&OL_layer, out_data, y_true, letter);			// Perform training on last captured sample
 8002a66:	1d38      	adds	r0, r7, #4
 8002a68:	4b35      	ldr	r3, [pc, #212]	; (8002b40 <main+0x4b0>)
 8002a6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a6c:	4932      	ldr	r1, [pc, #200]	; (8002b38 <main+0x4a8>)
 8002a6e:	f7fe fde7 	bl	8001640 <OL_train>

		  inferenceTime_OL = timer_counter-inferenceTime_frozen;	// Measure time
 8002a72:	4b30      	ldr	r3, [pc, #192]	; (8002b34 <main+0x4a4>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	4b31      	ldr	r3, [pc, #196]	; (8002b3c <main+0x4ac>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	4a31      	ldr	r2, [pc, #196]	; (8002b44 <main+0x4b4>)
 8002a7e:	6013      	str	r3, [r2, #0]

		  // *************************
		  //                  DATA OUT
		  // *************************
		  // Send info data to laptop
		  msgInfo[0] = OL_layer.ALGORITHM;									// number
 8002a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	4b30      	ldr	r3, [pc, #192]	; (8002b48 <main+0x4b8>)
 8002a86:	701a      	strb	r2, [r3, #0]
		  msgInfo[1] = OL_layer.counter;									// number
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	4b2e      	ldr	r3, [pc, #184]	; (8002b48 <main+0x4b8>)
 8002a8e:	705a      	strb	r2, [r3, #1]
		  msgInfo[2] = (uint8_t)(inferenceTime_frozen & LOW_BYTE); 	 		// number - low byte
 8002a90:	4b2a      	ldr	r3, [pc, #168]	; (8002b3c <main+0x4ac>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	4b2c      	ldr	r3, [pc, #176]	; (8002b48 <main+0x4b8>)
 8002a98:	709a      	strb	r2, [r3, #2]
		  msgInfo[3] = (uint8_t)((inferenceTime_frozen>>8) & LOW_BYTE); 	// number - high byte
 8002a9a:	4b28      	ldr	r3, [pc, #160]	; (8002b3c <main+0x4ac>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	0a1b      	lsrs	r3, r3, #8
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	4b29      	ldr	r3, [pc, #164]	; (8002b48 <main+0x4b8>)
 8002aa4:	70da      	strb	r2, [r3, #3]
		  msgInfo[4] = (uint8_t)(inferenceTime_OL & LOW_BYTE);				// number - low byte
 8002aa6:	4b27      	ldr	r3, [pc, #156]	; (8002b44 <main+0x4b4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	4b26      	ldr	r3, [pc, #152]	; (8002b48 <main+0x4b8>)
 8002aae:	711a      	strb	r2, [r3, #4]
		  msgInfo[5] = (uint8_t)((inferenceTime_OL>>8) & LOW_BYTE);			// number - high byte
 8002ab0:	4b24      	ldr	r3, [pc, #144]	; (8002b44 <main+0x4b4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	0a1b      	lsrs	r3, r3, #8
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <main+0x4b8>)
 8002aba:	715a      	strb	r2, [r3, #5]
		  msgInfo[6] = OL_layer.new_class;									// 0 or 1
 8002abc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002ac0:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <main+0x4b8>)
 8002ac2:	719a      	strb	r2, [r3, #6]
		  msgInfo[7] = OL_layer.prediction_correct;							// 0, 1, 2
 8002ac4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8002ac8:	4b1f      	ldr	r3, [pc, #124]	; (8002b48 <main+0x4b8>)
 8002aca:	71da      	strb	r2, [r3, #7]
		  msgInfo[8] = OL_layer.WIDTH;										// number
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	; (8002b48 <main+0x4b8>)
 8002ad2:	721a      	strb	r2, [r3, #8]
		  msgInfo[9] = OL_layer.vowel_guess;								// char
 8002ad4:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	; (8002b48 <main+0x4b8>)
 8002ada:	725a      	strb	r2, [r3, #9]

		  HAL_UART_Transmit(&huart2, (uint8_t*)msgInfo, INFO_LEN, 100);
 8002adc:	2364      	movs	r3, #100	; 0x64
 8002ade:	220a      	movs	r2, #10
 8002ae0:	4919      	ldr	r1, [pc, #100]	; (8002b48 <main+0x4b8>)
 8002ae2:	481a      	ldr	r0, [pc, #104]	; (8002b4c <main+0x4bc>)
 8002ae4:	f001 fd67 	bl	80045b6 <HAL_UART_Transmit>



		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// Set low value for interrupt for infinity cycle
 8002ae8:	2120      	movs	r1, #32
 8002aea:	4819      	ldr	r0, [pc, #100]	; (8002b50 <main+0x4c0>)
 8002aec:	f000 fe6d 	bl	80037ca <HAL_GPIO_TogglePin>
		  enable_inference = 0;
 8002af0:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <main+0x498>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
	  }

	  HAL_Delay(5);
 8002af6:	2005      	movs	r0, #5
 8002af8:	f000 fb5a 	bl	80031b0 <HAL_Delay>

	  // Interrupt for infinite cycle
	  if(BlueButton == 1 && enable_inference == 0){
 8002afc:	4b15      	ldr	r3, [pc, #84]	; (8002b54 <main+0x4c4>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	f47f af4d 	bne.w	80029a0 <main+0x310>
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <main+0x498>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f47f af48 	bne.w	80029a0 <main+0x310>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002b10:	2201      	movs	r2, #1
 8002b12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b16:	4810      	ldr	r0, [pc, #64]	; (8002b58 <main+0x4c8>)
 8002b18:	f000 fe3e 	bl	8003798 <HAL_GPIO_WritePin>
	  if(enable_inference == 1){
 8002b1c:	e740      	b.n	80029a0 <main+0x310>
 8002b1e:	bf00      	nop
 8002b20:	20001770 	.word	0x20001770
 8002b24:	20003950 	.word	0x20003950
 8002b28:	20001e30 	.word	0x20001e30
 8002b2c:	20002600 	.word	0x20002600
 8002b30:	20002b40 	.word	0x20002b40
 8002b34:	20001e38 	.word	0x20001e38
 8002b38:	200034a0 	.word	0x200034a0
 8002b3c:	20001e3c 	.word	0x20001e3c
 8002b40:	20002b3c 	.word	0x20002b3c
 8002b44:	20001e40 	.word	0x20001e40
 8002b48:	200025f4 	.word	0x200025f4
 8002b4c:	20003990 	.word	0x20003990
 8002b50:	40020000 	.word	0x40020000
 8002b54:	20001e34 	.word	0x20001e34
 8002b58:	40020400 	.word	0x40020400

08002b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b094      	sub	sp, #80	; 0x50
 8002b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b62:	f107 0320 	add.w	r3, r7, #32
 8002b66:	2230      	movs	r2, #48	; 0x30
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f004 fafd 	bl	800716a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b70:	f107 030c 	add.w	r3, r7, #12
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]
 8002b84:	4b29      	ldr	r3, [pc, #164]	; (8002c2c <SystemClock_Config+0xd0>)
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	4a28      	ldr	r2, [pc, #160]	; (8002c2c <SystemClock_Config+0xd0>)
 8002b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b90:	4b26      	ldr	r3, [pc, #152]	; (8002c2c <SystemClock_Config+0xd0>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	607b      	str	r3, [r7, #4]
 8002ba0:	4b23      	ldr	r3, [pc, #140]	; (8002c30 <SystemClock_Config+0xd4>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ba8:	4a21      	ldr	r2, [pc, #132]	; (8002c30 <SystemClock_Config+0xd4>)
 8002baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	4b1f      	ldr	r3, [pc, #124]	; (8002c30 <SystemClock_Config+0xd4>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bb8:	607b      	str	r3, [r7, #4]
 8002bba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bc4:	2310      	movs	r3, #16
 8002bc6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002bd0:	2310      	movs	r3, #16
 8002bd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002bd4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002bd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002bda:	2304      	movs	r3, #4
 8002bdc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002bde:	2307      	movs	r3, #7
 8002be0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002be2:	f107 0320 	add.w	r3, r7, #32
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 fe22 	bl	8003830 <HAL_RCC_OscConfig>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002bf2:	f000 f8b7 	bl	8002d64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bf6:	230f      	movs	r3, #15
 8002bf8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002c0c:	f107 030c 	add.w	r3, r7, #12
 8002c10:	2102      	movs	r1, #2
 8002c12:	4618      	mov	r0, r3
 8002c14:	f001 f87c 	bl	8003d10 <HAL_RCC_ClockConfig>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002c1e:	f000 f8a1 	bl	8002d64 <Error_Handler>
  }
}
 8002c22:	bf00      	nop
 8002c24:	3750      	adds	r7, #80	; 0x50
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40007000 	.word	0x40007000

08002c34 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	80fb      	strh	r3, [r7, #6]

	// IF BLUE BUTTON IS PRESSED
	if(BlueButton == 0){
 8002c3e:	4b35      	ldr	r3, [pc, #212]	; (8002d14 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d12f      	bne.n	8002ca6 <HAL_GPIO_EXTI_Callback+0x72>

		if(GPIO_Pin == B1_Pin){
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c4c:	d12b      	bne.n	8002ca6 <HAL_GPIO_EXTI_Callback+0x72>

			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// LED
 8002c4e:	2120      	movs	r1, #32
 8002c50:	4831      	ldr	r0, [pc, #196]	; (8002d18 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002c52:	f000 fdba 	bl	80037ca <HAL_GPIO_TogglePin>

			BlueButton = 1;
 8002c56:	4b2f      	ldr	r3, [pc, #188]	; (8002d14 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	701a      	strb	r2, [r3, #0]

			msgLen = sprintf(msgDebug, "OK");
 8002c5c:	4b2f      	ldr	r3, [pc, #188]	; (8002d1c <HAL_GPIO_EXTI_Callback+0xe8>)
 8002c5e:	4a30      	ldr	r2, [pc, #192]	; (8002d20 <HAL_GPIO_EXTI_Callback+0xec>)
 8002c60:	8811      	ldrh	r1, [r2, #0]
 8002c62:	7892      	ldrb	r2, [r2, #2]
 8002c64:	8019      	strh	r1, [r3, #0]
 8002c66:	709a      	strb	r2, [r3, #2]
 8002c68:	2202      	movs	r2, #2
 8002c6a:	4b2e      	ldr	r3, [pc, #184]	; (8002d24 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002c6c:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)msgDebug, msgLen, 100);		// Send to pc message in order to sync
 8002c6e:	4b2d      	ldr	r3, [pc, #180]	; (8002d24 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	2364      	movs	r3, #100	; 0x64
 8002c76:	4929      	ldr	r1, [pc, #164]	; (8002d1c <HAL_GPIO_EXTI_Callback+0xe8>)
 8002c78:	482b      	ldr	r0, [pc, #172]	; (8002d28 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002c7a:	f001 fc9c 	bl	80045b6 <HAL_UART_Transmit>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxData, DATA_LEN, 100);	    // Receive all the data - array of 600
 8002c7e:	2364      	movs	r3, #100	; 0x64
 8002c80:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002c84:	4929      	ldr	r1, [pc, #164]	; (8002d2c <HAL_GPIO_EXTI_Callback+0xf8>)
 8002c86:	4828      	ldr	r0, [pc, #160]	; (8002d28 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002c88:	f001 fd2e 	bl	80046e8 <HAL_UART_Receive>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxLett, LETTER_LEN, 100);	// Receive the label - char of 1
 8002c8c:	2364      	movs	r3, #100	; 0x64
 8002c8e:	2201      	movs	r2, #1
 8002c90:	4927      	ldr	r1, [pc, #156]	; (8002d30 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002c92:	4825      	ldr	r0, [pc, #148]	; (8002d28 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002c94:	f001 fd28 	bl	80046e8 <HAL_UART_Receive>

			letter[0] = msgRxLett[0];
 8002c98:	4b25      	ldr	r3, [pc, #148]	; (8002d30 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002c9a:	781a      	ldrb	r2, [r3, #0]
 8002c9c:	4b25      	ldr	r3, [pc, #148]	; (8002d34 <HAL_GPIO_EXTI_Callback+0x100>)
 8002c9e:	701a      	strb	r2, [r3, #0]

			enable_inference = 1;
 8002ca0:	4b25      	ldr	r3, [pc, #148]	; (8002d38 <HAL_GPIO_EXTI_Callback+0x104>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	601a      	str	r2, [r3, #0]
	// Remember the jumper is connected between these 2 pins for the interrupt
	// Output: PB5
	// Input:  PB10


	if(BlueButton == 1){
 8002ca6:	4b1b      	ldr	r3, [pc, #108]	; (8002d14 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d12d      	bne.n	8002d0a <HAL_GPIO_EXTI_Callback+0xd6>
		if(GPIO_Pin == GPIO_PIN_5){
 8002cae:	88fb      	ldrh	r3, [r7, #6]
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	d12a      	bne.n	8002d0a <HAL_GPIO_EXTI_Callback+0xd6>

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002cba:	4820      	ldr	r0, [pc, #128]	; (8002d3c <HAL_GPIO_EXTI_Callback+0x108>)
 8002cbc:	f000 fd6c 	bl	8003798 <HAL_GPIO_WritePin>

			msgLen = sprintf(msgDebug, "OK");
 8002cc0:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <HAL_GPIO_EXTI_Callback+0xe8>)
 8002cc2:	4a17      	ldr	r2, [pc, #92]	; (8002d20 <HAL_GPIO_EXTI_Callback+0xec>)
 8002cc4:	8811      	ldrh	r1, [r2, #0]
 8002cc6:	7892      	ldrb	r2, [r2, #2]
 8002cc8:	8019      	strh	r1, [r3, #0]
 8002cca:	709a      	strb	r2, [r3, #2]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	4b15      	ldr	r3, [pc, #84]	; (8002d24 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002cd0:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)msgDebug, msgLen, 100);		// Send to pc message in order to sync
 8002cd2:	4b14      	ldr	r3, [pc, #80]	; (8002d24 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	2364      	movs	r3, #100	; 0x64
 8002cda:	4910      	ldr	r1, [pc, #64]	; (8002d1c <HAL_GPIO_EXTI_Callback+0xe8>)
 8002cdc:	4812      	ldr	r0, [pc, #72]	; (8002d28 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002cde:	f001 fc6a 	bl	80045b6 <HAL_UART_Transmit>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxData, DATA_LEN, 100);	    // Receive all the data
 8002ce2:	2364      	movs	r3, #100	; 0x64
 8002ce4:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002ce8:	4910      	ldr	r1, [pc, #64]	; (8002d2c <HAL_GPIO_EXTI_Callback+0xf8>)
 8002cea:	480f      	ldr	r0, [pc, #60]	; (8002d28 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002cec:	f001 fcfc 	bl	80046e8 <HAL_UART_Receive>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxLett, LETTER_LEN, 100);	// Receive the label
 8002cf0:	2364      	movs	r3, #100	; 0x64
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	490e      	ldr	r1, [pc, #56]	; (8002d30 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002cf6:	480c      	ldr	r0, [pc, #48]	; (8002d28 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002cf8:	f001 fcf6 	bl	80046e8 <HAL_UART_Receive>

			letter[0] = msgRxLett[0];
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	; (8002d30 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002cfe:	781a      	ldrb	r2, [r3, #0]
 8002d00:	4b0c      	ldr	r3, [pc, #48]	; (8002d34 <HAL_GPIO_EXTI_Callback+0x100>)
 8002d02:	701a      	strb	r2, [r3, #0]

			enable_inference = 1;
 8002d04:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <HAL_GPIO_EXTI_Callback+0x104>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	601a      	str	r2, [r3, #0]
		}
	}



}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20001e34 	.word	0x20001e34
 8002d18:	40020000 	.word	0x40020000
 8002d1c:	20002ab0 	.word	0x20002ab0
 8002d20:	0800a5a4 	.word	0x0800a5a4
 8002d24:	20002b30 	.word	0x20002b30
 8002d28:	20003990 	.word	0x20003990
 8002d2c:	20002600 	.word	0x20002600
 8002d30:	200025f0 	.word	0x200025f0
 8002d34:	20002b3c 	.word	0x20002b3c
 8002d38:	20001e30 	.word	0x20001e30
 8002d3c:	40020400 	.word	0x40020400

08002d40 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef *htim){
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
	timer_counter += 1;	// 10 micro sec has passed
 8002d48:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	4a04      	ldr	r2, [pc, #16]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d50:	6013      	str	r3, [r2, #0]
}
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20001e38 	.word	0x20001e38

08002d64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d68:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d6a:	e7fe      	b.n	8002d6a <Error_Handler+0x6>

08002d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	4b10      	ldr	r3, [pc, #64]	; (8002db8 <HAL_MspInit+0x4c>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7a:	4a0f      	ldr	r2, [pc, #60]	; (8002db8 <HAL_MspInit+0x4c>)
 8002d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d80:	6453      	str	r3, [r2, #68]	; 0x44
 8002d82:	4b0d      	ldr	r3, [pc, #52]	; (8002db8 <HAL_MspInit+0x4c>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d8a:	607b      	str	r3, [r7, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	603b      	str	r3, [r7, #0]
 8002d92:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <HAL_MspInit+0x4c>)
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	4a08      	ldr	r2, [pc, #32]	; (8002db8 <HAL_MspInit+0x4c>)
 8002d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <HAL_MspInit+0x4c>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da6:	603b      	str	r3, [r7, #0]
 8002da8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002daa:	2007      	movs	r0, #7
 8002dac:	f000 faf2 	bl	8003394 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002db0:	bf00      	nop
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40023800 	.word	0x40023800

08002dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dc0:	e7fe      	b.n	8002dc0 <NMI_Handler+0x4>

08002dc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dc6:	e7fe      	b.n	8002dc6 <HardFault_Handler+0x4>

08002dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dcc:	e7fe      	b.n	8002dcc <MemManage_Handler+0x4>

08002dce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dd2:	e7fe      	b.n	8002dd2 <BusFault_Handler+0x4>

08002dd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dd8:	e7fe      	b.n	8002dd8 <UsageFault_Handler+0x4>

08002dda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dde:	bf00      	nop
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dec:	bf00      	nop
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002df6:	b480      	push	{r7}
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e08:	f000 f9b2 	bl	8003170 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e0c:	bf00      	nop
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002e14:	2020      	movs	r0, #32
 8002e16:	f000 fcf3 	bl	8003800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002e24:	4802      	ldr	r0, [pc, #8]	; (8002e30 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002e26:	f001 f9b4 	bl	8004192 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e2a:	bf00      	nop
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20003950 	.word	0x20003950

08002e34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e38:	4802      	ldr	r0, [pc, #8]	; (8002e44 <USART2_IRQHandler+0x10>)
 8002e3a:	f001 fcfb 	bl	8004834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20003990 	.word	0x20003990

08002e48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002e4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e50:	f000 fcd6 	bl	8003800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e54:	bf00      	nop
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e60:	4a14      	ldr	r2, [pc, #80]	; (8002eb4 <_sbrk+0x5c>)
 8002e62:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <_sbrk+0x60>)
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e6c:	4b13      	ldr	r3, [pc, #76]	; (8002ebc <_sbrk+0x64>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d102      	bne.n	8002e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <_sbrk+0x64>)
 8002e76:	4a12      	ldr	r2, [pc, #72]	; (8002ec0 <_sbrk+0x68>)
 8002e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e7a:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <_sbrk+0x64>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4413      	add	r3, r2
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d207      	bcs.n	8002e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e88:	f004 f932 	bl	80070f0 <__errno>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	230c      	movs	r3, #12
 8002e90:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002e92:	f04f 33ff 	mov.w	r3, #4294967295
 8002e96:	e009      	b.n	8002eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e98:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <_sbrk+0x64>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e9e:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <_sbrk+0x64>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	4a05      	ldr	r2, [pc, #20]	; (8002ebc <_sbrk+0x64>)
 8002ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20018000 	.word	0x20018000
 8002eb8:	00001000 	.word	0x00001000
 8002ebc:	20001e44 	.word	0x20001e44
 8002ec0:	200039d8 	.word	0x200039d8

08002ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ec8:	4b08      	ldr	r3, [pc, #32]	; (8002eec <SystemInit+0x28>)
 8002eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ece:	4a07      	ldr	r2, [pc, #28]	; (8002eec <SystemInit+0x28>)
 8002ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ed8:	4b04      	ldr	r3, [pc, #16]	; (8002eec <SystemInit+0x28>)
 8002eda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ede:	609a      	str	r2, [r3, #8]
#endif
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <MX_TIM10_Init>:

TIM_HandleTypeDef htim10;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002ef6:	4a0e      	ldr	r2, [pc, #56]	; (8002f30 <MX_TIM10_Init+0x40>)
 8002ef8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 21-1;
 8002efa:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002efc:	2214      	movs	r2, #20
 8002efe:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f00:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 40-1;
 8002f06:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002f08:	2227      	movs	r2, #39	; 0x27
 8002f0a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f0c:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f12:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002f18:	4804      	ldr	r0, [pc, #16]	; (8002f2c <MX_TIM10_Init+0x3c>)
 8002f1a:	f001 f8eb 	bl	80040f4 <HAL_TIM_Base_Init>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 8002f24:	f7ff ff1e 	bl	8002d64 <Error_Handler>
  }

}
 8002f28:	bf00      	nop
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	20003950 	.word	0x20003950
 8002f30:	40014400 	.word	0x40014400

08002f34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a0e      	ldr	r2, [pc, #56]	; (8002f7c <HAL_TIM_Base_MspInit+0x48>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d115      	bne.n	8002f72 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	4b0d      	ldr	r3, [pc, #52]	; (8002f80 <HAL_TIM_Base_MspInit+0x4c>)
 8002f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4e:	4a0c      	ldr	r2, [pc, #48]	; (8002f80 <HAL_TIM_Base_MspInit+0x4c>)
 8002f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f54:	6453      	str	r3, [r2, #68]	; 0x44
 8002f56:	4b0a      	ldr	r3, [pc, #40]	; (8002f80 <HAL_TIM_Base_MspInit+0x4c>)
 8002f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002f62:	2200      	movs	r2, #0
 8002f64:	2100      	movs	r1, #0
 8002f66:	2019      	movs	r0, #25
 8002f68:	f000 fa1f 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f6c:	2019      	movs	r0, #25
 8002f6e:	f000 fa38 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002f72:	bf00      	nop
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40014400 	.word	0x40014400
 8002f80:	40023800 	.word	0x40023800

08002f84 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002f88:	4b11      	ldr	r3, [pc, #68]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002f8a:	4a12      	ldr	r2, [pc, #72]	; (8002fd4 <MX_USART2_UART_Init+0x50>)
 8002f8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f8e:	4b10      	ldr	r3, [pc, #64]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002f90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f96:	4b0e      	ldr	r3, [pc, #56]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fa2:	4b0b      	ldr	r3, [pc, #44]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002fa8:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002faa:	220c      	movs	r2, #12
 8002fac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fae:	4b08      	ldr	r3, [pc, #32]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fb4:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fba:	4805      	ldr	r0, [pc, #20]	; (8002fd0 <MX_USART2_UART_Init+0x4c>)
 8002fbc:	f001 faae 	bl	800451c <HAL_UART_Init>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002fc6:	f7ff fecd 	bl	8002d64 <Error_Handler>
  }

}
 8002fca:	bf00      	nop
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20003990 	.word	0x20003990
 8002fd4:	40004400 	.word	0x40004400

08002fd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b08a      	sub	sp, #40	; 0x28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe0:	f107 0314 	add.w	r3, r7, #20
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	609a      	str	r2, [r3, #8]
 8002fec:	60da      	str	r2, [r3, #12]
 8002fee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a1d      	ldr	r2, [pc, #116]	; (800306c <HAL_UART_MspInit+0x94>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d133      	bne.n	8003062 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	4b1c      	ldr	r3, [pc, #112]	; (8003070 <HAL_UART_MspInit+0x98>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	4a1b      	ldr	r2, [pc, #108]	; (8003070 <HAL_UART_MspInit+0x98>)
 8003004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003008:	6413      	str	r3, [r2, #64]	; 0x40
 800300a:	4b19      	ldr	r3, [pc, #100]	; (8003070 <HAL_UART_MspInit+0x98>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <HAL_UART_MspInit+0x98>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	4a14      	ldr	r2, [pc, #80]	; (8003070 <HAL_UART_MspInit+0x98>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	6313      	str	r3, [r2, #48]	; 0x30
 8003026:	4b12      	ldr	r3, [pc, #72]	; (8003070 <HAL_UART_MspInit+0x98>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003032:	230c      	movs	r3, #12
 8003034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003036:	2302      	movs	r3, #2
 8003038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303e:	2300      	movs	r3, #0
 8003040:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003042:	2307      	movs	r3, #7
 8003044:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003046:	f107 0314 	add.w	r3, r7, #20
 800304a:	4619      	mov	r1, r3
 800304c:	4809      	ldr	r0, [pc, #36]	; (8003074 <HAL_UART_MspInit+0x9c>)
 800304e:	f000 fa21 	bl	8003494 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003052:	2200      	movs	r2, #0
 8003054:	2100      	movs	r1, #0
 8003056:	2026      	movs	r0, #38	; 0x26
 8003058:	f000 f9a7 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800305c:	2026      	movs	r0, #38	; 0x26
 800305e:	f000 f9c0 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003062:	bf00      	nop
 8003064:	3728      	adds	r7, #40	; 0x28
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40004400 	.word	0x40004400
 8003070:	40023800 	.word	0x40023800
 8003074:	40020000 	.word	0x40020000

08003078 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003078:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800307c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800307e:	e003      	b.n	8003088 <LoopCopyDataInit>

08003080 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003080:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003082:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003084:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003086:	3104      	adds	r1, #4

08003088 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003088:	480b      	ldr	r0, [pc, #44]	; (80030b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800308a:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800308c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800308e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003090:	d3f6      	bcc.n	8003080 <CopyDataInit>
  ldr  r2, =_sbss
 8003092:	4a0b      	ldr	r2, [pc, #44]	; (80030c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003094:	e002      	b.n	800309c <LoopFillZerobss>

08003096 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003096:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003098:	f842 3b04 	str.w	r3, [r2], #4

0800309c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800309c:	4b09      	ldr	r3, [pc, #36]	; (80030c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800309e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80030a0:	d3f9      	bcc.n	8003096 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80030a2:	f7ff ff0f 	bl	8002ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030a6:	f004 f829 	bl	80070fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030aa:	f7ff faf1 	bl	8002690 <main>
  bx  lr    
 80030ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80030b0:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80030b4:	0807b988 	.word	0x0807b988
  ldr  r0, =_sdata
 80030b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80030bc:	20001e14 	.word	0x20001e14
  ldr  r2, =_sbss
 80030c0:	20001e14 	.word	0x20001e14
  ldr  r3, = _ebss
 80030c4:	200039d8 	.word	0x200039d8

080030c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030c8:	e7fe      	b.n	80030c8 <ADC_IRQHandler>
	...

080030cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030d0:	4b0e      	ldr	r3, [pc, #56]	; (800310c <HAL_Init+0x40>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0d      	ldr	r2, [pc, #52]	; (800310c <HAL_Init+0x40>)
 80030d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030dc:	4b0b      	ldr	r3, [pc, #44]	; (800310c <HAL_Init+0x40>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0a      	ldr	r2, [pc, #40]	; (800310c <HAL_Init+0x40>)
 80030e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030e8:	4b08      	ldr	r3, [pc, #32]	; (800310c <HAL_Init+0x40>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a07      	ldr	r2, [pc, #28]	; (800310c <HAL_Init+0x40>)
 80030ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030f4:	2003      	movs	r0, #3
 80030f6:	f000 f94d 	bl	8003394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030fa:	2000      	movs	r0, #0
 80030fc:	f000 f808 	bl	8003110 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003100:	f7ff fe34 	bl	8002d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023c00 	.word	0x40023c00

08003110 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003118:	4b12      	ldr	r3, [pc, #72]	; (8003164 <HAL_InitTick+0x54>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	4b12      	ldr	r3, [pc, #72]	; (8003168 <HAL_InitTick+0x58>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	4619      	mov	r1, r3
 8003122:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003126:	fbb3 f3f1 	udiv	r3, r3, r1
 800312a:	fbb2 f3f3 	udiv	r3, r2, r3
 800312e:	4618      	mov	r0, r3
 8003130:	f000 f965 	bl	80033fe <HAL_SYSTICK_Config>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e00e      	b.n	800315c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b0f      	cmp	r3, #15
 8003142:	d80a      	bhi.n	800315a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003144:	2200      	movs	r2, #0
 8003146:	6879      	ldr	r1, [r7, #4]
 8003148:	f04f 30ff 	mov.w	r0, #4294967295
 800314c:	f000 f92d 	bl	80033aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003150:	4a06      	ldr	r2, [pc, #24]	; (800316c <HAL_InitTick+0x5c>)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003156:	2300      	movs	r3, #0
 8003158:	e000      	b.n	800315c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20001784 	.word	0x20001784
 8003168:	2000178c 	.word	0x2000178c
 800316c:	20001788 	.word	0x20001788

08003170 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003174:	4b06      	ldr	r3, [pc, #24]	; (8003190 <HAL_IncTick+0x20>)
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	461a      	mov	r2, r3
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_IncTick+0x24>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4413      	add	r3, r2
 8003180:	4a04      	ldr	r2, [pc, #16]	; (8003194 <HAL_IncTick+0x24>)
 8003182:	6013      	str	r3, [r2, #0]
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	2000178c 	.word	0x2000178c
 8003194:	200039d0 	.word	0x200039d0

08003198 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  return uwTick;
 800319c:	4b03      	ldr	r3, [pc, #12]	; (80031ac <HAL_GetTick+0x14>)
 800319e:	681b      	ldr	r3, [r3, #0]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	200039d0 	.word	0x200039d0

080031b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031b8:	f7ff ffee 	bl	8003198 <HAL_GetTick>
 80031bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c8:	d005      	beq.n	80031d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031ca:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <HAL_Delay+0x40>)
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	461a      	mov	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	4413      	add	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031d6:	bf00      	nop
 80031d8:	f7ff ffde 	bl	8003198 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d8f7      	bhi.n	80031d8 <HAL_Delay+0x28>
  {
  }
}
 80031e8:	bf00      	nop
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	2000178c 	.word	0x2000178c

080031f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003204:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <__NVIC_SetPriorityGrouping+0x44>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003210:	4013      	ands	r3, r2
 8003212:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800321c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003226:	4a04      	ldr	r2, [pc, #16]	; (8003238 <__NVIC_SetPriorityGrouping+0x44>)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	60d3      	str	r3, [r2, #12]
}
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	e000ed00 	.word	0xe000ed00

0800323c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <__NVIC_GetPriorityGrouping+0x18>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	0a1b      	lsrs	r3, r3, #8
 8003246:	f003 0307 	and.w	r3, r3, #7
}
 800324a:	4618      	mov	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	2b00      	cmp	r3, #0
 8003268:	db0b      	blt.n	8003282 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	f003 021f 	and.w	r2, r3, #31
 8003270:	4907      	ldr	r1, [pc, #28]	; (8003290 <__NVIC_EnableIRQ+0x38>)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	095b      	lsrs	r3, r3, #5
 8003278:	2001      	movs	r0, #1
 800327a:	fa00 f202 	lsl.w	r2, r0, r2
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	e000e100 	.word	0xe000e100

08003294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	6039      	str	r1, [r7, #0]
 800329e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	db0a      	blt.n	80032be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	490c      	ldr	r1, [pc, #48]	; (80032e0 <__NVIC_SetPriority+0x4c>)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	0112      	lsls	r2, r2, #4
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	440b      	add	r3, r1
 80032b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032bc:	e00a      	b.n	80032d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	4908      	ldr	r1, [pc, #32]	; (80032e4 <__NVIC_SetPriority+0x50>)
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	3b04      	subs	r3, #4
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	440b      	add	r3, r1
 80032d2:	761a      	strb	r2, [r3, #24]
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000e100 	.word	0xe000e100
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	; 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f1c3 0307 	rsb	r3, r3, #7
 8003302:	2b04      	cmp	r3, #4
 8003304:	bf28      	it	cs
 8003306:	2304      	movcs	r3, #4
 8003308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	3304      	adds	r3, #4
 800330e:	2b06      	cmp	r3, #6
 8003310:	d902      	bls.n	8003318 <NVIC_EncodePriority+0x30>
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3b03      	subs	r3, #3
 8003316:	e000      	b.n	800331a <NVIC_EncodePriority+0x32>
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800331c:	f04f 32ff 	mov.w	r2, #4294967295
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43da      	mvns	r2, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	401a      	ands	r2, r3
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003330:	f04f 31ff 	mov.w	r1, #4294967295
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	fa01 f303 	lsl.w	r3, r1, r3
 800333a:	43d9      	mvns	r1, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003340:	4313      	orrs	r3, r2
         );
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	; 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
	...

08003350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3b01      	subs	r3, #1
 800335c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003360:	d301      	bcc.n	8003366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003362:	2301      	movs	r3, #1
 8003364:	e00f      	b.n	8003386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003366:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <SysTick_Config+0x40>)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800336e:	210f      	movs	r1, #15
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f7ff ff8e 	bl	8003294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <SysTick_Config+0x40>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <SysTick_Config+0x40>)
 8003380:	2207      	movs	r2, #7
 8003382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	e000e010 	.word	0xe000e010

08003394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff29 	bl	80031f4 <__NVIC_SetPriorityGrouping>
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b086      	sub	sp, #24
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	4603      	mov	r3, r0
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
 80033b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033bc:	f7ff ff3e 	bl	800323c <__NVIC_GetPriorityGrouping>
 80033c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	68b9      	ldr	r1, [r7, #8]
 80033c6:	6978      	ldr	r0, [r7, #20]
 80033c8:	f7ff ff8e 	bl	80032e8 <NVIC_EncodePriority>
 80033cc:	4602      	mov	r2, r0
 80033ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d2:	4611      	mov	r1, r2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff5d 	bl	8003294 <__NVIC_SetPriority>
}
 80033da:	bf00      	nop
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	4603      	mov	r3, r0
 80033ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff31 	bl	8003258 <__NVIC_EnableIRQ>
}
 80033f6:	bf00      	nop
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7ff ffa2 	bl	8003350 <SysTick_Config>
 800340c:	4603      	mov	r3, r0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e00e      	b.n	8003446 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	795b      	ldrb	r3, [r3, #5]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d105      	bne.n	800343e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff f863 	bl	8002504 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d004      	beq.n	800346c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2280      	movs	r2, #128	; 0x80
 8003466:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e00c      	b.n	8003486 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2205      	movs	r2, #5
 8003470:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
	...

08003494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	; 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800349e:	2300      	movs	r3, #0
 80034a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034aa:	2300      	movs	r3, #0
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	e159      	b.n	8003764 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034b0:	2201      	movs	r2, #1
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	4013      	ands	r3, r2
 80034c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	f040 8148 	bne.w	800375e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d00b      	beq.n	80034ee <HAL_GPIO_Init+0x5a>
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d007      	beq.n	80034ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034e2:	2b11      	cmp	r3, #17
 80034e4:	d003      	beq.n	80034ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2b12      	cmp	r3, #18
 80034ec:	d130      	bne.n	8003550 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	2203      	movs	r2, #3
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43db      	mvns	r3, r3
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	4013      	ands	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4313      	orrs	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003524:	2201      	movs	r2, #1
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4013      	ands	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	091b      	lsrs	r3, r3, #4
 800353a:	f003 0201 	and.w	r2, r3, #1
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4313      	orrs	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	2203      	movs	r2, #3
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	43db      	mvns	r3, r3
 8003562:	69ba      	ldr	r2, [r7, #24]
 8003564:	4013      	ands	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0xfc>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b12      	cmp	r3, #18
 800358e:	d123      	bne.n	80035d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	08da      	lsrs	r2, r3, #3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3208      	adds	r2, #8
 8003598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800359c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	220f      	movs	r2, #15
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	43db      	mvns	r3, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4013      	ands	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	08da      	lsrs	r2, r3, #3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3208      	adds	r2, #8
 80035d2:	69b9      	ldr	r1, [r7, #24]
 80035d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2203      	movs	r2, #3
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4013      	ands	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f003 0203 	and.w	r2, r3, #3
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 80a2 	beq.w	800375e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	4b56      	ldr	r3, [pc, #344]	; (8003778 <HAL_GPIO_Init+0x2e4>)
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	4a55      	ldr	r2, [pc, #340]	; (8003778 <HAL_GPIO_Init+0x2e4>)
 8003624:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003628:	6453      	str	r3, [r2, #68]	; 0x44
 800362a:	4b53      	ldr	r3, [pc, #332]	; (8003778 <HAL_GPIO_Init+0x2e4>)
 800362c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003636:	4a51      	ldr	r2, [pc, #324]	; (800377c <HAL_GPIO_Init+0x2e8>)
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	089b      	lsrs	r3, r3, #2
 800363c:	3302      	adds	r3, #2
 800363e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003642:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f003 0303 	and.w	r3, r3, #3
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	220f      	movs	r2, #15
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4013      	ands	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a48      	ldr	r2, [pc, #288]	; (8003780 <HAL_GPIO_Init+0x2ec>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d019      	beq.n	8003696 <HAL_GPIO_Init+0x202>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a47      	ldr	r2, [pc, #284]	; (8003784 <HAL_GPIO_Init+0x2f0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d013      	beq.n	8003692 <HAL_GPIO_Init+0x1fe>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a46      	ldr	r2, [pc, #280]	; (8003788 <HAL_GPIO_Init+0x2f4>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d00d      	beq.n	800368e <HAL_GPIO_Init+0x1fa>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a45      	ldr	r2, [pc, #276]	; (800378c <HAL_GPIO_Init+0x2f8>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d007      	beq.n	800368a <HAL_GPIO_Init+0x1f6>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a44      	ldr	r2, [pc, #272]	; (8003790 <HAL_GPIO_Init+0x2fc>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d101      	bne.n	8003686 <HAL_GPIO_Init+0x1f2>
 8003682:	2304      	movs	r3, #4
 8003684:	e008      	b.n	8003698 <HAL_GPIO_Init+0x204>
 8003686:	2307      	movs	r3, #7
 8003688:	e006      	b.n	8003698 <HAL_GPIO_Init+0x204>
 800368a:	2303      	movs	r3, #3
 800368c:	e004      	b.n	8003698 <HAL_GPIO_Init+0x204>
 800368e:	2302      	movs	r3, #2
 8003690:	e002      	b.n	8003698 <HAL_GPIO_Init+0x204>
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <HAL_GPIO_Init+0x204>
 8003696:	2300      	movs	r3, #0
 8003698:	69fa      	ldr	r2, [r7, #28]
 800369a:	f002 0203 	and.w	r2, r2, #3
 800369e:	0092      	lsls	r2, r2, #2
 80036a0:	4093      	lsls	r3, r2
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036a8:	4934      	ldr	r1, [pc, #208]	; (800377c <HAL_GPIO_Init+0x2e8>)
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	089b      	lsrs	r3, r3, #2
 80036ae:	3302      	adds	r3, #2
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036b6:	4b37      	ldr	r3, [pc, #220]	; (8003794 <HAL_GPIO_Init+0x300>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036da:	4a2e      	ldr	r2, [pc, #184]	; (8003794 <HAL_GPIO_Init+0x300>)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036e0:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <HAL_GPIO_Init+0x300>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	43db      	mvns	r3, r3
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4013      	ands	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003704:	4a23      	ldr	r2, [pc, #140]	; (8003794 <HAL_GPIO_Init+0x300>)
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800370a:	4b22      	ldr	r3, [pc, #136]	; (8003794 <HAL_GPIO_Init+0x300>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	43db      	mvns	r3, r3
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4013      	ands	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800372e:	4a19      	ldr	r2, [pc, #100]	; (8003794 <HAL_GPIO_Init+0x300>)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003734:	4b17      	ldr	r3, [pc, #92]	; (8003794 <HAL_GPIO_Init+0x300>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	43db      	mvns	r3, r3
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003758:	4a0e      	ldr	r2, [pc, #56]	; (8003794 <HAL_GPIO_Init+0x300>)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3301      	adds	r3, #1
 8003762:	61fb      	str	r3, [r7, #28]
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	2b0f      	cmp	r3, #15
 8003768:	f67f aea2 	bls.w	80034b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800376c:	bf00      	nop
 800376e:	3724      	adds	r7, #36	; 0x24
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	40023800 	.word	0x40023800
 800377c:	40013800 	.word	0x40013800
 8003780:	40020000 	.word	0x40020000
 8003784:	40020400 	.word	0x40020400
 8003788:	40020800 	.word	0x40020800
 800378c:	40020c00 	.word	0x40020c00
 8003790:	40021000 	.word	0x40021000
 8003794:	40013c00 	.word	0x40013c00

08003798 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	807b      	strh	r3, [r7, #2]
 80037a4:	4613      	mov	r3, r2
 80037a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037a8:	787b      	ldrb	r3, [r7, #1]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ae:	887a      	ldrh	r2, [r7, #2]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037b4:	e003      	b.n	80037be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037b6:	887b      	ldrh	r3, [r7, #2]
 80037b8:	041a      	lsls	r2, r3, #16
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	619a      	str	r2, [r3, #24]
}
 80037be:	bf00      	nop
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037ca:	b480      	push	{r7}
 80037cc:	b083      	sub	sp, #12
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
 80037d2:	460b      	mov	r3, r1
 80037d4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695a      	ldr	r2, [r3, #20]
 80037da:	887b      	ldrh	r3, [r7, #2]
 80037dc:	401a      	ands	r2, r3
 80037de:	887b      	ldrh	r3, [r7, #2]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d104      	bne.n	80037ee <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80037e4:	887b      	ldrh	r3, [r7, #2]
 80037e6:	041a      	lsls	r2, r3, #16
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80037ec:	e002      	b.n	80037f4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80037ee:	887a      	ldrh	r2, [r7, #2]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	619a      	str	r2, [r3, #24]
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800380a:	4b08      	ldr	r3, [pc, #32]	; (800382c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800380c:	695a      	ldr	r2, [r3, #20]
 800380e:	88fb      	ldrh	r3, [r7, #6]
 8003810:	4013      	ands	r3, r2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d006      	beq.n	8003824 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003816:	4a05      	ldr	r2, [pc, #20]	; (800382c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003818:	88fb      	ldrh	r3, [r7, #6]
 800381a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fa08 	bl	8002c34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003824:	bf00      	nop
 8003826:	3708      	adds	r7, #8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40013c00 	.word	0x40013c00

08003830 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e25b      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d075      	beq.n	800393a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800384e:	4ba3      	ldr	r3, [pc, #652]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f003 030c 	and.w	r3, r3, #12
 8003856:	2b04      	cmp	r3, #4
 8003858:	d00c      	beq.n	8003874 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800385a:	4ba0      	ldr	r3, [pc, #640]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003862:	2b08      	cmp	r3, #8
 8003864:	d112      	bne.n	800388c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003866:	4b9d      	ldr	r3, [pc, #628]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800386e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003872:	d10b      	bne.n	800388c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003874:	4b99      	ldr	r3, [pc, #612]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d05b      	beq.n	8003938 <HAL_RCC_OscConfig+0x108>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d157      	bne.n	8003938 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e236      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003894:	d106      	bne.n	80038a4 <HAL_RCC_OscConfig+0x74>
 8003896:	4b91      	ldr	r3, [pc, #580]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a90      	ldr	r2, [pc, #576]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 800389c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	e01d      	b.n	80038e0 <HAL_RCC_OscConfig+0xb0>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038ac:	d10c      	bne.n	80038c8 <HAL_RCC_OscConfig+0x98>
 80038ae:	4b8b      	ldr	r3, [pc, #556]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a8a      	ldr	r2, [pc, #552]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	4b88      	ldr	r3, [pc, #544]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a87      	ldr	r2, [pc, #540]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c4:	6013      	str	r3, [r2, #0]
 80038c6:	e00b      	b.n	80038e0 <HAL_RCC_OscConfig+0xb0>
 80038c8:	4b84      	ldr	r3, [pc, #528]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a83      	ldr	r2, [pc, #524]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	4b81      	ldr	r3, [pc, #516]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a80      	ldr	r2, [pc, #512]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80038da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d013      	beq.n	8003910 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7ff fc56 	bl	8003198 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038f0:	f7ff fc52 	bl	8003198 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	; 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e1fb      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003902:	4b76      	ldr	r3, [pc, #472]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d0f0      	beq.n	80038f0 <HAL_RCC_OscConfig+0xc0>
 800390e:	e014      	b.n	800393a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003910:	f7ff fc42 	bl	8003198 <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003918:	f7ff fc3e 	bl	8003198 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b64      	cmp	r3, #100	; 0x64
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e1e7      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800392a:	4b6c      	ldr	r3, [pc, #432]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f0      	bne.n	8003918 <HAL_RCC_OscConfig+0xe8>
 8003936:	e000      	b.n	800393a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d063      	beq.n	8003a0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003946:	4b65      	ldr	r3, [pc, #404]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 030c 	and.w	r3, r3, #12
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00b      	beq.n	800396a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003952:	4b62      	ldr	r3, [pc, #392]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800395a:	2b08      	cmp	r3, #8
 800395c:	d11c      	bne.n	8003998 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800395e:	4b5f      	ldr	r3, [pc, #380]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d116      	bne.n	8003998 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396a:	4b5c      	ldr	r3, [pc, #368]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_RCC_OscConfig+0x152>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d001      	beq.n	8003982 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e1bb      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003982:	4b56      	ldr	r3, [pc, #344]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	4952      	ldr	r1, [pc, #328]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003992:	4313      	orrs	r3, r2
 8003994:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003996:	e03a      	b.n	8003a0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d020      	beq.n	80039e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a0:	4b4f      	ldr	r3, [pc, #316]	; (8003ae0 <HAL_RCC_OscConfig+0x2b0>)
 80039a2:	2201      	movs	r2, #1
 80039a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a6:	f7ff fbf7 	bl	8003198 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039ae:	f7ff fbf3 	bl	8003198 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e19c      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c0:	4b46      	ldr	r3, [pc, #280]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0f0      	beq.n	80039ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039cc:	4b43      	ldr	r3, [pc, #268]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	00db      	lsls	r3, r3, #3
 80039da:	4940      	ldr	r1, [pc, #256]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	600b      	str	r3, [r1, #0]
 80039e0:	e015      	b.n	8003a0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e2:	4b3f      	ldr	r3, [pc, #252]	; (8003ae0 <HAL_RCC_OscConfig+0x2b0>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e8:	f7ff fbd6 	bl	8003198 <HAL_GetTick>
 80039ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039f0:	f7ff fbd2 	bl	8003198 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e17b      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a02:	4b36      	ldr	r3, [pc, #216]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1f0      	bne.n	80039f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d030      	beq.n	8003a7c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d016      	beq.n	8003a50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a22:	4b30      	ldr	r3, [pc, #192]	; (8003ae4 <HAL_RCC_OscConfig+0x2b4>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a28:	f7ff fbb6 	bl	8003198 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a30:	f7ff fbb2 	bl	8003198 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e15b      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a42:	4b26      	ldr	r3, [pc, #152]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x200>
 8003a4e:	e015      	b.n	8003a7c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a50:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCC_OscConfig+0x2b4>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a56:	f7ff fb9f 	bl	8003198 <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a5e:	f7ff fb9b 	bl	8003198 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e144      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a70:	4b1a      	ldr	r3, [pc, #104]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003a72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1f0      	bne.n	8003a5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0304 	and.w	r3, r3, #4
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 80a0 	beq.w	8003bca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a8e:	4b13      	ldr	r3, [pc, #76]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10f      	bne.n	8003aba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	4b0f      	ldr	r3, [pc, #60]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	4a0e      	ldr	r2, [pc, #56]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aaa:	4b0c      	ldr	r3, [pc, #48]	; (8003adc <HAL_RCC_OscConfig+0x2ac>)
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab2:	60bb      	str	r3, [r7, #8]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aba:	4b0b      	ldr	r3, [pc, #44]	; (8003ae8 <HAL_RCC_OscConfig+0x2b8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d121      	bne.n	8003b0a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ac6:	4b08      	ldr	r3, [pc, #32]	; (8003ae8 <HAL_RCC_OscConfig+0x2b8>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a07      	ldr	r2, [pc, #28]	; (8003ae8 <HAL_RCC_OscConfig+0x2b8>)
 8003acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ad2:	f7ff fb61 	bl	8003198 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad8:	e011      	b.n	8003afe <HAL_RCC_OscConfig+0x2ce>
 8003ada:	bf00      	nop
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	42470000 	.word	0x42470000
 8003ae4:	42470e80 	.word	0x42470e80
 8003ae8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aec:	f7ff fb54 	bl	8003198 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e0fd      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003afe:	4b81      	ldr	r3, [pc, #516]	; (8003d04 <HAL_RCC_OscConfig+0x4d4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0f0      	beq.n	8003aec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d106      	bne.n	8003b20 <HAL_RCC_OscConfig+0x2f0>
 8003b12:	4b7d      	ldr	r3, [pc, #500]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b16:	4a7c      	ldr	r2, [pc, #496]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b1e:	e01c      	b.n	8003b5a <HAL_RCC_OscConfig+0x32a>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	2b05      	cmp	r3, #5
 8003b26:	d10c      	bne.n	8003b42 <HAL_RCC_OscConfig+0x312>
 8003b28:	4b77      	ldr	r3, [pc, #476]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2c:	4a76      	ldr	r2, [pc, #472]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b2e:	f043 0304 	orr.w	r3, r3, #4
 8003b32:	6713      	str	r3, [r2, #112]	; 0x70
 8003b34:	4b74      	ldr	r3, [pc, #464]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b38:	4a73      	ldr	r2, [pc, #460]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b3a:	f043 0301 	orr.w	r3, r3, #1
 8003b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b40:	e00b      	b.n	8003b5a <HAL_RCC_OscConfig+0x32a>
 8003b42:	4b71      	ldr	r3, [pc, #452]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b46:	4a70      	ldr	r2, [pc, #448]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b48:	f023 0301 	bic.w	r3, r3, #1
 8003b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b4e:	4b6e      	ldr	r3, [pc, #440]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b52:	4a6d      	ldr	r2, [pc, #436]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b54:	f023 0304 	bic.w	r3, r3, #4
 8003b58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d015      	beq.n	8003b8e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b62:	f7ff fb19 	bl	8003198 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b68:	e00a      	b.n	8003b80 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b6a:	f7ff fb15 	bl	8003198 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e0bc      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b80:	4b61      	ldr	r3, [pc, #388]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d0ee      	beq.n	8003b6a <HAL_RCC_OscConfig+0x33a>
 8003b8c:	e014      	b.n	8003bb8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b8e:	f7ff fb03 	bl	8003198 <HAL_GetTick>
 8003b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b94:	e00a      	b.n	8003bac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b96:	f7ff faff 	bl	8003198 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e0a6      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bac:	4b56      	ldr	r3, [pc, #344]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1ee      	bne.n	8003b96 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bb8:	7dfb      	ldrb	r3, [r7, #23]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d105      	bne.n	8003bca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bbe:	4b52      	ldr	r3, [pc, #328]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	4a51      	ldr	r2, [pc, #324]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003bc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f000 8092 	beq.w	8003cf8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bd4:	4b4c      	ldr	r3, [pc, #304]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f003 030c 	and.w	r3, r3, #12
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d05c      	beq.n	8003c9a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d141      	bne.n	8003c6c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003be8:	4b48      	ldr	r3, [pc, #288]	; (8003d0c <HAL_RCC_OscConfig+0x4dc>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bee:	f7ff fad3 	bl	8003198 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf4:	e008      	b.n	8003c08 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf6:	f7ff facf 	bl	8003198 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d901      	bls.n	8003c08 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e078      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c08:	4b3f      	ldr	r3, [pc, #252]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1f0      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	69da      	ldr	r2, [r3, #28]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	019b      	lsls	r3, r3, #6
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2a:	085b      	lsrs	r3, r3, #1
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	041b      	lsls	r3, r3, #16
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c36:	061b      	lsls	r3, r3, #24
 8003c38:	4933      	ldr	r1, [pc, #204]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c3e:	4b33      	ldr	r3, [pc, #204]	; (8003d0c <HAL_RCC_OscConfig+0x4dc>)
 8003c40:	2201      	movs	r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7ff faa8 	bl	8003198 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c4c:	f7ff faa4 	bl	8003198 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e04d      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c5e:	4b2a      	ldr	r3, [pc, #168]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0f0      	beq.n	8003c4c <HAL_RCC_OscConfig+0x41c>
 8003c6a:	e045      	b.n	8003cf8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6c:	4b27      	ldr	r3, [pc, #156]	; (8003d0c <HAL_RCC_OscConfig+0x4dc>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7ff fa91 	bl	8003198 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c7a:	f7ff fa8d 	bl	8003198 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e036      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8c:	4b1e      	ldr	r3, [pc, #120]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1f0      	bne.n	8003c7a <HAL_RCC_OscConfig+0x44a>
 8003c98:	e02e      	b.n	8003cf8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e029      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ca6:	4b18      	ldr	r3, [pc, #96]	; (8003d08 <HAL_RCC_OscConfig+0x4d8>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d11c      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d115      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cce:	4013      	ands	r3, r2
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d10d      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d106      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e000      	b.n	8003cfa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40007000 	.word	0x40007000
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	42470060 	.word	0x42470060

08003d10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0cc      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d24:	4b68      	ldr	r3, [pc, #416]	; (8003ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 030f 	and.w	r3, r3, #15
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d90c      	bls.n	8003d4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d32:	4b65      	ldr	r3, [pc, #404]	; (8003ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b63      	ldr	r3, [pc, #396]	; (8003ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e0b8      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d020      	beq.n	8003d9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0304 	and.w	r3, r3, #4
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d64:	4b59      	ldr	r3, [pc, #356]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4a58      	ldr	r2, [pc, #352]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003d6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d005      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d7c:	4b53      	ldr	r3, [pc, #332]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	4a52      	ldr	r2, [pc, #328]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003d82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d88:	4b50      	ldr	r3, [pc, #320]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	494d      	ldr	r1, [pc, #308]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d044      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d107      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dae:	4b47      	ldr	r3, [pc, #284]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d119      	bne.n	8003dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e07f      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d003      	beq.n	8003dce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	d107      	bne.n	8003dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dce:	4b3f      	ldr	r3, [pc, #252]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d109      	bne.n	8003dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e06f      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dde:	4b3b      	ldr	r3, [pc, #236]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e067      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dee:	4b37      	ldr	r3, [pc, #220]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f023 0203 	bic.w	r2, r3, #3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	4934      	ldr	r1, [pc, #208]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e00:	f7ff f9ca 	bl	8003198 <HAL_GetTick>
 8003e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e06:	e00a      	b.n	8003e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e08:	f7ff f9c6 	bl	8003198 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e04f      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e1e:	4b2b      	ldr	r3, [pc, #172]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 020c 	and.w	r2, r3, #12
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d1eb      	bne.n	8003e08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e30:	4b25      	ldr	r3, [pc, #148]	; (8003ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 030f 	and.w	r3, r3, #15
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d20c      	bcs.n	8003e58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3e:	4b22      	ldr	r3, [pc, #136]	; (8003ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	b2d2      	uxtb	r2, r2
 8003e44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e46:	4b20      	ldr	r3, [pc, #128]	; (8003ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 030f 	and.w	r3, r3, #15
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d001      	beq.n	8003e58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e032      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e64:	4b19      	ldr	r3, [pc, #100]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	4916      	ldr	r1, [pc, #88]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0308 	and.w	r3, r3, #8
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e82:	4b12      	ldr	r3, [pc, #72]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	00db      	lsls	r3, r3, #3
 8003e90:	490e      	ldr	r1, [pc, #56]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e96:	f000 f821 	bl	8003edc <HAL_RCC_GetSysClockFreq>
 8003e9a:	4601      	mov	r1, r0
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ecc <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	091b      	lsrs	r3, r3, #4
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	4a0a      	ldr	r2, [pc, #40]	; (8003ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea8:	5cd3      	ldrb	r3, [r2, r3]
 8003eaa:	fa21 f303 	lsr.w	r3, r1, r3
 8003eae:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003eb2:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff f92a 	bl	8003110 <HAL_InitTick>

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40023c00 	.word	0x40023c00
 8003ecc:	40023800 	.word	0x40023800
 8003ed0:	0800a77c 	.word	0x0800a77c
 8003ed4:	20001784 	.word	0x20001784
 8003ed8:	20001788 	.word	0x20001788

08003edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	607b      	str	r3, [r7, #4]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	2300      	movs	r3, #0
 8003eec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ef2:	4b63      	ldr	r3, [pc, #396]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 030c 	and.w	r3, r3, #12
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d007      	beq.n	8003f0e <HAL_RCC_GetSysClockFreq+0x32>
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d008      	beq.n	8003f14 <HAL_RCC_GetSysClockFreq+0x38>
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f040 80b4 	bne.w	8004070 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f08:	4b5e      	ldr	r3, [pc, #376]	; (8004084 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003f0a:	60bb      	str	r3, [r7, #8]
       break;
 8003f0c:	e0b3      	b.n	8004076 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f0e:	4b5e      	ldr	r3, [pc, #376]	; (8004088 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003f10:	60bb      	str	r3, [r7, #8]
      break;
 8003f12:	e0b0      	b.n	8004076 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f14:	4b5a      	ldr	r3, [pc, #360]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f1c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f1e:	4b58      	ldr	r3, [pc, #352]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d04a      	beq.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f2a:	4b55      	ldr	r3, [pc, #340]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	099b      	lsrs	r3, r3, #6
 8003f30:	f04f 0400 	mov.w	r4, #0
 8003f34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003f38:	f04f 0200 	mov.w	r2, #0
 8003f3c:	ea03 0501 	and.w	r5, r3, r1
 8003f40:	ea04 0602 	and.w	r6, r4, r2
 8003f44:	4629      	mov	r1, r5
 8003f46:	4632      	mov	r2, r6
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	f04f 0400 	mov.w	r4, #0
 8003f50:	0154      	lsls	r4, r2, #5
 8003f52:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003f56:	014b      	lsls	r3, r1, #5
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4622      	mov	r2, r4
 8003f5c:	1b49      	subs	r1, r1, r5
 8003f5e:	eb62 0206 	sbc.w	r2, r2, r6
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	f04f 0400 	mov.w	r4, #0
 8003f6a:	0194      	lsls	r4, r2, #6
 8003f6c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003f70:	018b      	lsls	r3, r1, #6
 8003f72:	1a5b      	subs	r3, r3, r1
 8003f74:	eb64 0402 	sbc.w	r4, r4, r2
 8003f78:	f04f 0100 	mov.w	r1, #0
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	00e2      	lsls	r2, r4, #3
 8003f82:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003f86:	00d9      	lsls	r1, r3, #3
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4614      	mov	r4, r2
 8003f8c:	195b      	adds	r3, r3, r5
 8003f8e:	eb44 0406 	adc.w	r4, r4, r6
 8003f92:	f04f 0100 	mov.w	r1, #0
 8003f96:	f04f 0200 	mov.w	r2, #0
 8003f9a:	0262      	lsls	r2, r4, #9
 8003f9c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003fa0:	0259      	lsls	r1, r3, #9
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	4614      	mov	r4, r2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	4621      	mov	r1, r4
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f04f 0400 	mov.w	r4, #0
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	4623      	mov	r3, r4
 8003fb4:	f7fc fe50 	bl	8000c58 <__aeabi_uldivmod>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	460c      	mov	r4, r1
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	e049      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc0:	4b2f      	ldr	r3, [pc, #188]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	099b      	lsrs	r3, r3, #6
 8003fc6:	f04f 0400 	mov.w	r4, #0
 8003fca:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	ea03 0501 	and.w	r5, r3, r1
 8003fd6:	ea04 0602 	and.w	r6, r4, r2
 8003fda:	4629      	mov	r1, r5
 8003fdc:	4632      	mov	r2, r6
 8003fde:	f04f 0300 	mov.w	r3, #0
 8003fe2:	f04f 0400 	mov.w	r4, #0
 8003fe6:	0154      	lsls	r4, r2, #5
 8003fe8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003fec:	014b      	lsls	r3, r1, #5
 8003fee:	4619      	mov	r1, r3
 8003ff0:	4622      	mov	r2, r4
 8003ff2:	1b49      	subs	r1, r1, r5
 8003ff4:	eb62 0206 	sbc.w	r2, r2, r6
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	f04f 0400 	mov.w	r4, #0
 8004000:	0194      	lsls	r4, r2, #6
 8004002:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004006:	018b      	lsls	r3, r1, #6
 8004008:	1a5b      	subs	r3, r3, r1
 800400a:	eb64 0402 	sbc.w	r4, r4, r2
 800400e:	f04f 0100 	mov.w	r1, #0
 8004012:	f04f 0200 	mov.w	r2, #0
 8004016:	00e2      	lsls	r2, r4, #3
 8004018:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800401c:	00d9      	lsls	r1, r3, #3
 800401e:	460b      	mov	r3, r1
 8004020:	4614      	mov	r4, r2
 8004022:	195b      	adds	r3, r3, r5
 8004024:	eb44 0406 	adc.w	r4, r4, r6
 8004028:	f04f 0100 	mov.w	r1, #0
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	02a2      	lsls	r2, r4, #10
 8004032:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004036:	0299      	lsls	r1, r3, #10
 8004038:	460b      	mov	r3, r1
 800403a:	4614      	mov	r4, r2
 800403c:	4618      	mov	r0, r3
 800403e:	4621      	mov	r1, r4
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f04f 0400 	mov.w	r4, #0
 8004046:	461a      	mov	r2, r3
 8004048:	4623      	mov	r3, r4
 800404a:	f7fc fe05 	bl	8000c58 <__aeabi_uldivmod>
 800404e:	4603      	mov	r3, r0
 8004050:	460c      	mov	r4, r1
 8004052:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004054:	4b0a      	ldr	r3, [pc, #40]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	0c1b      	lsrs	r3, r3, #16
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	3301      	adds	r3, #1
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	fbb2 f3f3 	udiv	r3, r2, r3
 800406c:	60bb      	str	r3, [r7, #8]
      break;
 800406e:	e002      	b.n	8004076 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004070:	4b04      	ldr	r3, [pc, #16]	; (8004084 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004072:	60bb      	str	r3, [r7, #8]
      break;
 8004074:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004076:	68bb      	ldr	r3, [r7, #8]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004080:	40023800 	.word	0x40023800
 8004084:	00f42400 	.word	0x00f42400
 8004088:	007a1200 	.word	0x007a1200

0800408c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004090:	4b03      	ldr	r3, [pc, #12]	; (80040a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004092:	681b      	ldr	r3, [r3, #0]
}
 8004094:	4618      	mov	r0, r3
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20001784 	.word	0x20001784

080040a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040a8:	f7ff fff0 	bl	800408c <HAL_RCC_GetHCLKFreq>
 80040ac:	4601      	mov	r1, r0
 80040ae:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	0a9b      	lsrs	r3, r3, #10
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	4a03      	ldr	r2, [pc, #12]	; (80040c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040ba:	5cd3      	ldrb	r3, [r2, r3]
 80040bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	40023800 	.word	0x40023800
 80040c8:	0800a78c 	.word	0x0800a78c

080040cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80040d0:	f7ff ffdc 	bl	800408c <HAL_RCC_GetHCLKFreq>
 80040d4:	4601      	mov	r1, r0
 80040d6:	4b05      	ldr	r3, [pc, #20]	; (80040ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	0b5b      	lsrs	r3, r3, #13
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	4a03      	ldr	r2, [pc, #12]	; (80040f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040e2:	5cd3      	ldrb	r3, [r2, r3]
 80040e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40023800 	.word	0x40023800
 80040f0:	0800a78c 	.word	0x0800a78c

080040f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e01d      	b.n	8004142 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fe ff0a 	bl	8002f34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3304      	adds	r3, #4
 8004130:	4619      	mov	r1, r3
 8004132:	4610      	mov	r0, r2
 8004134:	f000 f95e 	bl	80043f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800414a:	b480      	push	{r7}
 800414c:	b085      	sub	sp, #20
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68da      	ldr	r2, [r3, #12]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f042 0201 	orr.w	r2, r2, #1
 8004160:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2b06      	cmp	r3, #6
 8004172:	d007      	beq.n	8004184 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0201 	orr.w	r2, r2, #1
 8004182:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr

08004192 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b082      	sub	sp, #8
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d122      	bne.n	80041ee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d11b      	bne.n	80041ee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f06f 0202 	mvn.w	r2, #2
 80041be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	f003 0303 	and.w	r3, r3, #3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 f8ee 	bl	80043b6 <HAL_TIM_IC_CaptureCallback>
 80041da:	e005      	b.n	80041e8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f8e0 	bl	80043a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f8f1 	bl	80043ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b04      	cmp	r3, #4
 80041fa:	d122      	bne.n	8004242 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b04      	cmp	r3, #4
 8004208:	d11b      	bne.n	8004242 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f06f 0204 	mvn.w	r2, #4
 8004212:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f8c4 	bl	80043b6 <HAL_TIM_IC_CaptureCallback>
 800422e:	e005      	b.n	800423c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f8b6 	bl	80043a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f8c7 	bl	80043ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b08      	cmp	r3, #8
 800424e:	d122      	bne.n	8004296 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b08      	cmp	r3, #8
 800425c:	d11b      	bne.n	8004296 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f06f 0208 	mvn.w	r2, #8
 8004266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2204      	movs	r2, #4
 800426c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f89a 	bl	80043b6 <HAL_TIM_IC_CaptureCallback>
 8004282:	e005      	b.n	8004290 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f88c 	bl	80043a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f89d 	bl	80043ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	2b10      	cmp	r3, #16
 80042a2:	d122      	bne.n	80042ea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d11b      	bne.n	80042ea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f06f 0210 	mvn.w	r2, #16
 80042ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2208      	movs	r2, #8
 80042c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f870 	bl	80043b6 <HAL_TIM_IC_CaptureCallback>
 80042d6:	e005      	b.n	80042e4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f862 	bl	80043a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f873 	bl	80043ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d10e      	bne.n	8004316 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b01      	cmp	r3, #1
 8004304:	d107      	bne.n	8004316 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f06f 0201 	mvn.w	r2, #1
 800430e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7fe fd15 	bl	8002d40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004320:	2b80      	cmp	r3, #128	; 0x80
 8004322:	d10e      	bne.n	8004342 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800432e:	2b80      	cmp	r3, #128	; 0x80
 8004330:	d107      	bne.n	8004342 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800433a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f000 f8e3 	bl	8004508 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800434c:	2b40      	cmp	r3, #64	; 0x40
 800434e:	d10e      	bne.n	800436e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800435a:	2b40      	cmp	r3, #64	; 0x40
 800435c:	d107      	bne.n	800436e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f838 	bl	80043de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b20      	cmp	r3, #32
 800437a:	d10e      	bne.n	800439a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f003 0320 	and.w	r3, r3, #32
 8004386:	2b20      	cmp	r3, #32
 8004388:	d107      	bne.n	800439a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f06f 0220 	mvn.w	r2, #32
 8004392:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f8ad 	bl	80044f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
	...

080043f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a34      	ldr	r2, [pc, #208]	; (80044d8 <TIM_Base_SetConfig+0xe4>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d00f      	beq.n	800442c <TIM_Base_SetConfig+0x38>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004412:	d00b      	beq.n	800442c <TIM_Base_SetConfig+0x38>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a31      	ldr	r2, [pc, #196]	; (80044dc <TIM_Base_SetConfig+0xe8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d007      	beq.n	800442c <TIM_Base_SetConfig+0x38>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a30      	ldr	r2, [pc, #192]	; (80044e0 <TIM_Base_SetConfig+0xec>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d003      	beq.n	800442c <TIM_Base_SetConfig+0x38>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a2f      	ldr	r2, [pc, #188]	; (80044e4 <TIM_Base_SetConfig+0xf0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d108      	bne.n	800443e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004432:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	4313      	orrs	r3, r2
 800443c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a25      	ldr	r2, [pc, #148]	; (80044d8 <TIM_Base_SetConfig+0xe4>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d01b      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800444c:	d017      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a22      	ldr	r2, [pc, #136]	; (80044dc <TIM_Base_SetConfig+0xe8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d013      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a21      	ldr	r2, [pc, #132]	; (80044e0 <TIM_Base_SetConfig+0xec>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d00f      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a20      	ldr	r2, [pc, #128]	; (80044e4 <TIM_Base_SetConfig+0xf0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00b      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a1f      	ldr	r2, [pc, #124]	; (80044e8 <TIM_Base_SetConfig+0xf4>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d007      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a1e      	ldr	r2, [pc, #120]	; (80044ec <TIM_Base_SetConfig+0xf8>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d003      	beq.n	800447e <TIM_Base_SetConfig+0x8a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a1d      	ldr	r2, [pc, #116]	; (80044f0 <TIM_Base_SetConfig+0xfc>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d108      	bne.n	8004490 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a08      	ldr	r2, [pc, #32]	; (80044d8 <TIM_Base_SetConfig+0xe4>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d103      	bne.n	80044c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	615a      	str	r2, [r3, #20]
}
 80044ca:	bf00      	nop
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	40010000 	.word	0x40010000
 80044dc:	40000400 	.word	0x40000400
 80044e0:	40000800 	.word	0x40000800
 80044e4:	40000c00 	.word	0x40000c00
 80044e8:	40014000 	.word	0x40014000
 80044ec:	40014400 	.word	0x40014400
 80044f0:	40014800 	.word	0x40014800

080044f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e03f      	b.n	80045ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d106      	bne.n	8004548 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fe fd48 	bl	8002fd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2224      	movs	r2, #36	; 0x24
 800454c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800455e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 fbf1 	bl	8004d48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	691a      	ldr	r2, [r3, #16]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004574:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	695a      	ldr	r2, [r3, #20]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004584:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004594:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2220      	movs	r2, #32
 80045a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b088      	sub	sp, #32
 80045ba:	af02      	add	r7, sp, #8
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	60b9      	str	r1, [r7, #8]
 80045c0:	603b      	str	r3, [r7, #0]
 80045c2:	4613      	mov	r3, r2
 80045c4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80045c6:	2300      	movs	r3, #0
 80045c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b20      	cmp	r3, #32
 80045d4:	f040 8083 	bne.w	80046de <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d002      	beq.n	80045e4 <HAL_UART_Transmit+0x2e>
 80045de:	88fb      	ldrh	r3, [r7, #6]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d101      	bne.n	80045e8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e07b      	b.n	80046e0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_UART_Transmit+0x40>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e074      	b.n	80046e0 <HAL_UART_Transmit+0x12a>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2221      	movs	r2, #33	; 0x21
 8004608:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800460c:	f7fe fdc4 	bl	8003198 <HAL_GetTick>
 8004610:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	88fa      	ldrh	r2, [r7, #6]
 8004616:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	88fa      	ldrh	r2, [r7, #6]
 800461c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004626:	e042      	b.n	80046ae <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29a      	uxth	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800463e:	d122      	bne.n	8004686 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	2200      	movs	r2, #0
 8004648:	2180      	movs	r1, #128	; 0x80
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 fa10 	bl	8004a70 <UART_WaitOnFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e042      	b.n	80046e0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800466c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d103      	bne.n	800467e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	3302      	adds	r3, #2
 800467a:	60bb      	str	r3, [r7, #8]
 800467c:	e017      	b.n	80046ae <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	3301      	adds	r3, #1
 8004682:	60bb      	str	r3, [r7, #8]
 8004684:	e013      	b.n	80046ae <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2200      	movs	r2, #0
 800468e:	2180      	movs	r1, #128	; 0x80
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 f9ed 	bl	8004a70 <UART_WaitOnFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e01f      	b.n	80046e0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	60ba      	str	r2, [r7, #8]
 80046a6:	781a      	ldrb	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1b7      	bne.n	8004628 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	2200      	movs	r2, #0
 80046c0:	2140      	movs	r1, #64	; 0x40
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 f9d4 	bl	8004a70 <UART_WaitOnFlagUntilTimeout>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d001      	beq.n	80046d2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e006      	b.n	80046e0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2220      	movs	r2, #32
 80046d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	e000      	b.n	80046e0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80046de:	2302      	movs	r3, #2
  }
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3718      	adds	r7, #24
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b088      	sub	sp, #32
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004702:	b2db      	uxtb	r3, r3
 8004704:	2b20      	cmp	r3, #32
 8004706:	f040 8090 	bne.w	800482a <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d002      	beq.n	8004716 <HAL_UART_Receive+0x2e>
 8004710:	88fb      	ldrh	r3, [r7, #6]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e088      	b.n	800482c <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004720:	2b01      	cmp	r3, #1
 8004722:	d101      	bne.n	8004728 <HAL_UART_Receive+0x40>
 8004724:	2302      	movs	r3, #2
 8004726:	e081      	b.n	800482c <HAL_UART_Receive+0x144>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2222      	movs	r2, #34	; 0x22
 800473a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800473e:	f7fe fd2b 	bl	8003198 <HAL_GetTick>
 8004742:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	88fa      	ldrh	r2, [r7, #6]
 8004748:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	88fa      	ldrh	r2, [r7, #6]
 800474e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004758:	e05c      	b.n	8004814 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004770:	d12b      	bne.n	80047ca <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	2200      	movs	r2, #0
 800477a:	2120      	movs	r1, #32
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f000 f977 	bl	8004a70 <UART_WaitOnFlagUntilTimeout>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e04f      	b.n	800482c <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10c      	bne.n	80047b2 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	b29b      	uxth	r3, r3
 80047a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	3302      	adds	r3, #2
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	e030      	b.n	8004814 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	b29a      	uxth	r2, r3
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	3301      	adds	r3, #1
 80047c6:	60bb      	str	r3, [r7, #8]
 80047c8:	e024      	b.n	8004814 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	2200      	movs	r2, #0
 80047d2:	2120      	movs	r1, #32
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 f94b 	bl	8004a70 <UART_WaitOnFlagUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e023      	b.n	800482c <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d108      	bne.n	80047fe <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6859      	ldr	r1, [r3, #4]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	60ba      	str	r2, [r7, #8]
 80047f8:	b2ca      	uxtb	r2, r1
 80047fa:	701a      	strb	r2, [r3, #0]
 80047fc:	e00a      	b.n	8004814 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	b2da      	uxtb	r2, r3
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	1c59      	adds	r1, r3, #1
 800480a:	60b9      	str	r1, [r7, #8]
 800480c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004810:	b2d2      	uxtb	r2, r2
 8004812:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d19d      	bne.n	800475a <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8004826:	2300      	movs	r3, #0
 8004828:	e000      	b.n	800482c <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800482a:	2302      	movs	r3, #2
  }
}
 800482c:	4618      	mov	r0, r3
 800482e:	3718      	adds	r7, #24
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10d      	bne.n	8004886 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	f003 0320 	and.w	r3, r3, #32
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_UART_IRQHandler+0x52>
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f9e0 	bl	8004c44 <UART_Receive_IT>
      return;
 8004884:	e0d1      	b.n	8004a2a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 80b0 	beq.w	80049ee <HAL_UART_IRQHandler+0x1ba>
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d105      	bne.n	80048a4 <HAL_UART_IRQHandler+0x70>
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 80a5 	beq.w	80049ee <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00a      	beq.n	80048c4 <HAL_UART_IRQHandler+0x90>
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048bc:	f043 0201 	orr.w	r2, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f003 0304 	and.w	r3, r3, #4
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00a      	beq.n	80048e4 <HAL_UART_IRQHandler+0xb0>
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d005      	beq.n	80048e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048dc:	f043 0202 	orr.w	r2, r3, #2
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <HAL_UART_IRQHandler+0xd0>
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d005      	beq.n	8004904 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048fc:	f043 0204 	orr.w	r2, r3, #4
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	f003 0308 	and.w	r3, r3, #8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00f      	beq.n	800492e <HAL_UART_IRQHandler+0xfa>
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f003 0320 	and.w	r3, r3, #32
 8004914:	2b00      	cmp	r3, #0
 8004916:	d104      	bne.n	8004922 <HAL_UART_IRQHandler+0xee>
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d005      	beq.n	800492e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004926:	f043 0208 	orr.w	r2, r3, #8
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004932:	2b00      	cmp	r3, #0
 8004934:	d078      	beq.n	8004a28 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	f003 0320 	and.w	r3, r3, #32
 800493c:	2b00      	cmp	r3, #0
 800493e:	d007      	beq.n	8004950 <HAL_UART_IRQHandler+0x11c>
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	f003 0320 	and.w	r3, r3, #32
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f97a 	bl	8004c44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495a:	2b40      	cmp	r3, #64	; 0x40
 800495c:	bf0c      	ite	eq
 800495e:	2301      	moveq	r3, #1
 8004960:	2300      	movne	r3, #0
 8004962:	b2db      	uxtb	r3, r3
 8004964:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496a:	f003 0308 	and.w	r3, r3, #8
 800496e:	2b00      	cmp	r3, #0
 8004970:	d102      	bne.n	8004978 <HAL_UART_IRQHandler+0x144>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d031      	beq.n	80049dc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f8c3 	bl	8004b04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004988:	2b40      	cmp	r3, #64	; 0x40
 800498a:	d123      	bne.n	80049d4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800499a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d013      	beq.n	80049cc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a8:	4a21      	ldr	r2, [pc, #132]	; (8004a30 <HAL_UART_IRQHandler+0x1fc>)
 80049aa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7fe fd4c 	bl	800344e <HAL_DMA_Abort_IT>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d016      	beq.n	80049ea <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049c6:	4610      	mov	r0, r2
 80049c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ca:	e00e      	b.n	80049ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f845 	bl	8004a5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d2:	e00a      	b.n	80049ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f841 	bl	8004a5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049da:	e006      	b.n	80049ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f83d 	bl	8004a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80049e8:	e01e      	b.n	8004a28 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ea:	bf00      	nop
    return;
 80049ec:	e01c      	b.n	8004a28 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <HAL_UART_IRQHandler+0x1d6>
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f8b0 	bl	8004b68 <UART_Transmit_IT>
    return;
 8004a08:	e00f      	b.n	8004a2a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00a      	beq.n	8004a2a <HAL_UART_IRQHandler+0x1f6>
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d005      	beq.n	8004a2a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f8f8 	bl	8004c14 <UART_EndTransmit_IT>
    return;
 8004a24:	bf00      	nop
 8004a26:	e000      	b.n	8004a2a <HAL_UART_IRQHandler+0x1f6>
    return;
 8004a28:	bf00      	nop
  }
}
 8004a2a:	3720      	adds	r7, #32
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	08004b41 	.word	0x08004b41

08004a34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	603b      	str	r3, [r7, #0]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a80:	e02c      	b.n	8004adc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a88:	d028      	beq.n	8004adc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d007      	beq.n	8004aa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a90:	f7fe fb82 	bl	8003198 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d21d      	bcs.n	8004adc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004aae:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695a      	ldr	r2, [r3, #20]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0201 	bic.w	r2, r2, #1
 8004abe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e00f      	b.n	8004afc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	bf0c      	ite	eq
 8004aec:	2301      	moveq	r3, #1
 8004aee:	2300      	movne	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	461a      	mov	r2, r3
 8004af4:	79fb      	ldrb	r3, [r7, #7]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d0c3      	beq.n	8004a82 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	695a      	ldr	r2, [r3, #20]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f7ff ff7e 	bl	8004a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b60:	bf00      	nop
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b21      	cmp	r3, #33	; 0x21
 8004b7a:	d144      	bne.n	8004c06 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b84:	d11a      	bne.n	8004bbc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b9a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	691b      	ldr	r3, [r3, #16]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	1c9a      	adds	r2, r3, #2
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	621a      	str	r2, [r3, #32]
 8004bae:	e00e      	b.n	8004bce <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	621a      	str	r2, [r3, #32]
 8004bba:	e008      	b.n	8004bce <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	1c59      	adds	r1, r3, #1
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	6211      	str	r1, [r2, #32]
 8004bc6:	781a      	ldrb	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	4619      	mov	r1, r3
 8004bdc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10f      	bne.n	8004c02 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68da      	ldr	r2, [r3, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bf0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68da      	ldr	r2, [r3, #12]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c00:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c02:	2300      	movs	r3, #0
 8004c04:	e000      	b.n	8004c08 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004c06:	2302      	movs	r3, #2
  }
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68da      	ldr	r2, [r3, #12]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7ff fefd 	bl	8004a34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	2b22      	cmp	r3, #34	; 0x22
 8004c56:	d171      	bne.n	8004d3c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c60:	d123      	bne.n	8004caa <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c66:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10e      	bne.n	8004c8e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c86:	1c9a      	adds	r2, r3, #2
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	629a      	str	r2, [r3, #40]	; 0x28
 8004c8c:	e029      	b.n	8004ce2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca2:	1c5a      	adds	r2, r3, #1
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	629a      	str	r2, [r3, #40]	; 0x28
 8004ca8:	e01b      	b.n	8004ce2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10a      	bne.n	8004cc8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6858      	ldr	r0, [r3, #4]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cbc:	1c59      	adds	r1, r3, #1
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	6291      	str	r1, [r2, #40]	; 0x28
 8004cc2:	b2c2      	uxtb	r2, r0
 8004cc4:	701a      	strb	r2, [r3, #0]
 8004cc6:	e00c      	b.n	8004ce2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd4:	1c58      	adds	r0, r3, #1
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	6288      	str	r0, [r1, #40]	; 0x28
 8004cda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004cde:	b2d2      	uxtb	r2, r2
 8004ce0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	4619      	mov	r1, r3
 8004cf0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d120      	bne.n	8004d38 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68da      	ldr	r2, [r3, #12]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 0220 	bic.w	r2, r2, #32
 8004d04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695a      	ldr	r2, [r3, #20]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7ff fe8a 	bl	8004a48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004d34:	2300      	movs	r3, #0
 8004d36:	e002      	b.n	8004d3e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e000      	b.n	8004d3e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004d3c:	2302      	movs	r3, #2
  }
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d4c:	b085      	sub	sp, #20
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	431a      	orrs	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	431a      	orrs	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	69db      	ldr	r3, [r3, #28]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d8a:	f023 030c 	bic.w	r3, r3, #12
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6812      	ldr	r2, [r2, #0]
 8004d92:	68f9      	ldr	r1, [r7, #12]
 8004d94:	430b      	orrs	r3, r1
 8004d96:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699a      	ldr	r2, [r3, #24]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004db6:	f040 818b 	bne.w	80050d0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4ac1      	ldr	r2, [pc, #772]	; (80050c4 <UART_SetConfig+0x37c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d005      	beq.n	8004dd0 <UART_SetConfig+0x88>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4abf      	ldr	r2, [pc, #764]	; (80050c8 <UART_SetConfig+0x380>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	f040 80bd 	bne.w	8004f4a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004dd0:	f7ff f97c 	bl	80040cc <HAL_RCC_GetPCLK2Freq>
 8004dd4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	461d      	mov	r5, r3
 8004dda:	f04f 0600 	mov.w	r6, #0
 8004dde:	46a8      	mov	r8, r5
 8004de0:	46b1      	mov	r9, r6
 8004de2:	eb18 0308 	adds.w	r3, r8, r8
 8004de6:	eb49 0409 	adc.w	r4, r9, r9
 8004dea:	4698      	mov	r8, r3
 8004dec:	46a1      	mov	r9, r4
 8004dee:	eb18 0805 	adds.w	r8, r8, r5
 8004df2:	eb49 0906 	adc.w	r9, r9, r6
 8004df6:	f04f 0100 	mov.w	r1, #0
 8004dfa:	f04f 0200 	mov.w	r2, #0
 8004dfe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004e02:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004e06:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004e0a:	4688      	mov	r8, r1
 8004e0c:	4691      	mov	r9, r2
 8004e0e:	eb18 0005 	adds.w	r0, r8, r5
 8004e12:	eb49 0106 	adc.w	r1, r9, r6
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	461d      	mov	r5, r3
 8004e1c:	f04f 0600 	mov.w	r6, #0
 8004e20:	196b      	adds	r3, r5, r5
 8004e22:	eb46 0406 	adc.w	r4, r6, r6
 8004e26:	461a      	mov	r2, r3
 8004e28:	4623      	mov	r3, r4
 8004e2a:	f7fb ff15 	bl	8000c58 <__aeabi_uldivmod>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	460c      	mov	r4, r1
 8004e32:	461a      	mov	r2, r3
 8004e34:	4ba5      	ldr	r3, [pc, #660]	; (80050cc <UART_SetConfig+0x384>)
 8004e36:	fba3 2302 	umull	r2, r3, r3, r2
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	461d      	mov	r5, r3
 8004e44:	f04f 0600 	mov.w	r6, #0
 8004e48:	46a9      	mov	r9, r5
 8004e4a:	46b2      	mov	sl, r6
 8004e4c:	eb19 0309 	adds.w	r3, r9, r9
 8004e50:	eb4a 040a 	adc.w	r4, sl, sl
 8004e54:	4699      	mov	r9, r3
 8004e56:	46a2      	mov	sl, r4
 8004e58:	eb19 0905 	adds.w	r9, r9, r5
 8004e5c:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e60:	f04f 0100 	mov.w	r1, #0
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e74:	4689      	mov	r9, r1
 8004e76:	4692      	mov	sl, r2
 8004e78:	eb19 0005 	adds.w	r0, r9, r5
 8004e7c:	eb4a 0106 	adc.w	r1, sl, r6
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	461d      	mov	r5, r3
 8004e86:	f04f 0600 	mov.w	r6, #0
 8004e8a:	196b      	adds	r3, r5, r5
 8004e8c:	eb46 0406 	adc.w	r4, r6, r6
 8004e90:	461a      	mov	r2, r3
 8004e92:	4623      	mov	r3, r4
 8004e94:	f7fb fee0 	bl	8000c58 <__aeabi_uldivmod>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	460c      	mov	r4, r1
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	4b8b      	ldr	r3, [pc, #556]	; (80050cc <UART_SetConfig+0x384>)
 8004ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ea4:	095b      	lsrs	r3, r3, #5
 8004ea6:	2164      	movs	r1, #100	; 0x64
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	3332      	adds	r3, #50	; 0x32
 8004eb2:	4a86      	ldr	r2, [pc, #536]	; (80050cc <UART_SetConfig+0x384>)
 8004eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb8:	095b      	lsrs	r3, r3, #5
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ec0:	4498      	add	r8, r3
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	461d      	mov	r5, r3
 8004ec6:	f04f 0600 	mov.w	r6, #0
 8004eca:	46a9      	mov	r9, r5
 8004ecc:	46b2      	mov	sl, r6
 8004ece:	eb19 0309 	adds.w	r3, r9, r9
 8004ed2:	eb4a 040a 	adc.w	r4, sl, sl
 8004ed6:	4699      	mov	r9, r3
 8004ed8:	46a2      	mov	sl, r4
 8004eda:	eb19 0905 	adds.w	r9, r9, r5
 8004ede:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ee2:	f04f 0100 	mov.w	r1, #0
 8004ee6:	f04f 0200 	mov.w	r2, #0
 8004eea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004eee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ef2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ef6:	4689      	mov	r9, r1
 8004ef8:	4692      	mov	sl, r2
 8004efa:	eb19 0005 	adds.w	r0, r9, r5
 8004efe:	eb4a 0106 	adc.w	r1, sl, r6
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	461d      	mov	r5, r3
 8004f08:	f04f 0600 	mov.w	r6, #0
 8004f0c:	196b      	adds	r3, r5, r5
 8004f0e:	eb46 0406 	adc.w	r4, r6, r6
 8004f12:	461a      	mov	r2, r3
 8004f14:	4623      	mov	r3, r4
 8004f16:	f7fb fe9f 	bl	8000c58 <__aeabi_uldivmod>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	460c      	mov	r4, r1
 8004f1e:	461a      	mov	r2, r3
 8004f20:	4b6a      	ldr	r3, [pc, #424]	; (80050cc <UART_SetConfig+0x384>)
 8004f22:	fba3 1302 	umull	r1, r3, r3, r2
 8004f26:	095b      	lsrs	r3, r3, #5
 8004f28:	2164      	movs	r1, #100	; 0x64
 8004f2a:	fb01 f303 	mul.w	r3, r1, r3
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	00db      	lsls	r3, r3, #3
 8004f32:	3332      	adds	r3, #50	; 0x32
 8004f34:	4a65      	ldr	r2, [pc, #404]	; (80050cc <UART_SetConfig+0x384>)
 8004f36:	fba2 2303 	umull	r2, r3, r2, r3
 8004f3a:	095b      	lsrs	r3, r3, #5
 8004f3c:	f003 0207 	and.w	r2, r3, #7
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4442      	add	r2, r8
 8004f46:	609a      	str	r2, [r3, #8]
 8004f48:	e26f      	b.n	800542a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f4a:	f7ff f8ab 	bl	80040a4 <HAL_RCC_GetPCLK1Freq>
 8004f4e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	461d      	mov	r5, r3
 8004f54:	f04f 0600 	mov.w	r6, #0
 8004f58:	46a8      	mov	r8, r5
 8004f5a:	46b1      	mov	r9, r6
 8004f5c:	eb18 0308 	adds.w	r3, r8, r8
 8004f60:	eb49 0409 	adc.w	r4, r9, r9
 8004f64:	4698      	mov	r8, r3
 8004f66:	46a1      	mov	r9, r4
 8004f68:	eb18 0805 	adds.w	r8, r8, r5
 8004f6c:	eb49 0906 	adc.w	r9, r9, r6
 8004f70:	f04f 0100 	mov.w	r1, #0
 8004f74:	f04f 0200 	mov.w	r2, #0
 8004f78:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f7c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f80:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f84:	4688      	mov	r8, r1
 8004f86:	4691      	mov	r9, r2
 8004f88:	eb18 0005 	adds.w	r0, r8, r5
 8004f8c:	eb49 0106 	adc.w	r1, r9, r6
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	461d      	mov	r5, r3
 8004f96:	f04f 0600 	mov.w	r6, #0
 8004f9a:	196b      	adds	r3, r5, r5
 8004f9c:	eb46 0406 	adc.w	r4, r6, r6
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	4623      	mov	r3, r4
 8004fa4:	f7fb fe58 	bl	8000c58 <__aeabi_uldivmod>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	460c      	mov	r4, r1
 8004fac:	461a      	mov	r2, r3
 8004fae:	4b47      	ldr	r3, [pc, #284]	; (80050cc <UART_SetConfig+0x384>)
 8004fb0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fb4:	095b      	lsrs	r3, r3, #5
 8004fb6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	461d      	mov	r5, r3
 8004fbe:	f04f 0600 	mov.w	r6, #0
 8004fc2:	46a9      	mov	r9, r5
 8004fc4:	46b2      	mov	sl, r6
 8004fc6:	eb19 0309 	adds.w	r3, r9, r9
 8004fca:	eb4a 040a 	adc.w	r4, sl, sl
 8004fce:	4699      	mov	r9, r3
 8004fd0:	46a2      	mov	sl, r4
 8004fd2:	eb19 0905 	adds.w	r9, r9, r5
 8004fd6:	eb4a 0a06 	adc.w	sl, sl, r6
 8004fda:	f04f 0100 	mov.w	r1, #0
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fe6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004fea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004fee:	4689      	mov	r9, r1
 8004ff0:	4692      	mov	sl, r2
 8004ff2:	eb19 0005 	adds.w	r0, r9, r5
 8004ff6:	eb4a 0106 	adc.w	r1, sl, r6
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	461d      	mov	r5, r3
 8005000:	f04f 0600 	mov.w	r6, #0
 8005004:	196b      	adds	r3, r5, r5
 8005006:	eb46 0406 	adc.w	r4, r6, r6
 800500a:	461a      	mov	r2, r3
 800500c:	4623      	mov	r3, r4
 800500e:	f7fb fe23 	bl	8000c58 <__aeabi_uldivmod>
 8005012:	4603      	mov	r3, r0
 8005014:	460c      	mov	r4, r1
 8005016:	461a      	mov	r2, r3
 8005018:	4b2c      	ldr	r3, [pc, #176]	; (80050cc <UART_SetConfig+0x384>)
 800501a:	fba3 1302 	umull	r1, r3, r3, r2
 800501e:	095b      	lsrs	r3, r3, #5
 8005020:	2164      	movs	r1, #100	; 0x64
 8005022:	fb01 f303 	mul.w	r3, r1, r3
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	00db      	lsls	r3, r3, #3
 800502a:	3332      	adds	r3, #50	; 0x32
 800502c:	4a27      	ldr	r2, [pc, #156]	; (80050cc <UART_SetConfig+0x384>)
 800502e:	fba2 2303 	umull	r2, r3, r2, r3
 8005032:	095b      	lsrs	r3, r3, #5
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800503a:	4498      	add	r8, r3
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	461d      	mov	r5, r3
 8005040:	f04f 0600 	mov.w	r6, #0
 8005044:	46a9      	mov	r9, r5
 8005046:	46b2      	mov	sl, r6
 8005048:	eb19 0309 	adds.w	r3, r9, r9
 800504c:	eb4a 040a 	adc.w	r4, sl, sl
 8005050:	4699      	mov	r9, r3
 8005052:	46a2      	mov	sl, r4
 8005054:	eb19 0905 	adds.w	r9, r9, r5
 8005058:	eb4a 0a06 	adc.w	sl, sl, r6
 800505c:	f04f 0100 	mov.w	r1, #0
 8005060:	f04f 0200 	mov.w	r2, #0
 8005064:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005068:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800506c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005070:	4689      	mov	r9, r1
 8005072:	4692      	mov	sl, r2
 8005074:	eb19 0005 	adds.w	r0, r9, r5
 8005078:	eb4a 0106 	adc.w	r1, sl, r6
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	461d      	mov	r5, r3
 8005082:	f04f 0600 	mov.w	r6, #0
 8005086:	196b      	adds	r3, r5, r5
 8005088:	eb46 0406 	adc.w	r4, r6, r6
 800508c:	461a      	mov	r2, r3
 800508e:	4623      	mov	r3, r4
 8005090:	f7fb fde2 	bl	8000c58 <__aeabi_uldivmod>
 8005094:	4603      	mov	r3, r0
 8005096:	460c      	mov	r4, r1
 8005098:	461a      	mov	r2, r3
 800509a:	4b0c      	ldr	r3, [pc, #48]	; (80050cc <UART_SetConfig+0x384>)
 800509c:	fba3 1302 	umull	r1, r3, r3, r2
 80050a0:	095b      	lsrs	r3, r3, #5
 80050a2:	2164      	movs	r1, #100	; 0x64
 80050a4:	fb01 f303 	mul.w	r3, r1, r3
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	3332      	adds	r3, #50	; 0x32
 80050ae:	4a07      	ldr	r2, [pc, #28]	; (80050cc <UART_SetConfig+0x384>)
 80050b0:	fba2 2303 	umull	r2, r3, r2, r3
 80050b4:	095b      	lsrs	r3, r3, #5
 80050b6:	f003 0207 	and.w	r2, r3, #7
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4442      	add	r2, r8
 80050c0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80050c2:	e1b2      	b.n	800542a <UART_SetConfig+0x6e2>
 80050c4:	40011000 	.word	0x40011000
 80050c8:	40011400 	.word	0x40011400
 80050cc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4ad7      	ldr	r2, [pc, #860]	; (8005434 <UART_SetConfig+0x6ec>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d005      	beq.n	80050e6 <UART_SetConfig+0x39e>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4ad6      	ldr	r2, [pc, #856]	; (8005438 <UART_SetConfig+0x6f0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	f040 80d1 	bne.w	8005288 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80050e6:	f7fe fff1 	bl	80040cc <HAL_RCC_GetPCLK2Freq>
 80050ea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	469a      	mov	sl, r3
 80050f0:	f04f 0b00 	mov.w	fp, #0
 80050f4:	46d0      	mov	r8, sl
 80050f6:	46d9      	mov	r9, fp
 80050f8:	eb18 0308 	adds.w	r3, r8, r8
 80050fc:	eb49 0409 	adc.w	r4, r9, r9
 8005100:	4698      	mov	r8, r3
 8005102:	46a1      	mov	r9, r4
 8005104:	eb18 080a 	adds.w	r8, r8, sl
 8005108:	eb49 090b 	adc.w	r9, r9, fp
 800510c:	f04f 0100 	mov.w	r1, #0
 8005110:	f04f 0200 	mov.w	r2, #0
 8005114:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005118:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800511c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005120:	4688      	mov	r8, r1
 8005122:	4691      	mov	r9, r2
 8005124:	eb1a 0508 	adds.w	r5, sl, r8
 8005128:	eb4b 0609 	adc.w	r6, fp, r9
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	4619      	mov	r1, r3
 8005132:	f04f 0200 	mov.w	r2, #0
 8005136:	f04f 0300 	mov.w	r3, #0
 800513a:	f04f 0400 	mov.w	r4, #0
 800513e:	0094      	lsls	r4, r2, #2
 8005140:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005144:	008b      	lsls	r3, r1, #2
 8005146:	461a      	mov	r2, r3
 8005148:	4623      	mov	r3, r4
 800514a:	4628      	mov	r0, r5
 800514c:	4631      	mov	r1, r6
 800514e:	f7fb fd83 	bl	8000c58 <__aeabi_uldivmod>
 8005152:	4603      	mov	r3, r0
 8005154:	460c      	mov	r4, r1
 8005156:	461a      	mov	r2, r3
 8005158:	4bb8      	ldr	r3, [pc, #736]	; (800543c <UART_SetConfig+0x6f4>)
 800515a:	fba3 2302 	umull	r2, r3, r3, r2
 800515e:	095b      	lsrs	r3, r3, #5
 8005160:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	469b      	mov	fp, r3
 8005168:	f04f 0c00 	mov.w	ip, #0
 800516c:	46d9      	mov	r9, fp
 800516e:	46e2      	mov	sl, ip
 8005170:	eb19 0309 	adds.w	r3, r9, r9
 8005174:	eb4a 040a 	adc.w	r4, sl, sl
 8005178:	4699      	mov	r9, r3
 800517a:	46a2      	mov	sl, r4
 800517c:	eb19 090b 	adds.w	r9, r9, fp
 8005180:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005184:	f04f 0100 	mov.w	r1, #0
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005190:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005194:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005198:	4689      	mov	r9, r1
 800519a:	4692      	mov	sl, r2
 800519c:	eb1b 0509 	adds.w	r5, fp, r9
 80051a0:	eb4c 060a 	adc.w	r6, ip, sl
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	4619      	mov	r1, r3
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	f04f 0300 	mov.w	r3, #0
 80051b2:	f04f 0400 	mov.w	r4, #0
 80051b6:	0094      	lsls	r4, r2, #2
 80051b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80051bc:	008b      	lsls	r3, r1, #2
 80051be:	461a      	mov	r2, r3
 80051c0:	4623      	mov	r3, r4
 80051c2:	4628      	mov	r0, r5
 80051c4:	4631      	mov	r1, r6
 80051c6:	f7fb fd47 	bl	8000c58 <__aeabi_uldivmod>
 80051ca:	4603      	mov	r3, r0
 80051cc:	460c      	mov	r4, r1
 80051ce:	461a      	mov	r2, r3
 80051d0:	4b9a      	ldr	r3, [pc, #616]	; (800543c <UART_SetConfig+0x6f4>)
 80051d2:	fba3 1302 	umull	r1, r3, r3, r2
 80051d6:	095b      	lsrs	r3, r3, #5
 80051d8:	2164      	movs	r1, #100	; 0x64
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	011b      	lsls	r3, r3, #4
 80051e2:	3332      	adds	r3, #50	; 0x32
 80051e4:	4a95      	ldr	r2, [pc, #596]	; (800543c <UART_SetConfig+0x6f4>)
 80051e6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ea:	095b      	lsrs	r3, r3, #5
 80051ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051f0:	4498      	add	r8, r3
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	469b      	mov	fp, r3
 80051f6:	f04f 0c00 	mov.w	ip, #0
 80051fa:	46d9      	mov	r9, fp
 80051fc:	46e2      	mov	sl, ip
 80051fe:	eb19 0309 	adds.w	r3, r9, r9
 8005202:	eb4a 040a 	adc.w	r4, sl, sl
 8005206:	4699      	mov	r9, r3
 8005208:	46a2      	mov	sl, r4
 800520a:	eb19 090b 	adds.w	r9, r9, fp
 800520e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005212:	f04f 0100 	mov.w	r1, #0
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800521e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005222:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005226:	4689      	mov	r9, r1
 8005228:	4692      	mov	sl, r2
 800522a:	eb1b 0509 	adds.w	r5, fp, r9
 800522e:	eb4c 060a 	adc.w	r6, ip, sl
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	4619      	mov	r1, r3
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	f04f 0300 	mov.w	r3, #0
 8005240:	f04f 0400 	mov.w	r4, #0
 8005244:	0094      	lsls	r4, r2, #2
 8005246:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800524a:	008b      	lsls	r3, r1, #2
 800524c:	461a      	mov	r2, r3
 800524e:	4623      	mov	r3, r4
 8005250:	4628      	mov	r0, r5
 8005252:	4631      	mov	r1, r6
 8005254:	f7fb fd00 	bl	8000c58 <__aeabi_uldivmod>
 8005258:	4603      	mov	r3, r0
 800525a:	460c      	mov	r4, r1
 800525c:	461a      	mov	r2, r3
 800525e:	4b77      	ldr	r3, [pc, #476]	; (800543c <UART_SetConfig+0x6f4>)
 8005260:	fba3 1302 	umull	r1, r3, r3, r2
 8005264:	095b      	lsrs	r3, r3, #5
 8005266:	2164      	movs	r1, #100	; 0x64
 8005268:	fb01 f303 	mul.w	r3, r1, r3
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	3332      	adds	r3, #50	; 0x32
 8005272:	4a72      	ldr	r2, [pc, #456]	; (800543c <UART_SetConfig+0x6f4>)
 8005274:	fba2 2303 	umull	r2, r3, r2, r3
 8005278:	095b      	lsrs	r3, r3, #5
 800527a:	f003 020f 	and.w	r2, r3, #15
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4442      	add	r2, r8
 8005284:	609a      	str	r2, [r3, #8]
 8005286:	e0d0      	b.n	800542a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005288:	f7fe ff0c 	bl	80040a4 <HAL_RCC_GetPCLK1Freq>
 800528c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	469a      	mov	sl, r3
 8005292:	f04f 0b00 	mov.w	fp, #0
 8005296:	46d0      	mov	r8, sl
 8005298:	46d9      	mov	r9, fp
 800529a:	eb18 0308 	adds.w	r3, r8, r8
 800529e:	eb49 0409 	adc.w	r4, r9, r9
 80052a2:	4698      	mov	r8, r3
 80052a4:	46a1      	mov	r9, r4
 80052a6:	eb18 080a 	adds.w	r8, r8, sl
 80052aa:	eb49 090b 	adc.w	r9, r9, fp
 80052ae:	f04f 0100 	mov.w	r1, #0
 80052b2:	f04f 0200 	mov.w	r2, #0
 80052b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80052ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80052be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80052c2:	4688      	mov	r8, r1
 80052c4:	4691      	mov	r9, r2
 80052c6:	eb1a 0508 	adds.w	r5, sl, r8
 80052ca:	eb4b 0609 	adc.w	r6, fp, r9
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	4619      	mov	r1, r3
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	f04f 0400 	mov.w	r4, #0
 80052e0:	0094      	lsls	r4, r2, #2
 80052e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052e6:	008b      	lsls	r3, r1, #2
 80052e8:	461a      	mov	r2, r3
 80052ea:	4623      	mov	r3, r4
 80052ec:	4628      	mov	r0, r5
 80052ee:	4631      	mov	r1, r6
 80052f0:	f7fb fcb2 	bl	8000c58 <__aeabi_uldivmod>
 80052f4:	4603      	mov	r3, r0
 80052f6:	460c      	mov	r4, r1
 80052f8:	461a      	mov	r2, r3
 80052fa:	4b50      	ldr	r3, [pc, #320]	; (800543c <UART_SetConfig+0x6f4>)
 80052fc:	fba3 2302 	umull	r2, r3, r3, r2
 8005300:	095b      	lsrs	r3, r3, #5
 8005302:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	469b      	mov	fp, r3
 800530a:	f04f 0c00 	mov.w	ip, #0
 800530e:	46d9      	mov	r9, fp
 8005310:	46e2      	mov	sl, ip
 8005312:	eb19 0309 	adds.w	r3, r9, r9
 8005316:	eb4a 040a 	adc.w	r4, sl, sl
 800531a:	4699      	mov	r9, r3
 800531c:	46a2      	mov	sl, r4
 800531e:	eb19 090b 	adds.w	r9, r9, fp
 8005322:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005326:	f04f 0100 	mov.w	r1, #0
 800532a:	f04f 0200 	mov.w	r2, #0
 800532e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005332:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005336:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800533a:	4689      	mov	r9, r1
 800533c:	4692      	mov	sl, r2
 800533e:	eb1b 0509 	adds.w	r5, fp, r9
 8005342:	eb4c 060a 	adc.w	r6, ip, sl
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	4619      	mov	r1, r3
 800534c:	f04f 0200 	mov.w	r2, #0
 8005350:	f04f 0300 	mov.w	r3, #0
 8005354:	f04f 0400 	mov.w	r4, #0
 8005358:	0094      	lsls	r4, r2, #2
 800535a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800535e:	008b      	lsls	r3, r1, #2
 8005360:	461a      	mov	r2, r3
 8005362:	4623      	mov	r3, r4
 8005364:	4628      	mov	r0, r5
 8005366:	4631      	mov	r1, r6
 8005368:	f7fb fc76 	bl	8000c58 <__aeabi_uldivmod>
 800536c:	4603      	mov	r3, r0
 800536e:	460c      	mov	r4, r1
 8005370:	461a      	mov	r2, r3
 8005372:	4b32      	ldr	r3, [pc, #200]	; (800543c <UART_SetConfig+0x6f4>)
 8005374:	fba3 1302 	umull	r1, r3, r3, r2
 8005378:	095b      	lsrs	r3, r3, #5
 800537a:	2164      	movs	r1, #100	; 0x64
 800537c:	fb01 f303 	mul.w	r3, r1, r3
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	3332      	adds	r3, #50	; 0x32
 8005386:	4a2d      	ldr	r2, [pc, #180]	; (800543c <UART_SetConfig+0x6f4>)
 8005388:	fba2 2303 	umull	r2, r3, r2, r3
 800538c:	095b      	lsrs	r3, r3, #5
 800538e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005392:	4498      	add	r8, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	469b      	mov	fp, r3
 8005398:	f04f 0c00 	mov.w	ip, #0
 800539c:	46d9      	mov	r9, fp
 800539e:	46e2      	mov	sl, ip
 80053a0:	eb19 0309 	adds.w	r3, r9, r9
 80053a4:	eb4a 040a 	adc.w	r4, sl, sl
 80053a8:	4699      	mov	r9, r3
 80053aa:	46a2      	mov	sl, r4
 80053ac:	eb19 090b 	adds.w	r9, r9, fp
 80053b0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80053b4:	f04f 0100 	mov.w	r1, #0
 80053b8:	f04f 0200 	mov.w	r2, #0
 80053bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80053c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80053c8:	4689      	mov	r9, r1
 80053ca:	4692      	mov	sl, r2
 80053cc:	eb1b 0509 	adds.w	r5, fp, r9
 80053d0:	eb4c 060a 	adc.w	r6, ip, sl
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	4619      	mov	r1, r3
 80053da:	f04f 0200 	mov.w	r2, #0
 80053de:	f04f 0300 	mov.w	r3, #0
 80053e2:	f04f 0400 	mov.w	r4, #0
 80053e6:	0094      	lsls	r4, r2, #2
 80053e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053ec:	008b      	lsls	r3, r1, #2
 80053ee:	461a      	mov	r2, r3
 80053f0:	4623      	mov	r3, r4
 80053f2:	4628      	mov	r0, r5
 80053f4:	4631      	mov	r1, r6
 80053f6:	f7fb fc2f 	bl	8000c58 <__aeabi_uldivmod>
 80053fa:	4603      	mov	r3, r0
 80053fc:	460c      	mov	r4, r1
 80053fe:	461a      	mov	r2, r3
 8005400:	4b0e      	ldr	r3, [pc, #56]	; (800543c <UART_SetConfig+0x6f4>)
 8005402:	fba3 1302 	umull	r1, r3, r3, r2
 8005406:	095b      	lsrs	r3, r3, #5
 8005408:	2164      	movs	r1, #100	; 0x64
 800540a:	fb01 f303 	mul.w	r3, r1, r3
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	011b      	lsls	r3, r3, #4
 8005412:	3332      	adds	r3, #50	; 0x32
 8005414:	4a09      	ldr	r2, [pc, #36]	; (800543c <UART_SetConfig+0x6f4>)
 8005416:	fba2 2303 	umull	r2, r3, r2, r3
 800541a:	095b      	lsrs	r3, r3, #5
 800541c:	f003 020f 	and.w	r2, r3, #15
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4442      	add	r2, r8
 8005426:	609a      	str	r2, [r3, #8]
}
 8005428:	e7ff      	b.n	800542a <UART_SetConfig+0x6e2>
 800542a:	bf00      	nop
 800542c:	3714      	adds	r7, #20
 800542e:	46bd      	mov	sp, r7
 8005430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005434:	40011000 	.word	0x40011000
 8005438:	40011400 	.word	0x40011400
 800543c:	51eb851f 	.word	0x51eb851f

08005440 <ai_log_err>:
AI_ALIGNED(4)
static ai_u8 out_data_s[AI_NETWORK_OUT_1_SIZE_BYTES];
#endif

static void ai_log_err(const ai_error err, const char *fct)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d009      	beq.n	8005464 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8005450:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8005452:	461a      	mov	r2, r3
        err.type, err.code);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800545a:	6839      	ldr	r1, [r7, #0]
 800545c:	4806      	ldr	r0, [pc, #24]	; (8005478 <ai_log_err+0x38>)
 800545e:	f002 fb9f 	bl	8007ba0 <iprintf>
 8005462:	e008      	b.n	8005476 <ai_log_err+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8005464:	793b      	ldrb	r3, [r7, #4]
 8005466:	4619      	mov	r1, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800546e:	461a      	mov	r2, r3
 8005470:	4802      	ldr	r0, [pc, #8]	; (800547c <ai_log_err+0x3c>)
 8005472:	f002 fb95 	bl	8007ba0 <iprintf>

  do {} while (1);
 8005476:	e7fe      	b.n	8005476 <ai_log_err+0x36>
 8005478:	0800a5a8 	.word	0x0800a5a8
 800547c:	0800a5dc 	.word	0x0800a5dc

08005480 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle w_addr, ai_handle act_addr)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b090      	sub	sp, #64	; 0x40
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  ai_error err;

  /* 1 - Create an instance of the model */
  err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 800548a:	2100      	movs	r1, #0
 800548c:	4837      	ldr	r0, [pc, #220]	; (800556c <ai_boostrap+0xec>)
 800548e:	f000 f9d1 	bl	8005834 <ai_network_create>
 8005492:	4603      	mov	r3, r0
 8005494:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (err.type != AI_ERROR_NONE) {
 8005496:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800549a:	2b00      	cmp	r3, #0
 800549c:	d006      	beq.n	80054ac <ai_boostrap+0x2c>
    ai_log_err(err, "ai_network_create");
 800549e:	4934      	ldr	r1, [pc, #208]	; (8005570 <ai_boostrap+0xf0>)
 80054a0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80054a2:	f7ff ffcd 	bl	8005440 <ai_log_err>
    return -1;
 80054a6:	f04f 33ff 	mov.w	r3, #4294967295
 80054aa:	e05b      	b.n	8005564 <ai_boostrap+0xe4>
  }

  /* 2 - Initialize the instance */
  const ai_network_params params = {
 80054ac:	4b31      	ldr	r3, [pc, #196]	; (8005574 <ai_boostrap+0xf4>)
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	2301      	movs	r3, #1
 80054b2:	823b      	strh	r3, [r7, #16]
 80054b4:	2301      	movs	r3, #1
 80054b6:	827b      	strh	r3, [r7, #18]
 80054b8:	2301      	movs	r3, #1
 80054ba:	82bb      	strh	r3, [r7, #20]
 80054bc:	4b2e      	ldr	r3, [pc, #184]	; (8005578 <ai_boostrap+0xf8>)
 80054be:	61bb      	str	r3, [r7, #24]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	2300      	movs	r3, #0
 80054c6:	623b      	str	r3, [r7, #32]
 80054c8:	4b2c      	ldr	r3, [pc, #176]	; (800557c <ai_boostrap+0xfc>)
 80054ca:	627b      	str	r3, [r7, #36]	; 0x24
 80054cc:	2301      	movs	r3, #1
 80054ce:	853b      	strh	r3, [r7, #40]	; 0x28
 80054d0:	2301      	movs	r3, #1
 80054d2:	857b      	strh	r3, [r7, #42]	; 0x2a
 80054d4:	2301      	movs	r3, #1
 80054d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80054d8:	f44f 63d6 	mov.w	r3, #1712	; 0x6b0
 80054dc:	633b      	str	r3, [r7, #48]	; 0x30
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	637b      	str	r3, [r7, #52]	; 0x34
 80054e2:	2300      	movs	r3, #0
 80054e4:	63bb      	str	r3, [r7, #56]	; 0x38
      AI_NETWORK_DATA_WEIGHTS(w_addr),
      AI_NETWORK_DATA_ACTIVATIONS(act_addr) };

  if (!ai_network_init(network, &params)) {
 80054e6:	4b21      	ldr	r3, [pc, #132]	; (800556c <ai_boostrap+0xec>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f107 020c 	add.w	r2, r7, #12
 80054ee:	4611      	mov	r1, r2
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 f9c1 	bl	8005878 <ai_network_init>
 80054f6:	4603      	mov	r3, r0
 80054f8:	f083 0301 	eor.w	r3, r3, #1
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00d      	beq.n	800551e <ai_boostrap+0x9e>
      err = ai_network_get_error(network);
 8005502:	4b1a      	ldr	r3, [pc, #104]	; (800556c <ai_boostrap+0xec>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4618      	mov	r0, r3
 8005508:	f000 f988 	bl	800581c <ai_network_get_error>
 800550c:	4603      	mov	r3, r0
 800550e:	63fb      	str	r3, [r7, #60]	; 0x3c
      ai_log_err(err, "ai_network_init");
 8005510:	491b      	ldr	r1, [pc, #108]	; (8005580 <ai_boostrap+0x100>)
 8005512:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005514:	f7ff ff94 	bl	8005440 <ai_log_err>
      return -1;
 8005518:	f04f 33ff 	mov.w	r3, #4294967295
 800551c:	e022      	b.n	8005564 <ai_boostrap+0xe4>
    }

  /* 3 - Retrieve the network info of the created instance */
  if (!ai_network_get_info(network, &network_info)) {
 800551e:	4b13      	ldr	r3, [pc, #76]	; (800556c <ai_boostrap+0xec>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4918      	ldr	r1, [pc, #96]	; (8005584 <ai_boostrap+0x104>)
 8005524:	4618      	mov	r0, r3
 8005526:	f000 f91b 	bl	8005760 <ai_network_get_info>
 800552a:	4603      	mov	r3, r0
 800552c:	f083 0301 	eor.w	r3, r3, #1
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d015      	beq.n	8005562 <ai_boostrap+0xe2>
    err = ai_network_get_error(network);
 8005536:	4b0d      	ldr	r3, [pc, #52]	; (800556c <ai_boostrap+0xec>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4618      	mov	r0, r3
 800553c:	f000 f96e 	bl	800581c <ai_network_get_error>
 8005540:	4603      	mov	r3, r0
 8005542:	63fb      	str	r3, [r7, #60]	; 0x3c
    ai_log_err(err, "ai_network_get_error");
 8005544:	4910      	ldr	r1, [pc, #64]	; (8005588 <ai_boostrap+0x108>)
 8005546:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005548:	f7ff ff7a 	bl	8005440 <ai_log_err>
    ai_network_destroy(network);
 800554c:	4b07      	ldr	r3, [pc, #28]	; (800556c <ai_boostrap+0xec>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f000 f985 	bl	8005860 <ai_network_destroy>
    network = AI_HANDLE_NULL;
 8005556:	4b05      	ldr	r3, [pc, #20]	; (800556c <ai_boostrap+0xec>)
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]
    return -3;
 800555c:	f06f 0302 	mvn.w	r3, #2
 8005560:	e000      	b.n	8005564 <ai_boostrap+0xe4>
  }

  return 0;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3740      	adds	r7, #64	; 0x40
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	20001e48 	.word	0x20001e48
 8005570:	0800a60c 	.word	0x0800a60c
 8005574:	40040440 	.word	0x40040440
 8005578:	00070eb0 	.word	0x00070eb0
 800557c:	00040440 	.word	0x00040440
 8005580:	0800a620 	.word	0x0800a620
 8005584:	20001e4c 	.word	0x20001e4c
 8005588:	0800a630 	.word	0x0800a630

0800558c <ai_run_v2>:

  return 0;
}

/* USER CODE BEGIN 2 */
int ai_run_v2(void *in_data, void *out_data){
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
	ai_i32 nbatch;
	ai_error err;

	/* Parameters checking */
	if (!in_data || !out_data || !network)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d006      	beq.n	80055aa <ai_run_v2+0x1e>
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <ai_run_v2+0x1e>
 80055a2:	4b17      	ldr	r3, [pc, #92]	; (8005600 <ai_run_v2+0x74>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d102      	bne.n	80055b0 <ai_run_v2+0x24>
		return -1;
 80055aa:	f04f 33ff 	mov.w	r3, #4294967295
 80055ae:	e022      	b.n	80055f6 <ai_run_v2+0x6a>

	ai_buffer *ai_input = network_info.inputs;
 80055b0:	4b14      	ldr	r3, [pc, #80]	; (8005604 <ai_run_v2+0x78>)
 80055b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b4:	617b      	str	r3, [r7, #20]
	ai_buffer *ai_output = network_info.outputs;
 80055b6:	4b13      	ldr	r3, [pc, #76]	; (8005604 <ai_run_v2+0x78>)
 80055b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ba:	613b      	str	r3, [r7, #16]

	/* Initialize input/output buffer handlers */
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	611a      	str	r2, [r3, #16]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	683a      	ldr	r2, [r7, #0]
 80055c6:	611a      	str	r2, [r3, #16]

	/* 2 - Perform the inference */
	nbatch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80055c8:	4b0d      	ldr	r3, [pc, #52]	; (8005600 <ai_run_v2+0x74>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	6979      	ldr	r1, [r7, #20]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 f990 	bl	80058f6 <ai_network_run>
 80055d6:	60f8      	str	r0, [r7, #12]
	if (nbatch != 1) {
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d00a      	beq.n	80055f4 <ai_run_v2+0x68>
		err = ai_network_get_error(network);
 80055de:	4b08      	ldr	r3, [pc, #32]	; (8005600 <ai_run_v2+0x74>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 f91a 	bl	800581c <ai_network_get_error>
 80055e8:	4603      	mov	r3, r0
 80055ea:	60bb      	str	r3, [r7, #8]
		// ...
		return err.code;
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80055f2:	e000      	b.n	80055f6 <ai_run_v2+0x6a>
	}


  return 0;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3718      	adds	r7, #24
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	20001e48 	.word	0x20001e48
 8005604:	20001e4c 	.word	0x20001e4c

08005608 <MX_X_CUBE_AI_Init>:

/*************************************************************************
  *
  */
void MX_X_CUBE_AI_Init(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 800560c:	4805      	ldr	r0, [pc, #20]	; (8005624 <MX_X_CUBE_AI_Init+0x1c>)
 800560e:	f002 fb3b 	bl	8007c88 <puts>

  ai_boostrap(ai_network_data_weights_get(), activations);
 8005612:	f000 f981 	bl	8005918 <ai_network_data_weights_get>
 8005616:	4603      	mov	r3, r0
 8005618:	4903      	ldr	r1, [pc, #12]	; (8005628 <MX_X_CUBE_AI_Init+0x20>)
 800561a:	4618      	mov	r0, r3
 800561c:	f7ff ff30 	bl	8005480 <ai_boostrap>
    /* USER CODE END 5 */
}
 8005620:	bf00      	nop
 8005622:	bd80      	pop	{r7, pc}
 8005624:	0800a658 	.word	0x0800a658
 8005628:	20001ec0 	.word	0x20001ec0

0800562c <network_configure_activations>:


AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, 4));
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	3303      	adds	r3, #3
 800563c:	f023 0303 	bic.w	r3, r3, #3
 8005640:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    input_0_output_array.data = AI_PTR(NULL);
 8005642:	4b14      	ldr	r3, [pc, #80]	; (8005694 <network_configure_activations+0x68>)
 8005644:	2200      	movs	r2, #0
 8005646:	609a      	str	r2, [r3, #8]
    input_0_output_array.data_start = AI_PTR(NULL);
 8005648:	4b12      	ldr	r3, [pc, #72]	; (8005694 <network_configure_activations+0x68>)
 800564a:	2200      	movs	r2, #0
 800564c:	60da      	str	r2, [r3, #12]
    input_layer_output_array.data = AI_PTR(activations + 0);
 800564e:	4a12      	ldr	r2, [pc, #72]	; (8005698 <network_configure_activations+0x6c>)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6093      	str	r3, [r2, #8]
    input_layer_output_array.data_start = AI_PTR(activations + 0);
 8005654:	4a10      	ldr	r2, [pc, #64]	; (8005698 <network_configure_activations+0x6c>)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	60d3      	str	r3, [r2, #12]
    input_layer_nl_output_array.data = AI_PTR(activations + 0);
 800565a:	4a10      	ldr	r2, [pc, #64]	; (800569c <network_configure_activations+0x70>)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6093      	str	r3, [r2, #8]
    input_layer_nl_output_array.data_start = AI_PTR(activations + 0);
 8005660:	4a0e      	ldr	r2, [pc, #56]	; (800569c <network_configure_activations+0x70>)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	60d3      	str	r3, [r2, #12]
    hidden1_output_array.data = AI_PTR(activations + 512);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800566c:	4a0c      	ldr	r2, [pc, #48]	; (80056a0 <network_configure_activations+0x74>)
 800566e:	6093      	str	r3, [r2, #8]
    hidden1_output_array.data_start = AI_PTR(activations + 512);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005676:	4a0a      	ldr	r2, [pc, #40]	; (80056a0 <network_configure_activations+0x74>)
 8005678:	60d3      	str	r3, [r2, #12]
    hidden1_nl_output_array.data = AI_PTR(NULL);
 800567a:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <network_configure_activations+0x78>)
 800567c:	2200      	movs	r2, #0
 800567e:	609a      	str	r2, [r3, #8]
    hidden1_nl_output_array.data_start = AI_PTR(NULL);
 8005680:	4b08      	ldr	r3, [pc, #32]	; (80056a4 <network_configure_activations+0x78>)
 8005682:	2200      	movs	r2, #0
 8005684:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 8005686:	2301      	movs	r3, #1
}
 8005688:	4618      	mov	r0, r3
 800568a:	3714      	adds	r7, #20
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr
 8005694:	200017f4 	.word	0x200017f4
 8005698:	20001804 	.word	0x20001804
 800569c:	20001814 	.word	0x20001814
 80056a0:	20001824 	.word	0x20001824
 80056a4:	20001834 	.word	0x20001834

080056a8 <network_configure_weights>:


AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    input_layer_weights_array.format |= AI_FMT_FLAG_CONST;
 80056b8:	4b25      	ldr	r3, [pc, #148]	; (8005750 <network_configure_weights+0xa8>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056c0:	4a23      	ldr	r2, [pc, #140]	; (8005750 <network_configure_weights+0xa8>)
 80056c2:	6013      	str	r3, [r2, #0]
    input_layer_weights_array.data = AI_PTR(weights + 0);
 80056c4:	4a22      	ldr	r2, [pc, #136]	; (8005750 <network_configure_weights+0xa8>)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6093      	str	r3, [r2, #8]
    input_layer_weights_array.data_start = AI_PTR(weights + 0);
 80056ca:	4a21      	ldr	r2, [pc, #132]	; (8005750 <network_configure_weights+0xa8>)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	60d3      	str	r3, [r2, #12]
    input_layer_bias_array.format |= AI_FMT_FLAG_CONST;
 80056d0:	4b20      	ldr	r3, [pc, #128]	; (8005754 <network_configure_weights+0xac>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056d8:	4a1e      	ldr	r2, [pc, #120]	; (8005754 <network_configure_weights+0xac>)
 80056da:	6013      	str	r3, [r2, #0]
    input_layer_bias_array.data = AI_PTR(weights + 307200);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80056e2:	4a1c      	ldr	r2, [pc, #112]	; (8005754 <network_configure_weights+0xac>)
 80056e4:	6093      	str	r3, [r2, #8]
    input_layer_bias_array.data_start = AI_PTR(weights + 307200);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80056ec:	4a19      	ldr	r2, [pc, #100]	; (8005754 <network_configure_weights+0xac>)
 80056ee:	60d3      	str	r3, [r2, #12]
    hidden1_weights_array.format |= AI_FMT_FLAG_CONST;
 80056f0:	4b19      	ldr	r3, [pc, #100]	; (8005758 <network_configure_weights+0xb0>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056f8:	4a17      	ldr	r2, [pc, #92]	; (8005758 <network_configure_weights+0xb0>)
 80056fa:	6013      	str	r3, [r2, #0]
    hidden1_weights_array.data = AI_PTR(weights + 307712);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 8005702:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005706:	4a14      	ldr	r2, [pc, #80]	; (8005758 <network_configure_weights+0xb0>)
 8005708:	6093      	str	r3, [r2, #8]
    hidden1_weights_array.data_start = AI_PTR(weights + 307712);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 8005710:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005714:	4a10      	ldr	r2, [pc, #64]	; (8005758 <network_configure_weights+0xb0>)
 8005716:	60d3      	str	r3, [r2, #12]
    hidden1_bias_array.format |= AI_FMT_FLAG_CONST;
 8005718:	4b10      	ldr	r3, [pc, #64]	; (800575c <network_configure_weights+0xb4>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005720:	4a0e      	ldr	r2, [pc, #56]	; (800575c <network_configure_weights+0xb4>)
 8005722:	6013      	str	r3, [r2, #0]
    hidden1_bias_array.data = AI_PTR(weights + 461312);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f503 23e1 	add.w	r3, r3, #460800	; 0x70800
 800572a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800572e:	4a0b      	ldr	r2, [pc, #44]	; (800575c <network_configure_weights+0xb4>)
 8005730:	6093      	str	r3, [r2, #8]
    hidden1_bias_array.data_start = AI_PTR(weights + 461312);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f503 23e1 	add.w	r3, r3, #460800	; 0x70800
 8005738:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800573c:	4a07      	ldr	r2, [pc, #28]	; (800575c <network_configure_weights+0xb4>)
 800573e:	60d3      	str	r3, [r2, #12]
  }

  return true;
 8005740:	2301      	movs	r3, #1
}
 8005742:	4618      	mov	r0, r3
 8005744:	3714      	adds	r7, #20
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	20001844 	.word	0x20001844
 8005754:	20001854 	.word	0x20001854
 8005758:	20001864 	.word	0x20001864
 800575c:	20001874 	.word	0x20001874

08005760 <ai_network_get_info>:
/**  PUBLIC APIs SECTION  *****************************************************/

AI_API_ENTRY
ai_bool ai_network_get_info(
  ai_handle network, ai_network_report* report)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b0a0      	sub	sp, #128	; 0x80
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_ACQUIRE_CTX(network);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f9f8 	bl	8005b60 <ai_platform_context_acquire>
 8005770:	67f8      	str	r0, [r7, #124]	; 0x7c

  if ( report && net_ctx )
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d040      	beq.n	80057fa <ai_network_get_info+0x9a>
 8005778:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800577a:	2b00      	cmp	r3, #0
 800577c:	d03d      	beq.n	80057fa <ai_network_get_info+0x9a>
  {
    ai_network_report r = {
 800577e:	f107 0308 	add.w	r3, r7, #8
 8005782:	2274      	movs	r2, #116	; 0x74
 8005784:	2100      	movs	r1, #0
 8005786:	4618      	mov	r0, r3
 8005788:	f001 fcef 	bl	800716a <memset>
 800578c:	4b1d      	ldr	r3, [pc, #116]	; (8005804 <ai_network_get_info+0xa4>)
 800578e:	60bb      	str	r3, [r7, #8]
 8005790:	4b1d      	ldr	r3, [pc, #116]	; (8005808 <ai_network_get_info+0xa8>)
 8005792:	60fb      	str	r3, [r7, #12]
 8005794:	4b1d      	ldr	r3, [pc, #116]	; (800580c <ai_network_get_info+0xac>)
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	4b1d      	ldr	r3, [pc, #116]	; (8005810 <ai_network_get_info+0xb0>)
 800579a:	617b      	str	r3, [r7, #20]
      .model_signature   = AI_NETWORK_MODEL_SIGNATURE,
      .model_datetime    = AI_TOOLS_DATE_TIME,
      
      .compile_datetime  = AI_TOOLS_COMPILE_TIME,
      
      .runtime_revision  = ai_platform_runtime_get_revision(),
 800579c:	f000 f934 	bl	8005a08 <ai_platform_runtime_get_revision>
 80057a0:	4603      	mov	r3, r0
    ai_network_report r = {
 80057a2:	61bb      	str	r3, [r7, #24]
 80057a4:	f000 f952 	bl	8005a4c <ai_platform_runtime_get_version>
 80057a8:	4603      	mov	r3, r0
 80057aa:	61fb      	str	r3, [r7, #28]
 80057ac:	4b19      	ldr	r3, [pc, #100]	; (8005814 <ai_network_get_info+0xb4>)
 80057ae:	623b      	str	r3, [r7, #32]
 80057b0:	2306      	movs	r3, #6
 80057b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80057b6:	f000 f96b 	bl	8005a90 <ai_platform_api_get_version>
 80057ba:	4603      	mov	r3, r0
 80057bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057be:	f000 f99b 	bl	8005af8 <ai_platform_interface_api_get_version>
 80057c2:	4603      	mov	r3, r0
 80057c4:	633b      	str	r3, [r7, #48]	; 0x30
 80057c6:	4b14      	ldr	r3, [pc, #80]	; (8005818 <ai_network_get_info+0xb8>)
 80057c8:	637b      	str	r3, [r7, #52]	; 0x34
      .params            = AI_STRUCT_INIT,
      .n_nodes           = 0,
      .signature         = 0x0,
    };

    if (!ai_platform_api_get_network_report(network, &r)) return false;
 80057ca:	f107 0308 	add.w	r3, r7, #8
 80057ce:	4619      	mov	r1, r3
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 fa21 	bl	8005c18 <ai_platform_api_get_network_report>
 80057d6:	4603      	mov	r3, r0
 80057d8:	f083 0301 	eor.w	r3, r3, #1
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <ai_network_get_info+0x86>
 80057e2:	2300      	movs	r3, #0
 80057e4:	e00a      	b.n	80057fc <ai_network_get_info+0x9c>

    *report = r;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f107 0308 	add.w	r3, r7, #8
 80057ee:	2274      	movs	r2, #116	; 0x74
 80057f0:	4619      	mov	r1, r3
 80057f2:	f001 fcaf 	bl	8007154 <memcpy>
    return true;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e000      	b.n	80057fc <ai_network_get_info+0x9c>
  }

  return false;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3780      	adds	r7, #128	; 0x80
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	0800a714 	.word	0x0800a714
 8005808:	0800a71c 	.word	0x0800a71c
 800580c:	0800a740 	.word	0x0800a740
 8005810:	0800a75c 	.word	0x0800a75c
 8005814:	0800a774 	.word	0x0800a774
 8005818:	0001c558 	.word	0x0001c558

0800581c <ai_network_get_error>:

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f9c5 	bl	8005bb4 <ai_platform_network_get_error>
 800582a:	4603      	mov	r3, r0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3708      	adds	r7, #8
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af02      	add	r7, sp, #8
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800583e:	2300      	movs	r3, #0
 8005840:	9301      	str	r3, [sp, #4]
 8005842:	2304      	movs	r3, #4
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	2301      	movs	r3, #1
 8005848:	4a04      	ldr	r2, [pc, #16]	; (800585c <ai_network_create+0x28>)
 800584a:	6839      	ldr	r1, [r7, #0]
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fad9 	bl	8005e04 <ai_platform_network_create>
 8005852:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8005854:	4618      	mov	r0, r3
 8005856:	3708      	adds	r7, #8
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	20001790 	.word	0x20001790

08005860 <ai_network_destroy>:

AI_API_ENTRY
ai_handle ai_network_destroy(ai_handle network)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  return ai_platform_network_destroy(network);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fb3d 	bl	8005ee8 <ai_platform_network_destroy>
 800586e:	4603      	mov	r3, r0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3708      	adds	r7, #8
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <ai_network_init>:

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8005882:	6839      	ldr	r1, [r7, #0]
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 fb61 	bl	8005f4c <ai_platform_network_init>
 800588a:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <ai_network_init+0x1e>
 8005892:	2300      	movs	r3, #0
 8005894:	e02b      	b.n	80058ee <ai_network_init+0x76>

  ai_bool ok = true;
 8005896:	2301      	movs	r3, #1
 8005898:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, &params->params);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	4619      	mov	r1, r3
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f7ff ff02 	bl	80056a8 <network_configure_weights>
 80058a4:	4603      	mov	r3, r0
 80058a6:	461a      	mov	r2, r3
 80058a8:	7afb      	ldrb	r3, [r7, #11]
 80058aa:	4013      	ands	r3, r2
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	bf14      	ite	ne
 80058b0:	2301      	movne	r3, #1
 80058b2:	2300      	moveq	r3, #0
 80058b4:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, &params->activations);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	3318      	adds	r3, #24
 80058ba:	4619      	mov	r1, r3
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f7ff feb5 	bl	800562c <network_configure_activations>
 80058c2:	4603      	mov	r3, r0
 80058c4:	461a      	mov	r2, r3
 80058c6:	7afb      	ldrb	r3, [r7, #11]
 80058c8:	4013      	ands	r3, r2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	bf14      	ite	ne
 80058ce:	2301      	movne	r3, #1
 80058d0:	2300      	moveq	r3, #0
 80058d2:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 fbab 	bl	8006030 <ai_platform_network_post_init>
 80058da:	4603      	mov	r3, r0
 80058dc:	461a      	mov	r2, r3
 80058de:	7afb      	ldrb	r3, [r7, #11]
 80058e0:	4013      	ands	r3, r2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	bf14      	ite	ne
 80058e6:	2301      	movne	r3, #1
 80058e8:	2300      	moveq	r3, #0
 80058ea:	72fb      	strb	r3, [r7, #11]

  return ok;
 80058ec:	7afb      	ldrb	r3, [r7, #11]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	68b9      	ldr	r1, [r7, #8]
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 fbde 	bl	80060c8 <ai_platform_network_process>
 800590c:	4603      	mov	r3, r0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
	...

08005918 <ai_network_data_weights_get>:
*/

#include "network_data.h"

ai_handle ai_network_data_weights_get(void)
{
 8005918:	b480      	push	{r7}
 800591a:	af00      	add	r7, sp, #0
    0xbb, 0xb4, 0x6a, 0xc6, 0x3b, 0xd2, 0x73, 0x6d, 0xbb,
    0x1a, 0x59, 0x18, 0xbb, 0x83, 0xdd, 0xb6, 0xbb, 0x0a,
    0x13, 0x44, 0xba, 0xf0, 0x7d, 0xcf, 0x3a, 0x3d, 0x4d,
    0x75, 0x3b, 0x50, 0x99, 0x65, 0x3b, 0xf5, 0xdb, 0x04,
    0x3b, 0x15, 0x57, 0x82, 0xbb, 0xd7, 0x81, 0x56, 0xbc  };
  return AI_HANDLE_PTR(s_network_weights);
 800591c:	4b02      	ldr	r3, [pc, #8]	; (8005928 <ai_network_data_weights_get+0x10>)
}
 800591e:	4618      	mov	r0, r3
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	0800a7c0 	.word	0x0800a7c0

0800592c <_ai_platform_get_io_buffers_info>:
 800592c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005930:	2400      	movs	r4, #0
 8005932:	b083      	sub	sp, #12
 8005934:	4606      	mov	r6, r0
 8005936:	4688      	mov	r8, r1
 8005938:	46a3      	mov	fp, r4
 800593a:	f04f 0a18 	mov.w	sl, #24
 800593e:	f04f 0901 	mov.w	r9, #1
 8005942:	b2a0      	uxth	r0, r4
 8005944:	b936      	cbnz	r6, 8005954 <_ai_platform_get_io_buffers_info+0x28>
 8005946:	2800      	cmp	r0, #0
 8005948:	d03b      	beq.n	80059c2 <_ai_platform_get_io_buffers_info+0x96>
 800594a:	68b3      	ldr	r3, [r6, #8]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f8c8 3000 	str.w	r3, [r8]
 8005952:	e036      	b.n	80059c2 <_ai_platform_get_io_buffers_info+0x96>
 8005954:	8833      	ldrh	r3, [r6, #0]
 8005956:	429c      	cmp	r4, r3
 8005958:	d2f5      	bcs.n	8005946 <_ai_platform_get_io_buffers_info+0x1a>
 800595a:	6873      	ldr	r3, [r6, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d0f2      	beq.n	8005946 <_ai_platform_get_io_buffers_info+0x1a>
 8005960:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 8005964:	2d00      	cmp	r5, #0
 8005966:	d0ee      	beq.n	8005946 <_ai_platform_get_io_buffers_info+0x1a>
 8005968:	68b3      	ldr	r3, [r6, #8]
 800596a:	69aa      	ldr	r2, [r5, #24]
 800596c:	6859      	ldr	r1, [r3, #4]
 800596e:	6810      	ldr	r0, [r2, #0]
 8005970:	689f      	ldr	r7, [r3, #8]
 8005972:	9101      	str	r1, [sp, #4]
 8005974:	f001 fb46 	bl	8007004 <ai_array_to_buffer_fmt>
 8005978:	9901      	ldr	r1, [sp, #4]
 800597a:	fb0a f304 	mul.w	r3, sl, r4
 800597e:	18ca      	adds	r2, r1, r3
 8005980:	50c8      	str	r0, [r1, r3]
 8005982:	f8a2 9004 	strh.w	r9, [r2, #4]
 8005986:	68eb      	ldr	r3, [r5, #12]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	80d3      	strh	r3, [r2, #6]
 800598c:	68eb      	ldr	r3, [r5, #12]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	8113      	strh	r3, [r2, #8]
 8005992:	68eb      	ldr	r3, [r5, #12]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	60d3      	str	r3, [r2, #12]
 8005998:	69ab      	ldr	r3, [r5, #24]
 800599a:	00e1      	lsls	r1, r4, #3
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	6113      	str	r3, [r2, #16]
 80059a0:	1878      	adds	r0, r7, r1
 80059a2:	b150      	cbz	r0, 80059ba <_ai_platform_get_io_buffers_info+0x8e>
 80059a4:	f847 b034 	str.w	fp, [r7, r4, lsl #3]
 80059a8:	682b      	ldr	r3, [r5, #0]
 80059aa:	6043      	str	r3, [r0, #4]
 80059ac:	b11b      	cbz	r3, 80059b6 <_ai_platform_get_io_buffers_info+0x8a>
 80059ae:	885b      	ldrh	r3, [r3, #2]
 80059b0:	3300      	adds	r3, #0
 80059b2:	bf18      	it	ne
 80059b4:	2301      	movne	r3, #1
 80059b6:	507b      	str	r3, [r7, r1]
 80059b8:	b903      	cbnz	r3, 80059bc <_ai_platform_get_io_buffers_info+0x90>
 80059ba:	2000      	movs	r0, #0
 80059bc:	6150      	str	r0, [r2, #20]
 80059be:	3401      	adds	r4, #1
 80059c0:	e7bf      	b.n	8005942 <_ai_platform_get_io_buffers_info+0x16>
 80059c2:	b003      	add	sp, #12
 80059c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080059c8 <_platform_network_state_setup.isra.1>:
 80059c8:	b430      	push	{r4, r5}
 80059ca:	68dd      	ldr	r5, [r3, #12]
 80059cc:	695c      	ldr	r4, [r3, #20]
 80059ce:	68ed      	ldr	r5, [r5, #12]
 80059d0:	68e4      	ldr	r4, [r4, #12]
 80059d2:	fb04 f405 	mul.w	r4, r4, r5
 80059d6:	6084      	str	r4, [r0, #8]
 80059d8:	8809      	ldrh	r1, [r1, #0]
 80059da:	fb04 f401 	mul.w	r4, r4, r1
 80059de:	60c4      	str	r4, [r0, #12]
 80059e0:	6811      	ldr	r1, [r2, #0]
 80059e2:	6041      	str	r1, [r0, #4]
 80059e4:	6812      	ldr	r2, [r2, #0]
 80059e6:	4414      	add	r4, r2
 80059e8:	6004      	str	r4, [r0, #0]
 80059ea:	699a      	ldr	r2, [r3, #24]
 80059ec:	6814      	ldr	r4, [r2, #0]
 80059ee:	00a4      	lsls	r4, r4, #2
 80059f0:	d407      	bmi.n	8005a02 <_platform_network_state_setup.isra.1+0x3a>
 80059f2:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 80059f6:	1b64      	subs	r4, r4, r5
 80059f8:	4421      	add	r1, r4
 80059fa:	6091      	str	r1, [r2, #8]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	6842      	ldr	r2, [r0, #4]
 8005a00:	60da      	str	r2, [r3, #12]
 8005a02:	bc30      	pop	{r4, r5}
 8005a04:	4770      	bx	lr
	...

08005a08 <ai_platform_runtime_get_revision>:
 8005a08:	490a      	ldr	r1, [pc, #40]	; (8005a34 <ai_platform_runtime_get_revision+0x2c>)
 8005a0a:	4a0b      	ldr	r2, [pc, #44]	; (8005a38 <ai_platform_runtime_get_revision+0x30>)
 8005a0c:	680b      	ldr	r3, [r1, #0]
 8005a0e:	2001      	movs	r0, #1
 8005a10:	f023 0301 	bic.w	r3, r3, #1
 8005a14:	600b      	str	r3, [r1, #0]
 8005a16:	4613      	mov	r3, r2
 8005a18:	6010      	str	r0, [r2, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	2a00      	cmp	r2, #0
 8005a1e:	d1fc      	bne.n	8005a1a <ai_platform_runtime_get_revision+0x12>
 8005a20:	4b06      	ldr	r3, [pc, #24]	; (8005a3c <ai_platform_runtime_get_revision+0x34>)
 8005a22:	4a07      	ldr	r2, [pc, #28]	; (8005a40 <ai_platform_runtime_get_revision+0x38>)
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	4b06      	ldr	r3, [pc, #24]	; (8005a44 <ai_platform_runtime_get_revision+0x3c>)
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d000      	beq.n	8005a30 <ai_platform_runtime_get_revision+0x28>
 8005a2e:	e7fe      	b.n	8005a2e <ai_platform_runtime_get_revision+0x26>
 8005a30:	4805      	ldr	r0, [pc, #20]	; (8005a48 <ai_platform_runtime_get_revision+0x40>)
 8005a32:	4770      	bx	lr
 8005a34:	e0002000 	.word	0xe0002000
 8005a38:	40023008 	.word	0x40023008
 8005a3c:	40023000 	.word	0x40023000
 8005a40:	f407a5c2 	.word	0xf407a5c2
 8005a44:	b5e8b5cd 	.word	0xb5e8b5cd
 8005a48:	0807b670 	.word	0x0807b670

08005a4c <ai_platform_runtime_get_version>:
 8005a4c:	490b      	ldr	r1, [pc, #44]	; (8005a7c <ai_platform_runtime_get_version+0x30>)
 8005a4e:	4a0c      	ldr	r2, [pc, #48]	; (8005a80 <ai_platform_runtime_get_version+0x34>)
 8005a50:	680b      	ldr	r3, [r1, #0]
 8005a52:	2001      	movs	r0, #1
 8005a54:	f023 0301 	bic.w	r3, r3, #1
 8005a58:	600b      	str	r3, [r1, #0]
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	6010      	str	r0, [r2, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	2a00      	cmp	r2, #0
 8005a64:	d1fc      	bne.n	8005a60 <ai_platform_runtime_get_version+0x14>
 8005a66:	4b07      	ldr	r3, [pc, #28]	; (8005a84 <ai_platform_runtime_get_version+0x38>)
 8005a68:	4a07      	ldr	r2, [pc, #28]	; (8005a88 <ai_platform_runtime_get_version+0x3c>)
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4b07      	ldr	r3, [pc, #28]	; (8005a8c <ai_platform_runtime_get_version+0x40>)
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d000      	beq.n	8005a76 <ai_platform_runtime_get_version+0x2a>
 8005a74:	e7fe      	b.n	8005a74 <ai_platform_runtime_get_version+0x28>
 8005a76:	2006      	movs	r0, #6
 8005a78:	b002      	add	sp, #8
 8005a7a:	4770      	bx	lr
 8005a7c:	e0002000 	.word	0xe0002000
 8005a80:	40023008 	.word	0x40023008
 8005a84:	40023000 	.word	0x40023000
 8005a88:	f407a5c2 	.word	0xf407a5c2
 8005a8c:	b5e8b5cd 	.word	0xb5e8b5cd

08005a90 <ai_platform_api_get_version>:
 8005a90:	4913      	ldr	r1, [pc, #76]	; (8005ae0 <ai_platform_api_get_version+0x50>)
 8005a92:	4a14      	ldr	r2, [pc, #80]	; (8005ae4 <ai_platform_api_get_version+0x54>)
 8005a94:	680b      	ldr	r3, [r1, #0]
 8005a96:	2001      	movs	r0, #1
 8005a98:	f023 0301 	bic.w	r3, r3, #1
 8005a9c:	600b      	str	r3, [r1, #0]
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	6010      	str	r0, [r2, #0]
 8005aa4:	6818      	ldr	r0, [r3, #0]
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d1fc      	bne.n	8005aa4 <ai_platform_api_get_version+0x14>
 8005aaa:	4b0f      	ldr	r3, [pc, #60]	; (8005ae8 <ai_platform_api_get_version+0x58>)
 8005aac:	4a0f      	ldr	r2, [pc, #60]	; (8005aec <ai_platform_api_get_version+0x5c>)
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b0f      	ldr	r3, [pc, #60]	; (8005af0 <ai_platform_api_get_version+0x60>)
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d000      	beq.n	8005aba <ai_platform_api_get_version+0x2a>
 8005ab8:	e7fe      	b.n	8005ab8 <ai_platform_api_get_version+0x28>
 8005aba:	4b0e      	ldr	r3, [pc, #56]	; (8005af4 <ai_platform_api_get_version+0x64>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	f362 0007 	bfi	r0, r2, #0, #8
 8005ac4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005ac8:	f362 200f 	bfi	r0, r2, #8, #8
 8005acc:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8005ad0:	f362 4017 	bfi	r0, r2, #16, #8
 8005ad4:	0e1b      	lsrs	r3, r3, #24
 8005ad6:	f363 601f 	bfi	r0, r3, #24, #8
 8005ada:	b002      	add	sp, #8
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	e0002000 	.word	0xe0002000
 8005ae4:	40023008 	.word	0x40023008
 8005ae8:	40023000 	.word	0x40023000
 8005aec:	f407a5c2 	.word	0xf407a5c2
 8005af0:	b5e8b5cd 	.word	0xb5e8b5cd
 8005af4:	0807b674 	.word	0x0807b674

08005af8 <ai_platform_interface_api_get_version>:
 8005af8:	4913      	ldr	r1, [pc, #76]	; (8005b48 <ai_platform_interface_api_get_version+0x50>)
 8005afa:	4a14      	ldr	r2, [pc, #80]	; (8005b4c <ai_platform_interface_api_get_version+0x54>)
 8005afc:	680b      	ldr	r3, [r1, #0]
 8005afe:	2001      	movs	r0, #1
 8005b00:	f023 0301 	bic.w	r3, r3, #1
 8005b04:	600b      	str	r3, [r1, #0]
 8005b06:	b082      	sub	sp, #8
 8005b08:	4613      	mov	r3, r2
 8005b0a:	6010      	str	r0, [r2, #0]
 8005b0c:	6818      	ldr	r0, [r3, #0]
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	d1fc      	bne.n	8005b0c <ai_platform_interface_api_get_version+0x14>
 8005b12:	4b0f      	ldr	r3, [pc, #60]	; (8005b50 <ai_platform_interface_api_get_version+0x58>)
 8005b14:	4a0f      	ldr	r2, [pc, #60]	; (8005b54 <ai_platform_interface_api_get_version+0x5c>)
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	4b0f      	ldr	r3, [pc, #60]	; (8005b58 <ai_platform_interface_api_get_version+0x60>)
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d000      	beq.n	8005b22 <ai_platform_interface_api_get_version+0x2a>
 8005b20:	e7fe      	b.n	8005b20 <ai_platform_interface_api_get_version+0x28>
 8005b22:	4b0e      	ldr	r3, [pc, #56]	; (8005b5c <ai_platform_interface_api_get_version+0x64>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	b2da      	uxtb	r2, r3
 8005b28:	f362 0007 	bfi	r0, r2, #0, #8
 8005b2c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005b30:	f362 200f 	bfi	r0, r2, #8, #8
 8005b34:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8005b38:	f362 4017 	bfi	r0, r2, #16, #8
 8005b3c:	0e1b      	lsrs	r3, r3, #24
 8005b3e:	f363 601f 	bfi	r0, r3, #24, #8
 8005b42:	b002      	add	sp, #8
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	e0002000 	.word	0xe0002000
 8005b4c:	40023008 	.word	0x40023008
 8005b50:	40023000 	.word	0x40023000
 8005b54:	f407a5c2 	.word	0xf407a5c2
 8005b58:	b5e8b5cd 	.word	0xb5e8b5cd
 8005b5c:	0807b678 	.word	0x0807b678

08005b60 <ai_platform_context_acquire>:
 8005b60:	b410      	push	{r4}
 8005b62:	b120      	cbz	r0, 8005b6e <ai_platform_context_acquire+0xe>
 8005b64:	4b0d      	ldr	r3, [pc, #52]	; (8005b9c <ai_platform_context_acquire+0x3c>)
 8005b66:	6802      	ldr	r2, [r0, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	bf18      	it	ne
 8005b6c:	2000      	movne	r0, #0
 8005b6e:	490c      	ldr	r1, [pc, #48]	; (8005ba0 <ai_platform_context_acquire+0x40>)
 8005b70:	4a0c      	ldr	r2, [pc, #48]	; (8005ba4 <ai_platform_context_acquire+0x44>)
 8005b72:	680b      	ldr	r3, [r1, #0]
 8005b74:	2401      	movs	r4, #1
 8005b76:	f023 0301 	bic.w	r3, r3, #1
 8005b7a:	600b      	str	r3, [r1, #0]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	6014      	str	r4, [r2, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	2a00      	cmp	r2, #0
 8005b84:	d1fc      	bne.n	8005b80 <ai_platform_context_acquire+0x20>
 8005b86:	4b08      	ldr	r3, [pc, #32]	; (8005ba8 <ai_platform_context_acquire+0x48>)
 8005b88:	4a08      	ldr	r2, [pc, #32]	; (8005bac <ai_platform_context_acquire+0x4c>)
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	4b08      	ldr	r3, [pc, #32]	; (8005bb0 <ai_platform_context_acquire+0x50>)
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d000      	beq.n	8005b96 <ai_platform_context_acquire+0x36>
 8005b94:	e7fe      	b.n	8005b94 <ai_platform_context_acquire+0x34>
 8005b96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	a1c00100 	.word	0xa1c00100
 8005ba0:	e0002000 	.word	0xe0002000
 8005ba4:	40023008 	.word	0x40023008
 8005ba8:	40023000 	.word	0x40023000
 8005bac:	f407a5c2 	.word	0xf407a5c2
 8005bb0:	b5e8b5cd 	.word	0xb5e8b5cd

08005bb4 <ai_platform_network_get_error>:
 8005bb4:	b410      	push	{r4}
 8005bb6:	b120      	cbz	r0, 8005bc2 <ai_platform_network_get_error+0xe>
 8005bb8:	4b11      	ldr	r3, [pc, #68]	; (8005c00 <ai_platform_network_get_error+0x4c>)
 8005bba:	6802      	ldr	r2, [r0, #0]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	bf18      	it	ne
 8005bc0:	2000      	movne	r0, #0
 8005bc2:	4910      	ldr	r1, [pc, #64]	; (8005c04 <ai_platform_network_get_error+0x50>)
 8005bc4:	4a10      	ldr	r2, [pc, #64]	; (8005c08 <ai_platform_network_get_error+0x54>)
 8005bc6:	680b      	ldr	r3, [r1, #0]
 8005bc8:	2401      	movs	r4, #1
 8005bca:	f023 0301 	bic.w	r3, r3, #1
 8005bce:	600b      	str	r3, [r1, #0]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	6014      	str	r4, [r2, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	2a00      	cmp	r2, #0
 8005bd8:	d1fc      	bne.n	8005bd4 <ai_platform_network_get_error+0x20>
 8005bda:	4b0c      	ldr	r3, [pc, #48]	; (8005c0c <ai_platform_network_get_error+0x58>)
 8005bdc:	4a0c      	ldr	r2, [pc, #48]	; (8005c10 <ai_platform_network_get_error+0x5c>)
 8005bde:	601a      	str	r2, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	4b0c      	ldr	r3, [pc, #48]	; (8005c14 <ai_platform_network_get_error+0x60>)
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d000      	beq.n	8005bea <ai_platform_network_get_error+0x36>
 8005be8:	e7fe      	b.n	8005be8 <ai_platform_network_get_error+0x34>
 8005bea:	b120      	cbz	r0, 8005bf6 <ai_platform_network_get_error+0x42>
 8005bec:	3010      	adds	r0, #16
 8005bee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bf2:	f000 bc75 	b.w	80064e0 <core_get_error>
 8005bf6:	f241 0010 	movw	r0, #4112	; 0x1010
 8005bfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	a1c00100 	.word	0xa1c00100
 8005c04:	e0002000 	.word	0xe0002000
 8005c08:	40023008 	.word	0x40023008
 8005c0c:	40023000 	.word	0x40023000
 8005c10:	f407a5c2 	.word	0xf407a5c2
 8005c14:	b5e8b5cd 	.word	0xb5e8b5cd

08005c18 <ai_platform_api_get_network_report>:
 8005c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1a:	460c      	mov	r4, r1
 8005c1c:	4605      	mov	r5, r0
 8005c1e:	b120      	cbz	r0, 8005c2a <ai_platform_api_get_network_report+0x12>
 8005c20:	4b71      	ldr	r3, [pc, #452]	; (8005de8 <ai_platform_api_get_network_report+0x1d0>)
 8005c22:	6802      	ldr	r2, [r0, #0]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	bf18      	it	ne
 8005c28:	2500      	movne	r5, #0
 8005c2a:	4970      	ldr	r1, [pc, #448]	; (8005dec <ai_platform_api_get_network_report+0x1d4>)
 8005c2c:	4a70      	ldr	r2, [pc, #448]	; (8005df0 <ai_platform_api_get_network_report+0x1d8>)
 8005c2e:	680b      	ldr	r3, [r1, #0]
 8005c30:	2001      	movs	r0, #1
 8005c32:	f023 0301 	bic.w	r3, r3, #1
 8005c36:	600b      	str	r3, [r1, #0]
 8005c38:	4611      	mov	r1, r2
 8005c3a:	6010      	str	r0, [r2, #0]
 8005c3c:	680b      	ldr	r3, [r1, #0]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1fc      	bne.n	8005c3c <ai_platform_api_get_network_report+0x24>
 8005c42:	4a6c      	ldr	r2, [pc, #432]	; (8005df4 <ai_platform_api_get_network_report+0x1dc>)
 8005c44:	496c      	ldr	r1, [pc, #432]	; (8005df8 <ai_platform_api_get_network_report+0x1e0>)
 8005c46:	6011      	str	r1, [r2, #0]
 8005c48:	6811      	ldr	r1, [r2, #0]
 8005c4a:	4a6c      	ldr	r2, [pc, #432]	; (8005dfc <ai_platform_api_get_network_report+0x1e4>)
 8005c4c:	4291      	cmp	r1, r2
 8005c4e:	d000      	beq.n	8005c52 <ai_platform_api_get_network_report+0x3a>
 8005c50:	e7fe      	b.n	8005c50 <ai_platform_api_get_network_report+0x38>
 8005c52:	2d00      	cmp	r5, #0
 8005c54:	d062      	beq.n	8005d1c <ai_platform_api_get_network_report+0x104>
 8005c56:	2c00      	cmp	r4, #0
 8005c58:	d062      	beq.n	8005d20 <ai_platform_api_get_network_report+0x108>
 8005c5a:	66e3      	str	r3, [r4, #108]	; 0x6c
 8005c5c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8005c5e:	2a00      	cmp	r2, #0
 8005c60:	d056      	beq.n	8005d10 <ai_platform_api_get_network_report+0xf8>
 8005c62:	2301      	movs	r3, #1
 8005c64:	66e3      	str	r3, [r4, #108]	; 0x6c
 8005c66:	6913      	ldr	r3, [r2, #16]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d00c      	beq.n	8005c86 <ai_platform_api_get_network_report+0x6e>
 8005c6c:	b15b      	cbz	r3, 8005c86 <ai_platform_api_get_network_report+0x6e>
 8005c6e:	2202      	movs	r2, #2
 8005c70:	e003      	b.n	8005c7a <ai_platform_api_get_network_report+0x62>
 8005c72:	1c50      	adds	r0, r2, #1
 8005c74:	460b      	mov	r3, r1
 8005c76:	b121      	cbz	r1, 8005c82 <ai_platform_api_get_network_report+0x6a>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	66e2      	str	r2, [r4, #108]	; 0x6c
 8005c7c:	6919      	ldr	r1, [r3, #16]
 8005c7e:	4299      	cmp	r1, r3
 8005c80:	d1f7      	bne.n	8005c72 <ai_platform_api_get_network_report+0x5a>
 8005c82:	2a00      	cmp	r2, #0
 8005c84:	d044      	beq.n	8005d10 <ai_platform_api_get_network_report+0xf8>
 8005c86:	f8b5 0048 	ldrh.w	r0, [r5, #72]	; 0x48
 8005c8a:	b100      	cbz	r0, 8005c8e <ai_platform_api_get_network_report+0x76>
 8005c8c:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8005c8e:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8005c92:	f7ff fe4b 	bl	800592c <_ai_platform_get_io_buffers_info>
 8005c96:	4606      	mov	r6, r0
 8005c98:	8620      	strh	r0, [r4, #48]	; 0x30
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	d05f      	beq.n	8005d5e <ai_platform_api_get_network_report+0x146>
 8005c9e:	f8b5 3048 	ldrh.w	r3, [r5, #72]	; 0x48
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	bf8a      	itet	hi
 8005ca6:	6ce8      	ldrhi	r0, [r5, #76]	; 0x4c
 8005ca8:	2000      	movls	r0, #0
 8005caa:	300c      	addhi	r0, #12
 8005cac:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8005cb0:	f7ff fe3c 	bl	800592c <_ai_platform_get_io_buffers_info>
 8005cb4:	4606      	mov	r6, r0
 8005cb6:	8660      	strh	r0, [r4, #50]	; 0x32
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d048      	beq.n	8005d4e <ai_platform_api_get_network_report+0x136>
 8005cbc:	686b      	ldr	r3, [r5, #4]
 8005cbe:	6723      	str	r3, [r4, #112]	; 0x70
 8005cc0:	f105 0730 	add.w	r7, r5, #48	; 0x30
 8005cc4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8005cc6:	f104 063c 	add.w	r6, r4, #60	; 0x3c
 8005cca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005ccc:	e897 0003 	ldmia.w	r7, {r0, r1}
 8005cd0:	e886 0003 	stmia.w	r6, {r0, r1}
 8005cd4:	f105 0718 	add.w	r7, r5, #24
 8005cd8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8005cda:	f104 0654 	add.w	r6, r4, #84	; 0x54
 8005cde:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005ce0:	e897 0003 	ldmia.w	r7, {r0, r1}
 8005ce4:	e886 0003 	stmia.w	r6, {r0, r1}
 8005ce8:	4a40      	ldr	r2, [pc, #256]	; (8005dec <ai_platform_api_get_network_report+0x1d4>)
 8005cea:	4941      	ldr	r1, [pc, #260]	; (8005df0 <ai_platform_api_get_network_report+0x1d8>)
 8005cec:	6813      	ldr	r3, [r2, #0]
 8005cee:	2001      	movs	r0, #1
 8005cf0:	f023 0301 	bic.w	r3, r3, #1
 8005cf4:	6013      	str	r3, [r2, #0]
 8005cf6:	460a      	mov	r2, r1
 8005cf8:	6008      	str	r0, [r1, #0]
 8005cfa:	6813      	ldr	r3, [r2, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1fc      	bne.n	8005cfa <ai_platform_api_get_network_report+0xe2>
 8005d00:	4b3c      	ldr	r3, [pc, #240]	; (8005df4 <ai_platform_api_get_network_report+0x1dc>)
 8005d02:	493d      	ldr	r1, [pc, #244]	; (8005df8 <ai_platform_api_get_network_report+0x1e0>)
 8005d04:	6019      	str	r1, [r3, #0]
 8005d06:	6819      	ldr	r1, [r3, #0]
 8005d08:	4b3c      	ldr	r3, [pc, #240]	; (8005dfc <ai_platform_api_get_network_report+0x1e4>)
 8005d0a:	4299      	cmp	r1, r3
 8005d0c:	d00a      	beq.n	8005d24 <ai_platform_api_get_network_report+0x10c>
 8005d0e:	e7fe      	b.n	8005d0e <ai_platform_api_get_network_report+0xf6>
 8005d10:	f105 0010 	add.w	r0, r5, #16
 8005d14:	2218      	movs	r2, #24
 8005d16:	2111      	movs	r1, #17
 8005d18:	f000 fbe8 	bl	80064ec <core_set_error>
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d20:	4620      	mov	r0, r4
 8005d22:	e7fc      	b.n	8005d1e <ai_platform_api_get_network_report+0x106>
 8005d24:	4b36      	ldr	r3, [pc, #216]	; (8005e00 <ai_platform_api_get_network_report+0x1e8>)
 8005d26:	4831      	ldr	r0, [pc, #196]	; (8005dec <ai_platform_api_get_network_report+0x1d4>)
 8005d28:	6123      	str	r3, [r4, #16]
 8005d2a:	6803      	ldr	r3, [r0, #0]
 8005d2c:	4930      	ldr	r1, [pc, #192]	; (8005df0 <ai_platform_api_get_network_report+0x1d8>)
 8005d2e:	f023 0301 	bic.w	r3, r3, #1
 8005d32:	6003      	str	r3, [r0, #0]
 8005d34:	2301      	movs	r3, #1
 8005d36:	6013      	str	r3, [r2, #0]
 8005d38:	680b      	ldr	r3, [r1, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1fc      	bne.n	8005d38 <ai_platform_api_get_network_report+0x120>
 8005d3e:	4b2d      	ldr	r3, [pc, #180]	; (8005df4 <ai_platform_api_get_network_report+0x1dc>)
 8005d40:	4a2d      	ldr	r2, [pc, #180]	; (8005df8 <ai_platform_api_get_network_report+0x1e0>)
 8005d42:	601a      	str	r2, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	4b2d      	ldr	r3, [pc, #180]	; (8005dfc <ai_platform_api_get_network_report+0x1e4>)
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d010      	beq.n	8005d6e <ai_platform_api_get_network_report+0x156>
 8005d4c:	e7fe      	b.n	8005d4c <ai_platform_api_get_network_report+0x134>
 8005d4e:	f105 0010 	add.w	r0, r5, #16
 8005d52:	2218      	movs	r2, #24
 8005d54:	2113      	movs	r1, #19
 8005d56:	f000 fbc9 	bl	80064ec <core_set_error>
 8005d5a:	4630      	mov	r0, r6
 8005d5c:	e7df      	b.n	8005d1e <ai_platform_api_get_network_report+0x106>
 8005d5e:	f105 0010 	add.w	r0, r5, #16
 8005d62:	2218      	movs	r2, #24
 8005d64:	2112      	movs	r1, #18
 8005d66:	f000 fbc1 	bl	80064ec <core_set_error>
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	e7d7      	b.n	8005d1e <ai_platform_api_get_network_report+0x106>
 8005d6e:	2306      	movs	r3, #6
 8005d70:	481e      	ldr	r0, [pc, #120]	; (8005dec <ai_platform_api_get_network_report+0x1d4>)
 8005d72:	6163      	str	r3, [r4, #20]
 8005d74:	6803      	ldr	r3, [r0, #0]
 8005d76:	4a1e      	ldr	r2, [pc, #120]	; (8005df0 <ai_platform_api_get_network_report+0x1d8>)
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	6003      	str	r3, [r0, #0]
 8005d7e:	2301      	movs	r3, #1
 8005d80:	600b      	str	r3, [r1, #0]
 8005d82:	6813      	ldr	r3, [r2, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1fc      	bne.n	8005d82 <ai_platform_api_get_network_report+0x16a>
 8005d88:	4b1a      	ldr	r3, [pc, #104]	; (8005df4 <ai_platform_api_get_network_report+0x1dc>)
 8005d8a:	491b      	ldr	r1, [pc, #108]	; (8005df8 <ai_platform_api_get_network_report+0x1e0>)
 8005d8c:	6019      	str	r1, [r3, #0]
 8005d8e:	6819      	ldr	r1, [r3, #0]
 8005d90:	4b1a      	ldr	r3, [pc, #104]	; (8005dfc <ai_platform_api_get_network_report+0x1e4>)
 8005d92:	4299      	cmp	r1, r3
 8005d94:	d000      	beq.n	8005d98 <ai_platform_api_get_network_report+0x180>
 8005d96:	e7fe      	b.n	8005d96 <ai_platform_api_get_network_report+0x17e>
 8005d98:	f240 1301 	movw	r3, #257	; 0x101
 8005d9c:	4913      	ldr	r1, [pc, #76]	; (8005dec <ai_platform_api_get_network_report+0x1d4>)
 8005d9e:	6263      	str	r3, [r4, #36]	; 0x24
 8005da0:	680b      	ldr	r3, [r1, #0]
 8005da2:	4813      	ldr	r0, [pc, #76]	; (8005df0 <ai_platform_api_get_network_report+0x1d8>)
 8005da4:	f023 0301 	bic.w	r3, r3, #1
 8005da8:	600b      	str	r3, [r1, #0]
 8005daa:	2301      	movs	r3, #1
 8005dac:	6013      	str	r3, [r2, #0]
 8005dae:	6802      	ldr	r2, [r0, #0]
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	d1fc      	bne.n	8005dae <ai_platform_api_get_network_report+0x196>
 8005db4:	4b0f      	ldr	r3, [pc, #60]	; (8005df4 <ai_platform_api_get_network_report+0x1dc>)
 8005db6:	4910      	ldr	r1, [pc, #64]	; (8005df8 <ai_platform_api_get_network_report+0x1e0>)
 8005db8:	6019      	str	r1, [r3, #0]
 8005dba:	6819      	ldr	r1, [r3, #0]
 8005dbc:	4b0f      	ldr	r3, [pc, #60]	; (8005dfc <ai_platform_api_get_network_report+0x1e4>)
 8005dbe:	4299      	cmp	r1, r3
 8005dc0:	d000      	beq.n	8005dc4 <ai_platform_api_get_network_report+0x1ac>
 8005dc2:	e7fe      	b.n	8005dc2 <ai_platform_api_get_network_report+0x1aa>
 8005dc4:	f240 4301 	movw	r3, #1025	; 0x401
 8005dc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005dca:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8005dcc:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
 8005dd0:	0e19      	lsrs	r1, r3, #24
 8005dd2:	0c1a      	lsrs	r2, r3, #16
 8005dd4:	0a1b      	lsrs	r3, r3, #8
 8005dd6:	f884 1020 	strb.w	r1, [r4, #32]
 8005dda:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
 8005dde:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 8005de2:	2001      	movs	r0, #1
 8005de4:	e79b      	b.n	8005d1e <ai_platform_api_get_network_report+0x106>
 8005de6:	bf00      	nop
 8005de8:	a1c00100 	.word	0xa1c00100
 8005dec:	e0002000 	.word	0xe0002000
 8005df0:	40023008 	.word	0x40023008
 8005df4:	40023000 	.word	0x40023000
 8005df8:	f407a5c2 	.word	0xf407a5c2
 8005dfc:	b5e8b5cd 	.word	0xb5e8b5cd
 8005e00:	0807b670 	.word	0x0807b670

08005e04 <ai_platform_network_create>:
 8005e04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e08:	4f30      	ldr	r7, [pc, #192]	; (8005ecc <ai_platform_network_create+0xc8>)
 8005e0a:	4e31      	ldr	r6, [pc, #196]	; (8005ed0 <ai_platform_network_create+0xcc>)
 8005e0c:	6839      	ldr	r1, [r7, #0]
 8005e0e:	b083      	sub	sp, #12
 8005e10:	f021 0101 	bic.w	r1, r1, #1
 8005e14:	f89d 4028 	ldrb.w	r4, [sp, #40]	; 0x28
 8005e18:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 8005e1c:	6039      	str	r1, [r7, #0]
 8005e1e:	2101      	movs	r1, #1
 8005e20:	6031      	str	r1, [r6, #0]
 8005e22:	6831      	ldr	r1, [r6, #0]
 8005e24:	2900      	cmp	r1, #0
 8005e26:	d1fc      	bne.n	8005e22 <ai_platform_network_create+0x1e>
 8005e28:	492a      	ldr	r1, [pc, #168]	; (8005ed4 <ai_platform_network_create+0xd0>)
 8005e2a:	4d2b      	ldr	r5, [pc, #172]	; (8005ed8 <ai_platform_network_create+0xd4>)
 8005e2c:	600d      	str	r5, [r1, #0]
 8005e2e:	680d      	ldr	r5, [r1, #0]
 8005e30:	492a      	ldr	r1, [pc, #168]	; (8005edc <ai_platform_network_create+0xd8>)
 8005e32:	428d      	cmp	r5, r1
 8005e34:	d000      	beq.n	8005e38 <ai_platform_network_create+0x34>
 8005e36:	e7fe      	b.n	8005e36 <ai_platform_network_create+0x32>
 8005e38:	b1e0      	cbz	r0, 8005e74 <ai_platform_network_create+0x70>
 8005e3a:	4680      	mov	r8, r0
 8005e3c:	461d      	mov	r5, r3
 8005e3e:	4b28      	ldr	r3, [pc, #160]	; (8005ee0 <ai_platform_network_create+0xdc>)
 8005e40:	6013      	str	r3, [r2, #0]
 8005e42:	f8c8 2000 	str.w	r2, [r8]
 8005e46:	4617      	mov	r7, r2
 8005e48:	f000 fb48 	bl	80064dc <core_init>
 8005e4c:	b1b8      	cbz	r0, 8005e7e <ai_platform_network_create+0x7a>
 8005e4e:	4a1f      	ldr	r2, [pc, #124]	; (8005ecc <ai_platform_network_create+0xc8>)
 8005e50:	491f      	ldr	r1, [pc, #124]	; (8005ed0 <ai_platform_network_create+0xcc>)
 8005e52:	6813      	ldr	r3, [r2, #0]
 8005e54:	f023 0301 	bic.w	r3, r3, #1
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	6033      	str	r3, [r6, #0]
 8005e5e:	680e      	ldr	r6, [r1, #0]
 8005e60:	2e00      	cmp	r6, #0
 8005e62:	d1fc      	bne.n	8005e5e <ai_platform_network_create+0x5a>
 8005e64:	4b1b      	ldr	r3, [pc, #108]	; (8005ed4 <ai_platform_network_create+0xd0>)
 8005e66:	4a1c      	ldr	r2, [pc, #112]	; (8005ed8 <ai_platform_network_create+0xd4>)
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	4b1b      	ldr	r3, [pc, #108]	; (8005edc <ai_platform_network_create+0xd8>)
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d016      	beq.n	8005ea0 <ai_platform_network_create+0x9c>
 8005e72:	e7fe      	b.n	8005e72 <ai_platform_network_create+0x6e>
 8005e74:	f241 0010 	movw	r0, #4112	; 0x1010
 8005e78:	b003      	add	sp, #12
 8005e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e7e:	062d      	lsls	r5, r5, #24
 8005e80:	0424      	lsls	r4, r4, #16
 8005e82:	2130      	movs	r1, #48	; 0x30
 8005e84:	2300      	movs	r3, #0
 8005e86:	f8c8 3000 	str.w	r3, [r8]
 8005e8a:	2210      	movs	r2, #16
 8005e8c:	ea44 2309 	orr.w	r3, r4, r9, lsl #8
 8005e90:	2000      	movs	r0, #0
 8005e92:	432b      	orrs	r3, r5
 8005e94:	f361 0007 	bfi	r0, r1, #0, #8
 8005e98:	663b      	str	r3, [r7, #96]	; 0x60
 8005e9a:	f362 201f 	bfi	r0, r2, #8, #24
 8005e9e:	e7eb      	b.n	8005e78 <ai_platform_network_create+0x74>
 8005ea0:	062d      	lsls	r5, r5, #24
 8005ea2:	0424      	lsls	r4, r4, #16
 8005ea4:	ea45 0304 	orr.w	r3, r5, r4
 8005ea8:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 8005eac:	d001      	beq.n	8005eb2 <ai_platform_network_create+0xae>
 8005eae:	2101      	movs	r1, #1
 8005eb0:	e7e8      	b.n	8005e84 <ai_platform_network_create+0x80>
 8005eb2:	a802      	add	r0, sp, #8
 8005eb4:	4b0b      	ldr	r3, [pc, #44]	; (8005ee4 <ai_platform_network_create+0xe0>)
 8005eb6:	f840 3d04 	str.w	r3, [r0, #-4]!
 8005eba:	f000 ffe7 	bl	8006e8c <ai_check_custom_types>
 8005ebe:	b110      	cbz	r0, 8005ec6 <ai_platform_network_create+0xc2>
 8005ec0:	4632      	mov	r2, r6
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	e7e2      	b.n	8005e8c <ai_platform_network_create+0x88>
 8005ec6:	2102      	movs	r1, #2
 8005ec8:	e7dc      	b.n	8005e84 <ai_platform_network_create+0x80>
 8005eca:	bf00      	nop
 8005ecc:	e0002000 	.word	0xe0002000
 8005ed0:	40023008 	.word	0x40023008
 8005ed4:	40023000 	.word	0x40023000
 8005ed8:	f407a5c2 	.word	0xf407a5c2
 8005edc:	b5e8b5cd 	.word	0xb5e8b5cd
 8005ee0:	a1c00100 	.word	0xa1c00100
 8005ee4:	84048403 	.word	0x84048403

08005ee8 <ai_platform_network_destroy>:
 8005ee8:	b538      	push	{r3, r4, r5, lr}
 8005eea:	b1d8      	cbz	r0, 8005f24 <ai_platform_network_destroy+0x3c>
 8005eec:	4a11      	ldr	r2, [pc, #68]	; (8005f34 <ai_platform_network_destroy+0x4c>)
 8005eee:	6803      	ldr	r3, [r0, #0]
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	bf0c      	ite	eq
 8005ef4:	4603      	moveq	r3, r0
 8005ef6:	2300      	movne	r3, #0
 8005ef8:	4c0f      	ldr	r4, [pc, #60]	; (8005f38 <ai_platform_network_destroy+0x50>)
 8005efa:	4910      	ldr	r1, [pc, #64]	; (8005f3c <ai_platform_network_destroy+0x54>)
 8005efc:	6822      	ldr	r2, [r4, #0]
 8005efe:	2501      	movs	r5, #1
 8005f00:	f022 0201 	bic.w	r2, r2, #1
 8005f04:	6022      	str	r2, [r4, #0]
 8005f06:	460a      	mov	r2, r1
 8005f08:	600d      	str	r5, [r1, #0]
 8005f0a:	6814      	ldr	r4, [r2, #0]
 8005f0c:	2c00      	cmp	r4, #0
 8005f0e:	d1fc      	bne.n	8005f0a <ai_platform_network_destroy+0x22>
 8005f10:	4a0b      	ldr	r2, [pc, #44]	; (8005f40 <ai_platform_network_destroy+0x58>)
 8005f12:	490c      	ldr	r1, [pc, #48]	; (8005f44 <ai_platform_network_destroy+0x5c>)
 8005f14:	6011      	str	r1, [r2, #0]
 8005f16:	6811      	ldr	r1, [r2, #0]
 8005f18:	4a0b      	ldr	r2, [pc, #44]	; (8005f48 <ai_platform_network_destroy+0x60>)
 8005f1a:	4291      	cmp	r1, r2
 8005f1c:	d000      	beq.n	8005f20 <ai_platform_network_destroy+0x38>
 8005f1e:	e7fe      	b.n	8005f1e <ai_platform_network_destroy+0x36>
 8005f20:	b913      	cbnz	r3, 8005f28 <ai_platform_network_destroy+0x40>
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
 8005f24:	4603      	mov	r3, r0
 8005f26:	e7e7      	b.n	8005ef8 <ai_platform_network_destroy+0x10>
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f001 f853 	bl	8006fd4 <ai_layers_destroy_all>
 8005f2e:	4620      	mov	r0, r4
 8005f30:	bd38      	pop	{r3, r4, r5, pc}
 8005f32:	bf00      	nop
 8005f34:	a1c00100 	.word	0xa1c00100
 8005f38:	e0002000 	.word	0xe0002000
 8005f3c:	40023008 	.word	0x40023008
 8005f40:	40023000 	.word	0x40023000
 8005f44:	f407a5c2 	.word	0xf407a5c2
 8005f48:	b5e8b5cd 	.word	0xb5e8b5cd

08005f4c <ai_platform_network_init>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	460c      	mov	r4, r1
 8005f50:	4605      	mov	r5, r0
 8005f52:	b120      	cbz	r0, 8005f5e <ai_platform_network_init+0x12>
 8005f54:	4b30      	ldr	r3, [pc, #192]	; (8006018 <ai_platform_network_init+0xcc>)
 8005f56:	6802      	ldr	r2, [r0, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	bf18      	it	ne
 8005f5c:	2500      	movne	r5, #0
 8005f5e:	492f      	ldr	r1, [pc, #188]	; (800601c <ai_platform_network_init+0xd0>)
 8005f60:	4a2f      	ldr	r2, [pc, #188]	; (8006020 <ai_platform_network_init+0xd4>)
 8005f62:	680b      	ldr	r3, [r1, #0]
 8005f64:	2001      	movs	r0, #1
 8005f66:	f023 0301 	bic.w	r3, r3, #1
 8005f6a:	600b      	str	r3, [r1, #0]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	6010      	str	r0, [r2, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	2a00      	cmp	r2, #0
 8005f74:	d1fc      	bne.n	8005f70 <ai_platform_network_init+0x24>
 8005f76:	4b2b      	ldr	r3, [pc, #172]	; (8006024 <ai_platform_network_init+0xd8>)
 8005f78:	4a2b      	ldr	r2, [pc, #172]	; (8006028 <ai_platform_network_init+0xdc>)
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	4b2b      	ldr	r3, [pc, #172]	; (800602c <ai_platform_network_init+0xe0>)
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d000      	beq.n	8005f86 <ai_platform_network_init+0x3a>
 8005f84:	e7fe      	b.n	8005f84 <ai_platform_network_init+0x38>
 8005f86:	b1dd      	cbz	r5, 8005fc0 <ai_platform_network_init+0x74>
 8005f88:	b1e4      	cbz	r4, 8005fc4 <ai_platform_network_init+0x78>
 8005f8a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8005f8c:	6926      	ldr	r6, [r4, #16]
 8005f8e:	b30f      	cbz	r7, 8005fd4 <ai_platform_network_init+0x88>
 8005f90:	b38e      	cbz	r6, 8005ff6 <ai_platform_network_init+0xaa>
 8005f92:	4627      	mov	r7, r4
 8005f94:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8005f96:	f105 0618 	add.w	r6, r5, #24
 8005f9a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005f9c:	e897 0003 	ldmia.w	r7, {r0, r1}
 8005fa0:	e886 0003 	stmia.w	r6, {r0, r1}
 8005fa4:	3418      	adds	r4, #24
 8005fa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005fa8:	f105 0630 	add.w	r6, r5, #48	; 0x30
 8005fac:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005fae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e886 0003 	stmia.w	r6, {r0, r1}
 8005fb8:	60eb      	str	r3, [r5, #12]
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f000 ff90 	bl	8006ee0 <ai_layers_init_all>
 8005fc0:	4628      	mov	r0, r5
 8005fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc4:	f105 0010 	add.w	r0, r5, #16
 8005fc8:	2211      	movs	r2, #17
 8005fca:	2110      	movs	r1, #16
 8005fcc:	4625      	mov	r5, r4
 8005fce:	f000 fa8d 	bl	80064ec <core_set_error>
 8005fd2:	e7f5      	b.n	8005fc0 <ai_platform_network_init+0x74>
 8005fd4:	8c21      	ldrh	r1, [r4, #32]
 8005fd6:	8be2      	ldrh	r2, [r4, #30]
 8005fd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fda:	fb02 f201 	mul.w	r2, r2, r1
 8005fde:	fb03 f302 	mul.w	r3, r3, r2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0d4      	beq.n	8005f90 <ai_platform_network_init+0x44>
 8005fe6:	f105 0010 	add.w	r0, r5, #16
 8005fea:	2213      	movs	r2, #19
 8005fec:	2110      	movs	r1, #16
 8005fee:	463d      	mov	r5, r7
 8005ff0:	f000 fa7c 	bl	80064ec <core_set_error>
 8005ff4:	e7e4      	b.n	8005fc0 <ai_platform_network_init+0x74>
 8005ff6:	8921      	ldrh	r1, [r4, #8]
 8005ff8:	88e2      	ldrh	r2, [r4, #6]
 8005ffa:	68e3      	ldr	r3, [r4, #12]
 8005ffc:	fb02 f201 	mul.w	r2, r2, r1
 8006000:	fb03 f302 	mul.w	r3, r3, r2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d0c4      	beq.n	8005f92 <ai_platform_network_init+0x46>
 8006008:	f105 0010 	add.w	r0, r5, #16
 800600c:	2212      	movs	r2, #18
 800600e:	2110      	movs	r1, #16
 8006010:	4635      	mov	r5, r6
 8006012:	f000 fa6b 	bl	80064ec <core_set_error>
 8006016:	e7d3      	b.n	8005fc0 <ai_platform_network_init+0x74>
 8006018:	a1c00100 	.word	0xa1c00100
 800601c:	e0002000 	.word	0xe0002000
 8006020:	40023008 	.word	0x40023008
 8006024:	40023000 	.word	0x40023000
 8006028:	f407a5c2 	.word	0xf407a5c2
 800602c:	b5e8b5cd 	.word	0xb5e8b5cd

08006030 <ai_platform_network_post_init>:
 8006030:	b538      	push	{r3, r4, r5, lr}
 8006032:	4604      	mov	r4, r0
 8006034:	b120      	cbz	r0, 8006040 <ai_platform_network_post_init+0x10>
 8006036:	4b1e      	ldr	r3, [pc, #120]	; (80060b0 <ai_platform_network_post_init+0x80>)
 8006038:	6802      	ldr	r2, [r0, #0]
 800603a:	429a      	cmp	r2, r3
 800603c:	bf18      	it	ne
 800603e:	2400      	movne	r4, #0
 8006040:	491c      	ldr	r1, [pc, #112]	; (80060b4 <ai_platform_network_post_init+0x84>)
 8006042:	4a1d      	ldr	r2, [pc, #116]	; (80060b8 <ai_platform_network_post_init+0x88>)
 8006044:	680b      	ldr	r3, [r1, #0]
 8006046:	2001      	movs	r0, #1
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	600b      	str	r3, [r1, #0]
 800604e:	4613      	mov	r3, r2
 8006050:	6010      	str	r0, [r2, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	2a00      	cmp	r2, #0
 8006056:	d1fc      	bne.n	8006052 <ai_platform_network_post_init+0x22>
 8006058:	4b18      	ldr	r3, [pc, #96]	; (80060bc <ai_platform_network_post_init+0x8c>)
 800605a:	4a19      	ldr	r2, [pc, #100]	; (80060c0 <ai_platform_network_post_init+0x90>)
 800605c:	601a      	str	r2, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	4b18      	ldr	r3, [pc, #96]	; (80060c4 <ai_platform_network_post_init+0x94>)
 8006062:	429a      	cmp	r2, r3
 8006064:	d000      	beq.n	8006068 <ai_platform_network_post_init+0x38>
 8006066:	e7fe      	b.n	8006066 <ai_platform_network_post_init+0x36>
 8006068:	b1bc      	cbz	r4, 800609a <ai_platform_network_post_init+0x6a>
 800606a:	68e3      	ldr	r3, [r4, #12]
 800606c:	f013 0502 	ands.w	r5, r3, #2
 8006070:	d015      	beq.n	800609e <ai_platform_network_post_init+0x6e>
 8006072:	4620      	mov	r0, r4
 8006074:	f000 ff48 	bl	8006f08 <ai_layers_post_init_all>
 8006078:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800607a:	b163      	cbz	r3, 8006096 <ai_platform_network_post_init+0x66>
 800607c:	6d25      	ldr	r5, [r4, #80]	; 0x50
 800607e:	b91d      	cbnz	r5, 8006088 <ai_platform_network_post_init+0x58>
 8006080:	e009      	b.n	8006096 <ai_platform_network_post_init+0x66>
 8006082:	461d      	mov	r5, r3
 8006084:	b13b      	cbz	r3, 8006096 <ai_platform_network_post_init+0x66>
 8006086:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006088:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800608a:	4629      	mov	r1, r5
 800608c:	2000      	movs	r0, #0
 800608e:	4798      	blx	r3
 8006090:	692b      	ldr	r3, [r5, #16]
 8006092:	42ab      	cmp	r3, r5
 8006094:	d1f5      	bne.n	8006082 <ai_platform_network_post_init+0x52>
 8006096:	2001      	movs	r0, #1
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	4620      	mov	r0, r4
 800609c:	bd38      	pop	{r3, r4, r5, pc}
 800609e:	f104 0010 	add.w	r0, r4, #16
 80060a2:	2210      	movs	r2, #16
 80060a4:	2111      	movs	r1, #17
 80060a6:	f000 fa21 	bl	80064ec <core_set_error>
 80060aa:	4628      	mov	r0, r5
 80060ac:	bd38      	pop	{r3, r4, r5, pc}
 80060ae:	bf00      	nop
 80060b0:	a1c00100 	.word	0xa1c00100
 80060b4:	e0002000 	.word	0xe0002000
 80060b8:	40023008 	.word	0x40023008
 80060bc:	40023000 	.word	0x40023000
 80060c0:	f407a5c2 	.word	0xf407a5c2
 80060c4:	b5e8b5cd 	.word	0xb5e8b5cd

080060c8 <ai_platform_network_process>:
 80060c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	b083      	sub	sp, #12
 80060ce:	4604      	mov	r4, r0
 80060d0:	9201      	str	r2, [sp, #4]
 80060d2:	b120      	cbz	r0, 80060de <ai_platform_network_process+0x16>
 80060d4:	4ba5      	ldr	r3, [pc, #660]	; (800636c <ai_platform_network_process+0x2a4>)
 80060d6:	6802      	ldr	r2, [r0, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	bf18      	it	ne
 80060dc:	2400      	movne	r4, #0
 80060de:	48a4      	ldr	r0, [pc, #656]	; (8006370 <ai_platform_network_process+0x2a8>)
 80060e0:	4ba4      	ldr	r3, [pc, #656]	; (8006374 <ai_platform_network_process+0x2ac>)
 80060e2:	6802      	ldr	r2, [r0, #0]
 80060e4:	f022 0201 	bic.w	r2, r2, #1
 80060e8:	6002      	str	r2, [r0, #0]
 80060ea:	2201      	movs	r2, #1
 80060ec:	601a      	str	r2, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	2a00      	cmp	r2, #0
 80060f2:	d1fc      	bne.n	80060ee <ai_platform_network_process+0x26>
 80060f4:	4ba0      	ldr	r3, [pc, #640]	; (8006378 <ai_platform_network_process+0x2b0>)
 80060f6:	4aa1      	ldr	r2, [pc, #644]	; (800637c <ai_platform_network_process+0x2b4>)
 80060f8:	601a      	str	r2, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	4ba0      	ldr	r3, [pc, #640]	; (8006380 <ai_platform_network_process+0x2b8>)
 80060fe:	429a      	cmp	r2, r3
 8006100:	d000      	beq.n	8006104 <ai_platform_network_process+0x3c>
 8006102:	e7fe      	b.n	8006102 <ai_platform_network_process+0x3a>
 8006104:	2c00      	cmp	r4, #0
 8006106:	d066      	beq.n	80061d6 <ai_platform_network_process+0x10e>
 8006108:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 800610c:	b107      	cbz	r7, 8006110 <ai_platform_network_process+0x48>
 800610e:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 8006110:	68e3      	ldr	r3, [r4, #12]
 8006112:	f003 0303 	and.w	r3, r3, #3
 8006116:	2600      	movs	r6, #0
 8006118:	2b03      	cmp	r3, #3
 800611a:	6166      	str	r6, [r4, #20]
 800611c:	f040 80fe 	bne.w	800631c <ai_platform_network_process+0x254>
 8006120:	2900      	cmp	r1, #0
 8006122:	d07f      	beq.n	8006224 <ai_platform_network_process+0x15c>
 8006124:	2f00      	cmp	r7, #0
 8006126:	d07d      	beq.n	8006224 <ai_platform_network_process+0x15c>
 8006128:	883b      	ldrh	r3, [r7, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d07a      	beq.n	8006224 <ai_platform_network_process+0x15c>
 800612e:	460d      	mov	r5, r1
 8006130:	46a0      	mov	r8, r4
 8006132:	f835 9f04 	ldrh.w	r9, [r5, #4]!
 8006136:	429e      	cmp	r6, r3
 8006138:	d27d      	bcs.n	8006236 <ai_platform_network_process+0x16e>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d07a      	beq.n	8006236 <ai_platform_network_process+0x16e>
 8006140:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8006144:	2c00      	cmp	r4, #0
 8006146:	d076      	beq.n	8006236 <ai_platform_network_process+0x16e>
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	eb13 1a06 	adds.w	sl, r3, r6, lsl #4
 8006150:	d067      	beq.n	8006222 <ai_platform_network_process+0x15a>
 8006152:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8006156:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 800615a:	69a0      	ldr	r0, [r4, #24]
 800615c:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8006160:	6841      	ldr	r1, [r0, #4]
 8006162:	fb0b f30e 	mul.w	r3, fp, lr
 8006166:	fb0c f303 	mul.w	r3, ip, r3
 800616a:	4299      	cmp	r1, r3
 800616c:	d350      	bcc.n	8006210 <ai_platform_network_process+0x148>
 800616e:	68e3      	ldr	r3, [r4, #12]
 8006170:	68da      	ldr	r2, [r3, #12]
 8006172:	455a      	cmp	r2, fp
 8006174:	d14c      	bne.n	8006210 <ai_platform_network_process+0x148>
 8006176:	689a      	ldr	r2, [r3, #8]
 8006178:	4572      	cmp	r2, lr
 800617a:	d149      	bne.n	8006210 <ai_platform_network_process+0x148>
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	459c      	cmp	ip, r3
 8006180:	d146      	bne.n	8006210 <ai_platform_network_process+0x148>
 8006182:	6800      	ldr	r0, [r0, #0]
 8006184:	f000 ff8a 	bl	800709c <ai_array_get_byte_size>
 8006188:	68e2      	ldr	r2, [r4, #12]
 800618a:	6963      	ldr	r3, [r4, #20]
 800618c:	68d2      	ldr	r2, [r2, #12]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	fb03 f302 	mul.w	r3, r3, r2
 8006194:	4298      	cmp	r0, r3
 8006196:	d33b      	bcc.n	8006210 <ai_platform_network_process+0x148>
 8006198:	69a3      	ldr	r3, [r4, #24]
 800619a:	6818      	ldr	r0, [r3, #0]
 800619c:	f000 ff32 	bl	8007004 <ai_array_to_buffer_fmt>
 80061a0:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80061a4:	4043      	eors	r3, r0
 80061a6:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 80061aa:	d128      	bne.n	80061fe <ai_platform_network_process+0x136>
 80061ac:	68eb      	ldr	r3, [r5, #12]
 80061ae:	b1f3      	cbz	r3, 80061ee <ai_platform_network_process+0x126>
 80061b0:	f8b5 b000 	ldrh.w	fp, [r5]
 80061b4:	f1bb 0f00 	cmp.w	fp, #0
 80061b8:	d012      	beq.n	80061e0 <ai_platform_network_process+0x118>
 80061ba:	4623      	mov	r3, r4
 80061bc:	f105 020c 	add.w	r2, r5, #12
 80061c0:	4629      	mov	r1, r5
 80061c2:	4650      	mov	r0, sl
 80061c4:	f7ff fc00 	bl	80059c8 <_platform_network_state_setup.isra.1>
 80061c8:	45d9      	cmp	r9, fp
 80061ca:	883b      	ldrh	r3, [r7, #0]
 80061cc:	bf38      	it	cc
 80061ce:	46d9      	movcc	r9, fp
 80061d0:	3601      	adds	r6, #1
 80061d2:	3518      	adds	r5, #24
 80061d4:	e7af      	b.n	8006136 <ai_platform_network_process+0x6e>
 80061d6:	46a3      	mov	fp, r4
 80061d8:	4658      	mov	r0, fp
 80061da:	b003      	add	sp, #12
 80061dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061e0:	f108 0010 	add.w	r0, r8, #16
 80061e4:	2221      	movs	r2, #33	; 0x21
 80061e6:	2112      	movs	r1, #18
 80061e8:	f000 f980 	bl	80064ec <core_set_error>
 80061ec:	e7f4      	b.n	80061d8 <ai_platform_network_process+0x110>
 80061ee:	f108 0010 	add.w	r0, r8, #16
 80061f2:	2217      	movs	r2, #23
 80061f4:	2112      	movs	r1, #18
 80061f6:	469b      	mov	fp, r3
 80061f8:	f000 f978 	bl	80064ec <core_set_error>
 80061fc:	e7ec      	b.n	80061d8 <ai_platform_network_process+0x110>
 80061fe:	f108 0010 	add.w	r0, r8, #16
 8006202:	2219      	movs	r2, #25
 8006204:	2112      	movs	r1, #18
 8006206:	f000 f971 	bl	80064ec <core_set_error>
 800620a:	f04f 0b00 	mov.w	fp, #0
 800620e:	e7e3      	b.n	80061d8 <ai_platform_network_process+0x110>
 8006210:	f108 0010 	add.w	r0, r8, #16
 8006214:	2218      	movs	r2, #24
 8006216:	2112      	movs	r1, #18
 8006218:	f000 f968 	bl	80064ec <core_set_error>
 800621c:	f04f 0b00 	mov.w	fp, #0
 8006220:	e7da      	b.n	80061d8 <ai_platform_network_process+0x110>
 8006222:	4644      	mov	r4, r8
 8006224:	f104 0010 	add.w	r0, r4, #16
 8006228:	2217      	movs	r2, #23
 800622a:	2112      	movs	r1, #18
 800622c:	f000 f95e 	bl	80064ec <core_set_error>
 8006230:	f04f 0b00 	mov.w	fp, #0
 8006234:	e7d0      	b.n	80061d8 <ai_platform_network_process+0x110>
 8006236:	9a01      	ldr	r2, [sp, #4]
 8006238:	f8b8 3048 	ldrh.w	r3, [r8, #72]	; 0x48
 800623c:	4644      	mov	r4, r8
 800623e:	2a00      	cmp	r2, #0
 8006240:	f000 80a2 	beq.w	8006388 <ai_platform_network_process+0x2c0>
 8006244:	2b01      	cmp	r3, #1
 8006246:	f240 8140 	bls.w	80064ca <ai_platform_network_process+0x402>
 800624a:	f8d8 804c 	ldr.w	r8, [r8, #76]	; 0x4c
 800624e:	f118 0f0c 	cmn.w	r8, #12
 8006252:	f000 813a 	beq.w	80064ca <ai_platform_network_process+0x402>
 8006256:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 8135 	beq.w	80064ca <ai_platform_network_process+0x402>
 8006260:	9d01      	ldr	r5, [sp, #4]
 8006262:	2700      	movs	r7, #0
 8006264:	3504      	adds	r5, #4
 8006266:	429f      	cmp	r7, r3
 8006268:	f080 808c 	bcs.w	8006384 <ai_platform_network_process+0x2bc>
 800626c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	f000 8087 	beq.w	8006384 <ai_platform_network_process+0x2bc>
 8006276:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 800627a:	2e00      	cmp	r6, #0
 800627c:	f000 8082 	beq.w	8006384 <ai_platform_network_process+0x2bc>
 8006280:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	eb13 1a07 	adds.w	sl, r3, r7, lsl #4
 800628a:	d067      	beq.n	800635c <ai_platform_network_process+0x294>
 800628c:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8006290:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 8006294:	69b0      	ldr	r0, [r6, #24]
 8006296:	f8d5 c008 	ldr.w	ip, [r5, #8]
 800629a:	6841      	ldr	r1, [r0, #4]
 800629c:	fb0b f30e 	mul.w	r3, fp, lr
 80062a0:	fb0c f303 	mul.w	r3, ip, r3
 80062a4:	4299      	cmp	r1, r3
 80062a6:	f0c0 8110 	bcc.w	80064ca <ai_platform_network_process+0x402>
 80062aa:	68f3      	ldr	r3, [r6, #12]
 80062ac:	68da      	ldr	r2, [r3, #12]
 80062ae:	455a      	cmp	r2, fp
 80062b0:	f040 810b 	bne.w	80064ca <ai_platform_network_process+0x402>
 80062b4:	689a      	ldr	r2, [r3, #8]
 80062b6:	4572      	cmp	r2, lr
 80062b8:	f040 8107 	bne.w	80064ca <ai_platform_network_process+0x402>
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	459c      	cmp	ip, r3
 80062c0:	f040 8103 	bne.w	80064ca <ai_platform_network_process+0x402>
 80062c4:	6800      	ldr	r0, [r0, #0]
 80062c6:	f000 fee9 	bl	800709c <ai_array_get_byte_size>
 80062ca:	68f2      	ldr	r2, [r6, #12]
 80062cc:	6973      	ldr	r3, [r6, #20]
 80062ce:	68d2      	ldr	r2, [r2, #12]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	fb03 f302 	mul.w	r3, r3, r2
 80062d6:	4298      	cmp	r0, r3
 80062d8:	f0c0 80f7 	bcc.w	80064ca <ai_platform_network_process+0x402>
 80062dc:	69b3      	ldr	r3, [r6, #24]
 80062de:	6818      	ldr	r0, [r3, #0]
 80062e0:	f000 fe90 	bl	8007004 <ai_array_to_buffer_fmt>
 80062e4:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80062e8:	4043      	eors	r3, r0
 80062ea:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 80062ee:	d12c      	bne.n	800634a <ai_platform_network_process+0x282>
 80062f0:	68eb      	ldr	r3, [r5, #12]
 80062f2:	b313      	cbz	r3, 800633a <ai_platform_network_process+0x272>
 80062f4:	f8b5 b000 	ldrh.w	fp, [r5]
 80062f8:	f1bb 0f00 	cmp.w	fp, #0
 80062fc:	d016      	beq.n	800632c <ai_platform_network_process+0x264>
 80062fe:	4633      	mov	r3, r6
 8006300:	f105 020c 	add.w	r2, r5, #12
 8006304:	4629      	mov	r1, r5
 8006306:	4650      	mov	r0, sl
 8006308:	f7ff fb5e 	bl	80059c8 <_platform_network_state_setup.isra.1>
 800630c:	45d9      	cmp	r9, fp
 800630e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006312:	bf38      	it	cc
 8006314:	46d9      	movcc	r9, fp
 8006316:	3701      	adds	r7, #1
 8006318:	3518      	adds	r5, #24
 800631a:	e7a4      	b.n	8006266 <ai_platform_network_process+0x19e>
 800631c:	f104 0010 	add.w	r0, r4, #16
 8006320:	2230      	movs	r2, #48	; 0x30
 8006322:	2111      	movs	r1, #17
 8006324:	f000 f8e2 	bl	80064ec <core_set_error>
 8006328:	46b3      	mov	fp, r6
 800632a:	e755      	b.n	80061d8 <ai_platform_network_process+0x110>
 800632c:	f104 0010 	add.w	r0, r4, #16
 8006330:	2221      	movs	r2, #33	; 0x21
 8006332:	2113      	movs	r1, #19
 8006334:	f000 f8da 	bl	80064ec <core_set_error>
 8006338:	e74e      	b.n	80061d8 <ai_platform_network_process+0x110>
 800633a:	f104 0010 	add.w	r0, r4, #16
 800633e:	2217      	movs	r2, #23
 8006340:	2113      	movs	r1, #19
 8006342:	469b      	mov	fp, r3
 8006344:	f000 f8d2 	bl	80064ec <core_set_error>
 8006348:	e746      	b.n	80061d8 <ai_platform_network_process+0x110>
 800634a:	f104 0010 	add.w	r0, r4, #16
 800634e:	2219      	movs	r2, #25
 8006350:	2113      	movs	r1, #19
 8006352:	f000 f8cb 	bl	80064ec <core_set_error>
 8006356:	f04f 0b00 	mov.w	fp, #0
 800635a:	e73d      	b.n	80061d8 <ai_platform_network_process+0x110>
 800635c:	f104 0010 	add.w	r0, r4, #16
 8006360:	2217      	movs	r2, #23
 8006362:	2113      	movs	r1, #19
 8006364:	f000 f8c2 	bl	80064ec <core_set_error>
 8006368:	46d3      	mov	fp, sl
 800636a:	e735      	b.n	80061d8 <ai_platform_network_process+0x110>
 800636c:	a1c00100 	.word	0xa1c00100
 8006370:	e0002000 	.word	0xe0002000
 8006374:	40023008 	.word	0x40023008
 8006378:	40023000 	.word	0x40023000
 800637c:	f407a5c2 	.word	0xf407a5c2
 8006380:	b5e8b5cd 	.word	0xb5e8b5cd
 8006384:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 8006388:	f8a4 9014 	strh.w	r9, [r4, #20]
 800638c:	2b00      	cmp	r3, #0
 800638e:	f000 8099 	beq.w	80064c4 <ai_platform_network_process+0x3fc>
 8006392:	2b01      	cmp	r3, #1
 8006394:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006396:	f240 8093 	bls.w	80064c0 <ai_platform_network_process+0x3f8>
 800639a:	f105 070c 	add.w	r7, r5, #12
 800639e:	8ae0      	ldrh	r0, [r4, #22]
 80063a0:	8aa3      	ldrh	r3, [r4, #20]
 80063a2:	4283      	cmp	r3, r0
 80063a4:	d977      	bls.n	8006496 <ai_platform_network_process+0x3ce>
 80063a6:	46a3      	mov	fp, r4
 80063a8:	2d00      	cmp	r5, #0
 80063aa:	d032      	beq.n	8006412 <ai_platform_network_process+0x34a>
 80063ac:	882b      	ldrh	r3, [r5, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d02f      	beq.n	8006412 <ai_platform_network_process+0x34a>
 80063b2:	686b      	ldr	r3, [r5, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d02c      	beq.n	8006412 <ai_platform_network_process+0x34a>
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f04f 0800 	mov.w	r8, #0
 80063be:	b343      	cbz	r3, 8006412 <ai_platform_network_process+0x34a>
 80063c0:	68a9      	ldr	r1, [r5, #8]
 80063c2:	699a      	ldr	r2, [r3, #24]
 80063c4:	f8d1 a000 	ldr.w	sl, [r1]
 80063c8:	6814      	ldr	r4, [r2, #0]
 80063ca:	6890      	ldr	r0, [r2, #8]
 80063cc:	ea4f 1908 	mov.w	r9, r8, lsl #4
 80063d0:	eb0a 0609 	add.w	r6, sl, r9
 80063d4:	00a4      	lsls	r4, r4, #2
 80063d6:	6871      	ldr	r1, [r6, #4]
 80063d8:	d45f      	bmi.n	800649a <ai_platform_network_process+0x3d2>
 80063da:	68d4      	ldr	r4, [r2, #12]
 80063dc:	1b00      	subs	r0, r0, r4
 80063de:	4401      	add	r1, r0
 80063e0:	6091      	str	r1, [r2, #8]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	6872      	ldr	r2, [r6, #4]
 80063e6:	60da      	str	r2, [r3, #12]
 80063e8:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 80063ec:	f85a 2009 	ldr.w	r2, [sl, r9]
 80063f0:	440b      	add	r3, r1
 80063f2:	4293      	cmp	r3, r2
 80063f4:	bf24      	itt	cs
 80063f6:	68f3      	ldrcs	r3, [r6, #12]
 80063f8:	1ad3      	subcs	r3, r2, r3
 80063fa:	6073      	str	r3, [r6, #4]
 80063fc:	882b      	ldrh	r3, [r5, #0]
 80063fe:	f108 0801 	add.w	r8, r8, #1
 8006402:	4598      	cmp	r8, r3
 8006404:	d205      	bcs.n	8006412 <ai_platform_network_process+0x34a>
 8006406:	686b      	ldr	r3, [r5, #4]
 8006408:	b11b      	cbz	r3, 8006412 <ai_platform_network_process+0x34a>
 800640a:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1d6      	bne.n	80063c0 <ai_platform_network_process+0x2f8>
 8006412:	4658      	mov	r0, fp
 8006414:	f000 fd90 	bl	8006f38 <ai_layers_forward_all>
 8006418:	2f00      	cmp	r7, #0
 800641a:	d032      	beq.n	8006482 <ai_platform_network_process+0x3ba>
 800641c:	883b      	ldrh	r3, [r7, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d02f      	beq.n	8006482 <ai_platform_network_process+0x3ba>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	b36b      	cbz	r3, 8006482 <ai_platform_network_process+0x3ba>
 8006426:	6818      	ldr	r0, [r3, #0]
 8006428:	b358      	cbz	r0, 8006482 <ai_platform_network_process+0x3ba>
 800642a:	f04f 0800 	mov.w	r8, #0
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	6981      	ldr	r1, [r0, #24]
 8006432:	f8d3 a000 	ldr.w	sl, [r3]
 8006436:	680c      	ldr	r4, [r1, #0]
 8006438:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800643c:	eb0a 0609 	add.w	r6, sl, r9
 8006440:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 8006444:	00a4      	lsls	r4, r4, #2
 8006446:	eb0c 0302 	add.w	r3, ip, r2
 800644a:	d42a      	bmi.n	80064a2 <ai_platform_network_process+0x3da>
 800644c:	f85a 2009 	ldr.w	r2, [sl, r9]
 8006450:	4293      	cmp	r3, r2
 8006452:	bf24      	itt	cs
 8006454:	68f3      	ldrcs	r3, [r6, #12]
 8006456:	1ad3      	subcs	r3, r2, r3
 8006458:	6073      	str	r3, [r6, #4]
 800645a:	6981      	ldr	r1, [r0, #24]
 800645c:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 8006460:	1b12      	subs	r2, r2, r4
 8006462:	4413      	add	r3, r2
 8006464:	608b      	str	r3, [r1, #8]
 8006466:	6983      	ldr	r3, [r0, #24]
 8006468:	6872      	ldr	r2, [r6, #4]
 800646a:	60da      	str	r2, [r3, #12]
 800646c:	883b      	ldrh	r3, [r7, #0]
 800646e:	f108 0801 	add.w	r8, r8, #1
 8006472:	4598      	cmp	r8, r3
 8006474:	d205      	bcs.n	8006482 <ai_platform_network_process+0x3ba>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	b11b      	cbz	r3, 8006482 <ai_platform_network_process+0x3ba>
 800647a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800647e:	2800      	cmp	r0, #0
 8006480:	d1d5      	bne.n	800642e <ai_platform_network_process+0x366>
 8006482:	f8bb 0016 	ldrh.w	r0, [fp, #22]
 8006486:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800648a:	3001      	adds	r0, #1
 800648c:	b280      	uxth	r0, r0
 800648e:	4283      	cmp	r3, r0
 8006490:	f8ab 0016 	strh.w	r0, [fp, #22]
 8006494:	d888      	bhi.n	80063a8 <ai_platform_network_process+0x2e0>
 8006496:	4683      	mov	fp, r0
 8006498:	e69e      	b.n	80061d8 <ai_platform_network_process+0x110>
 800649a:	68b2      	ldr	r2, [r6, #8]
 800649c:	f000 fe5a 	bl	8007154 <memcpy>
 80064a0:	e7a2      	b.n	80063e8 <ai_platform_network_process+0x320>
 80064a2:	6889      	ldr	r1, [r1, #8]
 80064a4:	4660      	mov	r0, ip
 80064a6:	f000 fe55 	bl	8007154 <memcpy>
 80064aa:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 80064ae:	f85a 2009 	ldr.w	r2, [sl, r9]
 80064b2:	440b      	add	r3, r1
 80064b4:	4293      	cmp	r3, r2
 80064b6:	bf24      	itt	cs
 80064b8:	68f3      	ldrcs	r3, [r6, #12]
 80064ba:	1ad3      	subcs	r3, r2, r3
 80064bc:	6073      	str	r3, [r6, #4]
 80064be:	e7d5      	b.n	800646c <ai_platform_network_process+0x3a4>
 80064c0:	2700      	movs	r7, #0
 80064c2:	e76c      	b.n	800639e <ai_platform_network_process+0x2d6>
 80064c4:	461d      	mov	r5, r3
 80064c6:	461f      	mov	r7, r3
 80064c8:	e769      	b.n	800639e <ai_platform_network_process+0x2d6>
 80064ca:	f104 0010 	add.w	r0, r4, #16
 80064ce:	2218      	movs	r2, #24
 80064d0:	2113      	movs	r1, #19
 80064d2:	f000 f80b 	bl	80064ec <core_set_error>
 80064d6:	f04f 0b00 	mov.w	fp, #0
 80064da:	e67d      	b.n	80061d8 <ai_platform_network_process+0x110>

080064dc <core_init>:
 80064dc:	2001      	movs	r0, #1
 80064de:	4770      	bx	lr

080064e0 <core_get_error>:
 80064e0:	4603      	mov	r3, r0
 80064e2:	2200      	movs	r2, #0
 80064e4:	6800      	ldr	r0, [r0, #0]
 80064e6:	601a      	str	r2, [r3, #0]
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop

080064ec <core_set_error>:
 80064ec:	7803      	ldrb	r3, [r0, #0]
 80064ee:	b933      	cbnz	r3, 80064fe <core_set_error+0x12>
 80064f0:	7001      	strb	r1, [r0, #0]
 80064f2:	6803      	ldr	r3, [r0, #0]
 80064f4:	f362 231f 	bfi	r3, r2, #8, #24
 80064f8:	6003      	str	r3, [r0, #0]
 80064fa:	2001      	movs	r0, #1
 80064fc:	4770      	bx	lr
 80064fe:	2000      	movs	r0, #0
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop

08006504 <ai_dict8_dot_array_f32>:
 8006504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006508:	f8dd c020 	ldr.w	ip, [sp, #32]
 800650c:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 8006510:	f000 80c0 	beq.w	8006694 <ai_dict8_dot_array_f32+0x190>
 8006514:	f101 0408 	add.w	r4, r1, #8
 8006518:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800651c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800669c <ai_dict8_dot_array_f32+0x198>
 8006520:	eb04 0e09 	add.w	lr, r4, r9
 8006524:	f103 0520 	add.w	r5, r3, #32
 8006528:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 800652c:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 8006530:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 8006534:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 8006538:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 800653c:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 8006540:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 8006544:	ed55 3a04 	vldr	s7, [r5, #-16]
 8006548:	ed55 4a03 	vldr	s9, [r5, #-12]
 800654c:	ed55 5a02 	vldr	s11, [r5, #-8]
 8006550:	ed55 6a01 	vldr	s13, [r5, #-4]
 8006554:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006558:	edd6 7a00 	vldr	s15, [r6]
 800655c:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 8006560:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006564:	ee67 7a83 	vmul.f32	s15, s15, s6
 8006568:	ed9a 3a00 	vldr	s6, [sl]
 800656c:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 8006570:	eee3 7a05 	vfma.f32	s15, s6, s10
 8006574:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006578:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800657c:	ed97 3a00 	vldr	s6, [r7]
 8006580:	ed96 5a00 	vldr	s10, [r6]
 8006584:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 8006588:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 800658c:	eee3 7a04 	vfma.f32	s15, s6, s8
 8006590:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006594:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006598:	ed9a 3a00 	vldr	s6, [sl]
 800659c:	ed96 4a00 	vldr	s8, [r6]
 80065a0:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 80065a4:	eee5 7a06 	vfma.f32	s15, s10, s12
 80065a8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80065ac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80065b0:	ed97 5a00 	vldr	s10, [r7]
 80065b4:	ed96 6a00 	vldr	s12, [r6]
 80065b8:	eee3 7a23 	vfma.f32	s15, s6, s7
 80065bc:	3408      	adds	r4, #8
 80065be:	45a6      	cmp	lr, r4
 80065c0:	f105 0520 	add.w	r5, r5, #32
 80065c4:	eee4 7a24 	vfma.f32	s15, s8, s9
 80065c8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80065cc:	eee6 7a26 	vfma.f32	s15, s12, s13
 80065d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80065d4:	d1a8      	bne.n	8006528 <ai_dict8_dot_array_f32+0x24>
 80065d6:	4449      	add	r1, r9
 80065d8:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 80065dc:	f01c 0c07 	ands.w	ip, ip, #7
 80065e0:	d050      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 80065e2:	780c      	ldrb	r4, [r1, #0]
 80065e4:	edd3 6a00 	vldr	s13, [r3]
 80065e8:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80065ec:	edd4 7a00 	vldr	s15, [r4]
 80065f0:	f1bc 0f01 	cmp.w	ip, #1
 80065f4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80065f8:	d044      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 80065fa:	784c      	ldrb	r4, [r1, #1]
 80065fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8006600:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8006604:	edd4 7a00 	vldr	s15, [r4]
 8006608:	f1bc 0f02 	cmp.w	ip, #2
 800660c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006610:	d038      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 8006612:	788c      	ldrb	r4, [r1, #2]
 8006614:	edd3 6a02 	vldr	s13, [r3, #8]
 8006618:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800661c:	edd4 7a00 	vldr	s15, [r4]
 8006620:	f1bc 0f03 	cmp.w	ip, #3
 8006624:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006628:	d02c      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 800662a:	78cc      	ldrb	r4, [r1, #3]
 800662c:	edd3 6a03 	vldr	s13, [r3, #12]
 8006630:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8006634:	edd4 7a00 	vldr	s15, [r4]
 8006638:	f1bc 0f04 	cmp.w	ip, #4
 800663c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006640:	d020      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 8006642:	790c      	ldrb	r4, [r1, #4]
 8006644:	edd3 6a04 	vldr	s13, [r3, #16]
 8006648:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800664c:	edd4 7a00 	vldr	s15, [r4]
 8006650:	f1bc 0f05 	cmp.w	ip, #5
 8006654:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006658:	d014      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 800665a:	794c      	ldrb	r4, [r1, #5]
 800665c:	edd3 6a05 	vldr	s13, [r3, #20]
 8006660:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8006664:	edd4 7a00 	vldr	s15, [r4]
 8006668:	f1bc 0f06 	cmp.w	ip, #6
 800666c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006670:	d008      	beq.n	8006684 <ai_dict8_dot_array_f32+0x180>
 8006672:	7989      	ldrb	r1, [r1, #6]
 8006674:	edd3 7a06 	vldr	s15, [r3, #24]
 8006678:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800667c:	edd2 6a00 	vldr	s13, [r2]
 8006680:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006684:	edd0 7a00 	vldr	s15, [r0]
 8006688:	ee37 7a87 	vadd.f32	s14, s15, s14
 800668c:	ed80 7a00 	vstr	s14, [r0]
 8006690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006694:	ed9f 7a01 	vldr	s14, [pc, #4]	; 800669c <ai_dict8_dot_array_f32+0x198>
 8006698:	e7a0      	b.n	80065dc <ai_dict8_dot_array_f32+0xd8>
 800669a:	bf00      	nop
 800669c:	00000000 	.word	0x00000000

080066a0 <ai_dict4_dot_array_f32>:
 80066a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066a6:	f027 0c01 	bic.w	ip, r7, #1
 80066aa:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 80066ae:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 80066b2:	f000 80ae 	beq.w	8006812 <ai_dict4_dot_array_f32+0x172>
 80066b6:	1d0d      	adds	r5, r1, #4
 80066b8:	ea4f 0988 	mov.w	r9, r8, lsl #2
 80066bc:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8006818 <ai_dict4_dot_array_f32+0x178>
 80066c0:	eb05 0e09 	add.w	lr, r5, r9
 80066c4:	f103 0420 	add.w	r4, r3, #32
 80066c8:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 80066cc:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 80066d0:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 80066d4:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 80066d8:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 80066dc:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 80066e0:	ed14 5a04 	vldr	s10, [r4, #-16]
 80066e4:	ed54 5a03 	vldr	s11, [r4, #-12]
 80066e8:	ed14 6a02 	vldr	s12, [r4, #-8]
 80066ec:	ed54 6a01 	vldr	s13, [r4, #-4]
 80066f0:	f006 0a0f 	and.w	sl, r6, #15
 80066f4:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 80066f8:	edda 7a00 	vldr	s15, [sl]
 80066fc:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 8006700:	0936      	lsrs	r6, r6, #4
 8006702:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006706:	ee67 7a83 	vmul.f32	s15, s15, s6
 800670a:	ed96 3a00 	vldr	s6, [r6]
 800670e:	ea4f 161b 	mov.w	r6, fp, lsr #4
 8006712:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006716:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800671a:	f00b 0b0f 	and.w	fp, fp, #15
 800671e:	edd6 3a00 	vldr	s7, [r6]
 8006722:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 8006726:	eee3 7a84 	vfma.f32	s15, s7, s8
 800672a:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800672e:	3504      	adds	r5, #4
 8006730:	ed9b 4a00 	vldr	s8, [fp]
 8006734:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 8006738:	eee4 7a24 	vfma.f32	s15, s8, s9
 800673c:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8006740:	f00a 0a0f 	and.w	sl, sl, #15
 8006744:	eddb 4a00 	vldr	s9, [fp]
 8006748:	eee4 7a85 	vfma.f32	s15, s9, s10
 800674c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006750:	45ae      	cmp	lr, r5
 8006752:	ed9a 5a00 	vldr	s10, [sl]
 8006756:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 800675a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800675e:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006762:	f006 060f 	and.w	r6, r6, #15
 8006766:	edda 5a00 	vldr	s11, [sl]
 800676a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800676e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006772:	f104 0420 	add.w	r4, r4, #32
 8006776:	ed96 6a00 	vldr	s12, [r6]
 800677a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800677e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006782:	d1a1      	bne.n	80066c8 <ai_dict4_dot_array_f32+0x28>
 8006784:	4449      	add	r1, r9
 8006786:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800678a:	459c      	cmp	ip, r3
 800678c:	d92d      	bls.n	80067ea <ai_dict4_dot_array_f32+0x14a>
 800678e:	f10c 0c07 	add.w	ip, ip, #7
 8006792:	f103 0508 	add.w	r5, r3, #8
 8006796:	ebac 0c05 	sub.w	ip, ip, r5
 800679a:	f02c 0407 	bic.w	r4, ip, #7
 800679e:	f103 0810 	add.w	r8, r3, #16
 80067a2:	44a0      	add	r8, r4
 80067a4:	f101 3eff 	add.w	lr, r1, #4294967295
 80067a8:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 80067ac:	ed15 6a01 	vldr	s12, [r5, #-4]
 80067b0:	ed55 6a02 	vldr	s13, [r5, #-8]
 80067b4:	f004 060f 	and.w	r6, r4, #15
 80067b8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80067bc:	0924      	lsrs	r4, r4, #4
 80067be:	edd6 7a00 	vldr	s15, [r6]
 80067c2:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80067c6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80067ca:	ed94 6a00 	vldr	s12, [r4]
 80067ce:	eee6 7a26 	vfma.f32	s15, s12, s13
 80067d2:	3508      	adds	r5, #8
 80067d4:	45a8      	cmp	r8, r5
 80067d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067da:	d1e5      	bne.n	80067a8 <ai_dict4_dot_array_f32+0x108>
 80067dc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 80067e0:	f10c 0c01 	add.w	ip, ip, #1
 80067e4:	4461      	add	r1, ip
 80067e6:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80067ea:	07fc      	lsls	r4, r7, #31
 80067ec:	d509      	bpl.n	8006802 <ai_dict4_dot_array_f32+0x162>
 80067ee:	7809      	ldrb	r1, [r1, #0]
 80067f0:	edd3 7a00 	vldr	s15, [r3]
 80067f4:	090b      	lsrs	r3, r1, #4
 80067f6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80067fa:	edd2 6a00 	vldr	s13, [r2]
 80067fe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006802:	edd0 7a00 	vldr	s15, [r0]
 8006806:	ee37 7a87 	vadd.f32	s14, s15, s14
 800680a:	ed80 7a00 	vstr	s14, [r0]
 800680e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006812:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8006818 <ai_dict4_dot_array_f32+0x178>
 8006816:	e7b8      	b.n	800678a <ai_dict4_dot_array_f32+0xea>
 8006818:	00000000 	.word	0x00000000

0800681c <forward_dense>:
 800681c:	6982      	ldr	r2, [r0, #24]
 800681e:	8813      	ldrh	r3, [r2, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 81ca 	beq.w	8006bba <forward_dense+0x39e>
 8006826:	6852      	ldr	r2, [r2, #4]
 8006828:	6850      	ldr	r0, [r2, #4]
 800682a:	b100      	cbz	r0, 800682e <forward_dense+0x12>
 800682c:	6800      	ldr	r0, [r0, #0]
 800682e:	2b01      	cmp	r3, #1
 8006830:	f240 81c0 	bls.w	8006bb4 <forward_dense+0x398>
 8006834:	6911      	ldr	r1, [r2, #16]
 8006836:	b101      	cbz	r1, 800683a <forward_dense+0x1e>
 8006838:	6809      	ldr	r1, [r1, #0]
 800683a:	2b02      	cmp	r3, #2
 800683c:	f000 81bf 	beq.w	8006bbe <forward_dense+0x3a2>
 8006840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006844:	ed2d 8b10 	vpush	{d8-d15}
 8006848:	69d3      	ldr	r3, [r2, #28]
 800684a:	b091      	sub	sp, #68	; 0x44
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 820b 	beq.w	8006c68 <forward_dense+0x44c>
 8006852:	681c      	ldr	r4, [r3, #0]
 8006854:	9408      	str	r4, [sp, #32]
 8006856:	f112 0418 	adds.w	r4, r2, #24
 800685a:	f000 81df 	beq.w	8006c1c <forward_dense+0x400>
 800685e:	8b12      	ldrh	r2, [r2, #24]
 8006860:	2a01      	cmp	r2, #1
 8006862:	f240 81fe 	bls.w	8006c62 <forward_dense+0x446>
 8006866:	2b00      	cmp	r3, #0
 8006868:	f000 81da 	beq.w	8006c20 <forward_dense+0x404>
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	9306      	str	r3, [sp, #24]
 8006870:	9b08      	ldr	r3, [sp, #32]
 8006872:	68cc      	ldr	r4, [r1, #12]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	68c5      	ldr	r5, [r0, #12]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800687e:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8006882:	f3c2 1cc6 	ubfx	ip, r2, #7, #7
 8006886:	f3c2 5541 	ubfx	r5, r2, #21, #2
 800688a:	fa4c f505 	asr.w	r5, ip, r5
 800688e:	f3c2 4243 	ubfx	r2, r2, #17, #4
 8006892:	950b      	str	r5, [sp, #44]	; 0x2c
 8006894:	2a04      	cmp	r2, #4
 8006896:	fb07 f506 	mul.w	r5, r7, r6
 800689a:	6864      	ldr	r4, [r4, #4]
 800689c:	9507      	str	r5, [sp, #28]
 800689e:	f000 81dd 	beq.w	8006c5c <forward_dense+0x440>
 80068a2:	2a08      	cmp	r2, #8
 80068a4:	f000 81da 	beq.w	8006c5c <forward_dense+0x440>
 80068a8:	f04f 0a00 	mov.w	sl, #0
 80068ac:	698a      	ldr	r2, [r1, #24]
 80068ae:	6981      	ldr	r1, [r0, #24]
 80068b0:	6890      	ldr	r0, [r2, #8]
 80068b2:	9a08      	ldr	r2, [sp, #32]
 80068b4:	9004      	str	r0, [sp, #16]
 80068b6:	6952      	ldr	r2, [r2, #20]
 80068b8:	688f      	ldr	r7, [r1, #8]
 80068ba:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80068be:	00a2      	lsls	r2, r4, #2
 80068c0:	9209      	str	r2, [sp, #36]	; 0x24
 80068c2:	1886      	adds	r6, r0, r2
 80068c4:	9a07      	ldr	r2, [sp, #28]
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	f000 81c3 	beq.w	8006c52 <forward_dense+0x436>
 80068cc:	f1a8 0210 	sub.w	r2, r8, #16
 80068d0:	0912      	lsrs	r2, r2, #4
 80068d2:	3201      	adds	r2, #1
 80068d4:	0192      	lsls	r2, r2, #6
 80068d6:	920c      	str	r2, [sp, #48]	; 0x30
 80068d8:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80068dc:	920a      	str	r2, [sp, #40]	; 0x28
 80068de:	689d      	ldr	r5, [r3, #8]
 80068e0:	9b06      	ldr	r3, [sp, #24]
 80068e2:	eddf aad0 	vldr	s21, [pc, #832]	; 8006c24 <forward_dense+0x408>
 80068e6:	2200      	movs	r2, #0
 80068e8:	9205      	str	r2, [sp, #20]
 80068ea:	f008 020f 	and.w	r2, r8, #15
 80068ee:	920d      	str	r2, [sp, #52]	; 0x34
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d043      	beq.n	800697c <forward_dense+0x160>
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	689c      	ldr	r4, [r3, #8]
 80068f8:	9b04      	ldr	r3, [sp, #16]
 80068fa:	f1ba 0f00 	cmp.w	sl, #0
 80068fe:	d042      	beq.n	8006986 <forward_dense+0x16a>
 8006900:	42b3      	cmp	r3, r6
 8006902:	d22a      	bcs.n	800695a <forward_dense+0x13e>
 8006904:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006906:	469b      	mov	fp, r3
 8006908:	ab0f      	add	r3, sp, #60	; 0x3c
 800690a:	9303      	str	r3, [sp, #12]
 800690c:	2a04      	cmp	r2, #4
 800690e:	4633      	mov	r3, r6
 8006910:	4646      	mov	r6, r8
 8006912:	4698      	mov	r8, r3
 8006914:	f000 8156 	beq.w	8006bc4 <forward_dense+0x3a8>
 8006918:	2c00      	cmp	r4, #0
 800691a:	f000 8185 	beq.w	8006c28 <forward_dense+0x40c>
 800691e:	f8d4 c000 	ldr.w	ip, [r4]
 8006922:	9803      	ldr	r0, [sp, #12]
 8006924:	9600      	str	r6, [sp, #0]
 8006926:	463b      	mov	r3, r7
 8006928:	4629      	mov	r1, r5
 800692a:	4652      	mov	r2, sl
 800692c:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8006930:	f7ff fde8 	bl	8006504 <ai_dict8_dot_array_f32>
 8006934:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006936:	f84b 3b04 	str.w	r3, [fp], #4
 800693a:	45c3      	cmp	fp, r8
 800693c:	f104 0404 	add.w	r4, r4, #4
 8006940:	444d      	add	r5, r9
 8006942:	d3e9      	bcc.n	8006918 <forward_dense+0xfc>
 8006944:	4643      	mov	r3, r8
 8006946:	46b0      	mov	r8, r6
 8006948:	461e      	mov	r6, r3
 800694a:	9a04      	ldr	r2, [sp, #16]
 800694c:	43d3      	mvns	r3, r2
 800694e:	4433      	add	r3, r6
 8006950:	f023 0303 	bic.w	r3, r3, #3
 8006954:	3304      	adds	r3, #4
 8006956:	18d3      	adds	r3, r2, r3
 8006958:	9304      	str	r3, [sp, #16]
 800695a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800695c:	9b05      	ldr	r3, [sp, #20]
 800695e:	4417      	add	r7, r2
 8006960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006962:	4416      	add	r6, r2
 8006964:	9a07      	ldr	r2, [sp, #28]
 8006966:	3301      	adds	r3, #1
 8006968:	4293      	cmp	r3, r2
 800696a:	9305      	str	r3, [sp, #20]
 800696c:	f000 8171 	beq.w	8006c52 <forward_dense+0x436>
 8006970:	9b08      	ldr	r3, [sp, #32]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	689d      	ldr	r5, [r3, #8]
 8006976:	9b06      	ldr	r3, [sp, #24]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1bb      	bne.n	80068f4 <forward_dense+0xd8>
 800697c:	461c      	mov	r4, r3
 800697e:	9b04      	ldr	r3, [sp, #16]
 8006980:	f1ba 0f00 	cmp.w	sl, #0
 8006984:	d1bc      	bne.n	8006900 <forward_dense+0xe4>
 8006986:	42b3      	cmp	r3, r6
 8006988:	d2e7      	bcs.n	800695a <forward_dense+0x13e>
 800698a:	4618      	mov	r0, r3
 800698c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800698e:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8006992:	eb07 0c03 	add.w	ip, r7, r3
 8006996:	469e      	mov	lr, r3
 8006998:	2c00      	cmp	r4, #0
 800699a:	f000 80ff 	beq.w	8006b9c <forward_dense+0x380>
 800699e:	f1b8 0f0f 	cmp.w	r8, #15
 80069a2:	edd4 fa00 	vldr	s31, [r4]
 80069a6:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8006c24 <forward_dense+0x408>
 80069aa:	f104 0404 	add.w	r4, r4, #4
 80069ae:	f240 80fd 	bls.w	8006bac <forward_dense+0x390>
 80069b2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80069b6:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80069ba:	4641      	mov	r1, r8
 80069bc:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 80069c0:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80069c4:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 80069c8:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 80069cc:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 80069d0:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 80069d4:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 80069d8:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 80069dc:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 80069e0:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 80069e4:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 80069e8:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 80069ec:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 80069f0:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 80069f4:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 80069f8:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 80069fc:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 8006a00:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 8006a04:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 8006a08:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 8006a0c:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 8006a10:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 8006a14:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 8006a18:	ed13 4a04 	vldr	s8, [r3, #-16]
 8006a1c:	ed52 4a04 	vldr	s9, [r2, #-16]
 8006a20:	ed12 5a03 	vldr	s10, [r2, #-12]
 8006a24:	ed53 5a03 	vldr	s11, [r3, #-12]
 8006a28:	ed12 6a02 	vldr	s12, [r2, #-8]
 8006a2c:	ed13 7a02 	vldr	s14, [r3, #-8]
 8006a30:	ee67 7a8f 	vmul.f32	s15, s15, s30
 8006a34:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 8006a38:	eeee 7a8e 	vfma.f32	s15, s29, s28
 8006a3c:	3910      	subs	r1, #16
 8006a3e:	290f      	cmp	r1, #15
 8006a40:	ed53 ea01 	vldr	s29, [r3, #-4]
 8006a44:	ed12 ea01 	vldr	s28, [r2, #-4]
 8006a48:	eeed 7a8f 	vfma.f32	s15, s27, s30
 8006a4c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006a50:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8006a54:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8006a58:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8006a5c:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 8006a60:	eee9 7a89 	vfma.f32	s15, s19, s18
 8006a64:	eee8 7a88 	vfma.f32	s15, s17, s16
 8006a68:	eee0 7a20 	vfma.f32	s15, s0, s1
 8006a6c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006a70:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006a74:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006a78:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006a7c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006a80:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006a84:	eeee 7a8e 	vfma.f32	s15, s29, s28
 8006a88:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006a8c:	d896      	bhi.n	80069bc <forward_dense+0x1a0>
 8006a8e:	eb05 010e 	add.w	r1, r5, lr
 8006a92:	465b      	mov	r3, fp
 8006a94:	4662      	mov	r2, ip
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d075      	beq.n	8006b86 <forward_dense+0x36a>
 8006a9a:	ed91 7a00 	vldr	s14, [r1]
 8006a9e:	edd2 7a00 	vldr	s15, [r2]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006aa8:	d06d      	beq.n	8006b86 <forward_dense+0x36a>
 8006aaa:	ed91 7a01 	vldr	s14, [r1, #4]
 8006aae:	edd2 7a01 	vldr	s15, [r2, #4]
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006ab8:	d065      	beq.n	8006b86 <forward_dense+0x36a>
 8006aba:	ed91 7a02 	vldr	s14, [r1, #8]
 8006abe:	edd2 7a02 	vldr	s15, [r2, #8]
 8006ac2:	2b03      	cmp	r3, #3
 8006ac4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006ac8:	d05d      	beq.n	8006b86 <forward_dense+0x36a>
 8006aca:	ed91 7a03 	vldr	s14, [r1, #12]
 8006ace:	edd2 7a03 	vldr	s15, [r2, #12]
 8006ad2:	2b04      	cmp	r3, #4
 8006ad4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006ad8:	d055      	beq.n	8006b86 <forward_dense+0x36a>
 8006ada:	ed91 7a04 	vldr	s14, [r1, #16]
 8006ade:	edd2 7a04 	vldr	s15, [r2, #16]
 8006ae2:	2b05      	cmp	r3, #5
 8006ae4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006ae8:	d04d      	beq.n	8006b86 <forward_dense+0x36a>
 8006aea:	ed91 7a05 	vldr	s14, [r1, #20]
 8006aee:	edd2 7a05 	vldr	s15, [r2, #20]
 8006af2:	2b06      	cmp	r3, #6
 8006af4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006af8:	d045      	beq.n	8006b86 <forward_dense+0x36a>
 8006afa:	ed91 7a06 	vldr	s14, [r1, #24]
 8006afe:	edd2 7a06 	vldr	s15, [r2, #24]
 8006b02:	2b07      	cmp	r3, #7
 8006b04:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b08:	d03d      	beq.n	8006b86 <forward_dense+0x36a>
 8006b0a:	ed91 7a07 	vldr	s14, [r1, #28]
 8006b0e:	edd2 7a07 	vldr	s15, [r2, #28]
 8006b12:	2b08      	cmp	r3, #8
 8006b14:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b18:	d035      	beq.n	8006b86 <forward_dense+0x36a>
 8006b1a:	ed91 7a08 	vldr	s14, [r1, #32]
 8006b1e:	edd2 7a08 	vldr	s15, [r2, #32]
 8006b22:	2b09      	cmp	r3, #9
 8006b24:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b28:	d02d      	beq.n	8006b86 <forward_dense+0x36a>
 8006b2a:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 8006b2e:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8006b32:	2b0a      	cmp	r3, #10
 8006b34:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b38:	d025      	beq.n	8006b86 <forward_dense+0x36a>
 8006b3a:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 8006b3e:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8006b42:	2b0b      	cmp	r3, #11
 8006b44:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b48:	d01d      	beq.n	8006b86 <forward_dense+0x36a>
 8006b4a:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 8006b4e:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8006b52:	2b0c      	cmp	r3, #12
 8006b54:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b58:	d015      	beq.n	8006b86 <forward_dense+0x36a>
 8006b5a:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 8006b5e:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 8006b62:	2b0d      	cmp	r3, #13
 8006b64:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b68:	d00d      	beq.n	8006b86 <forward_dense+0x36a>
 8006b6a:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 8006b6e:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006b72:	2b0e      	cmp	r3, #14
 8006b74:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b78:	d005      	beq.n	8006b86 <forward_dense+0x36a>
 8006b7a:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 8006b7e:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006b82:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b86:	444d      	add	r5, r9
 8006b88:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 8006b8c:	ece0 6a01 	vstmia	r0!, {s13}
 8006b90:	42b0      	cmp	r0, r6
 8006b92:	f4bf aeda 	bcs.w	800694a <forward_dense+0x12e>
 8006b96:	2c00      	cmp	r4, #0
 8006b98:	f47f af01 	bne.w	800699e <forward_dense+0x182>
 8006b9c:	f1b8 0f0f 	cmp.w	r8, #15
 8006ba0:	eef0 fa6a 	vmov.f32	s31, s21
 8006ba4:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8006c24 <forward_dense+0x408>
 8006ba8:	f63f af03 	bhi.w	80069b2 <forward_dense+0x196>
 8006bac:	4643      	mov	r3, r8
 8006bae:	4629      	mov	r1, r5
 8006bb0:	463a      	mov	r2, r7
 8006bb2:	e770      	b.n	8006a96 <forward_dense+0x27a>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	deff      	udf	#255	; 0xff
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	deff      	udf	#255	; 0xff
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	deff      	udf	#255	; 0xff
 8006bc4:	b1ac      	cbz	r4, 8006bf2 <forward_dense+0x3d6>
 8006bc6:	f8d4 c000 	ldr.w	ip, [r4]
 8006bca:	9803      	ldr	r0, [sp, #12]
 8006bcc:	9600      	str	r6, [sp, #0]
 8006bce:	463b      	mov	r3, r7
 8006bd0:	4629      	mov	r1, r5
 8006bd2:	4652      	mov	r2, sl
 8006bd4:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8006bd8:	f7ff fd62 	bl	80066a0 <ai_dict4_dot_array_f32>
 8006bdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006bde:	f84b 3b04 	str.w	r3, [fp], #4
 8006be2:	45c3      	cmp	fp, r8
 8006be4:	f104 0404 	add.w	r4, r4, #4
 8006be8:	444d      	add	r5, r9
 8006bea:	f4bf aeab 	bcs.w	8006944 <forward_dense+0x128>
 8006bee:	2c00      	cmp	r4, #0
 8006bf0:	d1e9      	bne.n	8006bc6 <forward_dense+0x3aa>
 8006bf2:	4634      	mov	r4, r6
 8006bf4:	4646      	mov	r6, r8
 8006bf6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006bfa:	9400      	str	r4, [sp, #0]
 8006bfc:	463b      	mov	r3, r7
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4652      	mov	r2, sl
 8006c02:	4640      	mov	r0, r8
 8006c04:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8006c08:	f7ff fd4a 	bl	80066a0 <ai_dict4_dot_array_f32>
 8006c0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c0e:	f84b 3b04 	str.w	r3, [fp], #4
 8006c12:	45b3      	cmp	fp, r6
 8006c14:	444d      	add	r5, r9
 8006c16:	d3f0      	bcc.n	8006bfa <forward_dense+0x3de>
 8006c18:	46a0      	mov	r8, r4
 8006c1a:	e696      	b.n	800694a <forward_dense+0x12e>
 8006c1c:	9406      	str	r4, [sp, #24]
 8006c1e:	e627      	b.n	8006870 <forward_dense+0x54>
 8006c20:	9306      	str	r3, [sp, #24]
 8006c22:	e625      	b.n	8006870 <forward_dense+0x54>
 8006c24:	00000000 	.word	0x00000000
 8006c28:	4634      	mov	r4, r6
 8006c2a:	4646      	mov	r6, r8
 8006c2c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006c30:	9400      	str	r4, [sp, #0]
 8006c32:	463b      	mov	r3, r7
 8006c34:	4629      	mov	r1, r5
 8006c36:	4652      	mov	r2, sl
 8006c38:	4640      	mov	r0, r8
 8006c3a:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8006c3e:	f7ff fc61 	bl	8006504 <ai_dict8_dot_array_f32>
 8006c42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c44:	f84b 3b04 	str.w	r3, [fp], #4
 8006c48:	45b3      	cmp	fp, r6
 8006c4a:	444d      	add	r5, r9
 8006c4c:	d3f0      	bcc.n	8006c30 <forward_dense+0x414>
 8006c4e:	46a0      	mov	r8, r4
 8006c50:	e67b      	b.n	800694a <forward_dense+0x12e>
 8006c52:	b011      	add	sp, #68	; 0x44
 8006c54:	ecbd 8b10 	vpop	{d8-d15}
 8006c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c5c:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 8006c60:	e624      	b.n	80068ac <forward_dense+0x90>
 8006c62:	2300      	movs	r3, #0
 8006c64:	9306      	str	r3, [sp, #24]
 8006c66:	e603      	b.n	8006870 <forward_dense+0x54>
 8006c68:	9308      	str	r3, [sp, #32]
 8006c6a:	e5f4      	b.n	8006856 <forward_dense+0x3a>

08006c6c <nl_func_relu_generic_array_f32>:
 8006c6c:	b430      	push	{r4, r5}
 8006c6e:	6989      	ldr	r1, [r1, #24]
 8006c70:	6980      	ldr	r0, [r0, #24]
 8006c72:	edd3 6a02 	vldr	s13, [r3, #8]
 8006c76:	688c      	ldr	r4, [r1, #8]
 8006c78:	6880      	ldr	r0, [r0, #8]
 8006c7a:	ed93 7a00 	vldr	s14, [r3]
 8006c7e:	ed93 6a01 	vldr	s12, [r3, #4]
 8006c82:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006c86:	3a01      	subs	r2, #1
 8006c88:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8006c8c:	0092      	lsls	r2, r2, #2
 8006c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c92:	4410      	add	r0, r2
 8006c94:	4422      	add	r2, r4
 8006c96:	d421      	bmi.n	8006cdc <nl_func_relu_generic_array_f32+0x70>
 8006c98:	4294      	cmp	r4, r2
 8006c9a:	d83d      	bhi.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006c9c:	1d13      	adds	r3, r2, #4
 8006c9e:	1d02      	adds	r2, r0, #4
 8006ca0:	e010      	b.n	8006cc4 <nl_func_relu_generic_array_f32+0x58>
 8006ca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006caa:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8006cae:	d501      	bpl.n	8006cb4 <nl_func_relu_generic_array_f32+0x48>
 8006cb0:	ee65 7a86 	vmul.f32	s15, s11, s12
 8006cb4:	ed62 7a01 	vstmdb	r2!, {s15}
 8006cb8:	6888      	ldr	r0, [r1, #8]
 8006cba:	f1a3 0408 	sub.w	r4, r3, #8
 8006cbe:	4284      	cmp	r4, r0
 8006cc0:	462b      	mov	r3, r5
 8006cc2:	d329      	bcc.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006cc4:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006cc8:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cd0:	f1a3 0504 	sub.w	r5, r3, #4
 8006cd4:	d4e5      	bmi.n	8006ca2 <nl_func_relu_generic_array_f32+0x36>
 8006cd6:	eef0 7a66 	vmov.f32	s15, s13
 8006cda:	e7eb      	b.n	8006cb4 <nl_func_relu_generic_array_f32+0x48>
 8006cdc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8006ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ce4:	d01a      	beq.n	8006d1c <nl_func_relu_generic_array_f32+0xb0>
 8006ce6:	4294      	cmp	r4, r2
 8006ce8:	d816      	bhi.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006cea:	1d13      	adds	r3, r2, #4
 8006cec:	1d02      	adds	r2, r0, #4
 8006cee:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006cf2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8006cf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cfa:	f1a3 0408 	sub.w	r4, r3, #8
 8006cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d02:	f1a3 0004 	sub.w	r0, r3, #4
 8006d06:	ee66 6a86 	vmul.f32	s13, s13, s12
 8006d0a:	4623      	mov	r3, r4
 8006d0c:	d51e      	bpl.n	8006d4c <nl_func_relu_generic_array_f32+0xe0>
 8006d0e:	ed62 6a01 	vstmdb	r2!, {s13}
 8006d12:	688b      	ldr	r3, [r1, #8]
 8006d14:	42a3      	cmp	r3, r4
 8006d16:	d91e      	bls.n	8006d56 <nl_func_relu_generic_array_f32+0xea>
 8006d18:	bc30      	pop	{r4, r5}
 8006d1a:	4770      	bx	lr
 8006d1c:	4294      	cmp	r4, r2
 8006d1e:	d8fb      	bhi.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006d20:	1d13      	adds	r3, r2, #4
 8006d22:	2500      	movs	r5, #0
 8006d24:	1d02      	adds	r2, r0, #4
 8006d26:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d2e:	f1a3 0408 	sub.w	r4, r3, #8
 8006d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d36:	f1a3 0004 	sub.w	r0, r3, #4
 8006d3a:	4623      	mov	r3, r4
 8006d3c:	db0d      	blt.n	8006d5a <nl_func_relu_generic_array_f32+0xee>
 8006d3e:	ed62 7a01 	vstmdb	r2!, {s15}
 8006d42:	688b      	ldr	r3, [r1, #8]
 8006d44:	42a3      	cmp	r3, r4
 8006d46:	d8e7      	bhi.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	e7ec      	b.n	8006d26 <nl_func_relu_generic_array_f32+0xba>
 8006d4c:	ed62 7a01 	vstmdb	r2!, {s15}
 8006d50:	688c      	ldr	r4, [r1, #8]
 8006d52:	429c      	cmp	r4, r3
 8006d54:	d8e0      	bhi.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006d56:	4603      	mov	r3, r0
 8006d58:	e7c9      	b.n	8006cee <nl_func_relu_generic_array_f32+0x82>
 8006d5a:	f842 5d04 	str.w	r5, [r2, #-4]!
 8006d5e:	688c      	ldr	r4, [r1, #8]
 8006d60:	429c      	cmp	r4, r3
 8006d62:	d8d9      	bhi.n	8006d18 <nl_func_relu_generic_array_f32+0xac>
 8006d64:	4603      	mov	r3, r0
 8006d66:	e7de      	b.n	8006d26 <nl_func_relu_generic_array_f32+0xba>

08006d68 <forward_relu>:
 8006d68:	6982      	ldr	r2, [r0, #24]
 8006d6a:	8813      	ldrh	r3, [r2, #0]
 8006d6c:	b333      	cbz	r3, 8006dbc <forward_relu+0x54>
 8006d6e:	6852      	ldr	r2, [r2, #4]
 8006d70:	6851      	ldr	r1, [r2, #4]
 8006d72:	b101      	cbz	r1, 8006d76 <forward_relu+0xe>
 8006d74:	6809      	ldr	r1, [r1, #0]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d91d      	bls.n	8006db6 <forward_relu+0x4e>
 8006d7a:	b4f0      	push	{r4, r5, r6, r7}
 8006d7c:	6917      	ldr	r7, [r2, #16]
 8006d7e:	b107      	cbz	r7, 8006d82 <forward_relu+0x1a>
 8006d80:	683f      	ldr	r7, [r7, #0]
 8006d82:	688c      	ldr	r4, [r1, #8]
 8006d84:	69c3      	ldr	r3, [r0, #28]
 8006d86:	f3c4 2417 	ubfx	r4, r4, #8, #24
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d044      	beq.n	8006e18 <forward_relu+0xb0>
 8006d8e:	e9d3 5301 	ldrd	r5, r3, [r3, #4]
 8006d92:	2d01      	cmp	r5, #1
 8006d94:	d014      	beq.n	8006dc0 <forward_relu+0x58>
 8006d96:	2c00      	cmp	r4, #0
 8006d98:	d074      	beq.n	8006e84 <forward_relu+0x11c>
 8006d9a:	68ce      	ldr	r6, [r1, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8006da2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006da6:	42a6      	cmp	r6, r4
 8006da8:	fb05 f202 	mul.w	r2, r5, r2
 8006dac:	d1f9      	bne.n	8006da2 <forward_relu+0x3a>
 8006dae:	4638      	mov	r0, r7
 8006db0:	bcf0      	pop	{r4, r5, r6, r7}
 8006db2:	f7ff bf5b 	b.w	8006c6c <nl_func_relu_generic_array_f32>
 8006db6:	2300      	movs	r3, #0
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	deff      	udf	#255	; 0xff
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	deff      	udf	#255	; 0xff
 8006dc0:	69ba      	ldr	r2, [r7, #24]
 8006dc2:	6988      	ldr	r0, [r1, #24]
 8006dc4:	6896      	ldr	r6, [r2, #8]
 8006dc6:	ed93 7a00 	vldr	s14, [r3]
 8006dca:	6882      	ldr	r2, [r0, #8]
 8006dcc:	b184      	cbz	r4, 8006df0 <forward_relu+0x88>
 8006dce:	68cf      	ldr	r7, [r1, #12]
 8006dd0:	462b      	mov	r3, r5
 8006dd2:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8006dd6:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8006dda:	42a7      	cmp	r7, r4
 8006ddc:	fb01 f303 	mul.w	r3, r1, r3
 8006de0:	d1f9      	bne.n	8006dd6 <forward_relu+0x6e>
 8006de2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006de6:	3b01      	subs	r3, #1
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	18d2      	adds	r2, r2, r3
 8006dec:	441e      	add	r6, r3
 8006dee:	d23f      	bcs.n	8006e70 <forward_relu+0x108>
 8006df0:	1d13      	adds	r3, r2, #4
 8006df2:	2500      	movs	r5, #0
 8006df4:	1d32      	adds	r2, r6, #4
 8006df6:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006dfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e02:	f1a3 0104 	sub.w	r1, r3, #4
 8006e06:	d835      	bhi.n	8006e74 <forward_relu+0x10c>
 8006e08:	ed62 7a01 	vstmdb	r2!, {s15}
 8006e0c:	6884      	ldr	r4, [r0, #8]
 8006e0e:	3b08      	subs	r3, #8
 8006e10:	429c      	cmp	r4, r3
 8006e12:	d82d      	bhi.n	8006e70 <forward_relu+0x108>
 8006e14:	460b      	mov	r3, r1
 8006e16:	e7ee      	b.n	8006df6 <forward_relu+0x8e>
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	698d      	ldr	r5, [r1, #24]
 8006e1c:	6898      	ldr	r0, [r3, #8]
 8006e1e:	68ab      	ldr	r3, [r5, #8]
 8006e20:	b184      	cbz	r4, 8006e44 <forward_relu+0xdc>
 8006e22:	68ce      	ldr	r6, [r1, #12]
 8006e24:	2201      	movs	r2, #1
 8006e26:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8006e2a:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8006e2e:	42a6      	cmp	r6, r4
 8006e30:	fb01 f202 	mul.w	r2, r1, r2
 8006e34:	d1f9      	bne.n	8006e2a <forward_relu+0xc2>
 8006e36:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006e3a:	3a01      	subs	r2, #1
 8006e3c:	0092      	lsls	r2, r2, #2
 8006e3e:	189b      	adds	r3, r3, r2
 8006e40:	4410      	add	r0, r2
 8006e42:	d215      	bcs.n	8006e70 <forward_relu+0x108>
 8006e44:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8006e88 <forward_relu+0x120>
 8006e48:	3304      	adds	r3, #4
 8006e4a:	1d01      	adds	r1, r0, #4
 8006e4c:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006e50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e58:	bfb8      	it	lt
 8006e5a:	eef0 7a47 	vmovlt.f32	s15, s14
 8006e5e:	ed61 7a01 	vstmdb	r1!, {s15}
 8006e62:	68a8      	ldr	r0, [r5, #8]
 8006e64:	f1a3 0208 	sub.w	r2, r3, #8
 8006e68:	4290      	cmp	r0, r2
 8006e6a:	f1a3 0304 	sub.w	r3, r3, #4
 8006e6e:	d9ed      	bls.n	8006e4c <forward_relu+0xe4>
 8006e70:	bcf0      	pop	{r4, r5, r6, r7}
 8006e72:	4770      	bx	lr
 8006e74:	f842 5d04 	str.w	r5, [r2, #-4]!
 8006e78:	6884      	ldr	r4, [r0, #8]
 8006e7a:	3b08      	subs	r3, #8
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	d8f7      	bhi.n	8006e70 <forward_relu+0x108>
 8006e80:	460b      	mov	r3, r1
 8006e82:	e7b8      	b.n	8006df6 <forward_relu+0x8e>
 8006e84:	2201      	movs	r2, #1
 8006e86:	e792      	b.n	8006dae <forward_relu+0x46>
 8006e88:	00000000 	.word	0x00000000

08006e8c <ai_check_custom_types>:
 8006e8c:	4b13      	ldr	r3, [pc, #76]	; (8006edc <ai_check_custom_types+0x50>)
 8006e8e:	b082      	sub	sp, #8
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	b118      	cbz	r0, 8006e9e <ai_check_custom_types+0x12>
 8006e96:	7803      	ldrb	r3, [r0, #0]
 8006e98:	2b03      	cmp	r3, #3
 8006e9a:	d002      	beq.n	8006ea2 <ai_check_custom_types+0x16>
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	b002      	add	sp, #8
 8006ea0:	4770      	bx	lr
 8006ea2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d004      	beq.n	8006eb4 <ai_check_custom_types+0x28>
 8006eaa:	2001      	movs	r0, #1
 8006eac:	f080 0001 	eor.w	r0, r0, #1
 8006eb0:	b002      	add	sp, #8
 8006eb2:	4770      	bx	lr
 8006eb4:	7842      	ldrb	r2, [r0, #1]
 8006eb6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	f100 0001 	add.w	r0, r0, #1
 8006ec0:	d1f3      	bne.n	8006eaa <ai_check_custom_types+0x1e>
 8006ec2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8006ec6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d1ed      	bne.n	8006eaa <ai_check_custom_types+0x1e>
 8006ece:	7842      	ldrb	r2, [r0, #1]
 8006ed0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d1e8      	bne.n	8006eaa <ai_check_custom_types+0x1e>
 8006ed8:	2000      	movs	r0, #0
 8006eda:	e7e7      	b.n	8006eac <ai_check_custom_types+0x20>
 8006edc:	0800a778 	.word	0x0800a778

08006ee0 <ai_layers_init_all>:
 8006ee0:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8006ee2:	b17a      	cbz	r2, 8006f04 <ai_layers_init_all+0x24>
 8006ee4:	6913      	ldr	r3, [r2, #16]
 8006ee6:	60d0      	str	r0, [r2, #12]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	f04f 0201 	mov.w	r2, #1
 8006eee:	d009      	beq.n	8006f04 <ai_layers_init_all+0x24>
 8006ef0:	b143      	cbz	r3, 8006f04 <ai_layers_init_all+0x24>
 8006ef2:	6919      	ldr	r1, [r3, #16]
 8006ef4:	60d8      	str	r0, [r3, #12]
 8006ef6:	4299      	cmp	r1, r3
 8006ef8:	f102 0201 	add.w	r2, r2, #1
 8006efc:	d002      	beq.n	8006f04 <ai_layers_init_all+0x24>
 8006efe:	460b      	mov	r3, r1
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1f6      	bne.n	8006ef2 <ai_layers_init_all+0x12>
 8006f04:	4610      	mov	r0, r2
 8006f06:	4770      	bx	lr

08006f08 <ai_layers_post_init_all>:
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8006f0c:	b18c      	cbz	r4, 8006f32 <ai_layers_post_init_all+0x2a>
 8006f0e:	2500      	movs	r5, #0
 8006f10:	6863      	ldr	r3, [r4, #4]
 8006f12:	f013 0f01 	tst.w	r3, #1
 8006f16:	4620      	mov	r0, r4
 8006f18:	d003      	beq.n	8006f22 <ai_layers_post_init_all+0x1a>
 8006f1a:	6a23      	ldr	r3, [r4, #32]
 8006f1c:	b10b      	cbz	r3, 8006f22 <ai_layers_post_init_all+0x1a>
 8006f1e:	4798      	blx	r3
 8006f20:	3501      	adds	r5, #1
 8006f22:	6923      	ldr	r3, [r4, #16]
 8006f24:	42a3      	cmp	r3, r4
 8006f26:	d002      	beq.n	8006f2e <ai_layers_post_init_all+0x26>
 8006f28:	461c      	mov	r4, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d1f0      	bne.n	8006f10 <ai_layers_post_init_all+0x8>
 8006f2e:	4628      	mov	r0, r5
 8006f30:	bd38      	pop	{r3, r4, r5, pc}
 8006f32:	4625      	mov	r5, r4
 8006f34:	e7fb      	b.n	8006f2e <ai_layers_post_init_all+0x26>
 8006f36:	bf00      	nop

08006f38 <ai_layers_forward_all>:
 8006f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3c:	6d87      	ldr	r7, [r0, #88]	; 0x58
 8006f3e:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8006f40:	4604      	mov	r4, r0
 8006f42:	2f00      	cmp	r7, #0
 8006f44:	d02c      	beq.n	8006fa0 <ai_layers_forward_all+0x68>
 8006f46:	2d00      	cmp	r5, #0
 8006f48:	d03f      	beq.n	8006fca <ai_layers_forward_all+0x92>
 8006f4a:	6545      	str	r5, [r0, #84]	; 0x54
 8006f4c:	4629      	mov	r1, r5
 8006f4e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8006f50:	2001      	movs	r0, #1
 8006f52:	47b8      	blx	r7
 8006f54:	2600      	movs	r6, #0
 8006f56:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006f58:	46b0      	mov	r8, r6
 8006f5a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006f5c:	2002      	movs	r0, #2
 8006f5e:	47b8      	blx	r7
 8006f60:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8006f62:	696b      	ldr	r3, [r5, #20]
 8006f64:	4628      	mov	r0, r5
 8006f66:	4798      	blx	r3
 8006f68:	692b      	ldr	r3, [r5, #16]
 8006f6a:	429d      	cmp	r5, r3
 8006f6c:	f04f 0003 	mov.w	r0, #3
 8006f70:	4619      	mov	r1, r3
 8006f72:	d009      	beq.n	8006f88 <ai_layers_forward_all+0x50>
 8006f74:	6563      	str	r3, [r4, #84]	; 0x54
 8006f76:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006f78:	47b8      	blx	r7
 8006f7a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006f7c:	3601      	adds	r6, #1
 8006f7e:	2900      	cmp	r1, #0
 8006f80:	d1eb      	bne.n	8006f5a <ai_layers_forward_all+0x22>
 8006f82:	4630      	mov	r0, r6
 8006f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f88:	2100      	movs	r1, #0
 8006f8a:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
 8006f8e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006f90:	47b8      	blx	r7
 8006f92:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006f94:	3601      	adds	r6, #1
 8006f96:	2900      	cmp	r1, #0
 8006f98:	d1df      	bne.n	8006f5a <ai_layers_forward_all+0x22>
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fa0:	b19d      	cbz	r5, 8006fca <ai_layers_forward_all+0x92>
 8006fa2:	6545      	str	r5, [r0, #84]	; 0x54
 8006fa4:	463e      	mov	r6, r7
 8006fa6:	696b      	ldr	r3, [r5, #20]
 8006fa8:	4628      	mov	r0, r5
 8006faa:	4798      	blx	r3
 8006fac:	692b      	ldr	r3, [r5, #16]
 8006fae:	42ab      	cmp	r3, r5
 8006fb0:	f106 0601 	add.w	r6, r6, #1
 8006fb4:	d004      	beq.n	8006fc0 <ai_layers_forward_all+0x88>
 8006fb6:	6563      	str	r3, [r4, #84]	; 0x54
 8006fb8:	461d      	mov	r5, r3
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1f3      	bne.n	8006fa6 <ai_layers_forward_all+0x6e>
 8006fbe:	e7e0      	b.n	8006f82 <ai_layers_forward_all+0x4a>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	6563      	str	r3, [r4, #84]	; 0x54
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fca:	462e      	mov	r6, r5
 8006fcc:	4630      	mov	r0, r6
 8006fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fd2:	bf00      	nop

08006fd4 <ai_layers_destroy_all>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8006fd8:	b18c      	cbz	r4, 8006ffe <ai_layers_destroy_all+0x2a>
 8006fda:	2500      	movs	r5, #0
 8006fdc:	6863      	ldr	r3, [r4, #4]
 8006fde:	f013 0f04 	tst.w	r3, #4
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	d003      	beq.n	8006fee <ai_layers_destroy_all+0x1a>
 8006fe6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006fe8:	b10b      	cbz	r3, 8006fee <ai_layers_destroy_all+0x1a>
 8006fea:	4798      	blx	r3
 8006fec:	3501      	adds	r5, #1
 8006fee:	6923      	ldr	r3, [r4, #16]
 8006ff0:	42a3      	cmp	r3, r4
 8006ff2:	d002      	beq.n	8006ffa <ai_layers_destroy_all+0x26>
 8006ff4:	461c      	mov	r4, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1f0      	bne.n	8006fdc <ai_layers_destroy_all+0x8>
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	bd38      	pop	{r3, r4, r5, pc}
 8006ffe:	4625      	mov	r5, r4
 8007000:	e7fb      	b.n	8006ffa <ai_layers_destroy_all+0x26>
 8007002:	bf00      	nop

08007004 <ai_array_to_buffer_fmt>:
 8007004:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8007008:	2b02      	cmp	r3, #2
 800700a:	d02e      	beq.n	800706a <ai_array_to_buffer_fmt+0x66>
 800700c:	4a1b      	ldr	r2, [pc, #108]	; (800707c <ai_array_to_buffer_fmt+0x78>)
 800700e:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 8007012:	4293      	cmp	r3, r2
 8007014:	d00e      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 8007016:	dd11      	ble.n	800703c <ai_array_to_buffer_fmt+0x38>
 8007018:	4a19      	ldr	r2, [pc, #100]	; (8007080 <ai_array_to_buffer_fmt+0x7c>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d00a      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 800701e:	dd18      	ble.n	8007052 <ai_array_to_buffer_fmt+0x4e>
 8007020:	4a18      	ldr	r2, [pc, #96]	; (8007084 <ai_array_to_buffer_fmt+0x80>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d006      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 8007026:	4a18      	ldr	r2, [pc, #96]	; (8007088 <ai_array_to_buffer_fmt+0x84>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d003      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 800702c:	4a17      	ldr	r2, [pc, #92]	; (800708c <ai_array_to_buffer_fmt+0x88>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d000      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 8007032:	2340      	movs	r3, #64	; 0x40
 8007034:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8007038:	4318      	orrs	r0, r3
 800703a:	4770      	bx	lr
 800703c:	4a14      	ldr	r2, [pc, #80]	; (8007090 <ai_array_to_buffer_fmt+0x8c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d0f8      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 8007042:	dd06      	ble.n	8007052 <ai_array_to_buffer_fmt+0x4e>
 8007044:	4a13      	ldr	r2, [pc, #76]	; (8007094 <ai_array_to_buffer_fmt+0x90>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d0f4      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 800704a:	320f      	adds	r2, #15
 800704c:	4293      	cmp	r3, r2
 800704e:	d0f1      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 8007050:	e7ef      	b.n	8007032 <ai_array_to_buffer_fmt+0x2e>
 8007052:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 8007056:	4293      	cmp	r3, r2
 8007058:	d0ec      	beq.n	8007034 <ai_array_to_buffer_fmt+0x30>
 800705a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800705e:	4293      	cmp	r3, r2
 8007060:	d1e7      	bne.n	8007032 <ai_array_to_buffer_fmt+0x2e>
 8007062:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8007066:	4318      	orrs	r0, r3
 8007068:	4770      	bx	lr
 800706a:	4b0b      	ldr	r3, [pc, #44]	; (8007098 <ai_array_to_buffer_fmt+0x94>)
 800706c:	4003      	ands	r3, r0
 800706e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007072:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8007076:	4318      	orrs	r0, r3
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	00060440 	.word	0x00060440
 8007080:	00840447 	.word	0x00840447
 8007084:	0084084f 	.word	0x0084084f
 8007088:	01821040 	.word	0x01821040
 800708c:	00840840 	.word	0x00840840
 8007090:	00040447 	.word	0x00040447
 8007094:	00040840 	.word	0x00040840
 8007098:	00803fff 	.word	0x00803fff

0800709c <ai_array_get_byte_size>:
 800709c:	b1c1      	cbz	r1, 80070d0 <ai_array_get_byte_size+0x34>
 800709e:	f3c0 3282 	ubfx	r2, r0, #14, #3
 80070a2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80070a6:	4413      	add	r3, r2
 80070a8:	fb01 f103 	mul.w	r1, r1, r3
 80070ac:	f3c0 5241 	ubfx	r2, r0, #21, #2
 80070b0:	3107      	adds	r1, #7
 80070b2:	f3c0 4043 	ubfx	r0, r0, #17, #4
 80070b6:	f021 0107 	bic.w	r1, r1, #7
 80070ba:	2804      	cmp	r0, #4
 80070bc:	fa21 f102 	lsr.w	r1, r1, r2
 80070c0:	d008      	beq.n	80070d4 <ai_array_get_byte_size+0x38>
 80070c2:	2808      	cmp	r0, #8
 80070c4:	d101      	bne.n	80070ca <ai_array_get_byte_size+0x2e>
 80070c6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80070ca:	3107      	adds	r1, #7
 80070cc:	08c8      	lsrs	r0, r1, #3
 80070ce:	4770      	bx	lr
 80070d0:	4608      	mov	r0, r1
 80070d2:	4770      	bx	lr
 80070d4:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 80070d8:	3107      	adds	r1, #7
 80070da:	08c8      	lsrs	r0, r1, #3
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop

080070e0 <calloc>:
 80070e0:	4b02      	ldr	r3, [pc, #8]	; (80070ec <calloc+0xc>)
 80070e2:	460a      	mov	r2, r1
 80070e4:	4601      	mov	r1, r0
 80070e6:	6818      	ldr	r0, [r3, #0]
 80070e8:	f000 b847 	b.w	800717a <_calloc_r>
 80070ec:	20001c40 	.word	0x20001c40

080070f0 <__errno>:
 80070f0:	4b01      	ldr	r3, [pc, #4]	; (80070f8 <__errno+0x8>)
 80070f2:	6818      	ldr	r0, [r3, #0]
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	20001c40 	.word	0x20001c40

080070fc <__libc_init_array>:
 80070fc:	b570      	push	{r4, r5, r6, lr}
 80070fe:	4e0d      	ldr	r6, [pc, #52]	; (8007134 <__libc_init_array+0x38>)
 8007100:	4c0d      	ldr	r4, [pc, #52]	; (8007138 <__libc_init_array+0x3c>)
 8007102:	1ba4      	subs	r4, r4, r6
 8007104:	10a4      	asrs	r4, r4, #2
 8007106:	2500      	movs	r5, #0
 8007108:	42a5      	cmp	r5, r4
 800710a:	d109      	bne.n	8007120 <__libc_init_array+0x24>
 800710c:	4e0b      	ldr	r6, [pc, #44]	; (800713c <__libc_init_array+0x40>)
 800710e:	4c0c      	ldr	r4, [pc, #48]	; (8007140 <__libc_init_array+0x44>)
 8007110:	f003 f842 	bl	800a198 <_init>
 8007114:	1ba4      	subs	r4, r4, r6
 8007116:	10a4      	asrs	r4, r4, #2
 8007118:	2500      	movs	r5, #0
 800711a:	42a5      	cmp	r5, r4
 800711c:	d105      	bne.n	800712a <__libc_init_array+0x2e>
 800711e:	bd70      	pop	{r4, r5, r6, pc}
 8007120:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007124:	4798      	blx	r3
 8007126:	3501      	adds	r5, #1
 8007128:	e7ee      	b.n	8007108 <__libc_init_array+0xc>
 800712a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800712e:	4798      	blx	r3
 8007130:	3501      	adds	r5, #1
 8007132:	e7f2      	b.n	800711a <__libc_init_array+0x1e>
 8007134:	0807b980 	.word	0x0807b980
 8007138:	0807b980 	.word	0x0807b980
 800713c:	0807b980 	.word	0x0807b980
 8007140:	0807b984 	.word	0x0807b984

08007144 <malloc>:
 8007144:	4b02      	ldr	r3, [pc, #8]	; (8007150 <malloc+0xc>)
 8007146:	4601      	mov	r1, r0
 8007148:	6818      	ldr	r0, [r3, #0]
 800714a:	f000 b873 	b.w	8007234 <_malloc_r>
 800714e:	bf00      	nop
 8007150:	20001c40 	.word	0x20001c40

08007154 <memcpy>:
 8007154:	b510      	push	{r4, lr}
 8007156:	1e43      	subs	r3, r0, #1
 8007158:	440a      	add	r2, r1
 800715a:	4291      	cmp	r1, r2
 800715c:	d100      	bne.n	8007160 <memcpy+0xc>
 800715e:	bd10      	pop	{r4, pc}
 8007160:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007164:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007168:	e7f7      	b.n	800715a <memcpy+0x6>

0800716a <memset>:
 800716a:	4402      	add	r2, r0
 800716c:	4603      	mov	r3, r0
 800716e:	4293      	cmp	r3, r2
 8007170:	d100      	bne.n	8007174 <memset+0xa>
 8007172:	4770      	bx	lr
 8007174:	f803 1b01 	strb.w	r1, [r3], #1
 8007178:	e7f9      	b.n	800716e <memset+0x4>

0800717a <_calloc_r>:
 800717a:	b538      	push	{r3, r4, r5, lr}
 800717c:	fb02 f401 	mul.w	r4, r2, r1
 8007180:	4621      	mov	r1, r4
 8007182:	f000 f857 	bl	8007234 <_malloc_r>
 8007186:	4605      	mov	r5, r0
 8007188:	b118      	cbz	r0, 8007192 <_calloc_r+0x18>
 800718a:	4622      	mov	r2, r4
 800718c:	2100      	movs	r1, #0
 800718e:	f7ff ffec 	bl	800716a <memset>
 8007192:	4628      	mov	r0, r5
 8007194:	bd38      	pop	{r3, r4, r5, pc}
	...

08007198 <_free_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4605      	mov	r5, r0
 800719c:	2900      	cmp	r1, #0
 800719e:	d045      	beq.n	800722c <_free_r+0x94>
 80071a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071a4:	1f0c      	subs	r4, r1, #4
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	bfb8      	it	lt
 80071aa:	18e4      	addlt	r4, r4, r3
 80071ac:	f001 fe7c 	bl	8008ea8 <__malloc_lock>
 80071b0:	4a1f      	ldr	r2, [pc, #124]	; (8007230 <_free_r+0x98>)
 80071b2:	6813      	ldr	r3, [r2, #0]
 80071b4:	4610      	mov	r0, r2
 80071b6:	b933      	cbnz	r3, 80071c6 <_free_r+0x2e>
 80071b8:	6063      	str	r3, [r4, #4]
 80071ba:	6014      	str	r4, [r2, #0]
 80071bc:	4628      	mov	r0, r5
 80071be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071c2:	f001 be72 	b.w	8008eaa <__malloc_unlock>
 80071c6:	42a3      	cmp	r3, r4
 80071c8:	d90c      	bls.n	80071e4 <_free_r+0x4c>
 80071ca:	6821      	ldr	r1, [r4, #0]
 80071cc:	1862      	adds	r2, r4, r1
 80071ce:	4293      	cmp	r3, r2
 80071d0:	bf04      	itt	eq
 80071d2:	681a      	ldreq	r2, [r3, #0]
 80071d4:	685b      	ldreq	r3, [r3, #4]
 80071d6:	6063      	str	r3, [r4, #4]
 80071d8:	bf04      	itt	eq
 80071da:	1852      	addeq	r2, r2, r1
 80071dc:	6022      	streq	r2, [r4, #0]
 80071de:	6004      	str	r4, [r0, #0]
 80071e0:	e7ec      	b.n	80071bc <_free_r+0x24>
 80071e2:	4613      	mov	r3, r2
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	b10a      	cbz	r2, 80071ec <_free_r+0x54>
 80071e8:	42a2      	cmp	r2, r4
 80071ea:	d9fa      	bls.n	80071e2 <_free_r+0x4a>
 80071ec:	6819      	ldr	r1, [r3, #0]
 80071ee:	1858      	adds	r0, r3, r1
 80071f0:	42a0      	cmp	r0, r4
 80071f2:	d10b      	bne.n	800720c <_free_r+0x74>
 80071f4:	6820      	ldr	r0, [r4, #0]
 80071f6:	4401      	add	r1, r0
 80071f8:	1858      	adds	r0, r3, r1
 80071fa:	4282      	cmp	r2, r0
 80071fc:	6019      	str	r1, [r3, #0]
 80071fe:	d1dd      	bne.n	80071bc <_free_r+0x24>
 8007200:	6810      	ldr	r0, [r2, #0]
 8007202:	6852      	ldr	r2, [r2, #4]
 8007204:	605a      	str	r2, [r3, #4]
 8007206:	4401      	add	r1, r0
 8007208:	6019      	str	r1, [r3, #0]
 800720a:	e7d7      	b.n	80071bc <_free_r+0x24>
 800720c:	d902      	bls.n	8007214 <_free_r+0x7c>
 800720e:	230c      	movs	r3, #12
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	e7d3      	b.n	80071bc <_free_r+0x24>
 8007214:	6820      	ldr	r0, [r4, #0]
 8007216:	1821      	adds	r1, r4, r0
 8007218:	428a      	cmp	r2, r1
 800721a:	bf04      	itt	eq
 800721c:	6811      	ldreq	r1, [r2, #0]
 800721e:	6852      	ldreq	r2, [r2, #4]
 8007220:	6062      	str	r2, [r4, #4]
 8007222:	bf04      	itt	eq
 8007224:	1809      	addeq	r1, r1, r0
 8007226:	6021      	streq	r1, [r4, #0]
 8007228:	605c      	str	r4, [r3, #4]
 800722a:	e7c7      	b.n	80071bc <_free_r+0x24>
 800722c:	bd38      	pop	{r3, r4, r5, pc}
 800722e:	bf00      	nop
 8007230:	200025e8 	.word	0x200025e8

08007234 <_malloc_r>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	1ccd      	adds	r5, r1, #3
 8007238:	f025 0503 	bic.w	r5, r5, #3
 800723c:	3508      	adds	r5, #8
 800723e:	2d0c      	cmp	r5, #12
 8007240:	bf38      	it	cc
 8007242:	250c      	movcc	r5, #12
 8007244:	2d00      	cmp	r5, #0
 8007246:	4606      	mov	r6, r0
 8007248:	db01      	blt.n	800724e <_malloc_r+0x1a>
 800724a:	42a9      	cmp	r1, r5
 800724c:	d903      	bls.n	8007256 <_malloc_r+0x22>
 800724e:	230c      	movs	r3, #12
 8007250:	6033      	str	r3, [r6, #0]
 8007252:	2000      	movs	r0, #0
 8007254:	bd70      	pop	{r4, r5, r6, pc}
 8007256:	f001 fe27 	bl	8008ea8 <__malloc_lock>
 800725a:	4a21      	ldr	r2, [pc, #132]	; (80072e0 <_malloc_r+0xac>)
 800725c:	6814      	ldr	r4, [r2, #0]
 800725e:	4621      	mov	r1, r4
 8007260:	b991      	cbnz	r1, 8007288 <_malloc_r+0x54>
 8007262:	4c20      	ldr	r4, [pc, #128]	; (80072e4 <_malloc_r+0xb0>)
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	b91b      	cbnz	r3, 8007270 <_malloc_r+0x3c>
 8007268:	4630      	mov	r0, r6
 800726a:	f000 fd1d 	bl	8007ca8 <_sbrk_r>
 800726e:	6020      	str	r0, [r4, #0]
 8007270:	4629      	mov	r1, r5
 8007272:	4630      	mov	r0, r6
 8007274:	f000 fd18 	bl	8007ca8 <_sbrk_r>
 8007278:	1c43      	adds	r3, r0, #1
 800727a:	d124      	bne.n	80072c6 <_malloc_r+0x92>
 800727c:	230c      	movs	r3, #12
 800727e:	6033      	str	r3, [r6, #0]
 8007280:	4630      	mov	r0, r6
 8007282:	f001 fe12 	bl	8008eaa <__malloc_unlock>
 8007286:	e7e4      	b.n	8007252 <_malloc_r+0x1e>
 8007288:	680b      	ldr	r3, [r1, #0]
 800728a:	1b5b      	subs	r3, r3, r5
 800728c:	d418      	bmi.n	80072c0 <_malloc_r+0x8c>
 800728e:	2b0b      	cmp	r3, #11
 8007290:	d90f      	bls.n	80072b2 <_malloc_r+0x7e>
 8007292:	600b      	str	r3, [r1, #0]
 8007294:	50cd      	str	r5, [r1, r3]
 8007296:	18cc      	adds	r4, r1, r3
 8007298:	4630      	mov	r0, r6
 800729a:	f001 fe06 	bl	8008eaa <__malloc_unlock>
 800729e:	f104 000b 	add.w	r0, r4, #11
 80072a2:	1d23      	adds	r3, r4, #4
 80072a4:	f020 0007 	bic.w	r0, r0, #7
 80072a8:	1ac3      	subs	r3, r0, r3
 80072aa:	d0d3      	beq.n	8007254 <_malloc_r+0x20>
 80072ac:	425a      	negs	r2, r3
 80072ae:	50e2      	str	r2, [r4, r3]
 80072b0:	e7d0      	b.n	8007254 <_malloc_r+0x20>
 80072b2:	428c      	cmp	r4, r1
 80072b4:	684b      	ldr	r3, [r1, #4]
 80072b6:	bf16      	itet	ne
 80072b8:	6063      	strne	r3, [r4, #4]
 80072ba:	6013      	streq	r3, [r2, #0]
 80072bc:	460c      	movne	r4, r1
 80072be:	e7eb      	b.n	8007298 <_malloc_r+0x64>
 80072c0:	460c      	mov	r4, r1
 80072c2:	6849      	ldr	r1, [r1, #4]
 80072c4:	e7cc      	b.n	8007260 <_malloc_r+0x2c>
 80072c6:	1cc4      	adds	r4, r0, #3
 80072c8:	f024 0403 	bic.w	r4, r4, #3
 80072cc:	42a0      	cmp	r0, r4
 80072ce:	d005      	beq.n	80072dc <_malloc_r+0xa8>
 80072d0:	1a21      	subs	r1, r4, r0
 80072d2:	4630      	mov	r0, r6
 80072d4:	f000 fce8 	bl	8007ca8 <_sbrk_r>
 80072d8:	3001      	adds	r0, #1
 80072da:	d0cf      	beq.n	800727c <_malloc_r+0x48>
 80072dc:	6025      	str	r5, [r4, #0]
 80072de:	e7db      	b.n	8007298 <_malloc_r+0x64>
 80072e0:	200025e8 	.word	0x200025e8
 80072e4:	200025ec 	.word	0x200025ec

080072e8 <__cvt>:
 80072e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072ec:	ec55 4b10 	vmov	r4, r5, d0
 80072f0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80072f2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80072f6:	2d00      	cmp	r5, #0
 80072f8:	460e      	mov	r6, r1
 80072fa:	4691      	mov	r9, r2
 80072fc:	4619      	mov	r1, r3
 80072fe:	bfb8      	it	lt
 8007300:	4622      	movlt	r2, r4
 8007302:	462b      	mov	r3, r5
 8007304:	f027 0720 	bic.w	r7, r7, #32
 8007308:	bfbb      	ittet	lt
 800730a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800730e:	461d      	movlt	r5, r3
 8007310:	2300      	movge	r3, #0
 8007312:	232d      	movlt	r3, #45	; 0x2d
 8007314:	bfb8      	it	lt
 8007316:	4614      	movlt	r4, r2
 8007318:	2f46      	cmp	r7, #70	; 0x46
 800731a:	700b      	strb	r3, [r1, #0]
 800731c:	d004      	beq.n	8007328 <__cvt+0x40>
 800731e:	2f45      	cmp	r7, #69	; 0x45
 8007320:	d100      	bne.n	8007324 <__cvt+0x3c>
 8007322:	3601      	adds	r6, #1
 8007324:	2102      	movs	r1, #2
 8007326:	e000      	b.n	800732a <__cvt+0x42>
 8007328:	2103      	movs	r1, #3
 800732a:	ab03      	add	r3, sp, #12
 800732c:	9301      	str	r3, [sp, #4]
 800732e:	ab02      	add	r3, sp, #8
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	4632      	mov	r2, r6
 8007334:	4653      	mov	r3, sl
 8007336:	ec45 4b10 	vmov	d0, r4, r5
 800733a:	f000 fe11 	bl	8007f60 <_dtoa_r>
 800733e:	2f47      	cmp	r7, #71	; 0x47
 8007340:	4680      	mov	r8, r0
 8007342:	d102      	bne.n	800734a <__cvt+0x62>
 8007344:	f019 0f01 	tst.w	r9, #1
 8007348:	d026      	beq.n	8007398 <__cvt+0xb0>
 800734a:	2f46      	cmp	r7, #70	; 0x46
 800734c:	eb08 0906 	add.w	r9, r8, r6
 8007350:	d111      	bne.n	8007376 <__cvt+0x8e>
 8007352:	f898 3000 	ldrb.w	r3, [r8]
 8007356:	2b30      	cmp	r3, #48	; 0x30
 8007358:	d10a      	bne.n	8007370 <__cvt+0x88>
 800735a:	2200      	movs	r2, #0
 800735c:	2300      	movs	r3, #0
 800735e:	4620      	mov	r0, r4
 8007360:	4629      	mov	r1, r5
 8007362:	f7f9 fbb9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007366:	b918      	cbnz	r0, 8007370 <__cvt+0x88>
 8007368:	f1c6 0601 	rsb	r6, r6, #1
 800736c:	f8ca 6000 	str.w	r6, [sl]
 8007370:	f8da 3000 	ldr.w	r3, [sl]
 8007374:	4499      	add	r9, r3
 8007376:	2200      	movs	r2, #0
 8007378:	2300      	movs	r3, #0
 800737a:	4620      	mov	r0, r4
 800737c:	4629      	mov	r1, r5
 800737e:	f7f9 fbab 	bl	8000ad8 <__aeabi_dcmpeq>
 8007382:	b938      	cbnz	r0, 8007394 <__cvt+0xac>
 8007384:	2230      	movs	r2, #48	; 0x30
 8007386:	9b03      	ldr	r3, [sp, #12]
 8007388:	454b      	cmp	r3, r9
 800738a:	d205      	bcs.n	8007398 <__cvt+0xb0>
 800738c:	1c59      	adds	r1, r3, #1
 800738e:	9103      	str	r1, [sp, #12]
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	e7f8      	b.n	8007386 <__cvt+0x9e>
 8007394:	f8cd 900c 	str.w	r9, [sp, #12]
 8007398:	9b03      	ldr	r3, [sp, #12]
 800739a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800739c:	eba3 0308 	sub.w	r3, r3, r8
 80073a0:	4640      	mov	r0, r8
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	b004      	add	sp, #16
 80073a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080073aa <__exponent>:
 80073aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073ac:	2900      	cmp	r1, #0
 80073ae:	4604      	mov	r4, r0
 80073b0:	bfba      	itte	lt
 80073b2:	4249      	neglt	r1, r1
 80073b4:	232d      	movlt	r3, #45	; 0x2d
 80073b6:	232b      	movge	r3, #43	; 0x2b
 80073b8:	2909      	cmp	r1, #9
 80073ba:	f804 2b02 	strb.w	r2, [r4], #2
 80073be:	7043      	strb	r3, [r0, #1]
 80073c0:	dd20      	ble.n	8007404 <__exponent+0x5a>
 80073c2:	f10d 0307 	add.w	r3, sp, #7
 80073c6:	461f      	mov	r7, r3
 80073c8:	260a      	movs	r6, #10
 80073ca:	fb91 f5f6 	sdiv	r5, r1, r6
 80073ce:	fb06 1115 	mls	r1, r6, r5, r1
 80073d2:	3130      	adds	r1, #48	; 0x30
 80073d4:	2d09      	cmp	r5, #9
 80073d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80073da:	f103 32ff 	add.w	r2, r3, #4294967295
 80073de:	4629      	mov	r1, r5
 80073e0:	dc09      	bgt.n	80073f6 <__exponent+0x4c>
 80073e2:	3130      	adds	r1, #48	; 0x30
 80073e4:	3b02      	subs	r3, #2
 80073e6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80073ea:	42bb      	cmp	r3, r7
 80073ec:	4622      	mov	r2, r4
 80073ee:	d304      	bcc.n	80073fa <__exponent+0x50>
 80073f0:	1a10      	subs	r0, r2, r0
 80073f2:	b003      	add	sp, #12
 80073f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073f6:	4613      	mov	r3, r2
 80073f8:	e7e7      	b.n	80073ca <__exponent+0x20>
 80073fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073fe:	f804 2b01 	strb.w	r2, [r4], #1
 8007402:	e7f2      	b.n	80073ea <__exponent+0x40>
 8007404:	2330      	movs	r3, #48	; 0x30
 8007406:	4419      	add	r1, r3
 8007408:	7083      	strb	r3, [r0, #2]
 800740a:	1d02      	adds	r2, r0, #4
 800740c:	70c1      	strb	r1, [r0, #3]
 800740e:	e7ef      	b.n	80073f0 <__exponent+0x46>

08007410 <_printf_float>:
 8007410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007414:	b08d      	sub	sp, #52	; 0x34
 8007416:	460c      	mov	r4, r1
 8007418:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800741c:	4616      	mov	r6, r2
 800741e:	461f      	mov	r7, r3
 8007420:	4605      	mov	r5, r0
 8007422:	f001 fccf 	bl	8008dc4 <_localeconv_r>
 8007426:	6803      	ldr	r3, [r0, #0]
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	4618      	mov	r0, r3
 800742c:	f7f8 fed8 	bl	80001e0 <strlen>
 8007430:	2300      	movs	r3, #0
 8007432:	930a      	str	r3, [sp, #40]	; 0x28
 8007434:	f8d8 3000 	ldr.w	r3, [r8]
 8007438:	9005      	str	r0, [sp, #20]
 800743a:	3307      	adds	r3, #7
 800743c:	f023 0307 	bic.w	r3, r3, #7
 8007440:	f103 0208 	add.w	r2, r3, #8
 8007444:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007448:	f8d4 b000 	ldr.w	fp, [r4]
 800744c:	f8c8 2000 	str.w	r2, [r8]
 8007450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007454:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007458:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800745c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007460:	9307      	str	r3, [sp, #28]
 8007462:	f8cd 8018 	str.w	r8, [sp, #24]
 8007466:	f04f 32ff 	mov.w	r2, #4294967295
 800746a:	4ba7      	ldr	r3, [pc, #668]	; (8007708 <_printf_float+0x2f8>)
 800746c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007470:	f7f9 fb64 	bl	8000b3c <__aeabi_dcmpun>
 8007474:	bb70      	cbnz	r0, 80074d4 <_printf_float+0xc4>
 8007476:	f04f 32ff 	mov.w	r2, #4294967295
 800747a:	4ba3      	ldr	r3, [pc, #652]	; (8007708 <_printf_float+0x2f8>)
 800747c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007480:	f7f9 fb3e 	bl	8000b00 <__aeabi_dcmple>
 8007484:	bb30      	cbnz	r0, 80074d4 <_printf_float+0xc4>
 8007486:	2200      	movs	r2, #0
 8007488:	2300      	movs	r3, #0
 800748a:	4640      	mov	r0, r8
 800748c:	4649      	mov	r1, r9
 800748e:	f7f9 fb2d 	bl	8000aec <__aeabi_dcmplt>
 8007492:	b110      	cbz	r0, 800749a <_printf_float+0x8a>
 8007494:	232d      	movs	r3, #45	; 0x2d
 8007496:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800749a:	4a9c      	ldr	r2, [pc, #624]	; (800770c <_printf_float+0x2fc>)
 800749c:	4b9c      	ldr	r3, [pc, #624]	; (8007710 <_printf_float+0x300>)
 800749e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80074a2:	bf8c      	ite	hi
 80074a4:	4690      	movhi	r8, r2
 80074a6:	4698      	movls	r8, r3
 80074a8:	2303      	movs	r3, #3
 80074aa:	f02b 0204 	bic.w	r2, fp, #4
 80074ae:	6123      	str	r3, [r4, #16]
 80074b0:	6022      	str	r2, [r4, #0]
 80074b2:	f04f 0900 	mov.w	r9, #0
 80074b6:	9700      	str	r7, [sp, #0]
 80074b8:	4633      	mov	r3, r6
 80074ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80074bc:	4621      	mov	r1, r4
 80074be:	4628      	mov	r0, r5
 80074c0:	f000 f9e6 	bl	8007890 <_printf_common>
 80074c4:	3001      	adds	r0, #1
 80074c6:	f040 808d 	bne.w	80075e4 <_printf_float+0x1d4>
 80074ca:	f04f 30ff 	mov.w	r0, #4294967295
 80074ce:	b00d      	add	sp, #52	; 0x34
 80074d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074d4:	4642      	mov	r2, r8
 80074d6:	464b      	mov	r3, r9
 80074d8:	4640      	mov	r0, r8
 80074da:	4649      	mov	r1, r9
 80074dc:	f7f9 fb2e 	bl	8000b3c <__aeabi_dcmpun>
 80074e0:	b110      	cbz	r0, 80074e8 <_printf_float+0xd8>
 80074e2:	4a8c      	ldr	r2, [pc, #560]	; (8007714 <_printf_float+0x304>)
 80074e4:	4b8c      	ldr	r3, [pc, #560]	; (8007718 <_printf_float+0x308>)
 80074e6:	e7da      	b.n	800749e <_printf_float+0x8e>
 80074e8:	6861      	ldr	r1, [r4, #4]
 80074ea:	1c4b      	adds	r3, r1, #1
 80074ec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80074f0:	a80a      	add	r0, sp, #40	; 0x28
 80074f2:	d13e      	bne.n	8007572 <_printf_float+0x162>
 80074f4:	2306      	movs	r3, #6
 80074f6:	6063      	str	r3, [r4, #4]
 80074f8:	2300      	movs	r3, #0
 80074fa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80074fe:	ab09      	add	r3, sp, #36	; 0x24
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	ec49 8b10 	vmov	d0, r8, r9
 8007506:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800750a:	6022      	str	r2, [r4, #0]
 800750c:	f8cd a004 	str.w	sl, [sp, #4]
 8007510:	6861      	ldr	r1, [r4, #4]
 8007512:	4628      	mov	r0, r5
 8007514:	f7ff fee8 	bl	80072e8 <__cvt>
 8007518:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800751c:	2b47      	cmp	r3, #71	; 0x47
 800751e:	4680      	mov	r8, r0
 8007520:	d109      	bne.n	8007536 <_printf_float+0x126>
 8007522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007524:	1cd8      	adds	r0, r3, #3
 8007526:	db02      	blt.n	800752e <_printf_float+0x11e>
 8007528:	6862      	ldr	r2, [r4, #4]
 800752a:	4293      	cmp	r3, r2
 800752c:	dd47      	ble.n	80075be <_printf_float+0x1ae>
 800752e:	f1aa 0a02 	sub.w	sl, sl, #2
 8007532:	fa5f fa8a 	uxtb.w	sl, sl
 8007536:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800753a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800753c:	d824      	bhi.n	8007588 <_printf_float+0x178>
 800753e:	3901      	subs	r1, #1
 8007540:	4652      	mov	r2, sl
 8007542:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007546:	9109      	str	r1, [sp, #36]	; 0x24
 8007548:	f7ff ff2f 	bl	80073aa <__exponent>
 800754c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800754e:	1813      	adds	r3, r2, r0
 8007550:	2a01      	cmp	r2, #1
 8007552:	4681      	mov	r9, r0
 8007554:	6123      	str	r3, [r4, #16]
 8007556:	dc02      	bgt.n	800755e <_printf_float+0x14e>
 8007558:	6822      	ldr	r2, [r4, #0]
 800755a:	07d1      	lsls	r1, r2, #31
 800755c:	d501      	bpl.n	8007562 <_printf_float+0x152>
 800755e:	3301      	adds	r3, #1
 8007560:	6123      	str	r3, [r4, #16]
 8007562:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007566:	2b00      	cmp	r3, #0
 8007568:	d0a5      	beq.n	80074b6 <_printf_float+0xa6>
 800756a:	232d      	movs	r3, #45	; 0x2d
 800756c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007570:	e7a1      	b.n	80074b6 <_printf_float+0xa6>
 8007572:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007576:	f000 8177 	beq.w	8007868 <_printf_float+0x458>
 800757a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800757e:	d1bb      	bne.n	80074f8 <_printf_float+0xe8>
 8007580:	2900      	cmp	r1, #0
 8007582:	d1b9      	bne.n	80074f8 <_printf_float+0xe8>
 8007584:	2301      	movs	r3, #1
 8007586:	e7b6      	b.n	80074f6 <_printf_float+0xe6>
 8007588:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800758c:	d119      	bne.n	80075c2 <_printf_float+0x1b2>
 800758e:	2900      	cmp	r1, #0
 8007590:	6863      	ldr	r3, [r4, #4]
 8007592:	dd0c      	ble.n	80075ae <_printf_float+0x19e>
 8007594:	6121      	str	r1, [r4, #16]
 8007596:	b913      	cbnz	r3, 800759e <_printf_float+0x18e>
 8007598:	6822      	ldr	r2, [r4, #0]
 800759a:	07d2      	lsls	r2, r2, #31
 800759c:	d502      	bpl.n	80075a4 <_printf_float+0x194>
 800759e:	3301      	adds	r3, #1
 80075a0:	440b      	add	r3, r1
 80075a2:	6123      	str	r3, [r4, #16]
 80075a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80075a8:	f04f 0900 	mov.w	r9, #0
 80075ac:	e7d9      	b.n	8007562 <_printf_float+0x152>
 80075ae:	b913      	cbnz	r3, 80075b6 <_printf_float+0x1a6>
 80075b0:	6822      	ldr	r2, [r4, #0]
 80075b2:	07d0      	lsls	r0, r2, #31
 80075b4:	d501      	bpl.n	80075ba <_printf_float+0x1aa>
 80075b6:	3302      	adds	r3, #2
 80075b8:	e7f3      	b.n	80075a2 <_printf_float+0x192>
 80075ba:	2301      	movs	r3, #1
 80075bc:	e7f1      	b.n	80075a2 <_printf_float+0x192>
 80075be:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80075c2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80075c6:	4293      	cmp	r3, r2
 80075c8:	db05      	blt.n	80075d6 <_printf_float+0x1c6>
 80075ca:	6822      	ldr	r2, [r4, #0]
 80075cc:	6123      	str	r3, [r4, #16]
 80075ce:	07d1      	lsls	r1, r2, #31
 80075d0:	d5e8      	bpl.n	80075a4 <_printf_float+0x194>
 80075d2:	3301      	adds	r3, #1
 80075d4:	e7e5      	b.n	80075a2 <_printf_float+0x192>
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	bfd4      	ite	le
 80075da:	f1c3 0302 	rsble	r3, r3, #2
 80075de:	2301      	movgt	r3, #1
 80075e0:	4413      	add	r3, r2
 80075e2:	e7de      	b.n	80075a2 <_printf_float+0x192>
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	055a      	lsls	r2, r3, #21
 80075e8:	d407      	bmi.n	80075fa <_printf_float+0x1ea>
 80075ea:	6923      	ldr	r3, [r4, #16]
 80075ec:	4642      	mov	r2, r8
 80075ee:	4631      	mov	r1, r6
 80075f0:	4628      	mov	r0, r5
 80075f2:	47b8      	blx	r7
 80075f4:	3001      	adds	r0, #1
 80075f6:	d12b      	bne.n	8007650 <_printf_float+0x240>
 80075f8:	e767      	b.n	80074ca <_printf_float+0xba>
 80075fa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80075fe:	f240 80dc 	bls.w	80077ba <_printf_float+0x3aa>
 8007602:	2200      	movs	r2, #0
 8007604:	2300      	movs	r3, #0
 8007606:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800760a:	f7f9 fa65 	bl	8000ad8 <__aeabi_dcmpeq>
 800760e:	2800      	cmp	r0, #0
 8007610:	d033      	beq.n	800767a <_printf_float+0x26a>
 8007612:	2301      	movs	r3, #1
 8007614:	4a41      	ldr	r2, [pc, #260]	; (800771c <_printf_float+0x30c>)
 8007616:	4631      	mov	r1, r6
 8007618:	4628      	mov	r0, r5
 800761a:	47b8      	blx	r7
 800761c:	3001      	adds	r0, #1
 800761e:	f43f af54 	beq.w	80074ca <_printf_float+0xba>
 8007622:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007626:	429a      	cmp	r2, r3
 8007628:	db02      	blt.n	8007630 <_printf_float+0x220>
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	07d8      	lsls	r0, r3, #31
 800762e:	d50f      	bpl.n	8007650 <_printf_float+0x240>
 8007630:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007634:	4631      	mov	r1, r6
 8007636:	4628      	mov	r0, r5
 8007638:	47b8      	blx	r7
 800763a:	3001      	adds	r0, #1
 800763c:	f43f af45 	beq.w	80074ca <_printf_float+0xba>
 8007640:	f04f 0800 	mov.w	r8, #0
 8007644:	f104 091a 	add.w	r9, r4, #26
 8007648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800764a:	3b01      	subs	r3, #1
 800764c:	4543      	cmp	r3, r8
 800764e:	dc09      	bgt.n	8007664 <_printf_float+0x254>
 8007650:	6823      	ldr	r3, [r4, #0]
 8007652:	079b      	lsls	r3, r3, #30
 8007654:	f100 8103 	bmi.w	800785e <_printf_float+0x44e>
 8007658:	68e0      	ldr	r0, [r4, #12]
 800765a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800765c:	4298      	cmp	r0, r3
 800765e:	bfb8      	it	lt
 8007660:	4618      	movlt	r0, r3
 8007662:	e734      	b.n	80074ce <_printf_float+0xbe>
 8007664:	2301      	movs	r3, #1
 8007666:	464a      	mov	r2, r9
 8007668:	4631      	mov	r1, r6
 800766a:	4628      	mov	r0, r5
 800766c:	47b8      	blx	r7
 800766e:	3001      	adds	r0, #1
 8007670:	f43f af2b 	beq.w	80074ca <_printf_float+0xba>
 8007674:	f108 0801 	add.w	r8, r8, #1
 8007678:	e7e6      	b.n	8007648 <_printf_float+0x238>
 800767a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800767c:	2b00      	cmp	r3, #0
 800767e:	dc2b      	bgt.n	80076d8 <_printf_float+0x2c8>
 8007680:	2301      	movs	r3, #1
 8007682:	4a26      	ldr	r2, [pc, #152]	; (800771c <_printf_float+0x30c>)
 8007684:	4631      	mov	r1, r6
 8007686:	4628      	mov	r0, r5
 8007688:	47b8      	blx	r7
 800768a:	3001      	adds	r0, #1
 800768c:	f43f af1d 	beq.w	80074ca <_printf_float+0xba>
 8007690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007692:	b923      	cbnz	r3, 800769e <_printf_float+0x28e>
 8007694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007696:	b913      	cbnz	r3, 800769e <_printf_float+0x28e>
 8007698:	6823      	ldr	r3, [r4, #0]
 800769a:	07d9      	lsls	r1, r3, #31
 800769c:	d5d8      	bpl.n	8007650 <_printf_float+0x240>
 800769e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076a2:	4631      	mov	r1, r6
 80076a4:	4628      	mov	r0, r5
 80076a6:	47b8      	blx	r7
 80076a8:	3001      	adds	r0, #1
 80076aa:	f43f af0e 	beq.w	80074ca <_printf_float+0xba>
 80076ae:	f04f 0900 	mov.w	r9, #0
 80076b2:	f104 0a1a 	add.w	sl, r4, #26
 80076b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076b8:	425b      	negs	r3, r3
 80076ba:	454b      	cmp	r3, r9
 80076bc:	dc01      	bgt.n	80076c2 <_printf_float+0x2b2>
 80076be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076c0:	e794      	b.n	80075ec <_printf_float+0x1dc>
 80076c2:	2301      	movs	r3, #1
 80076c4:	4652      	mov	r2, sl
 80076c6:	4631      	mov	r1, r6
 80076c8:	4628      	mov	r0, r5
 80076ca:	47b8      	blx	r7
 80076cc:	3001      	adds	r0, #1
 80076ce:	f43f aefc 	beq.w	80074ca <_printf_float+0xba>
 80076d2:	f109 0901 	add.w	r9, r9, #1
 80076d6:	e7ee      	b.n	80076b6 <_printf_float+0x2a6>
 80076d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80076dc:	429a      	cmp	r2, r3
 80076de:	bfa8      	it	ge
 80076e0:	461a      	movge	r2, r3
 80076e2:	2a00      	cmp	r2, #0
 80076e4:	4691      	mov	r9, r2
 80076e6:	dd07      	ble.n	80076f8 <_printf_float+0x2e8>
 80076e8:	4613      	mov	r3, r2
 80076ea:	4631      	mov	r1, r6
 80076ec:	4642      	mov	r2, r8
 80076ee:	4628      	mov	r0, r5
 80076f0:	47b8      	blx	r7
 80076f2:	3001      	adds	r0, #1
 80076f4:	f43f aee9 	beq.w	80074ca <_printf_float+0xba>
 80076f8:	f104 031a 	add.w	r3, r4, #26
 80076fc:	f04f 0b00 	mov.w	fp, #0
 8007700:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007704:	9306      	str	r3, [sp, #24]
 8007706:	e015      	b.n	8007734 <_printf_float+0x324>
 8007708:	7fefffff 	.word	0x7fefffff
 800770c:	0807b684 	.word	0x0807b684
 8007710:	0807b680 	.word	0x0807b680
 8007714:	0807b68c 	.word	0x0807b68c
 8007718:	0807b688 	.word	0x0807b688
 800771c:	0807b690 	.word	0x0807b690
 8007720:	2301      	movs	r3, #1
 8007722:	9a06      	ldr	r2, [sp, #24]
 8007724:	4631      	mov	r1, r6
 8007726:	4628      	mov	r0, r5
 8007728:	47b8      	blx	r7
 800772a:	3001      	adds	r0, #1
 800772c:	f43f aecd 	beq.w	80074ca <_printf_float+0xba>
 8007730:	f10b 0b01 	add.w	fp, fp, #1
 8007734:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007738:	ebaa 0309 	sub.w	r3, sl, r9
 800773c:	455b      	cmp	r3, fp
 800773e:	dcef      	bgt.n	8007720 <_printf_float+0x310>
 8007740:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007744:	429a      	cmp	r2, r3
 8007746:	44d0      	add	r8, sl
 8007748:	db15      	blt.n	8007776 <_printf_float+0x366>
 800774a:	6823      	ldr	r3, [r4, #0]
 800774c:	07da      	lsls	r2, r3, #31
 800774e:	d412      	bmi.n	8007776 <_printf_float+0x366>
 8007750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007752:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007754:	eba3 020a 	sub.w	r2, r3, sl
 8007758:	eba3 0a01 	sub.w	sl, r3, r1
 800775c:	4592      	cmp	sl, r2
 800775e:	bfa8      	it	ge
 8007760:	4692      	movge	sl, r2
 8007762:	f1ba 0f00 	cmp.w	sl, #0
 8007766:	dc0e      	bgt.n	8007786 <_printf_float+0x376>
 8007768:	f04f 0800 	mov.w	r8, #0
 800776c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007770:	f104 091a 	add.w	r9, r4, #26
 8007774:	e019      	b.n	80077aa <_printf_float+0x39a>
 8007776:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800777a:	4631      	mov	r1, r6
 800777c:	4628      	mov	r0, r5
 800777e:	47b8      	blx	r7
 8007780:	3001      	adds	r0, #1
 8007782:	d1e5      	bne.n	8007750 <_printf_float+0x340>
 8007784:	e6a1      	b.n	80074ca <_printf_float+0xba>
 8007786:	4653      	mov	r3, sl
 8007788:	4642      	mov	r2, r8
 800778a:	4631      	mov	r1, r6
 800778c:	4628      	mov	r0, r5
 800778e:	47b8      	blx	r7
 8007790:	3001      	adds	r0, #1
 8007792:	d1e9      	bne.n	8007768 <_printf_float+0x358>
 8007794:	e699      	b.n	80074ca <_printf_float+0xba>
 8007796:	2301      	movs	r3, #1
 8007798:	464a      	mov	r2, r9
 800779a:	4631      	mov	r1, r6
 800779c:	4628      	mov	r0, r5
 800779e:	47b8      	blx	r7
 80077a0:	3001      	adds	r0, #1
 80077a2:	f43f ae92 	beq.w	80074ca <_printf_float+0xba>
 80077a6:	f108 0801 	add.w	r8, r8, #1
 80077aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077ae:	1a9b      	subs	r3, r3, r2
 80077b0:	eba3 030a 	sub.w	r3, r3, sl
 80077b4:	4543      	cmp	r3, r8
 80077b6:	dcee      	bgt.n	8007796 <_printf_float+0x386>
 80077b8:	e74a      	b.n	8007650 <_printf_float+0x240>
 80077ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077bc:	2a01      	cmp	r2, #1
 80077be:	dc01      	bgt.n	80077c4 <_printf_float+0x3b4>
 80077c0:	07db      	lsls	r3, r3, #31
 80077c2:	d53a      	bpl.n	800783a <_printf_float+0x42a>
 80077c4:	2301      	movs	r3, #1
 80077c6:	4642      	mov	r2, r8
 80077c8:	4631      	mov	r1, r6
 80077ca:	4628      	mov	r0, r5
 80077cc:	47b8      	blx	r7
 80077ce:	3001      	adds	r0, #1
 80077d0:	f43f ae7b 	beq.w	80074ca <_printf_float+0xba>
 80077d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077d8:	4631      	mov	r1, r6
 80077da:	4628      	mov	r0, r5
 80077dc:	47b8      	blx	r7
 80077de:	3001      	adds	r0, #1
 80077e0:	f108 0801 	add.w	r8, r8, #1
 80077e4:	f43f ae71 	beq.w	80074ca <_printf_float+0xba>
 80077e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ea:	2200      	movs	r2, #0
 80077ec:	f103 3aff 	add.w	sl, r3, #4294967295
 80077f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80077f4:	2300      	movs	r3, #0
 80077f6:	f7f9 f96f 	bl	8000ad8 <__aeabi_dcmpeq>
 80077fa:	b9c8      	cbnz	r0, 8007830 <_printf_float+0x420>
 80077fc:	4653      	mov	r3, sl
 80077fe:	4642      	mov	r2, r8
 8007800:	4631      	mov	r1, r6
 8007802:	4628      	mov	r0, r5
 8007804:	47b8      	blx	r7
 8007806:	3001      	adds	r0, #1
 8007808:	d10e      	bne.n	8007828 <_printf_float+0x418>
 800780a:	e65e      	b.n	80074ca <_printf_float+0xba>
 800780c:	2301      	movs	r3, #1
 800780e:	4652      	mov	r2, sl
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	f43f ae57 	beq.w	80074ca <_printf_float+0xba>
 800781c:	f108 0801 	add.w	r8, r8, #1
 8007820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007822:	3b01      	subs	r3, #1
 8007824:	4543      	cmp	r3, r8
 8007826:	dcf1      	bgt.n	800780c <_printf_float+0x3fc>
 8007828:	464b      	mov	r3, r9
 800782a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800782e:	e6de      	b.n	80075ee <_printf_float+0x1de>
 8007830:	f04f 0800 	mov.w	r8, #0
 8007834:	f104 0a1a 	add.w	sl, r4, #26
 8007838:	e7f2      	b.n	8007820 <_printf_float+0x410>
 800783a:	2301      	movs	r3, #1
 800783c:	e7df      	b.n	80077fe <_printf_float+0x3ee>
 800783e:	2301      	movs	r3, #1
 8007840:	464a      	mov	r2, r9
 8007842:	4631      	mov	r1, r6
 8007844:	4628      	mov	r0, r5
 8007846:	47b8      	blx	r7
 8007848:	3001      	adds	r0, #1
 800784a:	f43f ae3e 	beq.w	80074ca <_printf_float+0xba>
 800784e:	f108 0801 	add.w	r8, r8, #1
 8007852:	68e3      	ldr	r3, [r4, #12]
 8007854:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007856:	1a9b      	subs	r3, r3, r2
 8007858:	4543      	cmp	r3, r8
 800785a:	dcf0      	bgt.n	800783e <_printf_float+0x42e>
 800785c:	e6fc      	b.n	8007658 <_printf_float+0x248>
 800785e:	f04f 0800 	mov.w	r8, #0
 8007862:	f104 0919 	add.w	r9, r4, #25
 8007866:	e7f4      	b.n	8007852 <_printf_float+0x442>
 8007868:	2900      	cmp	r1, #0
 800786a:	f43f ae8b 	beq.w	8007584 <_printf_float+0x174>
 800786e:	2300      	movs	r3, #0
 8007870:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007874:	ab09      	add	r3, sp, #36	; 0x24
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	ec49 8b10 	vmov	d0, r8, r9
 800787c:	6022      	str	r2, [r4, #0]
 800787e:	f8cd a004 	str.w	sl, [sp, #4]
 8007882:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007886:	4628      	mov	r0, r5
 8007888:	f7ff fd2e 	bl	80072e8 <__cvt>
 800788c:	4680      	mov	r8, r0
 800788e:	e648      	b.n	8007522 <_printf_float+0x112>

08007890 <_printf_common>:
 8007890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007894:	4691      	mov	r9, r2
 8007896:	461f      	mov	r7, r3
 8007898:	688a      	ldr	r2, [r1, #8]
 800789a:	690b      	ldr	r3, [r1, #16]
 800789c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80078a0:	4293      	cmp	r3, r2
 80078a2:	bfb8      	it	lt
 80078a4:	4613      	movlt	r3, r2
 80078a6:	f8c9 3000 	str.w	r3, [r9]
 80078aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078ae:	4606      	mov	r6, r0
 80078b0:	460c      	mov	r4, r1
 80078b2:	b112      	cbz	r2, 80078ba <_printf_common+0x2a>
 80078b4:	3301      	adds	r3, #1
 80078b6:	f8c9 3000 	str.w	r3, [r9]
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	0699      	lsls	r1, r3, #26
 80078be:	bf42      	ittt	mi
 80078c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80078c4:	3302      	addmi	r3, #2
 80078c6:	f8c9 3000 	strmi.w	r3, [r9]
 80078ca:	6825      	ldr	r5, [r4, #0]
 80078cc:	f015 0506 	ands.w	r5, r5, #6
 80078d0:	d107      	bne.n	80078e2 <_printf_common+0x52>
 80078d2:	f104 0a19 	add.w	sl, r4, #25
 80078d6:	68e3      	ldr	r3, [r4, #12]
 80078d8:	f8d9 2000 	ldr.w	r2, [r9]
 80078dc:	1a9b      	subs	r3, r3, r2
 80078de:	42ab      	cmp	r3, r5
 80078e0:	dc28      	bgt.n	8007934 <_printf_common+0xa4>
 80078e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80078e6:	6822      	ldr	r2, [r4, #0]
 80078e8:	3300      	adds	r3, #0
 80078ea:	bf18      	it	ne
 80078ec:	2301      	movne	r3, #1
 80078ee:	0692      	lsls	r2, r2, #26
 80078f0:	d42d      	bmi.n	800794e <_printf_common+0xbe>
 80078f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078f6:	4639      	mov	r1, r7
 80078f8:	4630      	mov	r0, r6
 80078fa:	47c0      	blx	r8
 80078fc:	3001      	adds	r0, #1
 80078fe:	d020      	beq.n	8007942 <_printf_common+0xb2>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	68e5      	ldr	r5, [r4, #12]
 8007904:	f8d9 2000 	ldr.w	r2, [r9]
 8007908:	f003 0306 	and.w	r3, r3, #6
 800790c:	2b04      	cmp	r3, #4
 800790e:	bf08      	it	eq
 8007910:	1aad      	subeq	r5, r5, r2
 8007912:	68a3      	ldr	r3, [r4, #8]
 8007914:	6922      	ldr	r2, [r4, #16]
 8007916:	bf0c      	ite	eq
 8007918:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800791c:	2500      	movne	r5, #0
 800791e:	4293      	cmp	r3, r2
 8007920:	bfc4      	itt	gt
 8007922:	1a9b      	subgt	r3, r3, r2
 8007924:	18ed      	addgt	r5, r5, r3
 8007926:	f04f 0900 	mov.w	r9, #0
 800792a:	341a      	adds	r4, #26
 800792c:	454d      	cmp	r5, r9
 800792e:	d11a      	bne.n	8007966 <_printf_common+0xd6>
 8007930:	2000      	movs	r0, #0
 8007932:	e008      	b.n	8007946 <_printf_common+0xb6>
 8007934:	2301      	movs	r3, #1
 8007936:	4652      	mov	r2, sl
 8007938:	4639      	mov	r1, r7
 800793a:	4630      	mov	r0, r6
 800793c:	47c0      	blx	r8
 800793e:	3001      	adds	r0, #1
 8007940:	d103      	bne.n	800794a <_printf_common+0xba>
 8007942:	f04f 30ff 	mov.w	r0, #4294967295
 8007946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794a:	3501      	adds	r5, #1
 800794c:	e7c3      	b.n	80078d6 <_printf_common+0x46>
 800794e:	18e1      	adds	r1, r4, r3
 8007950:	1c5a      	adds	r2, r3, #1
 8007952:	2030      	movs	r0, #48	; 0x30
 8007954:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007958:	4422      	add	r2, r4
 800795a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800795e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007962:	3302      	adds	r3, #2
 8007964:	e7c5      	b.n	80078f2 <_printf_common+0x62>
 8007966:	2301      	movs	r3, #1
 8007968:	4622      	mov	r2, r4
 800796a:	4639      	mov	r1, r7
 800796c:	4630      	mov	r0, r6
 800796e:	47c0      	blx	r8
 8007970:	3001      	adds	r0, #1
 8007972:	d0e6      	beq.n	8007942 <_printf_common+0xb2>
 8007974:	f109 0901 	add.w	r9, r9, #1
 8007978:	e7d8      	b.n	800792c <_printf_common+0x9c>
	...

0800797c <_printf_i>:
 800797c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007980:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007984:	460c      	mov	r4, r1
 8007986:	7e09      	ldrb	r1, [r1, #24]
 8007988:	b085      	sub	sp, #20
 800798a:	296e      	cmp	r1, #110	; 0x6e
 800798c:	4617      	mov	r7, r2
 800798e:	4606      	mov	r6, r0
 8007990:	4698      	mov	r8, r3
 8007992:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007994:	f000 80b3 	beq.w	8007afe <_printf_i+0x182>
 8007998:	d822      	bhi.n	80079e0 <_printf_i+0x64>
 800799a:	2963      	cmp	r1, #99	; 0x63
 800799c:	d036      	beq.n	8007a0c <_printf_i+0x90>
 800799e:	d80a      	bhi.n	80079b6 <_printf_i+0x3a>
 80079a0:	2900      	cmp	r1, #0
 80079a2:	f000 80b9 	beq.w	8007b18 <_printf_i+0x19c>
 80079a6:	2958      	cmp	r1, #88	; 0x58
 80079a8:	f000 8083 	beq.w	8007ab2 <_printf_i+0x136>
 80079ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80079b4:	e032      	b.n	8007a1c <_printf_i+0xa0>
 80079b6:	2964      	cmp	r1, #100	; 0x64
 80079b8:	d001      	beq.n	80079be <_printf_i+0x42>
 80079ba:	2969      	cmp	r1, #105	; 0x69
 80079bc:	d1f6      	bne.n	80079ac <_printf_i+0x30>
 80079be:	6820      	ldr	r0, [r4, #0]
 80079c0:	6813      	ldr	r3, [r2, #0]
 80079c2:	0605      	lsls	r5, r0, #24
 80079c4:	f103 0104 	add.w	r1, r3, #4
 80079c8:	d52a      	bpl.n	8007a20 <_printf_i+0xa4>
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6011      	str	r1, [r2, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	da03      	bge.n	80079da <_printf_i+0x5e>
 80079d2:	222d      	movs	r2, #45	; 0x2d
 80079d4:	425b      	negs	r3, r3
 80079d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80079da:	486f      	ldr	r0, [pc, #444]	; (8007b98 <_printf_i+0x21c>)
 80079dc:	220a      	movs	r2, #10
 80079de:	e039      	b.n	8007a54 <_printf_i+0xd8>
 80079e0:	2973      	cmp	r1, #115	; 0x73
 80079e2:	f000 809d 	beq.w	8007b20 <_printf_i+0x1a4>
 80079e6:	d808      	bhi.n	80079fa <_printf_i+0x7e>
 80079e8:	296f      	cmp	r1, #111	; 0x6f
 80079ea:	d020      	beq.n	8007a2e <_printf_i+0xb2>
 80079ec:	2970      	cmp	r1, #112	; 0x70
 80079ee:	d1dd      	bne.n	80079ac <_printf_i+0x30>
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	f043 0320 	orr.w	r3, r3, #32
 80079f6:	6023      	str	r3, [r4, #0]
 80079f8:	e003      	b.n	8007a02 <_printf_i+0x86>
 80079fa:	2975      	cmp	r1, #117	; 0x75
 80079fc:	d017      	beq.n	8007a2e <_printf_i+0xb2>
 80079fe:	2978      	cmp	r1, #120	; 0x78
 8007a00:	d1d4      	bne.n	80079ac <_printf_i+0x30>
 8007a02:	2378      	movs	r3, #120	; 0x78
 8007a04:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a08:	4864      	ldr	r0, [pc, #400]	; (8007b9c <_printf_i+0x220>)
 8007a0a:	e055      	b.n	8007ab8 <_printf_i+0x13c>
 8007a0c:	6813      	ldr	r3, [r2, #0]
 8007a0e:	1d19      	adds	r1, r3, #4
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	6011      	str	r1, [r2, #0]
 8007a14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e08c      	b.n	8007b3a <_printf_i+0x1be>
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6011      	str	r1, [r2, #0]
 8007a24:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a28:	bf18      	it	ne
 8007a2a:	b21b      	sxthne	r3, r3
 8007a2c:	e7cf      	b.n	80079ce <_printf_i+0x52>
 8007a2e:	6813      	ldr	r3, [r2, #0]
 8007a30:	6825      	ldr	r5, [r4, #0]
 8007a32:	1d18      	adds	r0, r3, #4
 8007a34:	6010      	str	r0, [r2, #0]
 8007a36:	0628      	lsls	r0, r5, #24
 8007a38:	d501      	bpl.n	8007a3e <_printf_i+0xc2>
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	e002      	b.n	8007a44 <_printf_i+0xc8>
 8007a3e:	0668      	lsls	r0, r5, #25
 8007a40:	d5fb      	bpl.n	8007a3a <_printf_i+0xbe>
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	4854      	ldr	r0, [pc, #336]	; (8007b98 <_printf_i+0x21c>)
 8007a46:	296f      	cmp	r1, #111	; 0x6f
 8007a48:	bf14      	ite	ne
 8007a4a:	220a      	movne	r2, #10
 8007a4c:	2208      	moveq	r2, #8
 8007a4e:	2100      	movs	r1, #0
 8007a50:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a54:	6865      	ldr	r5, [r4, #4]
 8007a56:	60a5      	str	r5, [r4, #8]
 8007a58:	2d00      	cmp	r5, #0
 8007a5a:	f2c0 8095 	blt.w	8007b88 <_printf_i+0x20c>
 8007a5e:	6821      	ldr	r1, [r4, #0]
 8007a60:	f021 0104 	bic.w	r1, r1, #4
 8007a64:	6021      	str	r1, [r4, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d13d      	bne.n	8007ae6 <_printf_i+0x16a>
 8007a6a:	2d00      	cmp	r5, #0
 8007a6c:	f040 808e 	bne.w	8007b8c <_printf_i+0x210>
 8007a70:	4665      	mov	r5, ip
 8007a72:	2a08      	cmp	r2, #8
 8007a74:	d10b      	bne.n	8007a8e <_printf_i+0x112>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	07db      	lsls	r3, r3, #31
 8007a7a:	d508      	bpl.n	8007a8e <_printf_i+0x112>
 8007a7c:	6923      	ldr	r3, [r4, #16]
 8007a7e:	6862      	ldr	r2, [r4, #4]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	bfde      	ittt	le
 8007a84:	2330      	movle	r3, #48	; 0x30
 8007a86:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a8a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a8e:	ebac 0305 	sub.w	r3, ip, r5
 8007a92:	6123      	str	r3, [r4, #16]
 8007a94:	f8cd 8000 	str.w	r8, [sp]
 8007a98:	463b      	mov	r3, r7
 8007a9a:	aa03      	add	r2, sp, #12
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	4630      	mov	r0, r6
 8007aa0:	f7ff fef6 	bl	8007890 <_printf_common>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d14d      	bne.n	8007b44 <_printf_i+0x1c8>
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	b005      	add	sp, #20
 8007aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ab2:	4839      	ldr	r0, [pc, #228]	; (8007b98 <_printf_i+0x21c>)
 8007ab4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007ab8:	6813      	ldr	r3, [r2, #0]
 8007aba:	6821      	ldr	r1, [r4, #0]
 8007abc:	1d1d      	adds	r5, r3, #4
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	6015      	str	r5, [r2, #0]
 8007ac2:	060a      	lsls	r2, r1, #24
 8007ac4:	d50b      	bpl.n	8007ade <_printf_i+0x162>
 8007ac6:	07ca      	lsls	r2, r1, #31
 8007ac8:	bf44      	itt	mi
 8007aca:	f041 0120 	orrmi.w	r1, r1, #32
 8007ace:	6021      	strmi	r1, [r4, #0]
 8007ad0:	b91b      	cbnz	r3, 8007ada <_printf_i+0x15e>
 8007ad2:	6822      	ldr	r2, [r4, #0]
 8007ad4:	f022 0220 	bic.w	r2, r2, #32
 8007ad8:	6022      	str	r2, [r4, #0]
 8007ada:	2210      	movs	r2, #16
 8007adc:	e7b7      	b.n	8007a4e <_printf_i+0xd2>
 8007ade:	064d      	lsls	r5, r1, #25
 8007ae0:	bf48      	it	mi
 8007ae2:	b29b      	uxthmi	r3, r3
 8007ae4:	e7ef      	b.n	8007ac6 <_printf_i+0x14a>
 8007ae6:	4665      	mov	r5, ip
 8007ae8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007aec:	fb02 3311 	mls	r3, r2, r1, r3
 8007af0:	5cc3      	ldrb	r3, [r0, r3]
 8007af2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007af6:	460b      	mov	r3, r1
 8007af8:	2900      	cmp	r1, #0
 8007afa:	d1f5      	bne.n	8007ae8 <_printf_i+0x16c>
 8007afc:	e7b9      	b.n	8007a72 <_printf_i+0xf6>
 8007afe:	6813      	ldr	r3, [r2, #0]
 8007b00:	6825      	ldr	r5, [r4, #0]
 8007b02:	6961      	ldr	r1, [r4, #20]
 8007b04:	1d18      	adds	r0, r3, #4
 8007b06:	6010      	str	r0, [r2, #0]
 8007b08:	0628      	lsls	r0, r5, #24
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	d501      	bpl.n	8007b12 <_printf_i+0x196>
 8007b0e:	6019      	str	r1, [r3, #0]
 8007b10:	e002      	b.n	8007b18 <_printf_i+0x19c>
 8007b12:	066a      	lsls	r2, r5, #25
 8007b14:	d5fb      	bpl.n	8007b0e <_printf_i+0x192>
 8007b16:	8019      	strh	r1, [r3, #0]
 8007b18:	2300      	movs	r3, #0
 8007b1a:	6123      	str	r3, [r4, #16]
 8007b1c:	4665      	mov	r5, ip
 8007b1e:	e7b9      	b.n	8007a94 <_printf_i+0x118>
 8007b20:	6813      	ldr	r3, [r2, #0]
 8007b22:	1d19      	adds	r1, r3, #4
 8007b24:	6011      	str	r1, [r2, #0]
 8007b26:	681d      	ldr	r5, [r3, #0]
 8007b28:	6862      	ldr	r2, [r4, #4]
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	f7f8 fb5f 	bl	80001f0 <memchr>
 8007b32:	b108      	cbz	r0, 8007b38 <_printf_i+0x1bc>
 8007b34:	1b40      	subs	r0, r0, r5
 8007b36:	6060      	str	r0, [r4, #4]
 8007b38:	6863      	ldr	r3, [r4, #4]
 8007b3a:	6123      	str	r3, [r4, #16]
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b42:	e7a7      	b.n	8007a94 <_printf_i+0x118>
 8007b44:	6923      	ldr	r3, [r4, #16]
 8007b46:	462a      	mov	r2, r5
 8007b48:	4639      	mov	r1, r7
 8007b4a:	4630      	mov	r0, r6
 8007b4c:	47c0      	blx	r8
 8007b4e:	3001      	adds	r0, #1
 8007b50:	d0aa      	beq.n	8007aa8 <_printf_i+0x12c>
 8007b52:	6823      	ldr	r3, [r4, #0]
 8007b54:	079b      	lsls	r3, r3, #30
 8007b56:	d413      	bmi.n	8007b80 <_printf_i+0x204>
 8007b58:	68e0      	ldr	r0, [r4, #12]
 8007b5a:	9b03      	ldr	r3, [sp, #12]
 8007b5c:	4298      	cmp	r0, r3
 8007b5e:	bfb8      	it	lt
 8007b60:	4618      	movlt	r0, r3
 8007b62:	e7a3      	b.n	8007aac <_printf_i+0x130>
 8007b64:	2301      	movs	r3, #1
 8007b66:	464a      	mov	r2, r9
 8007b68:	4639      	mov	r1, r7
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	47c0      	blx	r8
 8007b6e:	3001      	adds	r0, #1
 8007b70:	d09a      	beq.n	8007aa8 <_printf_i+0x12c>
 8007b72:	3501      	adds	r5, #1
 8007b74:	68e3      	ldr	r3, [r4, #12]
 8007b76:	9a03      	ldr	r2, [sp, #12]
 8007b78:	1a9b      	subs	r3, r3, r2
 8007b7a:	42ab      	cmp	r3, r5
 8007b7c:	dcf2      	bgt.n	8007b64 <_printf_i+0x1e8>
 8007b7e:	e7eb      	b.n	8007b58 <_printf_i+0x1dc>
 8007b80:	2500      	movs	r5, #0
 8007b82:	f104 0919 	add.w	r9, r4, #25
 8007b86:	e7f5      	b.n	8007b74 <_printf_i+0x1f8>
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1ac      	bne.n	8007ae6 <_printf_i+0x16a>
 8007b8c:	7803      	ldrb	r3, [r0, #0]
 8007b8e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b92:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b96:	e76c      	b.n	8007a72 <_printf_i+0xf6>
 8007b98:	0807b692 	.word	0x0807b692
 8007b9c:	0807b6a3 	.word	0x0807b6a3

08007ba0 <iprintf>:
 8007ba0:	b40f      	push	{r0, r1, r2, r3}
 8007ba2:	4b0a      	ldr	r3, [pc, #40]	; (8007bcc <iprintf+0x2c>)
 8007ba4:	b513      	push	{r0, r1, r4, lr}
 8007ba6:	681c      	ldr	r4, [r3, #0]
 8007ba8:	b124      	cbz	r4, 8007bb4 <iprintf+0x14>
 8007baa:	69a3      	ldr	r3, [r4, #24]
 8007bac:	b913      	cbnz	r3, 8007bb4 <iprintf+0x14>
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f001 f87e 	bl	8008cb0 <__sinit>
 8007bb4:	ab05      	add	r3, sp, #20
 8007bb6:	9a04      	ldr	r2, [sp, #16]
 8007bb8:	68a1      	ldr	r1, [r4, #8]
 8007bba:	9301      	str	r3, [sp, #4]
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	f001 fca1 	bl	8009504 <_vfiprintf_r>
 8007bc2:	b002      	add	sp, #8
 8007bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc8:	b004      	add	sp, #16
 8007bca:	4770      	bx	lr
 8007bcc:	20001c40 	.word	0x20001c40

08007bd0 <_puts_r>:
 8007bd0:	b570      	push	{r4, r5, r6, lr}
 8007bd2:	460e      	mov	r6, r1
 8007bd4:	4605      	mov	r5, r0
 8007bd6:	b118      	cbz	r0, 8007be0 <_puts_r+0x10>
 8007bd8:	6983      	ldr	r3, [r0, #24]
 8007bda:	b90b      	cbnz	r3, 8007be0 <_puts_r+0x10>
 8007bdc:	f001 f868 	bl	8008cb0 <__sinit>
 8007be0:	69ab      	ldr	r3, [r5, #24]
 8007be2:	68ac      	ldr	r4, [r5, #8]
 8007be4:	b913      	cbnz	r3, 8007bec <_puts_r+0x1c>
 8007be6:	4628      	mov	r0, r5
 8007be8:	f001 f862 	bl	8008cb0 <__sinit>
 8007bec:	4b23      	ldr	r3, [pc, #140]	; (8007c7c <_puts_r+0xac>)
 8007bee:	429c      	cmp	r4, r3
 8007bf0:	d117      	bne.n	8007c22 <_puts_r+0x52>
 8007bf2:	686c      	ldr	r4, [r5, #4]
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	071b      	lsls	r3, r3, #28
 8007bf8:	d51d      	bpl.n	8007c36 <_puts_r+0x66>
 8007bfa:	6923      	ldr	r3, [r4, #16]
 8007bfc:	b1db      	cbz	r3, 8007c36 <_puts_r+0x66>
 8007bfe:	3e01      	subs	r6, #1
 8007c00:	68a3      	ldr	r3, [r4, #8]
 8007c02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c06:	3b01      	subs	r3, #1
 8007c08:	60a3      	str	r3, [r4, #8]
 8007c0a:	b9e9      	cbnz	r1, 8007c48 <_puts_r+0x78>
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	da2e      	bge.n	8007c6e <_puts_r+0x9e>
 8007c10:	4622      	mov	r2, r4
 8007c12:	210a      	movs	r1, #10
 8007c14:	4628      	mov	r0, r5
 8007c16:	f000 f857 	bl	8007cc8 <__swbuf_r>
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d011      	beq.n	8007c42 <_puts_r+0x72>
 8007c1e:	200a      	movs	r0, #10
 8007c20:	e011      	b.n	8007c46 <_puts_r+0x76>
 8007c22:	4b17      	ldr	r3, [pc, #92]	; (8007c80 <_puts_r+0xb0>)
 8007c24:	429c      	cmp	r4, r3
 8007c26:	d101      	bne.n	8007c2c <_puts_r+0x5c>
 8007c28:	68ac      	ldr	r4, [r5, #8]
 8007c2a:	e7e3      	b.n	8007bf4 <_puts_r+0x24>
 8007c2c:	4b15      	ldr	r3, [pc, #84]	; (8007c84 <_puts_r+0xb4>)
 8007c2e:	429c      	cmp	r4, r3
 8007c30:	bf08      	it	eq
 8007c32:	68ec      	ldreq	r4, [r5, #12]
 8007c34:	e7de      	b.n	8007bf4 <_puts_r+0x24>
 8007c36:	4621      	mov	r1, r4
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f000 f897 	bl	8007d6c <__swsetup_r>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	d0dd      	beq.n	8007bfe <_puts_r+0x2e>
 8007c42:	f04f 30ff 	mov.w	r0, #4294967295
 8007c46:	bd70      	pop	{r4, r5, r6, pc}
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	da04      	bge.n	8007c56 <_puts_r+0x86>
 8007c4c:	69a2      	ldr	r2, [r4, #24]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	dc06      	bgt.n	8007c60 <_puts_r+0x90>
 8007c52:	290a      	cmp	r1, #10
 8007c54:	d004      	beq.n	8007c60 <_puts_r+0x90>
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	1c5a      	adds	r2, r3, #1
 8007c5a:	6022      	str	r2, [r4, #0]
 8007c5c:	7019      	strb	r1, [r3, #0]
 8007c5e:	e7cf      	b.n	8007c00 <_puts_r+0x30>
 8007c60:	4622      	mov	r2, r4
 8007c62:	4628      	mov	r0, r5
 8007c64:	f000 f830 	bl	8007cc8 <__swbuf_r>
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d1c9      	bne.n	8007c00 <_puts_r+0x30>
 8007c6c:	e7e9      	b.n	8007c42 <_puts_r+0x72>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	200a      	movs	r0, #10
 8007c72:	1c5a      	adds	r2, r3, #1
 8007c74:	6022      	str	r2, [r4, #0]
 8007c76:	7018      	strb	r0, [r3, #0]
 8007c78:	e7e5      	b.n	8007c46 <_puts_r+0x76>
 8007c7a:	bf00      	nop
 8007c7c:	0807b6e4 	.word	0x0807b6e4
 8007c80:	0807b704 	.word	0x0807b704
 8007c84:	0807b6c4 	.word	0x0807b6c4

08007c88 <puts>:
 8007c88:	4b02      	ldr	r3, [pc, #8]	; (8007c94 <puts+0xc>)
 8007c8a:	4601      	mov	r1, r0
 8007c8c:	6818      	ldr	r0, [r3, #0]
 8007c8e:	f7ff bf9f 	b.w	8007bd0 <_puts_r>
 8007c92:	bf00      	nop
 8007c94:	20001c40 	.word	0x20001c40

08007c98 <realloc>:
 8007c98:	4b02      	ldr	r3, [pc, #8]	; (8007ca4 <realloc+0xc>)
 8007c9a:	460a      	mov	r2, r1
 8007c9c:	4601      	mov	r1, r0
 8007c9e:	6818      	ldr	r0, [r3, #0]
 8007ca0:	f001 bbe0 	b.w	8009464 <_realloc_r>
 8007ca4:	20001c40 	.word	0x20001c40

08007ca8 <_sbrk_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4c06      	ldr	r4, [pc, #24]	; (8007cc4 <_sbrk_r+0x1c>)
 8007cac:	2300      	movs	r3, #0
 8007cae:	4605      	mov	r5, r0
 8007cb0:	4608      	mov	r0, r1
 8007cb2:	6023      	str	r3, [r4, #0]
 8007cb4:	f7fb f8d0 	bl	8002e58 <_sbrk>
 8007cb8:	1c43      	adds	r3, r0, #1
 8007cba:	d102      	bne.n	8007cc2 <_sbrk_r+0x1a>
 8007cbc:	6823      	ldr	r3, [r4, #0]
 8007cbe:	b103      	cbz	r3, 8007cc2 <_sbrk_r+0x1a>
 8007cc0:	602b      	str	r3, [r5, #0]
 8007cc2:	bd38      	pop	{r3, r4, r5, pc}
 8007cc4:	200039d4 	.word	0x200039d4

08007cc8 <__swbuf_r>:
 8007cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cca:	460e      	mov	r6, r1
 8007ccc:	4614      	mov	r4, r2
 8007cce:	4605      	mov	r5, r0
 8007cd0:	b118      	cbz	r0, 8007cda <__swbuf_r+0x12>
 8007cd2:	6983      	ldr	r3, [r0, #24]
 8007cd4:	b90b      	cbnz	r3, 8007cda <__swbuf_r+0x12>
 8007cd6:	f000 ffeb 	bl	8008cb0 <__sinit>
 8007cda:	4b21      	ldr	r3, [pc, #132]	; (8007d60 <__swbuf_r+0x98>)
 8007cdc:	429c      	cmp	r4, r3
 8007cde:	d12a      	bne.n	8007d36 <__swbuf_r+0x6e>
 8007ce0:	686c      	ldr	r4, [r5, #4]
 8007ce2:	69a3      	ldr	r3, [r4, #24]
 8007ce4:	60a3      	str	r3, [r4, #8]
 8007ce6:	89a3      	ldrh	r3, [r4, #12]
 8007ce8:	071a      	lsls	r2, r3, #28
 8007cea:	d52e      	bpl.n	8007d4a <__swbuf_r+0x82>
 8007cec:	6923      	ldr	r3, [r4, #16]
 8007cee:	b363      	cbz	r3, 8007d4a <__swbuf_r+0x82>
 8007cf0:	6923      	ldr	r3, [r4, #16]
 8007cf2:	6820      	ldr	r0, [r4, #0]
 8007cf4:	1ac0      	subs	r0, r0, r3
 8007cf6:	6963      	ldr	r3, [r4, #20]
 8007cf8:	b2f6      	uxtb	r6, r6
 8007cfa:	4283      	cmp	r3, r0
 8007cfc:	4637      	mov	r7, r6
 8007cfe:	dc04      	bgt.n	8007d0a <__swbuf_r+0x42>
 8007d00:	4621      	mov	r1, r4
 8007d02:	4628      	mov	r0, r5
 8007d04:	f000 ff6a 	bl	8008bdc <_fflush_r>
 8007d08:	bb28      	cbnz	r0, 8007d56 <__swbuf_r+0x8e>
 8007d0a:	68a3      	ldr	r3, [r4, #8]
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	60a3      	str	r3, [r4, #8]
 8007d10:	6823      	ldr	r3, [r4, #0]
 8007d12:	1c5a      	adds	r2, r3, #1
 8007d14:	6022      	str	r2, [r4, #0]
 8007d16:	701e      	strb	r6, [r3, #0]
 8007d18:	6963      	ldr	r3, [r4, #20]
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	4283      	cmp	r3, r0
 8007d1e:	d004      	beq.n	8007d2a <__swbuf_r+0x62>
 8007d20:	89a3      	ldrh	r3, [r4, #12]
 8007d22:	07db      	lsls	r3, r3, #31
 8007d24:	d519      	bpl.n	8007d5a <__swbuf_r+0x92>
 8007d26:	2e0a      	cmp	r6, #10
 8007d28:	d117      	bne.n	8007d5a <__swbuf_r+0x92>
 8007d2a:	4621      	mov	r1, r4
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	f000 ff55 	bl	8008bdc <_fflush_r>
 8007d32:	b190      	cbz	r0, 8007d5a <__swbuf_r+0x92>
 8007d34:	e00f      	b.n	8007d56 <__swbuf_r+0x8e>
 8007d36:	4b0b      	ldr	r3, [pc, #44]	; (8007d64 <__swbuf_r+0x9c>)
 8007d38:	429c      	cmp	r4, r3
 8007d3a:	d101      	bne.n	8007d40 <__swbuf_r+0x78>
 8007d3c:	68ac      	ldr	r4, [r5, #8]
 8007d3e:	e7d0      	b.n	8007ce2 <__swbuf_r+0x1a>
 8007d40:	4b09      	ldr	r3, [pc, #36]	; (8007d68 <__swbuf_r+0xa0>)
 8007d42:	429c      	cmp	r4, r3
 8007d44:	bf08      	it	eq
 8007d46:	68ec      	ldreq	r4, [r5, #12]
 8007d48:	e7cb      	b.n	8007ce2 <__swbuf_r+0x1a>
 8007d4a:	4621      	mov	r1, r4
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	f000 f80d 	bl	8007d6c <__swsetup_r>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d0cc      	beq.n	8007cf0 <__swbuf_r+0x28>
 8007d56:	f04f 37ff 	mov.w	r7, #4294967295
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	0807b6e4 	.word	0x0807b6e4
 8007d64:	0807b704 	.word	0x0807b704
 8007d68:	0807b6c4 	.word	0x0807b6c4

08007d6c <__swsetup_r>:
 8007d6c:	4b32      	ldr	r3, [pc, #200]	; (8007e38 <__swsetup_r+0xcc>)
 8007d6e:	b570      	push	{r4, r5, r6, lr}
 8007d70:	681d      	ldr	r5, [r3, #0]
 8007d72:	4606      	mov	r6, r0
 8007d74:	460c      	mov	r4, r1
 8007d76:	b125      	cbz	r5, 8007d82 <__swsetup_r+0x16>
 8007d78:	69ab      	ldr	r3, [r5, #24]
 8007d7a:	b913      	cbnz	r3, 8007d82 <__swsetup_r+0x16>
 8007d7c:	4628      	mov	r0, r5
 8007d7e:	f000 ff97 	bl	8008cb0 <__sinit>
 8007d82:	4b2e      	ldr	r3, [pc, #184]	; (8007e3c <__swsetup_r+0xd0>)
 8007d84:	429c      	cmp	r4, r3
 8007d86:	d10f      	bne.n	8007da8 <__swsetup_r+0x3c>
 8007d88:	686c      	ldr	r4, [r5, #4]
 8007d8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	0715      	lsls	r5, r2, #28
 8007d92:	d42c      	bmi.n	8007dee <__swsetup_r+0x82>
 8007d94:	06d0      	lsls	r0, r2, #27
 8007d96:	d411      	bmi.n	8007dbc <__swsetup_r+0x50>
 8007d98:	2209      	movs	r2, #9
 8007d9a:	6032      	str	r2, [r6, #0]
 8007d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007da0:	81a3      	strh	r3, [r4, #12]
 8007da2:	f04f 30ff 	mov.w	r0, #4294967295
 8007da6:	e03e      	b.n	8007e26 <__swsetup_r+0xba>
 8007da8:	4b25      	ldr	r3, [pc, #148]	; (8007e40 <__swsetup_r+0xd4>)
 8007daa:	429c      	cmp	r4, r3
 8007dac:	d101      	bne.n	8007db2 <__swsetup_r+0x46>
 8007dae:	68ac      	ldr	r4, [r5, #8]
 8007db0:	e7eb      	b.n	8007d8a <__swsetup_r+0x1e>
 8007db2:	4b24      	ldr	r3, [pc, #144]	; (8007e44 <__swsetup_r+0xd8>)
 8007db4:	429c      	cmp	r4, r3
 8007db6:	bf08      	it	eq
 8007db8:	68ec      	ldreq	r4, [r5, #12]
 8007dba:	e7e6      	b.n	8007d8a <__swsetup_r+0x1e>
 8007dbc:	0751      	lsls	r1, r2, #29
 8007dbe:	d512      	bpl.n	8007de6 <__swsetup_r+0x7a>
 8007dc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dc2:	b141      	cbz	r1, 8007dd6 <__swsetup_r+0x6a>
 8007dc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dc8:	4299      	cmp	r1, r3
 8007dca:	d002      	beq.n	8007dd2 <__swsetup_r+0x66>
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f7ff f9e3 	bl	8007198 <_free_r>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	6363      	str	r3, [r4, #52]	; 0x34
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ddc:	81a3      	strh	r3, [r4, #12]
 8007dde:	2300      	movs	r3, #0
 8007de0:	6063      	str	r3, [r4, #4]
 8007de2:	6923      	ldr	r3, [r4, #16]
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	89a3      	ldrh	r3, [r4, #12]
 8007de8:	f043 0308 	orr.w	r3, r3, #8
 8007dec:	81a3      	strh	r3, [r4, #12]
 8007dee:	6923      	ldr	r3, [r4, #16]
 8007df0:	b94b      	cbnz	r3, 8007e06 <__swsetup_r+0x9a>
 8007df2:	89a3      	ldrh	r3, [r4, #12]
 8007df4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007df8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dfc:	d003      	beq.n	8007e06 <__swsetup_r+0x9a>
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4630      	mov	r0, r6
 8007e02:	f001 f811 	bl	8008e28 <__smakebuf_r>
 8007e06:	89a2      	ldrh	r2, [r4, #12]
 8007e08:	f012 0301 	ands.w	r3, r2, #1
 8007e0c:	d00c      	beq.n	8007e28 <__swsetup_r+0xbc>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60a3      	str	r3, [r4, #8]
 8007e12:	6963      	ldr	r3, [r4, #20]
 8007e14:	425b      	negs	r3, r3
 8007e16:	61a3      	str	r3, [r4, #24]
 8007e18:	6923      	ldr	r3, [r4, #16]
 8007e1a:	b953      	cbnz	r3, 8007e32 <__swsetup_r+0xc6>
 8007e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e20:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007e24:	d1ba      	bne.n	8007d9c <__swsetup_r+0x30>
 8007e26:	bd70      	pop	{r4, r5, r6, pc}
 8007e28:	0792      	lsls	r2, r2, #30
 8007e2a:	bf58      	it	pl
 8007e2c:	6963      	ldrpl	r3, [r4, #20]
 8007e2e:	60a3      	str	r3, [r4, #8]
 8007e30:	e7f2      	b.n	8007e18 <__swsetup_r+0xac>
 8007e32:	2000      	movs	r0, #0
 8007e34:	e7f7      	b.n	8007e26 <__swsetup_r+0xba>
 8007e36:	bf00      	nop
 8007e38:	20001c40 	.word	0x20001c40
 8007e3c:	0807b6e4 	.word	0x0807b6e4
 8007e40:	0807b704 	.word	0x0807b704
 8007e44:	0807b6c4 	.word	0x0807b6c4

08007e48 <quorem>:
 8007e48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e4c:	6903      	ldr	r3, [r0, #16]
 8007e4e:	690c      	ldr	r4, [r1, #16]
 8007e50:	42a3      	cmp	r3, r4
 8007e52:	4680      	mov	r8, r0
 8007e54:	f2c0 8082 	blt.w	8007f5c <quorem+0x114>
 8007e58:	3c01      	subs	r4, #1
 8007e5a:	f101 0714 	add.w	r7, r1, #20
 8007e5e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007e62:	f100 0614 	add.w	r6, r0, #20
 8007e66:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007e6a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007e6e:	eb06 030c 	add.w	r3, r6, ip
 8007e72:	3501      	adds	r5, #1
 8007e74:	eb07 090c 	add.w	r9, r7, ip
 8007e78:	9301      	str	r3, [sp, #4]
 8007e7a:	fbb0 f5f5 	udiv	r5, r0, r5
 8007e7e:	b395      	cbz	r5, 8007ee6 <quorem+0x9e>
 8007e80:	f04f 0a00 	mov.w	sl, #0
 8007e84:	4638      	mov	r0, r7
 8007e86:	46b6      	mov	lr, r6
 8007e88:	46d3      	mov	fp, sl
 8007e8a:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e8e:	b293      	uxth	r3, r2
 8007e90:	fb05 a303 	mla	r3, r5, r3, sl
 8007e94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	ebab 0303 	sub.w	r3, fp, r3
 8007e9e:	0c12      	lsrs	r2, r2, #16
 8007ea0:	f8de b000 	ldr.w	fp, [lr]
 8007ea4:	fb05 a202 	mla	r2, r5, r2, sl
 8007ea8:	fa13 f38b 	uxtah	r3, r3, fp
 8007eac:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007eb0:	fa1f fb82 	uxth.w	fp, r2
 8007eb4:	f8de 2000 	ldr.w	r2, [lr]
 8007eb8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007ebc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ec6:	4581      	cmp	r9, r0
 8007ec8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007ecc:	f84e 3b04 	str.w	r3, [lr], #4
 8007ed0:	d2db      	bcs.n	8007e8a <quorem+0x42>
 8007ed2:	f856 300c 	ldr.w	r3, [r6, ip]
 8007ed6:	b933      	cbnz	r3, 8007ee6 <quorem+0x9e>
 8007ed8:	9b01      	ldr	r3, [sp, #4]
 8007eda:	3b04      	subs	r3, #4
 8007edc:	429e      	cmp	r6, r3
 8007ede:	461a      	mov	r2, r3
 8007ee0:	d330      	bcc.n	8007f44 <quorem+0xfc>
 8007ee2:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ee6:	4640      	mov	r0, r8
 8007ee8:	f001 f9f6 	bl	80092d8 <__mcmp>
 8007eec:	2800      	cmp	r0, #0
 8007eee:	db25      	blt.n	8007f3c <quorem+0xf4>
 8007ef0:	3501      	adds	r5, #1
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	f04f 0c00 	mov.w	ip, #0
 8007ef8:	f857 2b04 	ldr.w	r2, [r7], #4
 8007efc:	f8d0 e000 	ldr.w	lr, [r0]
 8007f00:	b293      	uxth	r3, r2
 8007f02:	ebac 0303 	sub.w	r3, ip, r3
 8007f06:	0c12      	lsrs	r2, r2, #16
 8007f08:	fa13 f38e 	uxtah	r3, r3, lr
 8007f0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f1a:	45b9      	cmp	r9, r7
 8007f1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f20:	f840 3b04 	str.w	r3, [r0], #4
 8007f24:	d2e8      	bcs.n	8007ef8 <quorem+0xb0>
 8007f26:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007f2a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007f2e:	b92a      	cbnz	r2, 8007f3c <quorem+0xf4>
 8007f30:	3b04      	subs	r3, #4
 8007f32:	429e      	cmp	r6, r3
 8007f34:	461a      	mov	r2, r3
 8007f36:	d30b      	bcc.n	8007f50 <quorem+0x108>
 8007f38:	f8c8 4010 	str.w	r4, [r8, #16]
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	b003      	add	sp, #12
 8007f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f44:	6812      	ldr	r2, [r2, #0]
 8007f46:	3b04      	subs	r3, #4
 8007f48:	2a00      	cmp	r2, #0
 8007f4a:	d1ca      	bne.n	8007ee2 <quorem+0x9a>
 8007f4c:	3c01      	subs	r4, #1
 8007f4e:	e7c5      	b.n	8007edc <quorem+0x94>
 8007f50:	6812      	ldr	r2, [r2, #0]
 8007f52:	3b04      	subs	r3, #4
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	d1ef      	bne.n	8007f38 <quorem+0xf0>
 8007f58:	3c01      	subs	r4, #1
 8007f5a:	e7ea      	b.n	8007f32 <quorem+0xea>
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	e7ee      	b.n	8007f3e <quorem+0xf6>

08007f60 <_dtoa_r>:
 8007f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	ec57 6b10 	vmov	r6, r7, d0
 8007f68:	b097      	sub	sp, #92	; 0x5c
 8007f6a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f6c:	9106      	str	r1, [sp, #24]
 8007f6e:	4604      	mov	r4, r0
 8007f70:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f72:	9312      	str	r3, [sp, #72]	; 0x48
 8007f74:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f78:	e9cd 6700 	strd	r6, r7, [sp]
 8007f7c:	b93d      	cbnz	r5, 8007f8e <_dtoa_r+0x2e>
 8007f7e:	2010      	movs	r0, #16
 8007f80:	f7ff f8e0 	bl	8007144 <malloc>
 8007f84:	6260      	str	r0, [r4, #36]	; 0x24
 8007f86:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f8a:	6005      	str	r5, [r0, #0]
 8007f8c:	60c5      	str	r5, [r0, #12]
 8007f8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f90:	6819      	ldr	r1, [r3, #0]
 8007f92:	b151      	cbz	r1, 8007faa <_dtoa_r+0x4a>
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	604a      	str	r2, [r1, #4]
 8007f98:	2301      	movs	r3, #1
 8007f9a:	4093      	lsls	r3, r2
 8007f9c:	608b      	str	r3, [r1, #8]
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f000 ffb8 	bl	8008f14 <_Bfree>
 8007fa4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	601a      	str	r2, [r3, #0]
 8007faa:	1e3b      	subs	r3, r7, #0
 8007fac:	bfbb      	ittet	lt
 8007fae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007fb2:	9301      	strlt	r3, [sp, #4]
 8007fb4:	2300      	movge	r3, #0
 8007fb6:	2201      	movlt	r2, #1
 8007fb8:	bfac      	ite	ge
 8007fba:	f8c8 3000 	strge.w	r3, [r8]
 8007fbe:	f8c8 2000 	strlt.w	r2, [r8]
 8007fc2:	4baf      	ldr	r3, [pc, #700]	; (8008280 <_dtoa_r+0x320>)
 8007fc4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007fc8:	ea33 0308 	bics.w	r3, r3, r8
 8007fcc:	d114      	bne.n	8007ff8 <_dtoa_r+0x98>
 8007fce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fd0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007fd4:	6013      	str	r3, [r2, #0]
 8007fd6:	9b00      	ldr	r3, [sp, #0]
 8007fd8:	b923      	cbnz	r3, 8007fe4 <_dtoa_r+0x84>
 8007fda:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	f000 8542 	beq.w	8008a68 <_dtoa_r+0xb08>
 8007fe4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fe6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008294 <_dtoa_r+0x334>
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	f000 8544 	beq.w	8008a78 <_dtoa_r+0xb18>
 8007ff0:	f10b 0303 	add.w	r3, fp, #3
 8007ff4:	f000 bd3e 	b.w	8008a74 <_dtoa_r+0xb14>
 8007ff8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	2300      	movs	r3, #0
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 fd68 	bl	8000ad8 <__aeabi_dcmpeq>
 8008008:	4681      	mov	r9, r0
 800800a:	b168      	cbz	r0, 8008028 <_dtoa_r+0xc8>
 800800c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800800e:	2301      	movs	r3, #1
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 8524 	beq.w	8008a62 <_dtoa_r+0xb02>
 800801a:	4b9a      	ldr	r3, [pc, #616]	; (8008284 <_dtoa_r+0x324>)
 800801c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800801e:	f103 3bff 	add.w	fp, r3, #4294967295
 8008022:	6013      	str	r3, [r2, #0]
 8008024:	f000 bd28 	b.w	8008a78 <_dtoa_r+0xb18>
 8008028:	aa14      	add	r2, sp, #80	; 0x50
 800802a:	a915      	add	r1, sp, #84	; 0x54
 800802c:	ec47 6b10 	vmov	d0, r6, r7
 8008030:	4620      	mov	r0, r4
 8008032:	f001 f9c8 	bl	80093c6 <__d2b>
 8008036:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800803a:	9004      	str	r0, [sp, #16]
 800803c:	2d00      	cmp	r5, #0
 800803e:	d07c      	beq.n	800813a <_dtoa_r+0x1da>
 8008040:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008044:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008048:	46b2      	mov	sl, r6
 800804a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800804e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008052:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008056:	2200      	movs	r2, #0
 8008058:	4b8b      	ldr	r3, [pc, #556]	; (8008288 <_dtoa_r+0x328>)
 800805a:	4650      	mov	r0, sl
 800805c:	4659      	mov	r1, fp
 800805e:	f7f8 f91b 	bl	8000298 <__aeabi_dsub>
 8008062:	a381      	add	r3, pc, #516	; (adr r3, 8008268 <_dtoa_r+0x308>)
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	f7f8 face 	bl	8000608 <__aeabi_dmul>
 800806c:	a380      	add	r3, pc, #512	; (adr r3, 8008270 <_dtoa_r+0x310>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 f913 	bl	800029c <__adddf3>
 8008076:	4606      	mov	r6, r0
 8008078:	4628      	mov	r0, r5
 800807a:	460f      	mov	r7, r1
 800807c:	f7f8 fa5a 	bl	8000534 <__aeabi_i2d>
 8008080:	a37d      	add	r3, pc, #500	; (adr r3, 8008278 <_dtoa_r+0x318>)
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	f7f8 fabf 	bl	8000608 <__aeabi_dmul>
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	4630      	mov	r0, r6
 8008090:	4639      	mov	r1, r7
 8008092:	f7f8 f903 	bl	800029c <__adddf3>
 8008096:	4606      	mov	r6, r0
 8008098:	460f      	mov	r7, r1
 800809a:	f7f8 fd65 	bl	8000b68 <__aeabi_d2iz>
 800809e:	2200      	movs	r2, #0
 80080a0:	4682      	mov	sl, r0
 80080a2:	2300      	movs	r3, #0
 80080a4:	4630      	mov	r0, r6
 80080a6:	4639      	mov	r1, r7
 80080a8:	f7f8 fd20 	bl	8000aec <__aeabi_dcmplt>
 80080ac:	b148      	cbz	r0, 80080c2 <_dtoa_r+0x162>
 80080ae:	4650      	mov	r0, sl
 80080b0:	f7f8 fa40 	bl	8000534 <__aeabi_i2d>
 80080b4:	4632      	mov	r2, r6
 80080b6:	463b      	mov	r3, r7
 80080b8:	f7f8 fd0e 	bl	8000ad8 <__aeabi_dcmpeq>
 80080bc:	b908      	cbnz	r0, 80080c2 <_dtoa_r+0x162>
 80080be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080c2:	f1ba 0f16 	cmp.w	sl, #22
 80080c6:	d859      	bhi.n	800817c <_dtoa_r+0x21c>
 80080c8:	4970      	ldr	r1, [pc, #448]	; (800828c <_dtoa_r+0x32c>)
 80080ca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80080ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080d6:	f7f8 fd27 	bl	8000b28 <__aeabi_dcmpgt>
 80080da:	2800      	cmp	r0, #0
 80080dc:	d050      	beq.n	8008180 <_dtoa_r+0x220>
 80080de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080e2:	2300      	movs	r3, #0
 80080e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80080e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080e8:	1b5d      	subs	r5, r3, r5
 80080ea:	f1b5 0801 	subs.w	r8, r5, #1
 80080ee:	bf49      	itett	mi
 80080f0:	f1c5 0301 	rsbmi	r3, r5, #1
 80080f4:	2300      	movpl	r3, #0
 80080f6:	9305      	strmi	r3, [sp, #20]
 80080f8:	f04f 0800 	movmi.w	r8, #0
 80080fc:	bf58      	it	pl
 80080fe:	9305      	strpl	r3, [sp, #20]
 8008100:	f1ba 0f00 	cmp.w	sl, #0
 8008104:	db3e      	blt.n	8008184 <_dtoa_r+0x224>
 8008106:	2300      	movs	r3, #0
 8008108:	44d0      	add	r8, sl
 800810a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800810e:	9307      	str	r3, [sp, #28]
 8008110:	9b06      	ldr	r3, [sp, #24]
 8008112:	2b09      	cmp	r3, #9
 8008114:	f200 8090 	bhi.w	8008238 <_dtoa_r+0x2d8>
 8008118:	2b05      	cmp	r3, #5
 800811a:	bfc4      	itt	gt
 800811c:	3b04      	subgt	r3, #4
 800811e:	9306      	strgt	r3, [sp, #24]
 8008120:	9b06      	ldr	r3, [sp, #24]
 8008122:	f1a3 0302 	sub.w	r3, r3, #2
 8008126:	bfcc      	ite	gt
 8008128:	2500      	movgt	r5, #0
 800812a:	2501      	movle	r5, #1
 800812c:	2b03      	cmp	r3, #3
 800812e:	f200 808f 	bhi.w	8008250 <_dtoa_r+0x2f0>
 8008132:	e8df f003 	tbb	[pc, r3]
 8008136:	7f7d      	.short	0x7f7d
 8008138:	7131      	.short	0x7131
 800813a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800813e:	441d      	add	r5, r3
 8008140:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008144:	2820      	cmp	r0, #32
 8008146:	dd13      	ble.n	8008170 <_dtoa_r+0x210>
 8008148:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800814c:	9b00      	ldr	r3, [sp, #0]
 800814e:	fa08 f800 	lsl.w	r8, r8, r0
 8008152:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008156:	fa23 f000 	lsr.w	r0, r3, r0
 800815a:	ea48 0000 	orr.w	r0, r8, r0
 800815e:	f7f8 f9d9 	bl	8000514 <__aeabi_ui2d>
 8008162:	2301      	movs	r3, #1
 8008164:	4682      	mov	sl, r0
 8008166:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800816a:	3d01      	subs	r5, #1
 800816c:	9313      	str	r3, [sp, #76]	; 0x4c
 800816e:	e772      	b.n	8008056 <_dtoa_r+0xf6>
 8008170:	9b00      	ldr	r3, [sp, #0]
 8008172:	f1c0 0020 	rsb	r0, r0, #32
 8008176:	fa03 f000 	lsl.w	r0, r3, r0
 800817a:	e7f0      	b.n	800815e <_dtoa_r+0x1fe>
 800817c:	2301      	movs	r3, #1
 800817e:	e7b1      	b.n	80080e4 <_dtoa_r+0x184>
 8008180:	900f      	str	r0, [sp, #60]	; 0x3c
 8008182:	e7b0      	b.n	80080e6 <_dtoa_r+0x186>
 8008184:	9b05      	ldr	r3, [sp, #20]
 8008186:	eba3 030a 	sub.w	r3, r3, sl
 800818a:	9305      	str	r3, [sp, #20]
 800818c:	f1ca 0300 	rsb	r3, sl, #0
 8008190:	9307      	str	r3, [sp, #28]
 8008192:	2300      	movs	r3, #0
 8008194:	930e      	str	r3, [sp, #56]	; 0x38
 8008196:	e7bb      	b.n	8008110 <_dtoa_r+0x1b0>
 8008198:	2301      	movs	r3, #1
 800819a:	930a      	str	r3, [sp, #40]	; 0x28
 800819c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819e:	2b00      	cmp	r3, #0
 80081a0:	dd59      	ble.n	8008256 <_dtoa_r+0x2f6>
 80081a2:	9302      	str	r3, [sp, #8]
 80081a4:	4699      	mov	r9, r3
 80081a6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081a8:	2200      	movs	r2, #0
 80081aa:	6072      	str	r2, [r6, #4]
 80081ac:	2204      	movs	r2, #4
 80081ae:	f102 0014 	add.w	r0, r2, #20
 80081b2:	4298      	cmp	r0, r3
 80081b4:	6871      	ldr	r1, [r6, #4]
 80081b6:	d953      	bls.n	8008260 <_dtoa_r+0x300>
 80081b8:	4620      	mov	r0, r4
 80081ba:	f000 fe77 	bl	8008eac <_Balloc>
 80081be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081c0:	6030      	str	r0, [r6, #0]
 80081c2:	f1b9 0f0e 	cmp.w	r9, #14
 80081c6:	f8d3 b000 	ldr.w	fp, [r3]
 80081ca:	f200 80e6 	bhi.w	800839a <_dtoa_r+0x43a>
 80081ce:	2d00      	cmp	r5, #0
 80081d0:	f000 80e3 	beq.w	800839a <_dtoa_r+0x43a>
 80081d4:	ed9d 7b00 	vldr	d7, [sp]
 80081d8:	f1ba 0f00 	cmp.w	sl, #0
 80081dc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80081e0:	dd74      	ble.n	80082cc <_dtoa_r+0x36c>
 80081e2:	4a2a      	ldr	r2, [pc, #168]	; (800828c <_dtoa_r+0x32c>)
 80081e4:	f00a 030f 	and.w	r3, sl, #15
 80081e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80081ec:	ed93 7b00 	vldr	d7, [r3]
 80081f0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80081f4:	06f0      	lsls	r0, r6, #27
 80081f6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80081fa:	d565      	bpl.n	80082c8 <_dtoa_r+0x368>
 80081fc:	4b24      	ldr	r3, [pc, #144]	; (8008290 <_dtoa_r+0x330>)
 80081fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008202:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008206:	f7f8 fb29 	bl	800085c <__aeabi_ddiv>
 800820a:	e9cd 0100 	strd	r0, r1, [sp]
 800820e:	f006 060f 	and.w	r6, r6, #15
 8008212:	2503      	movs	r5, #3
 8008214:	4f1e      	ldr	r7, [pc, #120]	; (8008290 <_dtoa_r+0x330>)
 8008216:	e04c      	b.n	80082b2 <_dtoa_r+0x352>
 8008218:	2301      	movs	r3, #1
 800821a:	930a      	str	r3, [sp, #40]	; 0x28
 800821c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800821e:	4453      	add	r3, sl
 8008220:	f103 0901 	add.w	r9, r3, #1
 8008224:	9302      	str	r3, [sp, #8]
 8008226:	464b      	mov	r3, r9
 8008228:	2b01      	cmp	r3, #1
 800822a:	bfb8      	it	lt
 800822c:	2301      	movlt	r3, #1
 800822e:	e7ba      	b.n	80081a6 <_dtoa_r+0x246>
 8008230:	2300      	movs	r3, #0
 8008232:	e7b2      	b.n	800819a <_dtoa_r+0x23a>
 8008234:	2300      	movs	r3, #0
 8008236:	e7f0      	b.n	800821a <_dtoa_r+0x2ba>
 8008238:	2501      	movs	r5, #1
 800823a:	2300      	movs	r3, #0
 800823c:	9306      	str	r3, [sp, #24]
 800823e:	950a      	str	r5, [sp, #40]	; 0x28
 8008240:	f04f 33ff 	mov.w	r3, #4294967295
 8008244:	9302      	str	r3, [sp, #8]
 8008246:	4699      	mov	r9, r3
 8008248:	2200      	movs	r2, #0
 800824a:	2312      	movs	r3, #18
 800824c:	920b      	str	r2, [sp, #44]	; 0x2c
 800824e:	e7aa      	b.n	80081a6 <_dtoa_r+0x246>
 8008250:	2301      	movs	r3, #1
 8008252:	930a      	str	r3, [sp, #40]	; 0x28
 8008254:	e7f4      	b.n	8008240 <_dtoa_r+0x2e0>
 8008256:	2301      	movs	r3, #1
 8008258:	9302      	str	r3, [sp, #8]
 800825a:	4699      	mov	r9, r3
 800825c:	461a      	mov	r2, r3
 800825e:	e7f5      	b.n	800824c <_dtoa_r+0x2ec>
 8008260:	3101      	adds	r1, #1
 8008262:	6071      	str	r1, [r6, #4]
 8008264:	0052      	lsls	r2, r2, #1
 8008266:	e7a2      	b.n	80081ae <_dtoa_r+0x24e>
 8008268:	636f4361 	.word	0x636f4361
 800826c:	3fd287a7 	.word	0x3fd287a7
 8008270:	8b60c8b3 	.word	0x8b60c8b3
 8008274:	3fc68a28 	.word	0x3fc68a28
 8008278:	509f79fb 	.word	0x509f79fb
 800827c:	3fd34413 	.word	0x3fd34413
 8008280:	7ff00000 	.word	0x7ff00000
 8008284:	0807b691 	.word	0x0807b691
 8008288:	3ff80000 	.word	0x3ff80000
 800828c:	0807b750 	.word	0x0807b750
 8008290:	0807b728 	.word	0x0807b728
 8008294:	0807b6bd 	.word	0x0807b6bd
 8008298:	07f1      	lsls	r1, r6, #31
 800829a:	d508      	bpl.n	80082ae <_dtoa_r+0x34e>
 800829c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80082a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082a4:	f7f8 f9b0 	bl	8000608 <__aeabi_dmul>
 80082a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80082ac:	3501      	adds	r5, #1
 80082ae:	1076      	asrs	r6, r6, #1
 80082b0:	3708      	adds	r7, #8
 80082b2:	2e00      	cmp	r6, #0
 80082b4:	d1f0      	bne.n	8008298 <_dtoa_r+0x338>
 80082b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082be:	f7f8 facd 	bl	800085c <__aeabi_ddiv>
 80082c2:	e9cd 0100 	strd	r0, r1, [sp]
 80082c6:	e01a      	b.n	80082fe <_dtoa_r+0x39e>
 80082c8:	2502      	movs	r5, #2
 80082ca:	e7a3      	b.n	8008214 <_dtoa_r+0x2b4>
 80082cc:	f000 80a0 	beq.w	8008410 <_dtoa_r+0x4b0>
 80082d0:	f1ca 0600 	rsb	r6, sl, #0
 80082d4:	4b9f      	ldr	r3, [pc, #636]	; (8008554 <_dtoa_r+0x5f4>)
 80082d6:	4fa0      	ldr	r7, [pc, #640]	; (8008558 <_dtoa_r+0x5f8>)
 80082d8:	f006 020f 	and.w	r2, r6, #15
 80082dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80082e8:	f7f8 f98e 	bl	8000608 <__aeabi_dmul>
 80082ec:	e9cd 0100 	strd	r0, r1, [sp]
 80082f0:	1136      	asrs	r6, r6, #4
 80082f2:	2300      	movs	r3, #0
 80082f4:	2502      	movs	r5, #2
 80082f6:	2e00      	cmp	r6, #0
 80082f8:	d17f      	bne.n	80083fa <_dtoa_r+0x49a>
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1e1      	bne.n	80082c2 <_dtoa_r+0x362>
 80082fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 8087 	beq.w	8008414 <_dtoa_r+0x4b4>
 8008306:	e9dd 6700 	ldrd	r6, r7, [sp]
 800830a:	2200      	movs	r2, #0
 800830c:	4b93      	ldr	r3, [pc, #588]	; (800855c <_dtoa_r+0x5fc>)
 800830e:	4630      	mov	r0, r6
 8008310:	4639      	mov	r1, r7
 8008312:	f7f8 fbeb 	bl	8000aec <__aeabi_dcmplt>
 8008316:	2800      	cmp	r0, #0
 8008318:	d07c      	beq.n	8008414 <_dtoa_r+0x4b4>
 800831a:	f1b9 0f00 	cmp.w	r9, #0
 800831e:	d079      	beq.n	8008414 <_dtoa_r+0x4b4>
 8008320:	9b02      	ldr	r3, [sp, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd35      	ble.n	8008392 <_dtoa_r+0x432>
 8008326:	f10a 33ff 	add.w	r3, sl, #4294967295
 800832a:	9308      	str	r3, [sp, #32]
 800832c:	4639      	mov	r1, r7
 800832e:	2200      	movs	r2, #0
 8008330:	4b8b      	ldr	r3, [pc, #556]	; (8008560 <_dtoa_r+0x600>)
 8008332:	4630      	mov	r0, r6
 8008334:	f7f8 f968 	bl	8000608 <__aeabi_dmul>
 8008338:	e9cd 0100 	strd	r0, r1, [sp]
 800833c:	9f02      	ldr	r7, [sp, #8]
 800833e:	3501      	adds	r5, #1
 8008340:	4628      	mov	r0, r5
 8008342:	f7f8 f8f7 	bl	8000534 <__aeabi_i2d>
 8008346:	e9dd 2300 	ldrd	r2, r3, [sp]
 800834a:	f7f8 f95d 	bl	8000608 <__aeabi_dmul>
 800834e:	2200      	movs	r2, #0
 8008350:	4b84      	ldr	r3, [pc, #528]	; (8008564 <_dtoa_r+0x604>)
 8008352:	f7f7 ffa3 	bl	800029c <__adddf3>
 8008356:	4605      	mov	r5, r0
 8008358:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800835c:	2f00      	cmp	r7, #0
 800835e:	d15d      	bne.n	800841c <_dtoa_r+0x4bc>
 8008360:	2200      	movs	r2, #0
 8008362:	4b81      	ldr	r3, [pc, #516]	; (8008568 <_dtoa_r+0x608>)
 8008364:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008368:	f7f7 ff96 	bl	8000298 <__aeabi_dsub>
 800836c:	462a      	mov	r2, r5
 800836e:	4633      	mov	r3, r6
 8008370:	e9cd 0100 	strd	r0, r1, [sp]
 8008374:	f7f8 fbd8 	bl	8000b28 <__aeabi_dcmpgt>
 8008378:	2800      	cmp	r0, #0
 800837a:	f040 8288 	bne.w	800888e <_dtoa_r+0x92e>
 800837e:	462a      	mov	r2, r5
 8008380:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008384:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008388:	f7f8 fbb0 	bl	8000aec <__aeabi_dcmplt>
 800838c:	2800      	cmp	r0, #0
 800838e:	f040 827c 	bne.w	800888a <_dtoa_r+0x92a>
 8008392:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008396:	e9cd 2300 	strd	r2, r3, [sp]
 800839a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800839c:	2b00      	cmp	r3, #0
 800839e:	f2c0 8150 	blt.w	8008642 <_dtoa_r+0x6e2>
 80083a2:	f1ba 0f0e 	cmp.w	sl, #14
 80083a6:	f300 814c 	bgt.w	8008642 <_dtoa_r+0x6e2>
 80083aa:	4b6a      	ldr	r3, [pc, #424]	; (8008554 <_dtoa_r+0x5f4>)
 80083ac:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80083b0:	ed93 7b00 	vldr	d7, [r3]
 80083b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80083bc:	f280 80d8 	bge.w	8008570 <_dtoa_r+0x610>
 80083c0:	f1b9 0f00 	cmp.w	r9, #0
 80083c4:	f300 80d4 	bgt.w	8008570 <_dtoa_r+0x610>
 80083c8:	f040 825e 	bne.w	8008888 <_dtoa_r+0x928>
 80083cc:	2200      	movs	r2, #0
 80083ce:	4b66      	ldr	r3, [pc, #408]	; (8008568 <_dtoa_r+0x608>)
 80083d0:	ec51 0b17 	vmov	r0, r1, d7
 80083d4:	f7f8 f918 	bl	8000608 <__aeabi_dmul>
 80083d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083dc:	f7f8 fb9a 	bl	8000b14 <__aeabi_dcmpge>
 80083e0:	464f      	mov	r7, r9
 80083e2:	464e      	mov	r6, r9
 80083e4:	2800      	cmp	r0, #0
 80083e6:	f040 8234 	bne.w	8008852 <_dtoa_r+0x8f2>
 80083ea:	2331      	movs	r3, #49	; 0x31
 80083ec:	f10b 0501 	add.w	r5, fp, #1
 80083f0:	f88b 3000 	strb.w	r3, [fp]
 80083f4:	f10a 0a01 	add.w	sl, sl, #1
 80083f8:	e22f      	b.n	800885a <_dtoa_r+0x8fa>
 80083fa:	07f2      	lsls	r2, r6, #31
 80083fc:	d505      	bpl.n	800840a <_dtoa_r+0x4aa>
 80083fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008402:	f7f8 f901 	bl	8000608 <__aeabi_dmul>
 8008406:	3501      	adds	r5, #1
 8008408:	2301      	movs	r3, #1
 800840a:	1076      	asrs	r6, r6, #1
 800840c:	3708      	adds	r7, #8
 800840e:	e772      	b.n	80082f6 <_dtoa_r+0x396>
 8008410:	2502      	movs	r5, #2
 8008412:	e774      	b.n	80082fe <_dtoa_r+0x39e>
 8008414:	f8cd a020 	str.w	sl, [sp, #32]
 8008418:	464f      	mov	r7, r9
 800841a:	e791      	b.n	8008340 <_dtoa_r+0x3e0>
 800841c:	4b4d      	ldr	r3, [pc, #308]	; (8008554 <_dtoa_r+0x5f4>)
 800841e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008422:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008428:	2b00      	cmp	r3, #0
 800842a:	d047      	beq.n	80084bc <_dtoa_r+0x55c>
 800842c:	4602      	mov	r2, r0
 800842e:	460b      	mov	r3, r1
 8008430:	2000      	movs	r0, #0
 8008432:	494e      	ldr	r1, [pc, #312]	; (800856c <_dtoa_r+0x60c>)
 8008434:	f7f8 fa12 	bl	800085c <__aeabi_ddiv>
 8008438:	462a      	mov	r2, r5
 800843a:	4633      	mov	r3, r6
 800843c:	f7f7 ff2c 	bl	8000298 <__aeabi_dsub>
 8008440:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008444:	465d      	mov	r5, fp
 8008446:	e9dd 0100 	ldrd	r0, r1, [sp]
 800844a:	f7f8 fb8d 	bl	8000b68 <__aeabi_d2iz>
 800844e:	4606      	mov	r6, r0
 8008450:	f7f8 f870 	bl	8000534 <__aeabi_i2d>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	e9dd 0100 	ldrd	r0, r1, [sp]
 800845c:	f7f7 ff1c 	bl	8000298 <__aeabi_dsub>
 8008460:	3630      	adds	r6, #48	; 0x30
 8008462:	f805 6b01 	strb.w	r6, [r5], #1
 8008466:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800846a:	e9cd 0100 	strd	r0, r1, [sp]
 800846e:	f7f8 fb3d 	bl	8000aec <__aeabi_dcmplt>
 8008472:	2800      	cmp	r0, #0
 8008474:	d163      	bne.n	800853e <_dtoa_r+0x5de>
 8008476:	e9dd 2300 	ldrd	r2, r3, [sp]
 800847a:	2000      	movs	r0, #0
 800847c:	4937      	ldr	r1, [pc, #220]	; (800855c <_dtoa_r+0x5fc>)
 800847e:	f7f7 ff0b 	bl	8000298 <__aeabi_dsub>
 8008482:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008486:	f7f8 fb31 	bl	8000aec <__aeabi_dcmplt>
 800848a:	2800      	cmp	r0, #0
 800848c:	f040 80b7 	bne.w	80085fe <_dtoa_r+0x69e>
 8008490:	eba5 030b 	sub.w	r3, r5, fp
 8008494:	429f      	cmp	r7, r3
 8008496:	f77f af7c 	ble.w	8008392 <_dtoa_r+0x432>
 800849a:	2200      	movs	r2, #0
 800849c:	4b30      	ldr	r3, [pc, #192]	; (8008560 <_dtoa_r+0x600>)
 800849e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084a2:	f7f8 f8b1 	bl	8000608 <__aeabi_dmul>
 80084a6:	2200      	movs	r2, #0
 80084a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084ac:	4b2c      	ldr	r3, [pc, #176]	; (8008560 <_dtoa_r+0x600>)
 80084ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084b2:	f7f8 f8a9 	bl	8000608 <__aeabi_dmul>
 80084b6:	e9cd 0100 	strd	r0, r1, [sp]
 80084ba:	e7c4      	b.n	8008446 <_dtoa_r+0x4e6>
 80084bc:	462a      	mov	r2, r5
 80084be:	4633      	mov	r3, r6
 80084c0:	f7f8 f8a2 	bl	8000608 <__aeabi_dmul>
 80084c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084c8:	eb0b 0507 	add.w	r5, fp, r7
 80084cc:	465e      	mov	r6, fp
 80084ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084d2:	f7f8 fb49 	bl	8000b68 <__aeabi_d2iz>
 80084d6:	4607      	mov	r7, r0
 80084d8:	f7f8 f82c 	bl	8000534 <__aeabi_i2d>
 80084dc:	3730      	adds	r7, #48	; 0x30
 80084de:	4602      	mov	r2, r0
 80084e0:	460b      	mov	r3, r1
 80084e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084e6:	f7f7 fed7 	bl	8000298 <__aeabi_dsub>
 80084ea:	f806 7b01 	strb.w	r7, [r6], #1
 80084ee:	42ae      	cmp	r6, r5
 80084f0:	e9cd 0100 	strd	r0, r1, [sp]
 80084f4:	f04f 0200 	mov.w	r2, #0
 80084f8:	d126      	bne.n	8008548 <_dtoa_r+0x5e8>
 80084fa:	4b1c      	ldr	r3, [pc, #112]	; (800856c <_dtoa_r+0x60c>)
 80084fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008500:	f7f7 fecc 	bl	800029c <__adddf3>
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	e9dd 0100 	ldrd	r0, r1, [sp]
 800850c:	f7f8 fb0c 	bl	8000b28 <__aeabi_dcmpgt>
 8008510:	2800      	cmp	r0, #0
 8008512:	d174      	bne.n	80085fe <_dtoa_r+0x69e>
 8008514:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008518:	2000      	movs	r0, #0
 800851a:	4914      	ldr	r1, [pc, #80]	; (800856c <_dtoa_r+0x60c>)
 800851c:	f7f7 febc 	bl	8000298 <__aeabi_dsub>
 8008520:	4602      	mov	r2, r0
 8008522:	460b      	mov	r3, r1
 8008524:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008528:	f7f8 fae0 	bl	8000aec <__aeabi_dcmplt>
 800852c:	2800      	cmp	r0, #0
 800852e:	f43f af30 	beq.w	8008392 <_dtoa_r+0x432>
 8008532:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008536:	2b30      	cmp	r3, #48	; 0x30
 8008538:	f105 32ff 	add.w	r2, r5, #4294967295
 800853c:	d002      	beq.n	8008544 <_dtoa_r+0x5e4>
 800853e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008542:	e04a      	b.n	80085da <_dtoa_r+0x67a>
 8008544:	4615      	mov	r5, r2
 8008546:	e7f4      	b.n	8008532 <_dtoa_r+0x5d2>
 8008548:	4b05      	ldr	r3, [pc, #20]	; (8008560 <_dtoa_r+0x600>)
 800854a:	f7f8 f85d 	bl	8000608 <__aeabi_dmul>
 800854e:	e9cd 0100 	strd	r0, r1, [sp]
 8008552:	e7bc      	b.n	80084ce <_dtoa_r+0x56e>
 8008554:	0807b750 	.word	0x0807b750
 8008558:	0807b728 	.word	0x0807b728
 800855c:	3ff00000 	.word	0x3ff00000
 8008560:	40240000 	.word	0x40240000
 8008564:	401c0000 	.word	0x401c0000
 8008568:	40140000 	.word	0x40140000
 800856c:	3fe00000 	.word	0x3fe00000
 8008570:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008574:	465d      	mov	r5, fp
 8008576:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800857a:	4630      	mov	r0, r6
 800857c:	4639      	mov	r1, r7
 800857e:	f7f8 f96d 	bl	800085c <__aeabi_ddiv>
 8008582:	f7f8 faf1 	bl	8000b68 <__aeabi_d2iz>
 8008586:	4680      	mov	r8, r0
 8008588:	f7f7 ffd4 	bl	8000534 <__aeabi_i2d>
 800858c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008590:	f7f8 f83a 	bl	8000608 <__aeabi_dmul>
 8008594:	4602      	mov	r2, r0
 8008596:	460b      	mov	r3, r1
 8008598:	4630      	mov	r0, r6
 800859a:	4639      	mov	r1, r7
 800859c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80085a0:	f7f7 fe7a 	bl	8000298 <__aeabi_dsub>
 80085a4:	f805 6b01 	strb.w	r6, [r5], #1
 80085a8:	eba5 060b 	sub.w	r6, r5, fp
 80085ac:	45b1      	cmp	r9, r6
 80085ae:	4602      	mov	r2, r0
 80085b0:	460b      	mov	r3, r1
 80085b2:	d139      	bne.n	8008628 <_dtoa_r+0x6c8>
 80085b4:	f7f7 fe72 	bl	800029c <__adddf3>
 80085b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085bc:	4606      	mov	r6, r0
 80085be:	460f      	mov	r7, r1
 80085c0:	f7f8 fab2 	bl	8000b28 <__aeabi_dcmpgt>
 80085c4:	b9c8      	cbnz	r0, 80085fa <_dtoa_r+0x69a>
 80085c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085ca:	4630      	mov	r0, r6
 80085cc:	4639      	mov	r1, r7
 80085ce:	f7f8 fa83 	bl	8000ad8 <__aeabi_dcmpeq>
 80085d2:	b110      	cbz	r0, 80085da <_dtoa_r+0x67a>
 80085d4:	f018 0f01 	tst.w	r8, #1
 80085d8:	d10f      	bne.n	80085fa <_dtoa_r+0x69a>
 80085da:	9904      	ldr	r1, [sp, #16]
 80085dc:	4620      	mov	r0, r4
 80085de:	f000 fc99 	bl	8008f14 <_Bfree>
 80085e2:	2300      	movs	r3, #0
 80085e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085e6:	702b      	strb	r3, [r5, #0]
 80085e8:	f10a 0301 	add.w	r3, sl, #1
 80085ec:	6013      	str	r3, [r2, #0]
 80085ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	f000 8241 	beq.w	8008a78 <_dtoa_r+0xb18>
 80085f6:	601d      	str	r5, [r3, #0]
 80085f8:	e23e      	b.n	8008a78 <_dtoa_r+0xb18>
 80085fa:	f8cd a020 	str.w	sl, [sp, #32]
 80085fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008602:	2a39      	cmp	r2, #57	; 0x39
 8008604:	f105 33ff 	add.w	r3, r5, #4294967295
 8008608:	d108      	bne.n	800861c <_dtoa_r+0x6bc>
 800860a:	459b      	cmp	fp, r3
 800860c:	d10a      	bne.n	8008624 <_dtoa_r+0x6c4>
 800860e:	9b08      	ldr	r3, [sp, #32]
 8008610:	3301      	adds	r3, #1
 8008612:	9308      	str	r3, [sp, #32]
 8008614:	2330      	movs	r3, #48	; 0x30
 8008616:	f88b 3000 	strb.w	r3, [fp]
 800861a:	465b      	mov	r3, fp
 800861c:	781a      	ldrb	r2, [r3, #0]
 800861e:	3201      	adds	r2, #1
 8008620:	701a      	strb	r2, [r3, #0]
 8008622:	e78c      	b.n	800853e <_dtoa_r+0x5de>
 8008624:	461d      	mov	r5, r3
 8008626:	e7ea      	b.n	80085fe <_dtoa_r+0x69e>
 8008628:	2200      	movs	r2, #0
 800862a:	4b9b      	ldr	r3, [pc, #620]	; (8008898 <_dtoa_r+0x938>)
 800862c:	f7f7 ffec 	bl	8000608 <__aeabi_dmul>
 8008630:	2200      	movs	r2, #0
 8008632:	2300      	movs	r3, #0
 8008634:	4606      	mov	r6, r0
 8008636:	460f      	mov	r7, r1
 8008638:	f7f8 fa4e 	bl	8000ad8 <__aeabi_dcmpeq>
 800863c:	2800      	cmp	r0, #0
 800863e:	d09a      	beq.n	8008576 <_dtoa_r+0x616>
 8008640:	e7cb      	b.n	80085da <_dtoa_r+0x67a>
 8008642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008644:	2a00      	cmp	r2, #0
 8008646:	f000 808b 	beq.w	8008760 <_dtoa_r+0x800>
 800864a:	9a06      	ldr	r2, [sp, #24]
 800864c:	2a01      	cmp	r2, #1
 800864e:	dc6e      	bgt.n	800872e <_dtoa_r+0x7ce>
 8008650:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008652:	2a00      	cmp	r2, #0
 8008654:	d067      	beq.n	8008726 <_dtoa_r+0x7c6>
 8008656:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800865a:	9f07      	ldr	r7, [sp, #28]
 800865c:	9d05      	ldr	r5, [sp, #20]
 800865e:	9a05      	ldr	r2, [sp, #20]
 8008660:	2101      	movs	r1, #1
 8008662:	441a      	add	r2, r3
 8008664:	4620      	mov	r0, r4
 8008666:	9205      	str	r2, [sp, #20]
 8008668:	4498      	add	r8, r3
 800866a:	f000 fcf3 	bl	8009054 <__i2b>
 800866e:	4606      	mov	r6, r0
 8008670:	2d00      	cmp	r5, #0
 8008672:	dd0c      	ble.n	800868e <_dtoa_r+0x72e>
 8008674:	f1b8 0f00 	cmp.w	r8, #0
 8008678:	dd09      	ble.n	800868e <_dtoa_r+0x72e>
 800867a:	4545      	cmp	r5, r8
 800867c:	9a05      	ldr	r2, [sp, #20]
 800867e:	462b      	mov	r3, r5
 8008680:	bfa8      	it	ge
 8008682:	4643      	movge	r3, r8
 8008684:	1ad2      	subs	r2, r2, r3
 8008686:	9205      	str	r2, [sp, #20]
 8008688:	1aed      	subs	r5, r5, r3
 800868a:	eba8 0803 	sub.w	r8, r8, r3
 800868e:	9b07      	ldr	r3, [sp, #28]
 8008690:	b1eb      	cbz	r3, 80086ce <_dtoa_r+0x76e>
 8008692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008694:	2b00      	cmp	r3, #0
 8008696:	d067      	beq.n	8008768 <_dtoa_r+0x808>
 8008698:	b18f      	cbz	r7, 80086be <_dtoa_r+0x75e>
 800869a:	4631      	mov	r1, r6
 800869c:	463a      	mov	r2, r7
 800869e:	4620      	mov	r0, r4
 80086a0:	f000 fd78 	bl	8009194 <__pow5mult>
 80086a4:	9a04      	ldr	r2, [sp, #16]
 80086a6:	4601      	mov	r1, r0
 80086a8:	4606      	mov	r6, r0
 80086aa:	4620      	mov	r0, r4
 80086ac:	f000 fcdb 	bl	8009066 <__multiply>
 80086b0:	9904      	ldr	r1, [sp, #16]
 80086b2:	9008      	str	r0, [sp, #32]
 80086b4:	4620      	mov	r0, r4
 80086b6:	f000 fc2d 	bl	8008f14 <_Bfree>
 80086ba:	9b08      	ldr	r3, [sp, #32]
 80086bc:	9304      	str	r3, [sp, #16]
 80086be:	9b07      	ldr	r3, [sp, #28]
 80086c0:	1bda      	subs	r2, r3, r7
 80086c2:	d004      	beq.n	80086ce <_dtoa_r+0x76e>
 80086c4:	9904      	ldr	r1, [sp, #16]
 80086c6:	4620      	mov	r0, r4
 80086c8:	f000 fd64 	bl	8009194 <__pow5mult>
 80086cc:	9004      	str	r0, [sp, #16]
 80086ce:	2101      	movs	r1, #1
 80086d0:	4620      	mov	r0, r4
 80086d2:	f000 fcbf 	bl	8009054 <__i2b>
 80086d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086d8:	4607      	mov	r7, r0
 80086da:	2b00      	cmp	r3, #0
 80086dc:	f000 81d0 	beq.w	8008a80 <_dtoa_r+0xb20>
 80086e0:	461a      	mov	r2, r3
 80086e2:	4601      	mov	r1, r0
 80086e4:	4620      	mov	r0, r4
 80086e6:	f000 fd55 	bl	8009194 <__pow5mult>
 80086ea:	9b06      	ldr	r3, [sp, #24]
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	4607      	mov	r7, r0
 80086f0:	dc40      	bgt.n	8008774 <_dtoa_r+0x814>
 80086f2:	9b00      	ldr	r3, [sp, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d139      	bne.n	800876c <_dtoa_r+0x80c>
 80086f8:	9b01      	ldr	r3, [sp, #4]
 80086fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d136      	bne.n	8008770 <_dtoa_r+0x810>
 8008702:	9b01      	ldr	r3, [sp, #4]
 8008704:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008708:	0d1b      	lsrs	r3, r3, #20
 800870a:	051b      	lsls	r3, r3, #20
 800870c:	b12b      	cbz	r3, 800871a <_dtoa_r+0x7ba>
 800870e:	9b05      	ldr	r3, [sp, #20]
 8008710:	3301      	adds	r3, #1
 8008712:	9305      	str	r3, [sp, #20]
 8008714:	f108 0801 	add.w	r8, r8, #1
 8008718:	2301      	movs	r3, #1
 800871a:	9307      	str	r3, [sp, #28]
 800871c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800871e:	2b00      	cmp	r3, #0
 8008720:	d12a      	bne.n	8008778 <_dtoa_r+0x818>
 8008722:	2001      	movs	r0, #1
 8008724:	e030      	b.n	8008788 <_dtoa_r+0x828>
 8008726:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008728:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800872c:	e795      	b.n	800865a <_dtoa_r+0x6fa>
 800872e:	9b07      	ldr	r3, [sp, #28]
 8008730:	f109 37ff 	add.w	r7, r9, #4294967295
 8008734:	42bb      	cmp	r3, r7
 8008736:	bfbf      	itttt	lt
 8008738:	9b07      	ldrlt	r3, [sp, #28]
 800873a:	9707      	strlt	r7, [sp, #28]
 800873c:	1afa      	sublt	r2, r7, r3
 800873e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008740:	bfbb      	ittet	lt
 8008742:	189b      	addlt	r3, r3, r2
 8008744:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008746:	1bdf      	subge	r7, r3, r7
 8008748:	2700      	movlt	r7, #0
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	bfb5      	itete	lt
 8008750:	9b05      	ldrlt	r3, [sp, #20]
 8008752:	9d05      	ldrge	r5, [sp, #20]
 8008754:	eba3 0509 	sublt.w	r5, r3, r9
 8008758:	464b      	movge	r3, r9
 800875a:	bfb8      	it	lt
 800875c:	2300      	movlt	r3, #0
 800875e:	e77e      	b.n	800865e <_dtoa_r+0x6fe>
 8008760:	9f07      	ldr	r7, [sp, #28]
 8008762:	9d05      	ldr	r5, [sp, #20]
 8008764:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008766:	e783      	b.n	8008670 <_dtoa_r+0x710>
 8008768:	9a07      	ldr	r2, [sp, #28]
 800876a:	e7ab      	b.n	80086c4 <_dtoa_r+0x764>
 800876c:	2300      	movs	r3, #0
 800876e:	e7d4      	b.n	800871a <_dtoa_r+0x7ba>
 8008770:	9b00      	ldr	r3, [sp, #0]
 8008772:	e7d2      	b.n	800871a <_dtoa_r+0x7ba>
 8008774:	2300      	movs	r3, #0
 8008776:	9307      	str	r3, [sp, #28]
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800877e:	6918      	ldr	r0, [r3, #16]
 8008780:	f000 fc1a 	bl	8008fb8 <__hi0bits>
 8008784:	f1c0 0020 	rsb	r0, r0, #32
 8008788:	4440      	add	r0, r8
 800878a:	f010 001f 	ands.w	r0, r0, #31
 800878e:	d047      	beq.n	8008820 <_dtoa_r+0x8c0>
 8008790:	f1c0 0320 	rsb	r3, r0, #32
 8008794:	2b04      	cmp	r3, #4
 8008796:	dd3b      	ble.n	8008810 <_dtoa_r+0x8b0>
 8008798:	9b05      	ldr	r3, [sp, #20]
 800879a:	f1c0 001c 	rsb	r0, r0, #28
 800879e:	4403      	add	r3, r0
 80087a0:	9305      	str	r3, [sp, #20]
 80087a2:	4405      	add	r5, r0
 80087a4:	4480      	add	r8, r0
 80087a6:	9b05      	ldr	r3, [sp, #20]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	dd05      	ble.n	80087b8 <_dtoa_r+0x858>
 80087ac:	461a      	mov	r2, r3
 80087ae:	9904      	ldr	r1, [sp, #16]
 80087b0:	4620      	mov	r0, r4
 80087b2:	f000 fd3d 	bl	8009230 <__lshift>
 80087b6:	9004      	str	r0, [sp, #16]
 80087b8:	f1b8 0f00 	cmp.w	r8, #0
 80087bc:	dd05      	ble.n	80087ca <_dtoa_r+0x86a>
 80087be:	4639      	mov	r1, r7
 80087c0:	4642      	mov	r2, r8
 80087c2:	4620      	mov	r0, r4
 80087c4:	f000 fd34 	bl	8009230 <__lshift>
 80087c8:	4607      	mov	r7, r0
 80087ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087cc:	b353      	cbz	r3, 8008824 <_dtoa_r+0x8c4>
 80087ce:	4639      	mov	r1, r7
 80087d0:	9804      	ldr	r0, [sp, #16]
 80087d2:	f000 fd81 	bl	80092d8 <__mcmp>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	da24      	bge.n	8008824 <_dtoa_r+0x8c4>
 80087da:	2300      	movs	r3, #0
 80087dc:	220a      	movs	r2, #10
 80087de:	9904      	ldr	r1, [sp, #16]
 80087e0:	4620      	mov	r0, r4
 80087e2:	f000 fbae 	bl	8008f42 <__multadd>
 80087e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e8:	9004      	str	r0, [sp, #16]
 80087ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 814d 	beq.w	8008a8e <_dtoa_r+0xb2e>
 80087f4:	2300      	movs	r3, #0
 80087f6:	4631      	mov	r1, r6
 80087f8:	220a      	movs	r2, #10
 80087fa:	4620      	mov	r0, r4
 80087fc:	f000 fba1 	bl	8008f42 <__multadd>
 8008800:	9b02      	ldr	r3, [sp, #8]
 8008802:	2b00      	cmp	r3, #0
 8008804:	4606      	mov	r6, r0
 8008806:	dc4f      	bgt.n	80088a8 <_dtoa_r+0x948>
 8008808:	9b06      	ldr	r3, [sp, #24]
 800880a:	2b02      	cmp	r3, #2
 800880c:	dd4c      	ble.n	80088a8 <_dtoa_r+0x948>
 800880e:	e011      	b.n	8008834 <_dtoa_r+0x8d4>
 8008810:	d0c9      	beq.n	80087a6 <_dtoa_r+0x846>
 8008812:	9a05      	ldr	r2, [sp, #20]
 8008814:	331c      	adds	r3, #28
 8008816:	441a      	add	r2, r3
 8008818:	9205      	str	r2, [sp, #20]
 800881a:	441d      	add	r5, r3
 800881c:	4498      	add	r8, r3
 800881e:	e7c2      	b.n	80087a6 <_dtoa_r+0x846>
 8008820:	4603      	mov	r3, r0
 8008822:	e7f6      	b.n	8008812 <_dtoa_r+0x8b2>
 8008824:	f1b9 0f00 	cmp.w	r9, #0
 8008828:	dc38      	bgt.n	800889c <_dtoa_r+0x93c>
 800882a:	9b06      	ldr	r3, [sp, #24]
 800882c:	2b02      	cmp	r3, #2
 800882e:	dd35      	ble.n	800889c <_dtoa_r+0x93c>
 8008830:	f8cd 9008 	str.w	r9, [sp, #8]
 8008834:	9b02      	ldr	r3, [sp, #8]
 8008836:	b963      	cbnz	r3, 8008852 <_dtoa_r+0x8f2>
 8008838:	4639      	mov	r1, r7
 800883a:	2205      	movs	r2, #5
 800883c:	4620      	mov	r0, r4
 800883e:	f000 fb80 	bl	8008f42 <__multadd>
 8008842:	4601      	mov	r1, r0
 8008844:	4607      	mov	r7, r0
 8008846:	9804      	ldr	r0, [sp, #16]
 8008848:	f000 fd46 	bl	80092d8 <__mcmp>
 800884c:	2800      	cmp	r0, #0
 800884e:	f73f adcc 	bgt.w	80083ea <_dtoa_r+0x48a>
 8008852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008854:	465d      	mov	r5, fp
 8008856:	ea6f 0a03 	mvn.w	sl, r3
 800885a:	f04f 0900 	mov.w	r9, #0
 800885e:	4639      	mov	r1, r7
 8008860:	4620      	mov	r0, r4
 8008862:	f000 fb57 	bl	8008f14 <_Bfree>
 8008866:	2e00      	cmp	r6, #0
 8008868:	f43f aeb7 	beq.w	80085da <_dtoa_r+0x67a>
 800886c:	f1b9 0f00 	cmp.w	r9, #0
 8008870:	d005      	beq.n	800887e <_dtoa_r+0x91e>
 8008872:	45b1      	cmp	r9, r6
 8008874:	d003      	beq.n	800887e <_dtoa_r+0x91e>
 8008876:	4649      	mov	r1, r9
 8008878:	4620      	mov	r0, r4
 800887a:	f000 fb4b 	bl	8008f14 <_Bfree>
 800887e:	4631      	mov	r1, r6
 8008880:	4620      	mov	r0, r4
 8008882:	f000 fb47 	bl	8008f14 <_Bfree>
 8008886:	e6a8      	b.n	80085da <_dtoa_r+0x67a>
 8008888:	2700      	movs	r7, #0
 800888a:	463e      	mov	r6, r7
 800888c:	e7e1      	b.n	8008852 <_dtoa_r+0x8f2>
 800888e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008892:	463e      	mov	r6, r7
 8008894:	e5a9      	b.n	80083ea <_dtoa_r+0x48a>
 8008896:	bf00      	nop
 8008898:	40240000 	.word	0x40240000
 800889c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800889e:	f8cd 9008 	str.w	r9, [sp, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 80fa 	beq.w	8008a9c <_dtoa_r+0xb3c>
 80088a8:	2d00      	cmp	r5, #0
 80088aa:	dd05      	ble.n	80088b8 <_dtoa_r+0x958>
 80088ac:	4631      	mov	r1, r6
 80088ae:	462a      	mov	r2, r5
 80088b0:	4620      	mov	r0, r4
 80088b2:	f000 fcbd 	bl	8009230 <__lshift>
 80088b6:	4606      	mov	r6, r0
 80088b8:	9b07      	ldr	r3, [sp, #28]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d04c      	beq.n	8008958 <_dtoa_r+0x9f8>
 80088be:	6871      	ldr	r1, [r6, #4]
 80088c0:	4620      	mov	r0, r4
 80088c2:	f000 faf3 	bl	8008eac <_Balloc>
 80088c6:	6932      	ldr	r2, [r6, #16]
 80088c8:	3202      	adds	r2, #2
 80088ca:	4605      	mov	r5, r0
 80088cc:	0092      	lsls	r2, r2, #2
 80088ce:	f106 010c 	add.w	r1, r6, #12
 80088d2:	300c      	adds	r0, #12
 80088d4:	f7fe fc3e 	bl	8007154 <memcpy>
 80088d8:	2201      	movs	r2, #1
 80088da:	4629      	mov	r1, r5
 80088dc:	4620      	mov	r0, r4
 80088de:	f000 fca7 	bl	8009230 <__lshift>
 80088e2:	9b00      	ldr	r3, [sp, #0]
 80088e4:	f8cd b014 	str.w	fp, [sp, #20]
 80088e8:	f003 0301 	and.w	r3, r3, #1
 80088ec:	46b1      	mov	r9, r6
 80088ee:	9307      	str	r3, [sp, #28]
 80088f0:	4606      	mov	r6, r0
 80088f2:	4639      	mov	r1, r7
 80088f4:	9804      	ldr	r0, [sp, #16]
 80088f6:	f7ff faa7 	bl	8007e48 <quorem>
 80088fa:	4649      	mov	r1, r9
 80088fc:	4605      	mov	r5, r0
 80088fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008902:	9804      	ldr	r0, [sp, #16]
 8008904:	f000 fce8 	bl	80092d8 <__mcmp>
 8008908:	4632      	mov	r2, r6
 800890a:	9000      	str	r0, [sp, #0]
 800890c:	4639      	mov	r1, r7
 800890e:	4620      	mov	r0, r4
 8008910:	f000 fcfc 	bl	800930c <__mdiff>
 8008914:	68c3      	ldr	r3, [r0, #12]
 8008916:	4602      	mov	r2, r0
 8008918:	bb03      	cbnz	r3, 800895c <_dtoa_r+0x9fc>
 800891a:	4601      	mov	r1, r0
 800891c:	9008      	str	r0, [sp, #32]
 800891e:	9804      	ldr	r0, [sp, #16]
 8008920:	f000 fcda 	bl	80092d8 <__mcmp>
 8008924:	9a08      	ldr	r2, [sp, #32]
 8008926:	4603      	mov	r3, r0
 8008928:	4611      	mov	r1, r2
 800892a:	4620      	mov	r0, r4
 800892c:	9308      	str	r3, [sp, #32]
 800892e:	f000 faf1 	bl	8008f14 <_Bfree>
 8008932:	9b08      	ldr	r3, [sp, #32]
 8008934:	b9a3      	cbnz	r3, 8008960 <_dtoa_r+0xa00>
 8008936:	9a06      	ldr	r2, [sp, #24]
 8008938:	b992      	cbnz	r2, 8008960 <_dtoa_r+0xa00>
 800893a:	9a07      	ldr	r2, [sp, #28]
 800893c:	b982      	cbnz	r2, 8008960 <_dtoa_r+0xa00>
 800893e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008942:	d029      	beq.n	8008998 <_dtoa_r+0xa38>
 8008944:	9b00      	ldr	r3, [sp, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	dd01      	ble.n	800894e <_dtoa_r+0x9ee>
 800894a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800894e:	9b05      	ldr	r3, [sp, #20]
 8008950:	1c5d      	adds	r5, r3, #1
 8008952:	f883 8000 	strb.w	r8, [r3]
 8008956:	e782      	b.n	800885e <_dtoa_r+0x8fe>
 8008958:	4630      	mov	r0, r6
 800895a:	e7c2      	b.n	80088e2 <_dtoa_r+0x982>
 800895c:	2301      	movs	r3, #1
 800895e:	e7e3      	b.n	8008928 <_dtoa_r+0x9c8>
 8008960:	9a00      	ldr	r2, [sp, #0]
 8008962:	2a00      	cmp	r2, #0
 8008964:	db04      	blt.n	8008970 <_dtoa_r+0xa10>
 8008966:	d125      	bne.n	80089b4 <_dtoa_r+0xa54>
 8008968:	9a06      	ldr	r2, [sp, #24]
 800896a:	bb1a      	cbnz	r2, 80089b4 <_dtoa_r+0xa54>
 800896c:	9a07      	ldr	r2, [sp, #28]
 800896e:	bb0a      	cbnz	r2, 80089b4 <_dtoa_r+0xa54>
 8008970:	2b00      	cmp	r3, #0
 8008972:	ddec      	ble.n	800894e <_dtoa_r+0x9ee>
 8008974:	2201      	movs	r2, #1
 8008976:	9904      	ldr	r1, [sp, #16]
 8008978:	4620      	mov	r0, r4
 800897a:	f000 fc59 	bl	8009230 <__lshift>
 800897e:	4639      	mov	r1, r7
 8008980:	9004      	str	r0, [sp, #16]
 8008982:	f000 fca9 	bl	80092d8 <__mcmp>
 8008986:	2800      	cmp	r0, #0
 8008988:	dc03      	bgt.n	8008992 <_dtoa_r+0xa32>
 800898a:	d1e0      	bne.n	800894e <_dtoa_r+0x9ee>
 800898c:	f018 0f01 	tst.w	r8, #1
 8008990:	d0dd      	beq.n	800894e <_dtoa_r+0x9ee>
 8008992:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008996:	d1d8      	bne.n	800894a <_dtoa_r+0x9ea>
 8008998:	9b05      	ldr	r3, [sp, #20]
 800899a:	9a05      	ldr	r2, [sp, #20]
 800899c:	1c5d      	adds	r5, r3, #1
 800899e:	2339      	movs	r3, #57	; 0x39
 80089a0:	7013      	strb	r3, [r2, #0]
 80089a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089a6:	2b39      	cmp	r3, #57	; 0x39
 80089a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80089ac:	d04f      	beq.n	8008a4e <_dtoa_r+0xaee>
 80089ae:	3301      	adds	r3, #1
 80089b0:	7013      	strb	r3, [r2, #0]
 80089b2:	e754      	b.n	800885e <_dtoa_r+0x8fe>
 80089b4:	9a05      	ldr	r2, [sp, #20]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	f102 0501 	add.w	r5, r2, #1
 80089bc:	dd06      	ble.n	80089cc <_dtoa_r+0xa6c>
 80089be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089c2:	d0e9      	beq.n	8008998 <_dtoa_r+0xa38>
 80089c4:	f108 0801 	add.w	r8, r8, #1
 80089c8:	9b05      	ldr	r3, [sp, #20]
 80089ca:	e7c2      	b.n	8008952 <_dtoa_r+0x9f2>
 80089cc:	9a02      	ldr	r2, [sp, #8]
 80089ce:	f805 8c01 	strb.w	r8, [r5, #-1]
 80089d2:	eba5 030b 	sub.w	r3, r5, fp
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d021      	beq.n	8008a1e <_dtoa_r+0xabe>
 80089da:	2300      	movs	r3, #0
 80089dc:	220a      	movs	r2, #10
 80089de:	9904      	ldr	r1, [sp, #16]
 80089e0:	4620      	mov	r0, r4
 80089e2:	f000 faae 	bl	8008f42 <__multadd>
 80089e6:	45b1      	cmp	r9, r6
 80089e8:	9004      	str	r0, [sp, #16]
 80089ea:	f04f 0300 	mov.w	r3, #0
 80089ee:	f04f 020a 	mov.w	r2, #10
 80089f2:	4649      	mov	r1, r9
 80089f4:	4620      	mov	r0, r4
 80089f6:	d105      	bne.n	8008a04 <_dtoa_r+0xaa4>
 80089f8:	f000 faa3 	bl	8008f42 <__multadd>
 80089fc:	4681      	mov	r9, r0
 80089fe:	4606      	mov	r6, r0
 8008a00:	9505      	str	r5, [sp, #20]
 8008a02:	e776      	b.n	80088f2 <_dtoa_r+0x992>
 8008a04:	f000 fa9d 	bl	8008f42 <__multadd>
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4681      	mov	r9, r0
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	220a      	movs	r2, #10
 8008a10:	4620      	mov	r0, r4
 8008a12:	f000 fa96 	bl	8008f42 <__multadd>
 8008a16:	4606      	mov	r6, r0
 8008a18:	e7f2      	b.n	8008a00 <_dtoa_r+0xaa0>
 8008a1a:	f04f 0900 	mov.w	r9, #0
 8008a1e:	2201      	movs	r2, #1
 8008a20:	9904      	ldr	r1, [sp, #16]
 8008a22:	4620      	mov	r0, r4
 8008a24:	f000 fc04 	bl	8009230 <__lshift>
 8008a28:	4639      	mov	r1, r7
 8008a2a:	9004      	str	r0, [sp, #16]
 8008a2c:	f000 fc54 	bl	80092d8 <__mcmp>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	dcb6      	bgt.n	80089a2 <_dtoa_r+0xa42>
 8008a34:	d102      	bne.n	8008a3c <_dtoa_r+0xadc>
 8008a36:	f018 0f01 	tst.w	r8, #1
 8008a3a:	d1b2      	bne.n	80089a2 <_dtoa_r+0xa42>
 8008a3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a40:	2b30      	cmp	r3, #48	; 0x30
 8008a42:	f105 32ff 	add.w	r2, r5, #4294967295
 8008a46:	f47f af0a 	bne.w	800885e <_dtoa_r+0x8fe>
 8008a4a:	4615      	mov	r5, r2
 8008a4c:	e7f6      	b.n	8008a3c <_dtoa_r+0xadc>
 8008a4e:	4593      	cmp	fp, r2
 8008a50:	d105      	bne.n	8008a5e <_dtoa_r+0xafe>
 8008a52:	2331      	movs	r3, #49	; 0x31
 8008a54:	f10a 0a01 	add.w	sl, sl, #1
 8008a58:	f88b 3000 	strb.w	r3, [fp]
 8008a5c:	e6ff      	b.n	800885e <_dtoa_r+0x8fe>
 8008a5e:	4615      	mov	r5, r2
 8008a60:	e79f      	b.n	80089a2 <_dtoa_r+0xa42>
 8008a62:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008ac8 <_dtoa_r+0xb68>
 8008a66:	e007      	b.n	8008a78 <_dtoa_r+0xb18>
 8008a68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a6a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008acc <_dtoa_r+0xb6c>
 8008a6e:	b11b      	cbz	r3, 8008a78 <_dtoa_r+0xb18>
 8008a70:	f10b 0308 	add.w	r3, fp, #8
 8008a74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a76:	6013      	str	r3, [r2, #0]
 8008a78:	4658      	mov	r0, fp
 8008a7a:	b017      	add	sp, #92	; 0x5c
 8008a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a80:	9b06      	ldr	r3, [sp, #24]
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	f77f ae35 	ble.w	80086f2 <_dtoa_r+0x792>
 8008a88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a8a:	9307      	str	r3, [sp, #28]
 8008a8c:	e649      	b.n	8008722 <_dtoa_r+0x7c2>
 8008a8e:	9b02      	ldr	r3, [sp, #8]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	dc03      	bgt.n	8008a9c <_dtoa_r+0xb3c>
 8008a94:	9b06      	ldr	r3, [sp, #24]
 8008a96:	2b02      	cmp	r3, #2
 8008a98:	f73f aecc 	bgt.w	8008834 <_dtoa_r+0x8d4>
 8008a9c:	465d      	mov	r5, fp
 8008a9e:	4639      	mov	r1, r7
 8008aa0:	9804      	ldr	r0, [sp, #16]
 8008aa2:	f7ff f9d1 	bl	8007e48 <quorem>
 8008aa6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008aaa:	f805 8b01 	strb.w	r8, [r5], #1
 8008aae:	9a02      	ldr	r2, [sp, #8]
 8008ab0:	eba5 030b 	sub.w	r3, r5, fp
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	ddb0      	ble.n	8008a1a <_dtoa_r+0xaba>
 8008ab8:	2300      	movs	r3, #0
 8008aba:	220a      	movs	r2, #10
 8008abc:	9904      	ldr	r1, [sp, #16]
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f000 fa3f 	bl	8008f42 <__multadd>
 8008ac4:	9004      	str	r0, [sp, #16]
 8008ac6:	e7ea      	b.n	8008a9e <_dtoa_r+0xb3e>
 8008ac8:	0807b690 	.word	0x0807b690
 8008acc:	0807b6b4 	.word	0x0807b6b4

08008ad0 <__sflush_r>:
 8008ad0:	898a      	ldrh	r2, [r1, #12]
 8008ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	0710      	lsls	r0, r2, #28
 8008ada:	460c      	mov	r4, r1
 8008adc:	d458      	bmi.n	8008b90 <__sflush_r+0xc0>
 8008ade:	684b      	ldr	r3, [r1, #4]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	dc05      	bgt.n	8008af0 <__sflush_r+0x20>
 8008ae4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	dc02      	bgt.n	8008af0 <__sflush_r+0x20>
 8008aea:	2000      	movs	r0, #0
 8008aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008af0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008af2:	2e00      	cmp	r6, #0
 8008af4:	d0f9      	beq.n	8008aea <__sflush_r+0x1a>
 8008af6:	2300      	movs	r3, #0
 8008af8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008afc:	682f      	ldr	r7, [r5, #0]
 8008afe:	6a21      	ldr	r1, [r4, #32]
 8008b00:	602b      	str	r3, [r5, #0]
 8008b02:	d032      	beq.n	8008b6a <__sflush_r+0x9a>
 8008b04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b06:	89a3      	ldrh	r3, [r4, #12]
 8008b08:	075a      	lsls	r2, r3, #29
 8008b0a:	d505      	bpl.n	8008b18 <__sflush_r+0x48>
 8008b0c:	6863      	ldr	r3, [r4, #4]
 8008b0e:	1ac0      	subs	r0, r0, r3
 8008b10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b12:	b10b      	cbz	r3, 8008b18 <__sflush_r+0x48>
 8008b14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b16:	1ac0      	subs	r0, r0, r3
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b1e:	6a21      	ldr	r1, [r4, #32]
 8008b20:	4628      	mov	r0, r5
 8008b22:	47b0      	blx	r6
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	89a3      	ldrh	r3, [r4, #12]
 8008b28:	d106      	bne.n	8008b38 <__sflush_r+0x68>
 8008b2a:	6829      	ldr	r1, [r5, #0]
 8008b2c:	291d      	cmp	r1, #29
 8008b2e:	d848      	bhi.n	8008bc2 <__sflush_r+0xf2>
 8008b30:	4a29      	ldr	r2, [pc, #164]	; (8008bd8 <__sflush_r+0x108>)
 8008b32:	40ca      	lsrs	r2, r1
 8008b34:	07d6      	lsls	r6, r2, #31
 8008b36:	d544      	bpl.n	8008bc2 <__sflush_r+0xf2>
 8008b38:	2200      	movs	r2, #0
 8008b3a:	6062      	str	r2, [r4, #4]
 8008b3c:	04d9      	lsls	r1, r3, #19
 8008b3e:	6922      	ldr	r2, [r4, #16]
 8008b40:	6022      	str	r2, [r4, #0]
 8008b42:	d504      	bpl.n	8008b4e <__sflush_r+0x7e>
 8008b44:	1c42      	adds	r2, r0, #1
 8008b46:	d101      	bne.n	8008b4c <__sflush_r+0x7c>
 8008b48:	682b      	ldr	r3, [r5, #0]
 8008b4a:	b903      	cbnz	r3, 8008b4e <__sflush_r+0x7e>
 8008b4c:	6560      	str	r0, [r4, #84]	; 0x54
 8008b4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b50:	602f      	str	r7, [r5, #0]
 8008b52:	2900      	cmp	r1, #0
 8008b54:	d0c9      	beq.n	8008aea <__sflush_r+0x1a>
 8008b56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b5a:	4299      	cmp	r1, r3
 8008b5c:	d002      	beq.n	8008b64 <__sflush_r+0x94>
 8008b5e:	4628      	mov	r0, r5
 8008b60:	f7fe fb1a 	bl	8007198 <_free_r>
 8008b64:	2000      	movs	r0, #0
 8008b66:	6360      	str	r0, [r4, #52]	; 0x34
 8008b68:	e7c0      	b.n	8008aec <__sflush_r+0x1c>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	47b0      	blx	r6
 8008b70:	1c41      	adds	r1, r0, #1
 8008b72:	d1c8      	bne.n	8008b06 <__sflush_r+0x36>
 8008b74:	682b      	ldr	r3, [r5, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d0c5      	beq.n	8008b06 <__sflush_r+0x36>
 8008b7a:	2b1d      	cmp	r3, #29
 8008b7c:	d001      	beq.n	8008b82 <__sflush_r+0xb2>
 8008b7e:	2b16      	cmp	r3, #22
 8008b80:	d101      	bne.n	8008b86 <__sflush_r+0xb6>
 8008b82:	602f      	str	r7, [r5, #0]
 8008b84:	e7b1      	b.n	8008aea <__sflush_r+0x1a>
 8008b86:	89a3      	ldrh	r3, [r4, #12]
 8008b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b8c:	81a3      	strh	r3, [r4, #12]
 8008b8e:	e7ad      	b.n	8008aec <__sflush_r+0x1c>
 8008b90:	690f      	ldr	r7, [r1, #16]
 8008b92:	2f00      	cmp	r7, #0
 8008b94:	d0a9      	beq.n	8008aea <__sflush_r+0x1a>
 8008b96:	0793      	lsls	r3, r2, #30
 8008b98:	680e      	ldr	r6, [r1, #0]
 8008b9a:	bf08      	it	eq
 8008b9c:	694b      	ldreq	r3, [r1, #20]
 8008b9e:	600f      	str	r7, [r1, #0]
 8008ba0:	bf18      	it	ne
 8008ba2:	2300      	movne	r3, #0
 8008ba4:	eba6 0807 	sub.w	r8, r6, r7
 8008ba8:	608b      	str	r3, [r1, #8]
 8008baa:	f1b8 0f00 	cmp.w	r8, #0
 8008bae:	dd9c      	ble.n	8008aea <__sflush_r+0x1a>
 8008bb0:	4643      	mov	r3, r8
 8008bb2:	463a      	mov	r2, r7
 8008bb4:	6a21      	ldr	r1, [r4, #32]
 8008bb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008bb8:	4628      	mov	r0, r5
 8008bba:	47b0      	blx	r6
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	dc06      	bgt.n	8008bce <__sflush_r+0xfe>
 8008bc0:	89a3      	ldrh	r3, [r4, #12]
 8008bc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bc6:	81a3      	strh	r3, [r4, #12]
 8008bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bcc:	e78e      	b.n	8008aec <__sflush_r+0x1c>
 8008bce:	4407      	add	r7, r0
 8008bd0:	eba8 0800 	sub.w	r8, r8, r0
 8008bd4:	e7e9      	b.n	8008baa <__sflush_r+0xda>
 8008bd6:	bf00      	nop
 8008bd8:	20400001 	.word	0x20400001

08008bdc <_fflush_r>:
 8008bdc:	b538      	push	{r3, r4, r5, lr}
 8008bde:	690b      	ldr	r3, [r1, #16]
 8008be0:	4605      	mov	r5, r0
 8008be2:	460c      	mov	r4, r1
 8008be4:	b1db      	cbz	r3, 8008c1e <_fflush_r+0x42>
 8008be6:	b118      	cbz	r0, 8008bf0 <_fflush_r+0x14>
 8008be8:	6983      	ldr	r3, [r0, #24]
 8008bea:	b90b      	cbnz	r3, 8008bf0 <_fflush_r+0x14>
 8008bec:	f000 f860 	bl	8008cb0 <__sinit>
 8008bf0:	4b0c      	ldr	r3, [pc, #48]	; (8008c24 <_fflush_r+0x48>)
 8008bf2:	429c      	cmp	r4, r3
 8008bf4:	d109      	bne.n	8008c0a <_fflush_r+0x2e>
 8008bf6:	686c      	ldr	r4, [r5, #4]
 8008bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bfc:	b17b      	cbz	r3, 8008c1e <_fflush_r+0x42>
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4628      	mov	r0, r5
 8008c02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c06:	f7ff bf63 	b.w	8008ad0 <__sflush_r>
 8008c0a:	4b07      	ldr	r3, [pc, #28]	; (8008c28 <_fflush_r+0x4c>)
 8008c0c:	429c      	cmp	r4, r3
 8008c0e:	d101      	bne.n	8008c14 <_fflush_r+0x38>
 8008c10:	68ac      	ldr	r4, [r5, #8]
 8008c12:	e7f1      	b.n	8008bf8 <_fflush_r+0x1c>
 8008c14:	4b05      	ldr	r3, [pc, #20]	; (8008c2c <_fflush_r+0x50>)
 8008c16:	429c      	cmp	r4, r3
 8008c18:	bf08      	it	eq
 8008c1a:	68ec      	ldreq	r4, [r5, #12]
 8008c1c:	e7ec      	b.n	8008bf8 <_fflush_r+0x1c>
 8008c1e:	2000      	movs	r0, #0
 8008c20:	bd38      	pop	{r3, r4, r5, pc}
 8008c22:	bf00      	nop
 8008c24:	0807b6e4 	.word	0x0807b6e4
 8008c28:	0807b704 	.word	0x0807b704
 8008c2c:	0807b6c4 	.word	0x0807b6c4

08008c30 <std>:
 8008c30:	2300      	movs	r3, #0
 8008c32:	b510      	push	{r4, lr}
 8008c34:	4604      	mov	r4, r0
 8008c36:	e9c0 3300 	strd	r3, r3, [r0]
 8008c3a:	6083      	str	r3, [r0, #8]
 8008c3c:	8181      	strh	r1, [r0, #12]
 8008c3e:	6643      	str	r3, [r0, #100]	; 0x64
 8008c40:	81c2      	strh	r2, [r0, #14]
 8008c42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c46:	6183      	str	r3, [r0, #24]
 8008c48:	4619      	mov	r1, r3
 8008c4a:	2208      	movs	r2, #8
 8008c4c:	305c      	adds	r0, #92	; 0x5c
 8008c4e:	f7fe fa8c 	bl	800716a <memset>
 8008c52:	4b05      	ldr	r3, [pc, #20]	; (8008c68 <std+0x38>)
 8008c54:	6263      	str	r3, [r4, #36]	; 0x24
 8008c56:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <std+0x3c>)
 8008c58:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c5a:	4b05      	ldr	r3, [pc, #20]	; (8008c70 <std+0x40>)
 8008c5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c5e:	4b05      	ldr	r3, [pc, #20]	; (8008c74 <std+0x44>)
 8008c60:	6224      	str	r4, [r4, #32]
 8008c62:	6323      	str	r3, [r4, #48]	; 0x30
 8008c64:	bd10      	pop	{r4, pc}
 8008c66:	bf00      	nop
 8008c68:	08009731 	.word	0x08009731
 8008c6c:	08009753 	.word	0x08009753
 8008c70:	0800978b 	.word	0x0800978b
 8008c74:	080097af 	.word	0x080097af

08008c78 <_cleanup_r>:
 8008c78:	4901      	ldr	r1, [pc, #4]	; (8008c80 <_cleanup_r+0x8>)
 8008c7a:	f000 b885 	b.w	8008d88 <_fwalk_reent>
 8008c7e:	bf00      	nop
 8008c80:	08008bdd 	.word	0x08008bdd

08008c84 <__sfmoreglue>:
 8008c84:	b570      	push	{r4, r5, r6, lr}
 8008c86:	1e4a      	subs	r2, r1, #1
 8008c88:	2568      	movs	r5, #104	; 0x68
 8008c8a:	4355      	muls	r5, r2
 8008c8c:	460e      	mov	r6, r1
 8008c8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c92:	f7fe facf 	bl	8007234 <_malloc_r>
 8008c96:	4604      	mov	r4, r0
 8008c98:	b140      	cbz	r0, 8008cac <__sfmoreglue+0x28>
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	e9c0 1600 	strd	r1, r6, [r0]
 8008ca0:	300c      	adds	r0, #12
 8008ca2:	60a0      	str	r0, [r4, #8]
 8008ca4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ca8:	f7fe fa5f 	bl	800716a <memset>
 8008cac:	4620      	mov	r0, r4
 8008cae:	bd70      	pop	{r4, r5, r6, pc}

08008cb0 <__sinit>:
 8008cb0:	6983      	ldr	r3, [r0, #24]
 8008cb2:	b510      	push	{r4, lr}
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	bb33      	cbnz	r3, 8008d06 <__sinit+0x56>
 8008cb8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008cbc:	6503      	str	r3, [r0, #80]	; 0x50
 8008cbe:	4b12      	ldr	r3, [pc, #72]	; (8008d08 <__sinit+0x58>)
 8008cc0:	4a12      	ldr	r2, [pc, #72]	; (8008d0c <__sinit+0x5c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	6282      	str	r2, [r0, #40]	; 0x28
 8008cc6:	4298      	cmp	r0, r3
 8008cc8:	bf04      	itt	eq
 8008cca:	2301      	moveq	r3, #1
 8008ccc:	6183      	streq	r3, [r0, #24]
 8008cce:	f000 f81f 	bl	8008d10 <__sfp>
 8008cd2:	6060      	str	r0, [r4, #4]
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 f81b 	bl	8008d10 <__sfp>
 8008cda:	60a0      	str	r0, [r4, #8]
 8008cdc:	4620      	mov	r0, r4
 8008cde:	f000 f817 	bl	8008d10 <__sfp>
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	60e0      	str	r0, [r4, #12]
 8008ce6:	2104      	movs	r1, #4
 8008ce8:	6860      	ldr	r0, [r4, #4]
 8008cea:	f7ff ffa1 	bl	8008c30 <std>
 8008cee:	2201      	movs	r2, #1
 8008cf0:	2109      	movs	r1, #9
 8008cf2:	68a0      	ldr	r0, [r4, #8]
 8008cf4:	f7ff ff9c 	bl	8008c30 <std>
 8008cf8:	2202      	movs	r2, #2
 8008cfa:	2112      	movs	r1, #18
 8008cfc:	68e0      	ldr	r0, [r4, #12]
 8008cfe:	f7ff ff97 	bl	8008c30 <std>
 8008d02:	2301      	movs	r3, #1
 8008d04:	61a3      	str	r3, [r4, #24]
 8008d06:	bd10      	pop	{r4, pc}
 8008d08:	0807b67c 	.word	0x0807b67c
 8008d0c:	08008c79 	.word	0x08008c79

08008d10 <__sfp>:
 8008d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d12:	4b1b      	ldr	r3, [pc, #108]	; (8008d80 <__sfp+0x70>)
 8008d14:	681e      	ldr	r6, [r3, #0]
 8008d16:	69b3      	ldr	r3, [r6, #24]
 8008d18:	4607      	mov	r7, r0
 8008d1a:	b913      	cbnz	r3, 8008d22 <__sfp+0x12>
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	f7ff ffc7 	bl	8008cb0 <__sinit>
 8008d22:	3648      	adds	r6, #72	; 0x48
 8008d24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	d503      	bpl.n	8008d34 <__sfp+0x24>
 8008d2c:	6833      	ldr	r3, [r6, #0]
 8008d2e:	b133      	cbz	r3, 8008d3e <__sfp+0x2e>
 8008d30:	6836      	ldr	r6, [r6, #0]
 8008d32:	e7f7      	b.n	8008d24 <__sfp+0x14>
 8008d34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d38:	b16d      	cbz	r5, 8008d56 <__sfp+0x46>
 8008d3a:	3468      	adds	r4, #104	; 0x68
 8008d3c:	e7f4      	b.n	8008d28 <__sfp+0x18>
 8008d3e:	2104      	movs	r1, #4
 8008d40:	4638      	mov	r0, r7
 8008d42:	f7ff ff9f 	bl	8008c84 <__sfmoreglue>
 8008d46:	6030      	str	r0, [r6, #0]
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	d1f1      	bne.n	8008d30 <__sfp+0x20>
 8008d4c:	230c      	movs	r3, #12
 8008d4e:	603b      	str	r3, [r7, #0]
 8008d50:	4604      	mov	r4, r0
 8008d52:	4620      	mov	r0, r4
 8008d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d56:	4b0b      	ldr	r3, [pc, #44]	; (8008d84 <__sfp+0x74>)
 8008d58:	6665      	str	r5, [r4, #100]	; 0x64
 8008d5a:	e9c4 5500 	strd	r5, r5, [r4]
 8008d5e:	60a5      	str	r5, [r4, #8]
 8008d60:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008d64:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008d68:	2208      	movs	r2, #8
 8008d6a:	4629      	mov	r1, r5
 8008d6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d70:	f7fe f9fb 	bl	800716a <memset>
 8008d74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d7c:	e7e9      	b.n	8008d52 <__sfp+0x42>
 8008d7e:	bf00      	nop
 8008d80:	0807b67c 	.word	0x0807b67c
 8008d84:	ffff0001 	.word	0xffff0001

08008d88 <_fwalk_reent>:
 8008d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d8c:	4680      	mov	r8, r0
 8008d8e:	4689      	mov	r9, r1
 8008d90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d94:	2600      	movs	r6, #0
 8008d96:	b914      	cbnz	r4, 8008d9e <_fwalk_reent+0x16>
 8008d98:	4630      	mov	r0, r6
 8008d9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d9e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008da2:	3f01      	subs	r7, #1
 8008da4:	d501      	bpl.n	8008daa <_fwalk_reent+0x22>
 8008da6:	6824      	ldr	r4, [r4, #0]
 8008da8:	e7f5      	b.n	8008d96 <_fwalk_reent+0xe>
 8008daa:	89ab      	ldrh	r3, [r5, #12]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d907      	bls.n	8008dc0 <_fwalk_reent+0x38>
 8008db0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008db4:	3301      	adds	r3, #1
 8008db6:	d003      	beq.n	8008dc0 <_fwalk_reent+0x38>
 8008db8:	4629      	mov	r1, r5
 8008dba:	4640      	mov	r0, r8
 8008dbc:	47c8      	blx	r9
 8008dbe:	4306      	orrs	r6, r0
 8008dc0:	3568      	adds	r5, #104	; 0x68
 8008dc2:	e7ee      	b.n	8008da2 <_fwalk_reent+0x1a>

08008dc4 <_localeconv_r>:
 8008dc4:	4b04      	ldr	r3, [pc, #16]	; (8008dd8 <_localeconv_r+0x14>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	6a18      	ldr	r0, [r3, #32]
 8008dca:	4b04      	ldr	r3, [pc, #16]	; (8008ddc <_localeconv_r+0x18>)
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	bf08      	it	eq
 8008dd0:	4618      	moveq	r0, r3
 8008dd2:	30f0      	adds	r0, #240	; 0xf0
 8008dd4:	4770      	bx	lr
 8008dd6:	bf00      	nop
 8008dd8:	20001c40 	.word	0x20001c40
 8008ddc:	20001ca4 	.word	0x20001ca4

08008de0 <__swhatbuf_r>:
 8008de0:	b570      	push	{r4, r5, r6, lr}
 8008de2:	460e      	mov	r6, r1
 8008de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de8:	2900      	cmp	r1, #0
 8008dea:	b096      	sub	sp, #88	; 0x58
 8008dec:	4614      	mov	r4, r2
 8008dee:	461d      	mov	r5, r3
 8008df0:	da07      	bge.n	8008e02 <__swhatbuf_r+0x22>
 8008df2:	2300      	movs	r3, #0
 8008df4:	602b      	str	r3, [r5, #0]
 8008df6:	89b3      	ldrh	r3, [r6, #12]
 8008df8:	061a      	lsls	r2, r3, #24
 8008dfa:	d410      	bmi.n	8008e1e <__swhatbuf_r+0x3e>
 8008dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e00:	e00e      	b.n	8008e20 <__swhatbuf_r+0x40>
 8008e02:	466a      	mov	r2, sp
 8008e04:	f000 fcfa 	bl	80097fc <_fstat_r>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	dbf2      	blt.n	8008df2 <__swhatbuf_r+0x12>
 8008e0c:	9a01      	ldr	r2, [sp, #4]
 8008e0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e16:	425a      	negs	r2, r3
 8008e18:	415a      	adcs	r2, r3
 8008e1a:	602a      	str	r2, [r5, #0]
 8008e1c:	e7ee      	b.n	8008dfc <__swhatbuf_r+0x1c>
 8008e1e:	2340      	movs	r3, #64	; 0x40
 8008e20:	2000      	movs	r0, #0
 8008e22:	6023      	str	r3, [r4, #0]
 8008e24:	b016      	add	sp, #88	; 0x58
 8008e26:	bd70      	pop	{r4, r5, r6, pc}

08008e28 <__smakebuf_r>:
 8008e28:	898b      	ldrh	r3, [r1, #12]
 8008e2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e2c:	079d      	lsls	r5, r3, #30
 8008e2e:	4606      	mov	r6, r0
 8008e30:	460c      	mov	r4, r1
 8008e32:	d507      	bpl.n	8008e44 <__smakebuf_r+0x1c>
 8008e34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e38:	6023      	str	r3, [r4, #0]
 8008e3a:	6123      	str	r3, [r4, #16]
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	6163      	str	r3, [r4, #20]
 8008e40:	b002      	add	sp, #8
 8008e42:	bd70      	pop	{r4, r5, r6, pc}
 8008e44:	ab01      	add	r3, sp, #4
 8008e46:	466a      	mov	r2, sp
 8008e48:	f7ff ffca 	bl	8008de0 <__swhatbuf_r>
 8008e4c:	9900      	ldr	r1, [sp, #0]
 8008e4e:	4605      	mov	r5, r0
 8008e50:	4630      	mov	r0, r6
 8008e52:	f7fe f9ef 	bl	8007234 <_malloc_r>
 8008e56:	b948      	cbnz	r0, 8008e6c <__smakebuf_r+0x44>
 8008e58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e5c:	059a      	lsls	r2, r3, #22
 8008e5e:	d4ef      	bmi.n	8008e40 <__smakebuf_r+0x18>
 8008e60:	f023 0303 	bic.w	r3, r3, #3
 8008e64:	f043 0302 	orr.w	r3, r3, #2
 8008e68:	81a3      	strh	r3, [r4, #12]
 8008e6a:	e7e3      	b.n	8008e34 <__smakebuf_r+0xc>
 8008e6c:	4b0d      	ldr	r3, [pc, #52]	; (8008ea4 <__smakebuf_r+0x7c>)
 8008e6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e70:	89a3      	ldrh	r3, [r4, #12]
 8008e72:	6020      	str	r0, [r4, #0]
 8008e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e78:	81a3      	strh	r3, [r4, #12]
 8008e7a:	9b00      	ldr	r3, [sp, #0]
 8008e7c:	6163      	str	r3, [r4, #20]
 8008e7e:	9b01      	ldr	r3, [sp, #4]
 8008e80:	6120      	str	r0, [r4, #16]
 8008e82:	b15b      	cbz	r3, 8008e9c <__smakebuf_r+0x74>
 8008e84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f000 fcc9 	bl	8009820 <_isatty_r>
 8008e8e:	b128      	cbz	r0, 8008e9c <__smakebuf_r+0x74>
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	f023 0303 	bic.w	r3, r3, #3
 8008e96:	f043 0301 	orr.w	r3, r3, #1
 8008e9a:	81a3      	strh	r3, [r4, #12]
 8008e9c:	89a3      	ldrh	r3, [r4, #12]
 8008e9e:	431d      	orrs	r5, r3
 8008ea0:	81a5      	strh	r5, [r4, #12]
 8008ea2:	e7cd      	b.n	8008e40 <__smakebuf_r+0x18>
 8008ea4:	08008c79 	.word	0x08008c79

08008ea8 <__malloc_lock>:
 8008ea8:	4770      	bx	lr

08008eaa <__malloc_unlock>:
 8008eaa:	4770      	bx	lr

08008eac <_Balloc>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	460e      	mov	r6, r1
 8008eb4:	b93d      	cbnz	r5, 8008ec6 <_Balloc+0x1a>
 8008eb6:	2010      	movs	r0, #16
 8008eb8:	f7fe f944 	bl	8007144 <malloc>
 8008ebc:	6260      	str	r0, [r4, #36]	; 0x24
 8008ebe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008ec2:	6005      	str	r5, [r0, #0]
 8008ec4:	60c5      	str	r5, [r0, #12]
 8008ec6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008ec8:	68eb      	ldr	r3, [r5, #12]
 8008eca:	b183      	cbz	r3, 8008eee <_Balloc+0x42>
 8008ecc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008ed4:	b9b8      	cbnz	r0, 8008f06 <_Balloc+0x5a>
 8008ed6:	2101      	movs	r1, #1
 8008ed8:	fa01 f506 	lsl.w	r5, r1, r6
 8008edc:	1d6a      	adds	r2, r5, #5
 8008ede:	0092      	lsls	r2, r2, #2
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f7fe f94a 	bl	800717a <_calloc_r>
 8008ee6:	b160      	cbz	r0, 8008f02 <_Balloc+0x56>
 8008ee8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008eec:	e00e      	b.n	8008f0c <_Balloc+0x60>
 8008eee:	2221      	movs	r2, #33	; 0x21
 8008ef0:	2104      	movs	r1, #4
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	f7fe f941 	bl	800717a <_calloc_r>
 8008ef8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008efa:	60e8      	str	r0, [r5, #12]
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d1e4      	bne.n	8008ecc <_Balloc+0x20>
 8008f02:	2000      	movs	r0, #0
 8008f04:	bd70      	pop	{r4, r5, r6, pc}
 8008f06:	6802      	ldr	r2, [r0, #0]
 8008f08:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f12:	e7f7      	b.n	8008f04 <_Balloc+0x58>

08008f14 <_Bfree>:
 8008f14:	b570      	push	{r4, r5, r6, lr}
 8008f16:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f18:	4606      	mov	r6, r0
 8008f1a:	460d      	mov	r5, r1
 8008f1c:	b93c      	cbnz	r4, 8008f2e <_Bfree+0x1a>
 8008f1e:	2010      	movs	r0, #16
 8008f20:	f7fe f910 	bl	8007144 <malloc>
 8008f24:	6270      	str	r0, [r6, #36]	; 0x24
 8008f26:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f2a:	6004      	str	r4, [r0, #0]
 8008f2c:	60c4      	str	r4, [r0, #12]
 8008f2e:	b13d      	cbz	r5, 8008f40 <_Bfree+0x2c>
 8008f30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008f32:	686a      	ldr	r2, [r5, #4]
 8008f34:	68db      	ldr	r3, [r3, #12]
 8008f36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f3a:	6029      	str	r1, [r5, #0]
 8008f3c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008f40:	bd70      	pop	{r4, r5, r6, pc}

08008f42 <__multadd>:
 8008f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f46:	690d      	ldr	r5, [r1, #16]
 8008f48:	461f      	mov	r7, r3
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	460c      	mov	r4, r1
 8008f4e:	f101 0c14 	add.w	ip, r1, #20
 8008f52:	2300      	movs	r3, #0
 8008f54:	f8dc 0000 	ldr.w	r0, [ip]
 8008f58:	b281      	uxth	r1, r0
 8008f5a:	fb02 7101 	mla	r1, r2, r1, r7
 8008f5e:	0c0f      	lsrs	r7, r1, #16
 8008f60:	0c00      	lsrs	r0, r0, #16
 8008f62:	fb02 7000 	mla	r0, r2, r0, r7
 8008f66:	b289      	uxth	r1, r1
 8008f68:	3301      	adds	r3, #1
 8008f6a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008f6e:	429d      	cmp	r5, r3
 8008f70:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008f74:	f84c 1b04 	str.w	r1, [ip], #4
 8008f78:	dcec      	bgt.n	8008f54 <__multadd+0x12>
 8008f7a:	b1d7      	cbz	r7, 8008fb2 <__multadd+0x70>
 8008f7c:	68a3      	ldr	r3, [r4, #8]
 8008f7e:	42ab      	cmp	r3, r5
 8008f80:	dc12      	bgt.n	8008fa8 <__multadd+0x66>
 8008f82:	6861      	ldr	r1, [r4, #4]
 8008f84:	4630      	mov	r0, r6
 8008f86:	3101      	adds	r1, #1
 8008f88:	f7ff ff90 	bl	8008eac <_Balloc>
 8008f8c:	6922      	ldr	r2, [r4, #16]
 8008f8e:	3202      	adds	r2, #2
 8008f90:	f104 010c 	add.w	r1, r4, #12
 8008f94:	4680      	mov	r8, r0
 8008f96:	0092      	lsls	r2, r2, #2
 8008f98:	300c      	adds	r0, #12
 8008f9a:	f7fe f8db 	bl	8007154 <memcpy>
 8008f9e:	4621      	mov	r1, r4
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f7ff ffb7 	bl	8008f14 <_Bfree>
 8008fa6:	4644      	mov	r4, r8
 8008fa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fac:	3501      	adds	r5, #1
 8008fae:	615f      	str	r7, [r3, #20]
 8008fb0:	6125      	str	r5, [r4, #16]
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008fb8 <__hi0bits>:
 8008fb8:	0c02      	lsrs	r2, r0, #16
 8008fba:	0412      	lsls	r2, r2, #16
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	b9b2      	cbnz	r2, 8008fee <__hi0bits+0x36>
 8008fc0:	0403      	lsls	r3, r0, #16
 8008fc2:	2010      	movs	r0, #16
 8008fc4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008fc8:	bf04      	itt	eq
 8008fca:	021b      	lsleq	r3, r3, #8
 8008fcc:	3008      	addeq	r0, #8
 8008fce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008fd2:	bf04      	itt	eq
 8008fd4:	011b      	lsleq	r3, r3, #4
 8008fd6:	3004      	addeq	r0, #4
 8008fd8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008fdc:	bf04      	itt	eq
 8008fde:	009b      	lsleq	r3, r3, #2
 8008fe0:	3002      	addeq	r0, #2
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	db06      	blt.n	8008ff4 <__hi0bits+0x3c>
 8008fe6:	005b      	lsls	r3, r3, #1
 8008fe8:	d503      	bpl.n	8008ff2 <__hi0bits+0x3a>
 8008fea:	3001      	adds	r0, #1
 8008fec:	4770      	bx	lr
 8008fee:	2000      	movs	r0, #0
 8008ff0:	e7e8      	b.n	8008fc4 <__hi0bits+0xc>
 8008ff2:	2020      	movs	r0, #32
 8008ff4:	4770      	bx	lr

08008ff6 <__lo0bits>:
 8008ff6:	6803      	ldr	r3, [r0, #0]
 8008ff8:	f013 0207 	ands.w	r2, r3, #7
 8008ffc:	4601      	mov	r1, r0
 8008ffe:	d00b      	beq.n	8009018 <__lo0bits+0x22>
 8009000:	07da      	lsls	r2, r3, #31
 8009002:	d423      	bmi.n	800904c <__lo0bits+0x56>
 8009004:	0798      	lsls	r0, r3, #30
 8009006:	bf49      	itett	mi
 8009008:	085b      	lsrmi	r3, r3, #1
 800900a:	089b      	lsrpl	r3, r3, #2
 800900c:	2001      	movmi	r0, #1
 800900e:	600b      	strmi	r3, [r1, #0]
 8009010:	bf5c      	itt	pl
 8009012:	600b      	strpl	r3, [r1, #0]
 8009014:	2002      	movpl	r0, #2
 8009016:	4770      	bx	lr
 8009018:	b298      	uxth	r0, r3
 800901a:	b9a8      	cbnz	r0, 8009048 <__lo0bits+0x52>
 800901c:	0c1b      	lsrs	r3, r3, #16
 800901e:	2010      	movs	r0, #16
 8009020:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009024:	bf04      	itt	eq
 8009026:	0a1b      	lsreq	r3, r3, #8
 8009028:	3008      	addeq	r0, #8
 800902a:	071a      	lsls	r2, r3, #28
 800902c:	bf04      	itt	eq
 800902e:	091b      	lsreq	r3, r3, #4
 8009030:	3004      	addeq	r0, #4
 8009032:	079a      	lsls	r2, r3, #30
 8009034:	bf04      	itt	eq
 8009036:	089b      	lsreq	r3, r3, #2
 8009038:	3002      	addeq	r0, #2
 800903a:	07da      	lsls	r2, r3, #31
 800903c:	d402      	bmi.n	8009044 <__lo0bits+0x4e>
 800903e:	085b      	lsrs	r3, r3, #1
 8009040:	d006      	beq.n	8009050 <__lo0bits+0x5a>
 8009042:	3001      	adds	r0, #1
 8009044:	600b      	str	r3, [r1, #0]
 8009046:	4770      	bx	lr
 8009048:	4610      	mov	r0, r2
 800904a:	e7e9      	b.n	8009020 <__lo0bits+0x2a>
 800904c:	2000      	movs	r0, #0
 800904e:	4770      	bx	lr
 8009050:	2020      	movs	r0, #32
 8009052:	4770      	bx	lr

08009054 <__i2b>:
 8009054:	b510      	push	{r4, lr}
 8009056:	460c      	mov	r4, r1
 8009058:	2101      	movs	r1, #1
 800905a:	f7ff ff27 	bl	8008eac <_Balloc>
 800905e:	2201      	movs	r2, #1
 8009060:	6144      	str	r4, [r0, #20]
 8009062:	6102      	str	r2, [r0, #16]
 8009064:	bd10      	pop	{r4, pc}

08009066 <__multiply>:
 8009066:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800906a:	4614      	mov	r4, r2
 800906c:	690a      	ldr	r2, [r1, #16]
 800906e:	6923      	ldr	r3, [r4, #16]
 8009070:	429a      	cmp	r2, r3
 8009072:	bfb8      	it	lt
 8009074:	460b      	movlt	r3, r1
 8009076:	4688      	mov	r8, r1
 8009078:	bfbc      	itt	lt
 800907a:	46a0      	movlt	r8, r4
 800907c:	461c      	movlt	r4, r3
 800907e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009082:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009086:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800908a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800908e:	eb07 0609 	add.w	r6, r7, r9
 8009092:	42b3      	cmp	r3, r6
 8009094:	bfb8      	it	lt
 8009096:	3101      	addlt	r1, #1
 8009098:	f7ff ff08 	bl	8008eac <_Balloc>
 800909c:	f100 0514 	add.w	r5, r0, #20
 80090a0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80090a4:	462b      	mov	r3, r5
 80090a6:	2200      	movs	r2, #0
 80090a8:	4573      	cmp	r3, lr
 80090aa:	d316      	bcc.n	80090da <__multiply+0x74>
 80090ac:	f104 0214 	add.w	r2, r4, #20
 80090b0:	f108 0114 	add.w	r1, r8, #20
 80090b4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80090b8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	9b00      	ldr	r3, [sp, #0]
 80090c0:	9201      	str	r2, [sp, #4]
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d80c      	bhi.n	80090e0 <__multiply+0x7a>
 80090c6:	2e00      	cmp	r6, #0
 80090c8:	dd03      	ble.n	80090d2 <__multiply+0x6c>
 80090ca:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d05d      	beq.n	800918e <__multiply+0x128>
 80090d2:	6106      	str	r6, [r0, #16]
 80090d4:	b003      	add	sp, #12
 80090d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090da:	f843 2b04 	str.w	r2, [r3], #4
 80090de:	e7e3      	b.n	80090a8 <__multiply+0x42>
 80090e0:	f8b2 b000 	ldrh.w	fp, [r2]
 80090e4:	f1bb 0f00 	cmp.w	fp, #0
 80090e8:	d023      	beq.n	8009132 <__multiply+0xcc>
 80090ea:	4689      	mov	r9, r1
 80090ec:	46ac      	mov	ip, r5
 80090ee:	f04f 0800 	mov.w	r8, #0
 80090f2:	f859 4b04 	ldr.w	r4, [r9], #4
 80090f6:	f8dc a000 	ldr.w	sl, [ip]
 80090fa:	b2a3      	uxth	r3, r4
 80090fc:	fa1f fa8a 	uxth.w	sl, sl
 8009100:	fb0b a303 	mla	r3, fp, r3, sl
 8009104:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009108:	f8dc 4000 	ldr.w	r4, [ip]
 800910c:	4443      	add	r3, r8
 800910e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009112:	fb0b 840a 	mla	r4, fp, sl, r8
 8009116:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800911a:	46e2      	mov	sl, ip
 800911c:	b29b      	uxth	r3, r3
 800911e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009122:	454f      	cmp	r7, r9
 8009124:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009128:	f84a 3b04 	str.w	r3, [sl], #4
 800912c:	d82b      	bhi.n	8009186 <__multiply+0x120>
 800912e:	f8cc 8004 	str.w	r8, [ip, #4]
 8009132:	9b01      	ldr	r3, [sp, #4]
 8009134:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009138:	3204      	adds	r2, #4
 800913a:	f1ba 0f00 	cmp.w	sl, #0
 800913e:	d020      	beq.n	8009182 <__multiply+0x11c>
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	4689      	mov	r9, r1
 8009144:	46a8      	mov	r8, r5
 8009146:	f04f 0b00 	mov.w	fp, #0
 800914a:	f8b9 c000 	ldrh.w	ip, [r9]
 800914e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009152:	fb0a 440c 	mla	r4, sl, ip, r4
 8009156:	445c      	add	r4, fp
 8009158:	46c4      	mov	ip, r8
 800915a:	b29b      	uxth	r3, r3
 800915c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009160:	f84c 3b04 	str.w	r3, [ip], #4
 8009164:	f859 3b04 	ldr.w	r3, [r9], #4
 8009168:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800916c:	0c1b      	lsrs	r3, r3, #16
 800916e:	fb0a b303 	mla	r3, sl, r3, fp
 8009172:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009176:	454f      	cmp	r7, r9
 8009178:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800917c:	d805      	bhi.n	800918a <__multiply+0x124>
 800917e:	f8c8 3004 	str.w	r3, [r8, #4]
 8009182:	3504      	adds	r5, #4
 8009184:	e79b      	b.n	80090be <__multiply+0x58>
 8009186:	46d4      	mov	ip, sl
 8009188:	e7b3      	b.n	80090f2 <__multiply+0x8c>
 800918a:	46e0      	mov	r8, ip
 800918c:	e7dd      	b.n	800914a <__multiply+0xe4>
 800918e:	3e01      	subs	r6, #1
 8009190:	e799      	b.n	80090c6 <__multiply+0x60>
	...

08009194 <__pow5mult>:
 8009194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009198:	4615      	mov	r5, r2
 800919a:	f012 0203 	ands.w	r2, r2, #3
 800919e:	4606      	mov	r6, r0
 80091a0:	460f      	mov	r7, r1
 80091a2:	d007      	beq.n	80091b4 <__pow5mult+0x20>
 80091a4:	3a01      	subs	r2, #1
 80091a6:	4c21      	ldr	r4, [pc, #132]	; (800922c <__pow5mult+0x98>)
 80091a8:	2300      	movs	r3, #0
 80091aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091ae:	f7ff fec8 	bl	8008f42 <__multadd>
 80091b2:	4607      	mov	r7, r0
 80091b4:	10ad      	asrs	r5, r5, #2
 80091b6:	d035      	beq.n	8009224 <__pow5mult+0x90>
 80091b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091ba:	b93c      	cbnz	r4, 80091cc <__pow5mult+0x38>
 80091bc:	2010      	movs	r0, #16
 80091be:	f7fd ffc1 	bl	8007144 <malloc>
 80091c2:	6270      	str	r0, [r6, #36]	; 0x24
 80091c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091c8:	6004      	str	r4, [r0, #0]
 80091ca:	60c4      	str	r4, [r0, #12]
 80091cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091d4:	b94c      	cbnz	r4, 80091ea <__pow5mult+0x56>
 80091d6:	f240 2171 	movw	r1, #625	; 0x271
 80091da:	4630      	mov	r0, r6
 80091dc:	f7ff ff3a 	bl	8009054 <__i2b>
 80091e0:	2300      	movs	r3, #0
 80091e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80091e6:	4604      	mov	r4, r0
 80091e8:	6003      	str	r3, [r0, #0]
 80091ea:	f04f 0800 	mov.w	r8, #0
 80091ee:	07eb      	lsls	r3, r5, #31
 80091f0:	d50a      	bpl.n	8009208 <__pow5mult+0x74>
 80091f2:	4639      	mov	r1, r7
 80091f4:	4622      	mov	r2, r4
 80091f6:	4630      	mov	r0, r6
 80091f8:	f7ff ff35 	bl	8009066 <__multiply>
 80091fc:	4639      	mov	r1, r7
 80091fe:	4681      	mov	r9, r0
 8009200:	4630      	mov	r0, r6
 8009202:	f7ff fe87 	bl	8008f14 <_Bfree>
 8009206:	464f      	mov	r7, r9
 8009208:	106d      	asrs	r5, r5, #1
 800920a:	d00b      	beq.n	8009224 <__pow5mult+0x90>
 800920c:	6820      	ldr	r0, [r4, #0]
 800920e:	b938      	cbnz	r0, 8009220 <__pow5mult+0x8c>
 8009210:	4622      	mov	r2, r4
 8009212:	4621      	mov	r1, r4
 8009214:	4630      	mov	r0, r6
 8009216:	f7ff ff26 	bl	8009066 <__multiply>
 800921a:	6020      	str	r0, [r4, #0]
 800921c:	f8c0 8000 	str.w	r8, [r0]
 8009220:	4604      	mov	r4, r0
 8009222:	e7e4      	b.n	80091ee <__pow5mult+0x5a>
 8009224:	4638      	mov	r0, r7
 8009226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800922a:	bf00      	nop
 800922c:	0807b818 	.word	0x0807b818

08009230 <__lshift>:
 8009230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009234:	460c      	mov	r4, r1
 8009236:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800923a:	6923      	ldr	r3, [r4, #16]
 800923c:	6849      	ldr	r1, [r1, #4]
 800923e:	eb0a 0903 	add.w	r9, sl, r3
 8009242:	68a3      	ldr	r3, [r4, #8]
 8009244:	4607      	mov	r7, r0
 8009246:	4616      	mov	r6, r2
 8009248:	f109 0501 	add.w	r5, r9, #1
 800924c:	42ab      	cmp	r3, r5
 800924e:	db32      	blt.n	80092b6 <__lshift+0x86>
 8009250:	4638      	mov	r0, r7
 8009252:	f7ff fe2b 	bl	8008eac <_Balloc>
 8009256:	2300      	movs	r3, #0
 8009258:	4680      	mov	r8, r0
 800925a:	f100 0114 	add.w	r1, r0, #20
 800925e:	461a      	mov	r2, r3
 8009260:	4553      	cmp	r3, sl
 8009262:	db2b      	blt.n	80092bc <__lshift+0x8c>
 8009264:	6920      	ldr	r0, [r4, #16]
 8009266:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800926a:	f104 0314 	add.w	r3, r4, #20
 800926e:	f016 021f 	ands.w	r2, r6, #31
 8009272:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009276:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800927a:	d025      	beq.n	80092c8 <__lshift+0x98>
 800927c:	f1c2 0e20 	rsb	lr, r2, #32
 8009280:	2000      	movs	r0, #0
 8009282:	681e      	ldr	r6, [r3, #0]
 8009284:	468a      	mov	sl, r1
 8009286:	4096      	lsls	r6, r2
 8009288:	4330      	orrs	r0, r6
 800928a:	f84a 0b04 	str.w	r0, [sl], #4
 800928e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009292:	459c      	cmp	ip, r3
 8009294:	fa20 f00e 	lsr.w	r0, r0, lr
 8009298:	d814      	bhi.n	80092c4 <__lshift+0x94>
 800929a:	6048      	str	r0, [r1, #4]
 800929c:	b108      	cbz	r0, 80092a2 <__lshift+0x72>
 800929e:	f109 0502 	add.w	r5, r9, #2
 80092a2:	3d01      	subs	r5, #1
 80092a4:	4638      	mov	r0, r7
 80092a6:	f8c8 5010 	str.w	r5, [r8, #16]
 80092aa:	4621      	mov	r1, r4
 80092ac:	f7ff fe32 	bl	8008f14 <_Bfree>
 80092b0:	4640      	mov	r0, r8
 80092b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092b6:	3101      	adds	r1, #1
 80092b8:	005b      	lsls	r3, r3, #1
 80092ba:	e7c7      	b.n	800924c <__lshift+0x1c>
 80092bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80092c0:	3301      	adds	r3, #1
 80092c2:	e7cd      	b.n	8009260 <__lshift+0x30>
 80092c4:	4651      	mov	r1, sl
 80092c6:	e7dc      	b.n	8009282 <__lshift+0x52>
 80092c8:	3904      	subs	r1, #4
 80092ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80092d2:	459c      	cmp	ip, r3
 80092d4:	d8f9      	bhi.n	80092ca <__lshift+0x9a>
 80092d6:	e7e4      	b.n	80092a2 <__lshift+0x72>

080092d8 <__mcmp>:
 80092d8:	6903      	ldr	r3, [r0, #16]
 80092da:	690a      	ldr	r2, [r1, #16]
 80092dc:	1a9b      	subs	r3, r3, r2
 80092de:	b530      	push	{r4, r5, lr}
 80092e0:	d10c      	bne.n	80092fc <__mcmp+0x24>
 80092e2:	0092      	lsls	r2, r2, #2
 80092e4:	3014      	adds	r0, #20
 80092e6:	3114      	adds	r1, #20
 80092e8:	1884      	adds	r4, r0, r2
 80092ea:	4411      	add	r1, r2
 80092ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80092f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80092f4:	4295      	cmp	r5, r2
 80092f6:	d003      	beq.n	8009300 <__mcmp+0x28>
 80092f8:	d305      	bcc.n	8009306 <__mcmp+0x2e>
 80092fa:	2301      	movs	r3, #1
 80092fc:	4618      	mov	r0, r3
 80092fe:	bd30      	pop	{r4, r5, pc}
 8009300:	42a0      	cmp	r0, r4
 8009302:	d3f3      	bcc.n	80092ec <__mcmp+0x14>
 8009304:	e7fa      	b.n	80092fc <__mcmp+0x24>
 8009306:	f04f 33ff 	mov.w	r3, #4294967295
 800930a:	e7f7      	b.n	80092fc <__mcmp+0x24>

0800930c <__mdiff>:
 800930c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009310:	460d      	mov	r5, r1
 8009312:	4607      	mov	r7, r0
 8009314:	4611      	mov	r1, r2
 8009316:	4628      	mov	r0, r5
 8009318:	4614      	mov	r4, r2
 800931a:	f7ff ffdd 	bl	80092d8 <__mcmp>
 800931e:	1e06      	subs	r6, r0, #0
 8009320:	d108      	bne.n	8009334 <__mdiff+0x28>
 8009322:	4631      	mov	r1, r6
 8009324:	4638      	mov	r0, r7
 8009326:	f7ff fdc1 	bl	8008eac <_Balloc>
 800932a:	2301      	movs	r3, #1
 800932c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009334:	bfa4      	itt	ge
 8009336:	4623      	movge	r3, r4
 8009338:	462c      	movge	r4, r5
 800933a:	4638      	mov	r0, r7
 800933c:	6861      	ldr	r1, [r4, #4]
 800933e:	bfa6      	itte	ge
 8009340:	461d      	movge	r5, r3
 8009342:	2600      	movge	r6, #0
 8009344:	2601      	movlt	r6, #1
 8009346:	f7ff fdb1 	bl	8008eac <_Balloc>
 800934a:	692b      	ldr	r3, [r5, #16]
 800934c:	60c6      	str	r6, [r0, #12]
 800934e:	6926      	ldr	r6, [r4, #16]
 8009350:	f105 0914 	add.w	r9, r5, #20
 8009354:	f104 0214 	add.w	r2, r4, #20
 8009358:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800935c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009360:	f100 0514 	add.w	r5, r0, #20
 8009364:	f04f 0e00 	mov.w	lr, #0
 8009368:	f852 ab04 	ldr.w	sl, [r2], #4
 800936c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009370:	fa1e f18a 	uxtah	r1, lr, sl
 8009374:	b2a3      	uxth	r3, r4
 8009376:	1ac9      	subs	r1, r1, r3
 8009378:	0c23      	lsrs	r3, r4, #16
 800937a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800937e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009382:	b289      	uxth	r1, r1
 8009384:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009388:	45c8      	cmp	r8, r9
 800938a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800938e:	4694      	mov	ip, r2
 8009390:	f845 3b04 	str.w	r3, [r5], #4
 8009394:	d8e8      	bhi.n	8009368 <__mdiff+0x5c>
 8009396:	45bc      	cmp	ip, r7
 8009398:	d304      	bcc.n	80093a4 <__mdiff+0x98>
 800939a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800939e:	b183      	cbz	r3, 80093c2 <__mdiff+0xb6>
 80093a0:	6106      	str	r6, [r0, #16]
 80093a2:	e7c5      	b.n	8009330 <__mdiff+0x24>
 80093a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80093a8:	fa1e f381 	uxtah	r3, lr, r1
 80093ac:	141a      	asrs	r2, r3, #16
 80093ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80093bc:	f845 3b04 	str.w	r3, [r5], #4
 80093c0:	e7e9      	b.n	8009396 <__mdiff+0x8a>
 80093c2:	3e01      	subs	r6, #1
 80093c4:	e7e9      	b.n	800939a <__mdiff+0x8e>

080093c6 <__d2b>:
 80093c6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093ca:	460e      	mov	r6, r1
 80093cc:	2101      	movs	r1, #1
 80093ce:	ec59 8b10 	vmov	r8, r9, d0
 80093d2:	4615      	mov	r5, r2
 80093d4:	f7ff fd6a 	bl	8008eac <_Balloc>
 80093d8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80093dc:	4607      	mov	r7, r0
 80093de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093e2:	bb34      	cbnz	r4, 8009432 <__d2b+0x6c>
 80093e4:	9301      	str	r3, [sp, #4]
 80093e6:	f1b8 0300 	subs.w	r3, r8, #0
 80093ea:	d027      	beq.n	800943c <__d2b+0x76>
 80093ec:	a802      	add	r0, sp, #8
 80093ee:	f840 3d08 	str.w	r3, [r0, #-8]!
 80093f2:	f7ff fe00 	bl	8008ff6 <__lo0bits>
 80093f6:	9900      	ldr	r1, [sp, #0]
 80093f8:	b1f0      	cbz	r0, 8009438 <__d2b+0x72>
 80093fa:	9a01      	ldr	r2, [sp, #4]
 80093fc:	f1c0 0320 	rsb	r3, r0, #32
 8009400:	fa02 f303 	lsl.w	r3, r2, r3
 8009404:	430b      	orrs	r3, r1
 8009406:	40c2      	lsrs	r2, r0
 8009408:	617b      	str	r3, [r7, #20]
 800940a:	9201      	str	r2, [sp, #4]
 800940c:	9b01      	ldr	r3, [sp, #4]
 800940e:	61bb      	str	r3, [r7, #24]
 8009410:	2b00      	cmp	r3, #0
 8009412:	bf14      	ite	ne
 8009414:	2102      	movne	r1, #2
 8009416:	2101      	moveq	r1, #1
 8009418:	6139      	str	r1, [r7, #16]
 800941a:	b1c4      	cbz	r4, 800944e <__d2b+0x88>
 800941c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009420:	4404      	add	r4, r0
 8009422:	6034      	str	r4, [r6, #0]
 8009424:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009428:	6028      	str	r0, [r5, #0]
 800942a:	4638      	mov	r0, r7
 800942c:	b003      	add	sp, #12
 800942e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009432:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009436:	e7d5      	b.n	80093e4 <__d2b+0x1e>
 8009438:	6179      	str	r1, [r7, #20]
 800943a:	e7e7      	b.n	800940c <__d2b+0x46>
 800943c:	a801      	add	r0, sp, #4
 800943e:	f7ff fdda 	bl	8008ff6 <__lo0bits>
 8009442:	9b01      	ldr	r3, [sp, #4]
 8009444:	617b      	str	r3, [r7, #20]
 8009446:	2101      	movs	r1, #1
 8009448:	6139      	str	r1, [r7, #16]
 800944a:	3020      	adds	r0, #32
 800944c:	e7e5      	b.n	800941a <__d2b+0x54>
 800944e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009452:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009456:	6030      	str	r0, [r6, #0]
 8009458:	6918      	ldr	r0, [r3, #16]
 800945a:	f7ff fdad 	bl	8008fb8 <__hi0bits>
 800945e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009462:	e7e1      	b.n	8009428 <__d2b+0x62>

08009464 <_realloc_r>:
 8009464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009466:	4607      	mov	r7, r0
 8009468:	4614      	mov	r4, r2
 800946a:	460e      	mov	r6, r1
 800946c:	b921      	cbnz	r1, 8009478 <_realloc_r+0x14>
 800946e:	4611      	mov	r1, r2
 8009470:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009474:	f7fd bede 	b.w	8007234 <_malloc_r>
 8009478:	b922      	cbnz	r2, 8009484 <_realloc_r+0x20>
 800947a:	f7fd fe8d 	bl	8007198 <_free_r>
 800947e:	4625      	mov	r5, r4
 8009480:	4628      	mov	r0, r5
 8009482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009484:	f000 fa00 	bl	8009888 <_malloc_usable_size_r>
 8009488:	42a0      	cmp	r0, r4
 800948a:	d20f      	bcs.n	80094ac <_realloc_r+0x48>
 800948c:	4621      	mov	r1, r4
 800948e:	4638      	mov	r0, r7
 8009490:	f7fd fed0 	bl	8007234 <_malloc_r>
 8009494:	4605      	mov	r5, r0
 8009496:	2800      	cmp	r0, #0
 8009498:	d0f2      	beq.n	8009480 <_realloc_r+0x1c>
 800949a:	4631      	mov	r1, r6
 800949c:	4622      	mov	r2, r4
 800949e:	f7fd fe59 	bl	8007154 <memcpy>
 80094a2:	4631      	mov	r1, r6
 80094a4:	4638      	mov	r0, r7
 80094a6:	f7fd fe77 	bl	8007198 <_free_r>
 80094aa:	e7e9      	b.n	8009480 <_realloc_r+0x1c>
 80094ac:	4635      	mov	r5, r6
 80094ae:	e7e7      	b.n	8009480 <_realloc_r+0x1c>

080094b0 <__sfputc_r>:
 80094b0:	6893      	ldr	r3, [r2, #8]
 80094b2:	3b01      	subs	r3, #1
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	b410      	push	{r4}
 80094b8:	6093      	str	r3, [r2, #8]
 80094ba:	da08      	bge.n	80094ce <__sfputc_r+0x1e>
 80094bc:	6994      	ldr	r4, [r2, #24]
 80094be:	42a3      	cmp	r3, r4
 80094c0:	db01      	blt.n	80094c6 <__sfputc_r+0x16>
 80094c2:	290a      	cmp	r1, #10
 80094c4:	d103      	bne.n	80094ce <__sfputc_r+0x1e>
 80094c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094ca:	f7fe bbfd 	b.w	8007cc8 <__swbuf_r>
 80094ce:	6813      	ldr	r3, [r2, #0]
 80094d0:	1c58      	adds	r0, r3, #1
 80094d2:	6010      	str	r0, [r2, #0]
 80094d4:	7019      	strb	r1, [r3, #0]
 80094d6:	4608      	mov	r0, r1
 80094d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094dc:	4770      	bx	lr

080094de <__sfputs_r>:
 80094de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e0:	4606      	mov	r6, r0
 80094e2:	460f      	mov	r7, r1
 80094e4:	4614      	mov	r4, r2
 80094e6:	18d5      	adds	r5, r2, r3
 80094e8:	42ac      	cmp	r4, r5
 80094ea:	d101      	bne.n	80094f0 <__sfputs_r+0x12>
 80094ec:	2000      	movs	r0, #0
 80094ee:	e007      	b.n	8009500 <__sfputs_r+0x22>
 80094f0:	463a      	mov	r2, r7
 80094f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094f6:	4630      	mov	r0, r6
 80094f8:	f7ff ffda 	bl	80094b0 <__sfputc_r>
 80094fc:	1c43      	adds	r3, r0, #1
 80094fe:	d1f3      	bne.n	80094e8 <__sfputs_r+0xa>
 8009500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009504 <_vfiprintf_r>:
 8009504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	460c      	mov	r4, r1
 800950a:	b09d      	sub	sp, #116	; 0x74
 800950c:	4617      	mov	r7, r2
 800950e:	461d      	mov	r5, r3
 8009510:	4606      	mov	r6, r0
 8009512:	b118      	cbz	r0, 800951c <_vfiprintf_r+0x18>
 8009514:	6983      	ldr	r3, [r0, #24]
 8009516:	b90b      	cbnz	r3, 800951c <_vfiprintf_r+0x18>
 8009518:	f7ff fbca 	bl	8008cb0 <__sinit>
 800951c:	4b7c      	ldr	r3, [pc, #496]	; (8009710 <_vfiprintf_r+0x20c>)
 800951e:	429c      	cmp	r4, r3
 8009520:	d158      	bne.n	80095d4 <_vfiprintf_r+0xd0>
 8009522:	6874      	ldr	r4, [r6, #4]
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	0718      	lsls	r0, r3, #28
 8009528:	d55e      	bpl.n	80095e8 <_vfiprintf_r+0xe4>
 800952a:	6923      	ldr	r3, [r4, #16]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d05b      	beq.n	80095e8 <_vfiprintf_r+0xe4>
 8009530:	2300      	movs	r3, #0
 8009532:	9309      	str	r3, [sp, #36]	; 0x24
 8009534:	2320      	movs	r3, #32
 8009536:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800953a:	2330      	movs	r3, #48	; 0x30
 800953c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009540:	9503      	str	r5, [sp, #12]
 8009542:	f04f 0b01 	mov.w	fp, #1
 8009546:	46b8      	mov	r8, r7
 8009548:	4645      	mov	r5, r8
 800954a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800954e:	b10b      	cbz	r3, 8009554 <_vfiprintf_r+0x50>
 8009550:	2b25      	cmp	r3, #37	; 0x25
 8009552:	d154      	bne.n	80095fe <_vfiprintf_r+0xfa>
 8009554:	ebb8 0a07 	subs.w	sl, r8, r7
 8009558:	d00b      	beq.n	8009572 <_vfiprintf_r+0x6e>
 800955a:	4653      	mov	r3, sl
 800955c:	463a      	mov	r2, r7
 800955e:	4621      	mov	r1, r4
 8009560:	4630      	mov	r0, r6
 8009562:	f7ff ffbc 	bl	80094de <__sfputs_r>
 8009566:	3001      	adds	r0, #1
 8009568:	f000 80c2 	beq.w	80096f0 <_vfiprintf_r+0x1ec>
 800956c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800956e:	4453      	add	r3, sl
 8009570:	9309      	str	r3, [sp, #36]	; 0x24
 8009572:	f898 3000 	ldrb.w	r3, [r8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	f000 80ba 	beq.w	80096f0 <_vfiprintf_r+0x1ec>
 800957c:	2300      	movs	r3, #0
 800957e:	f04f 32ff 	mov.w	r2, #4294967295
 8009582:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009586:	9304      	str	r3, [sp, #16]
 8009588:	9307      	str	r3, [sp, #28]
 800958a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800958e:	931a      	str	r3, [sp, #104]	; 0x68
 8009590:	46a8      	mov	r8, r5
 8009592:	2205      	movs	r2, #5
 8009594:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009598:	485e      	ldr	r0, [pc, #376]	; (8009714 <_vfiprintf_r+0x210>)
 800959a:	f7f6 fe29 	bl	80001f0 <memchr>
 800959e:	9b04      	ldr	r3, [sp, #16]
 80095a0:	bb78      	cbnz	r0, 8009602 <_vfiprintf_r+0xfe>
 80095a2:	06d9      	lsls	r1, r3, #27
 80095a4:	bf44      	itt	mi
 80095a6:	2220      	movmi	r2, #32
 80095a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095ac:	071a      	lsls	r2, r3, #28
 80095ae:	bf44      	itt	mi
 80095b0:	222b      	movmi	r2, #43	; 0x2b
 80095b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095b6:	782a      	ldrb	r2, [r5, #0]
 80095b8:	2a2a      	cmp	r2, #42	; 0x2a
 80095ba:	d02a      	beq.n	8009612 <_vfiprintf_r+0x10e>
 80095bc:	9a07      	ldr	r2, [sp, #28]
 80095be:	46a8      	mov	r8, r5
 80095c0:	2000      	movs	r0, #0
 80095c2:	250a      	movs	r5, #10
 80095c4:	4641      	mov	r1, r8
 80095c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095ca:	3b30      	subs	r3, #48	; 0x30
 80095cc:	2b09      	cmp	r3, #9
 80095ce:	d969      	bls.n	80096a4 <_vfiprintf_r+0x1a0>
 80095d0:	b360      	cbz	r0, 800962c <_vfiprintf_r+0x128>
 80095d2:	e024      	b.n	800961e <_vfiprintf_r+0x11a>
 80095d4:	4b50      	ldr	r3, [pc, #320]	; (8009718 <_vfiprintf_r+0x214>)
 80095d6:	429c      	cmp	r4, r3
 80095d8:	d101      	bne.n	80095de <_vfiprintf_r+0xda>
 80095da:	68b4      	ldr	r4, [r6, #8]
 80095dc:	e7a2      	b.n	8009524 <_vfiprintf_r+0x20>
 80095de:	4b4f      	ldr	r3, [pc, #316]	; (800971c <_vfiprintf_r+0x218>)
 80095e0:	429c      	cmp	r4, r3
 80095e2:	bf08      	it	eq
 80095e4:	68f4      	ldreq	r4, [r6, #12]
 80095e6:	e79d      	b.n	8009524 <_vfiprintf_r+0x20>
 80095e8:	4621      	mov	r1, r4
 80095ea:	4630      	mov	r0, r6
 80095ec:	f7fe fbbe 	bl	8007d6c <__swsetup_r>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d09d      	beq.n	8009530 <_vfiprintf_r+0x2c>
 80095f4:	f04f 30ff 	mov.w	r0, #4294967295
 80095f8:	b01d      	add	sp, #116	; 0x74
 80095fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095fe:	46a8      	mov	r8, r5
 8009600:	e7a2      	b.n	8009548 <_vfiprintf_r+0x44>
 8009602:	4a44      	ldr	r2, [pc, #272]	; (8009714 <_vfiprintf_r+0x210>)
 8009604:	1a80      	subs	r0, r0, r2
 8009606:	fa0b f000 	lsl.w	r0, fp, r0
 800960a:	4318      	orrs	r0, r3
 800960c:	9004      	str	r0, [sp, #16]
 800960e:	4645      	mov	r5, r8
 8009610:	e7be      	b.n	8009590 <_vfiprintf_r+0x8c>
 8009612:	9a03      	ldr	r2, [sp, #12]
 8009614:	1d11      	adds	r1, r2, #4
 8009616:	6812      	ldr	r2, [r2, #0]
 8009618:	9103      	str	r1, [sp, #12]
 800961a:	2a00      	cmp	r2, #0
 800961c:	db01      	blt.n	8009622 <_vfiprintf_r+0x11e>
 800961e:	9207      	str	r2, [sp, #28]
 8009620:	e004      	b.n	800962c <_vfiprintf_r+0x128>
 8009622:	4252      	negs	r2, r2
 8009624:	f043 0302 	orr.w	r3, r3, #2
 8009628:	9207      	str	r2, [sp, #28]
 800962a:	9304      	str	r3, [sp, #16]
 800962c:	f898 3000 	ldrb.w	r3, [r8]
 8009630:	2b2e      	cmp	r3, #46	; 0x2e
 8009632:	d10e      	bne.n	8009652 <_vfiprintf_r+0x14e>
 8009634:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009638:	2b2a      	cmp	r3, #42	; 0x2a
 800963a:	d138      	bne.n	80096ae <_vfiprintf_r+0x1aa>
 800963c:	9b03      	ldr	r3, [sp, #12]
 800963e:	1d1a      	adds	r2, r3, #4
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	9203      	str	r2, [sp, #12]
 8009644:	2b00      	cmp	r3, #0
 8009646:	bfb8      	it	lt
 8009648:	f04f 33ff 	movlt.w	r3, #4294967295
 800964c:	f108 0802 	add.w	r8, r8, #2
 8009650:	9305      	str	r3, [sp, #20]
 8009652:	4d33      	ldr	r5, [pc, #204]	; (8009720 <_vfiprintf_r+0x21c>)
 8009654:	f898 1000 	ldrb.w	r1, [r8]
 8009658:	2203      	movs	r2, #3
 800965a:	4628      	mov	r0, r5
 800965c:	f7f6 fdc8 	bl	80001f0 <memchr>
 8009660:	b140      	cbz	r0, 8009674 <_vfiprintf_r+0x170>
 8009662:	2340      	movs	r3, #64	; 0x40
 8009664:	1b40      	subs	r0, r0, r5
 8009666:	fa03 f000 	lsl.w	r0, r3, r0
 800966a:	9b04      	ldr	r3, [sp, #16]
 800966c:	4303      	orrs	r3, r0
 800966e:	f108 0801 	add.w	r8, r8, #1
 8009672:	9304      	str	r3, [sp, #16]
 8009674:	f898 1000 	ldrb.w	r1, [r8]
 8009678:	482a      	ldr	r0, [pc, #168]	; (8009724 <_vfiprintf_r+0x220>)
 800967a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800967e:	2206      	movs	r2, #6
 8009680:	f108 0701 	add.w	r7, r8, #1
 8009684:	f7f6 fdb4 	bl	80001f0 <memchr>
 8009688:	2800      	cmp	r0, #0
 800968a:	d037      	beq.n	80096fc <_vfiprintf_r+0x1f8>
 800968c:	4b26      	ldr	r3, [pc, #152]	; (8009728 <_vfiprintf_r+0x224>)
 800968e:	bb1b      	cbnz	r3, 80096d8 <_vfiprintf_r+0x1d4>
 8009690:	9b03      	ldr	r3, [sp, #12]
 8009692:	3307      	adds	r3, #7
 8009694:	f023 0307 	bic.w	r3, r3, #7
 8009698:	3308      	adds	r3, #8
 800969a:	9303      	str	r3, [sp, #12]
 800969c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800969e:	444b      	add	r3, r9
 80096a0:	9309      	str	r3, [sp, #36]	; 0x24
 80096a2:	e750      	b.n	8009546 <_vfiprintf_r+0x42>
 80096a4:	fb05 3202 	mla	r2, r5, r2, r3
 80096a8:	2001      	movs	r0, #1
 80096aa:	4688      	mov	r8, r1
 80096ac:	e78a      	b.n	80095c4 <_vfiprintf_r+0xc0>
 80096ae:	2300      	movs	r3, #0
 80096b0:	f108 0801 	add.w	r8, r8, #1
 80096b4:	9305      	str	r3, [sp, #20]
 80096b6:	4619      	mov	r1, r3
 80096b8:	250a      	movs	r5, #10
 80096ba:	4640      	mov	r0, r8
 80096bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096c0:	3a30      	subs	r2, #48	; 0x30
 80096c2:	2a09      	cmp	r2, #9
 80096c4:	d903      	bls.n	80096ce <_vfiprintf_r+0x1ca>
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d0c3      	beq.n	8009652 <_vfiprintf_r+0x14e>
 80096ca:	9105      	str	r1, [sp, #20]
 80096cc:	e7c1      	b.n	8009652 <_vfiprintf_r+0x14e>
 80096ce:	fb05 2101 	mla	r1, r5, r1, r2
 80096d2:	2301      	movs	r3, #1
 80096d4:	4680      	mov	r8, r0
 80096d6:	e7f0      	b.n	80096ba <_vfiprintf_r+0x1b6>
 80096d8:	ab03      	add	r3, sp, #12
 80096da:	9300      	str	r3, [sp, #0]
 80096dc:	4622      	mov	r2, r4
 80096de:	4b13      	ldr	r3, [pc, #76]	; (800972c <_vfiprintf_r+0x228>)
 80096e0:	a904      	add	r1, sp, #16
 80096e2:	4630      	mov	r0, r6
 80096e4:	f7fd fe94 	bl	8007410 <_printf_float>
 80096e8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80096ec:	4681      	mov	r9, r0
 80096ee:	d1d5      	bne.n	800969c <_vfiprintf_r+0x198>
 80096f0:	89a3      	ldrh	r3, [r4, #12]
 80096f2:	065b      	lsls	r3, r3, #25
 80096f4:	f53f af7e 	bmi.w	80095f4 <_vfiprintf_r+0xf0>
 80096f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096fa:	e77d      	b.n	80095f8 <_vfiprintf_r+0xf4>
 80096fc:	ab03      	add	r3, sp, #12
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	4622      	mov	r2, r4
 8009702:	4b0a      	ldr	r3, [pc, #40]	; (800972c <_vfiprintf_r+0x228>)
 8009704:	a904      	add	r1, sp, #16
 8009706:	4630      	mov	r0, r6
 8009708:	f7fe f938 	bl	800797c <_printf_i>
 800970c:	e7ec      	b.n	80096e8 <_vfiprintf_r+0x1e4>
 800970e:	bf00      	nop
 8009710:	0807b6e4 	.word	0x0807b6e4
 8009714:	0807b824 	.word	0x0807b824
 8009718:	0807b704 	.word	0x0807b704
 800971c:	0807b6c4 	.word	0x0807b6c4
 8009720:	0807b82a 	.word	0x0807b82a
 8009724:	0807b82e 	.word	0x0807b82e
 8009728:	08007411 	.word	0x08007411
 800972c:	080094df 	.word	0x080094df

08009730 <__sread>:
 8009730:	b510      	push	{r4, lr}
 8009732:	460c      	mov	r4, r1
 8009734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009738:	f000 f8ae 	bl	8009898 <_read_r>
 800973c:	2800      	cmp	r0, #0
 800973e:	bfab      	itete	ge
 8009740:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009742:	89a3      	ldrhlt	r3, [r4, #12]
 8009744:	181b      	addge	r3, r3, r0
 8009746:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800974a:	bfac      	ite	ge
 800974c:	6563      	strge	r3, [r4, #84]	; 0x54
 800974e:	81a3      	strhlt	r3, [r4, #12]
 8009750:	bd10      	pop	{r4, pc}

08009752 <__swrite>:
 8009752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009756:	461f      	mov	r7, r3
 8009758:	898b      	ldrh	r3, [r1, #12]
 800975a:	05db      	lsls	r3, r3, #23
 800975c:	4605      	mov	r5, r0
 800975e:	460c      	mov	r4, r1
 8009760:	4616      	mov	r6, r2
 8009762:	d505      	bpl.n	8009770 <__swrite+0x1e>
 8009764:	2302      	movs	r3, #2
 8009766:	2200      	movs	r2, #0
 8009768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800976c:	f000 f868 	bl	8009840 <_lseek_r>
 8009770:	89a3      	ldrh	r3, [r4, #12]
 8009772:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009776:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800977a:	81a3      	strh	r3, [r4, #12]
 800977c:	4632      	mov	r2, r6
 800977e:	463b      	mov	r3, r7
 8009780:	4628      	mov	r0, r5
 8009782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009786:	f000 b817 	b.w	80097b8 <_write_r>

0800978a <__sseek>:
 800978a:	b510      	push	{r4, lr}
 800978c:	460c      	mov	r4, r1
 800978e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009792:	f000 f855 	bl	8009840 <_lseek_r>
 8009796:	1c43      	adds	r3, r0, #1
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	bf15      	itete	ne
 800979c:	6560      	strne	r0, [r4, #84]	; 0x54
 800979e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80097a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80097a6:	81a3      	strheq	r3, [r4, #12]
 80097a8:	bf18      	it	ne
 80097aa:	81a3      	strhne	r3, [r4, #12]
 80097ac:	bd10      	pop	{r4, pc}

080097ae <__sclose>:
 80097ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b2:	f000 b813 	b.w	80097dc <_close_r>
	...

080097b8 <_write_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	4c07      	ldr	r4, [pc, #28]	; (80097d8 <_write_r+0x20>)
 80097bc:	4605      	mov	r5, r0
 80097be:	4608      	mov	r0, r1
 80097c0:	4611      	mov	r1, r2
 80097c2:	2200      	movs	r2, #0
 80097c4:	6022      	str	r2, [r4, #0]
 80097c6:	461a      	mov	r2, r3
 80097c8:	f000 fcde 	bl	800a188 <_write>
 80097cc:	1c43      	adds	r3, r0, #1
 80097ce:	d102      	bne.n	80097d6 <_write_r+0x1e>
 80097d0:	6823      	ldr	r3, [r4, #0]
 80097d2:	b103      	cbz	r3, 80097d6 <_write_r+0x1e>
 80097d4:	602b      	str	r3, [r5, #0]
 80097d6:	bd38      	pop	{r3, r4, r5, pc}
 80097d8:	200039d4 	.word	0x200039d4

080097dc <_close_r>:
 80097dc:	b538      	push	{r3, r4, r5, lr}
 80097de:	4c06      	ldr	r4, [pc, #24]	; (80097f8 <_close_r+0x1c>)
 80097e0:	2300      	movs	r3, #0
 80097e2:	4605      	mov	r5, r0
 80097e4:	4608      	mov	r0, r1
 80097e6:	6023      	str	r3, [r4, #0]
 80097e8:	f000 fca6 	bl	800a138 <_close>
 80097ec:	1c43      	adds	r3, r0, #1
 80097ee:	d102      	bne.n	80097f6 <_close_r+0x1a>
 80097f0:	6823      	ldr	r3, [r4, #0]
 80097f2:	b103      	cbz	r3, 80097f6 <_close_r+0x1a>
 80097f4:	602b      	str	r3, [r5, #0]
 80097f6:	bd38      	pop	{r3, r4, r5, pc}
 80097f8:	200039d4 	.word	0x200039d4

080097fc <_fstat_r>:
 80097fc:	b538      	push	{r3, r4, r5, lr}
 80097fe:	4c07      	ldr	r4, [pc, #28]	; (800981c <_fstat_r+0x20>)
 8009800:	2300      	movs	r3, #0
 8009802:	4605      	mov	r5, r0
 8009804:	4608      	mov	r0, r1
 8009806:	4611      	mov	r1, r2
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	f000 fc9d 	bl	800a148 <_fstat>
 800980e:	1c43      	adds	r3, r0, #1
 8009810:	d102      	bne.n	8009818 <_fstat_r+0x1c>
 8009812:	6823      	ldr	r3, [r4, #0]
 8009814:	b103      	cbz	r3, 8009818 <_fstat_r+0x1c>
 8009816:	602b      	str	r3, [r5, #0]
 8009818:	bd38      	pop	{r3, r4, r5, pc}
 800981a:	bf00      	nop
 800981c:	200039d4 	.word	0x200039d4

08009820 <_isatty_r>:
 8009820:	b538      	push	{r3, r4, r5, lr}
 8009822:	4c06      	ldr	r4, [pc, #24]	; (800983c <_isatty_r+0x1c>)
 8009824:	2300      	movs	r3, #0
 8009826:	4605      	mov	r5, r0
 8009828:	4608      	mov	r0, r1
 800982a:	6023      	str	r3, [r4, #0]
 800982c:	f000 fc94 	bl	800a158 <_isatty>
 8009830:	1c43      	adds	r3, r0, #1
 8009832:	d102      	bne.n	800983a <_isatty_r+0x1a>
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	b103      	cbz	r3, 800983a <_isatty_r+0x1a>
 8009838:	602b      	str	r3, [r5, #0]
 800983a:	bd38      	pop	{r3, r4, r5, pc}
 800983c:	200039d4 	.word	0x200039d4

08009840 <_lseek_r>:
 8009840:	b538      	push	{r3, r4, r5, lr}
 8009842:	4c07      	ldr	r4, [pc, #28]	; (8009860 <_lseek_r+0x20>)
 8009844:	4605      	mov	r5, r0
 8009846:	4608      	mov	r0, r1
 8009848:	4611      	mov	r1, r2
 800984a:	2200      	movs	r2, #0
 800984c:	6022      	str	r2, [r4, #0]
 800984e:	461a      	mov	r2, r3
 8009850:	f000 fc8a 	bl	800a168 <_lseek>
 8009854:	1c43      	adds	r3, r0, #1
 8009856:	d102      	bne.n	800985e <_lseek_r+0x1e>
 8009858:	6823      	ldr	r3, [r4, #0]
 800985a:	b103      	cbz	r3, 800985e <_lseek_r+0x1e>
 800985c:	602b      	str	r3, [r5, #0]
 800985e:	bd38      	pop	{r3, r4, r5, pc}
 8009860:	200039d4 	.word	0x200039d4

08009864 <__ascii_mbtowc>:
 8009864:	b082      	sub	sp, #8
 8009866:	b901      	cbnz	r1, 800986a <__ascii_mbtowc+0x6>
 8009868:	a901      	add	r1, sp, #4
 800986a:	b142      	cbz	r2, 800987e <__ascii_mbtowc+0x1a>
 800986c:	b14b      	cbz	r3, 8009882 <__ascii_mbtowc+0x1e>
 800986e:	7813      	ldrb	r3, [r2, #0]
 8009870:	600b      	str	r3, [r1, #0]
 8009872:	7812      	ldrb	r2, [r2, #0]
 8009874:	1c10      	adds	r0, r2, #0
 8009876:	bf18      	it	ne
 8009878:	2001      	movne	r0, #1
 800987a:	b002      	add	sp, #8
 800987c:	4770      	bx	lr
 800987e:	4610      	mov	r0, r2
 8009880:	e7fb      	b.n	800987a <__ascii_mbtowc+0x16>
 8009882:	f06f 0001 	mvn.w	r0, #1
 8009886:	e7f8      	b.n	800987a <__ascii_mbtowc+0x16>

08009888 <_malloc_usable_size_r>:
 8009888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800988c:	1f18      	subs	r0, r3, #4
 800988e:	2b00      	cmp	r3, #0
 8009890:	bfbc      	itt	lt
 8009892:	580b      	ldrlt	r3, [r1, r0]
 8009894:	18c0      	addlt	r0, r0, r3
 8009896:	4770      	bx	lr

08009898 <_read_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4c07      	ldr	r4, [pc, #28]	; (80098b8 <_read_r+0x20>)
 800989c:	4605      	mov	r5, r0
 800989e:	4608      	mov	r0, r1
 80098a0:	4611      	mov	r1, r2
 80098a2:	2200      	movs	r2, #0
 80098a4:	6022      	str	r2, [r4, #0]
 80098a6:	461a      	mov	r2, r3
 80098a8:	f000 fc66 	bl	800a178 <_read>
 80098ac:	1c43      	adds	r3, r0, #1
 80098ae:	d102      	bne.n	80098b6 <_read_r+0x1e>
 80098b0:	6823      	ldr	r3, [r4, #0]
 80098b2:	b103      	cbz	r3, 80098b6 <_read_r+0x1e>
 80098b4:	602b      	str	r3, [r5, #0]
 80098b6:	bd38      	pop	{r3, r4, r5, pc}
 80098b8:	200039d4 	.word	0x200039d4

080098bc <__ascii_wctomb>:
 80098bc:	b149      	cbz	r1, 80098d2 <__ascii_wctomb+0x16>
 80098be:	2aff      	cmp	r2, #255	; 0xff
 80098c0:	bf85      	ittet	hi
 80098c2:	238a      	movhi	r3, #138	; 0x8a
 80098c4:	6003      	strhi	r3, [r0, #0]
 80098c6:	700a      	strbls	r2, [r1, #0]
 80098c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80098cc:	bf98      	it	ls
 80098ce:	2001      	movls	r0, #1
 80098d0:	4770      	bx	lr
 80098d2:	4608      	mov	r0, r1
 80098d4:	4770      	bx	lr
	...

080098d8 <exp>:
 80098d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098da:	ed2d 8b02 	vpush	{d8}
 80098de:	4e38      	ldr	r6, [pc, #224]	; (80099c0 <exp+0xe8>)
 80098e0:	b08b      	sub	sp, #44	; 0x2c
 80098e2:	ec55 4b10 	vmov	r4, r5, d0
 80098e6:	f000 f8f3 	bl	8009ad0 <__ieee754_exp>
 80098ea:	f996 3000 	ldrsb.w	r3, [r6]
 80098ee:	eeb0 8a40 	vmov.f32	s16, s0
 80098f2:	eef0 8a60 	vmov.f32	s17, s1
 80098f6:	3301      	adds	r3, #1
 80098f8:	d02c      	beq.n	8009954 <exp+0x7c>
 80098fa:	ec45 4b10 	vmov	d0, r4, r5
 80098fe:	f000 fc09 	bl	800a114 <finite>
 8009902:	b338      	cbz	r0, 8009954 <exp+0x7c>
 8009904:	a32a      	add	r3, pc, #168	; (adr r3, 80099b0 <exp+0xd8>)
 8009906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990a:	4620      	mov	r0, r4
 800990c:	4629      	mov	r1, r5
 800990e:	f7f7 f90b 	bl	8000b28 <__aeabi_dcmpgt>
 8009912:	4607      	mov	r7, r0
 8009914:	2800      	cmp	r0, #0
 8009916:	d030      	beq.n	800997a <exp+0xa2>
 8009918:	2303      	movs	r3, #3
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	4b29      	ldr	r3, [pc, #164]	; (80099c4 <exp+0xec>)
 800991e:	9301      	str	r3, [sp, #4]
 8009920:	2300      	movs	r3, #0
 8009922:	9308      	str	r3, [sp, #32]
 8009924:	f996 3000 	ldrsb.w	r3, [r6]
 8009928:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800992c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009930:	b9c3      	cbnz	r3, 8009964 <exp+0x8c>
 8009932:	4b25      	ldr	r3, [pc, #148]	; (80099c8 <exp+0xf0>)
 8009934:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009938:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800993c:	4668      	mov	r0, sp
 800993e:	f000 fbf1 	bl	800a124 <matherr>
 8009942:	b1a8      	cbz	r0, 8009970 <exp+0x98>
 8009944:	9b08      	ldr	r3, [sp, #32]
 8009946:	b11b      	cbz	r3, 8009950 <exp+0x78>
 8009948:	f7fd fbd2 	bl	80070f0 <__errno>
 800994c:	9b08      	ldr	r3, [sp, #32]
 800994e:	6003      	str	r3, [r0, #0]
 8009950:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009954:	eeb0 0a48 	vmov.f32	s0, s16
 8009958:	eef0 0a68 	vmov.f32	s1, s17
 800995c:	b00b      	add	sp, #44	; 0x2c
 800995e:	ecbd 8b02 	vpop	{d8}
 8009962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009964:	4919      	ldr	r1, [pc, #100]	; (80099cc <exp+0xf4>)
 8009966:	2000      	movs	r0, #0
 8009968:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800996c:	2b02      	cmp	r3, #2
 800996e:	d1e5      	bne.n	800993c <exp+0x64>
 8009970:	f7fd fbbe 	bl	80070f0 <__errno>
 8009974:	2322      	movs	r3, #34	; 0x22
 8009976:	6003      	str	r3, [r0, #0]
 8009978:	e7e4      	b.n	8009944 <exp+0x6c>
 800997a:	a30f      	add	r3, pc, #60	; (adr r3, 80099b8 <exp+0xe0>)
 800997c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009980:	4620      	mov	r0, r4
 8009982:	4629      	mov	r1, r5
 8009984:	f7f7 f8b2 	bl	8000aec <__aeabi_dcmplt>
 8009988:	2800      	cmp	r0, #0
 800998a:	d0e3      	beq.n	8009954 <exp+0x7c>
 800998c:	2304      	movs	r3, #4
 800998e:	9300      	str	r3, [sp, #0]
 8009990:	4b0c      	ldr	r3, [pc, #48]	; (80099c4 <exp+0xec>)
 8009992:	9301      	str	r3, [sp, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	2300      	movs	r3, #0
 8009998:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800999c:	9708      	str	r7, [sp, #32]
 800999e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80099a2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80099a6:	f996 3000 	ldrsb.w	r3, [r6]
 80099aa:	e7df      	b.n	800996c <exp+0x94>
 80099ac:	f3af 8000 	nop.w
 80099b0:	fefa39ef 	.word	0xfefa39ef
 80099b4:	40862e42 	.word	0x40862e42
 80099b8:	d52d3051 	.word	0xd52d3051
 80099bc:	c0874910 	.word	0xc0874910
 80099c0:	20001e10 	.word	0x20001e10
 80099c4:	0807b940 	.word	0x0807b940
 80099c8:	47efffff 	.word	0x47efffff
 80099cc:	7ff00000 	.word	0x7ff00000

080099d0 <log>:
 80099d0:	b570      	push	{r4, r5, r6, lr}
 80099d2:	ed2d 8b02 	vpush	{d8}
 80099d6:	b08a      	sub	sp, #40	; 0x28
 80099d8:	ec55 4b10 	vmov	r4, r5, d0
 80099dc:	f000 f9e8 	bl	8009db0 <__ieee754_log>
 80099e0:	4b36      	ldr	r3, [pc, #216]	; (8009abc <log+0xec>)
 80099e2:	eeb0 8a40 	vmov.f32	s16, s0
 80099e6:	eef0 8a60 	vmov.f32	s17, s1
 80099ea:	f993 6000 	ldrsb.w	r6, [r3]
 80099ee:	1c73      	adds	r3, r6, #1
 80099f0:	d05b      	beq.n	8009aaa <log+0xda>
 80099f2:	4622      	mov	r2, r4
 80099f4:	462b      	mov	r3, r5
 80099f6:	4620      	mov	r0, r4
 80099f8:	4629      	mov	r1, r5
 80099fa:	f7f7 f89f 	bl	8000b3c <__aeabi_dcmpun>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	d153      	bne.n	8009aaa <log+0xda>
 8009a02:	2200      	movs	r2, #0
 8009a04:	2300      	movs	r3, #0
 8009a06:	4620      	mov	r0, r4
 8009a08:	4629      	mov	r1, r5
 8009a0a:	f7f7 f88d 	bl	8000b28 <__aeabi_dcmpgt>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d14b      	bne.n	8009aaa <log+0xda>
 8009a12:	4b2b      	ldr	r3, [pc, #172]	; (8009ac0 <log+0xf0>)
 8009a14:	9301      	str	r3, [sp, #4]
 8009a16:	9008      	str	r0, [sp, #32]
 8009a18:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009a1c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009a20:	b9a6      	cbnz	r6, 8009a4c <log+0x7c>
 8009a22:	4b28      	ldr	r3, [pc, #160]	; (8009ac4 <log+0xf4>)
 8009a24:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009a28:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2300      	movs	r3, #0
 8009a32:	4629      	mov	r1, r5
 8009a34:	f7f7 f850 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a38:	bb40      	cbnz	r0, 8009a8c <log+0xbc>
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	2e02      	cmp	r6, #2
 8009a3e:	9300      	str	r3, [sp, #0]
 8009a40:	d119      	bne.n	8009a76 <log+0xa6>
 8009a42:	f7fd fb55 	bl	80070f0 <__errno>
 8009a46:	2321      	movs	r3, #33	; 0x21
 8009a48:	6003      	str	r3, [r0, #0]
 8009a4a:	e019      	b.n	8009a80 <log+0xb0>
 8009a4c:	4b1e      	ldr	r3, [pc, #120]	; (8009ac8 <log+0xf8>)
 8009a4e:	2200      	movs	r2, #0
 8009a50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a54:	4620      	mov	r0, r4
 8009a56:	2200      	movs	r2, #0
 8009a58:	2300      	movs	r3, #0
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	f7f7 f83c 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d0ea      	beq.n	8009a3a <log+0x6a>
 8009a64:	2302      	movs	r3, #2
 8009a66:	429e      	cmp	r6, r3
 8009a68:	9300      	str	r3, [sp, #0]
 8009a6a:	d111      	bne.n	8009a90 <log+0xc0>
 8009a6c:	f7fd fb40 	bl	80070f0 <__errno>
 8009a70:	2322      	movs	r3, #34	; 0x22
 8009a72:	6003      	str	r3, [r0, #0]
 8009a74:	e011      	b.n	8009a9a <log+0xca>
 8009a76:	4668      	mov	r0, sp
 8009a78:	f000 fb54 	bl	800a124 <matherr>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	d0e0      	beq.n	8009a42 <log+0x72>
 8009a80:	4812      	ldr	r0, [pc, #72]	; (8009acc <log+0xfc>)
 8009a82:	f000 fb51 	bl	800a128 <nan>
 8009a86:	ed8d 0b06 	vstr	d0, [sp, #24]
 8009a8a:	e006      	b.n	8009a9a <log+0xca>
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	9300      	str	r3, [sp, #0]
 8009a90:	4668      	mov	r0, sp
 8009a92:	f000 fb47 	bl	800a124 <matherr>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	d0e8      	beq.n	8009a6c <log+0x9c>
 8009a9a:	9b08      	ldr	r3, [sp, #32]
 8009a9c:	b11b      	cbz	r3, 8009aa6 <log+0xd6>
 8009a9e:	f7fd fb27 	bl	80070f0 <__errno>
 8009aa2:	9b08      	ldr	r3, [sp, #32]
 8009aa4:	6003      	str	r3, [r0, #0]
 8009aa6:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009aaa:	eeb0 0a48 	vmov.f32	s0, s16
 8009aae:	eef0 0a68 	vmov.f32	s1, s17
 8009ab2:	b00a      	add	sp, #40	; 0x28
 8009ab4:	ecbd 8b02 	vpop	{d8}
 8009ab8:	bd70      	pop	{r4, r5, r6, pc}
 8009aba:	bf00      	nop
 8009abc:	20001e10 	.word	0x20001e10
 8009ac0:	0807b944 	.word	0x0807b944
 8009ac4:	c7efffff 	.word	0xc7efffff
 8009ac8:	fff00000 	.word	0xfff00000
 8009acc:	0807b829 	.word	0x0807b829

08009ad0 <__ieee754_exp>:
 8009ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ad4:	ec55 4b10 	vmov	r4, r5, d0
 8009ad8:	4aab      	ldr	r2, [pc, #684]	; (8009d88 <__ieee754_exp+0x2b8>)
 8009ada:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009ade:	4296      	cmp	r6, r2
 8009ae0:	ea4f 77d5 	mov.w	r7, r5, lsr #31
 8009ae4:	d932      	bls.n	8009b4c <__ieee754_exp+0x7c>
 8009ae6:	4aa9      	ldr	r2, [pc, #676]	; (8009d8c <__ieee754_exp+0x2bc>)
 8009ae8:	4296      	cmp	r6, r2
 8009aea:	d913      	bls.n	8009b14 <__ieee754_exp+0x44>
 8009aec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009af0:	4323      	orrs	r3, r4
 8009af2:	ee10 2a10 	vmov	r2, s0
 8009af6:	d007      	beq.n	8009b08 <__ieee754_exp+0x38>
 8009af8:	462b      	mov	r3, r5
 8009afa:	4620      	mov	r0, r4
 8009afc:	4629      	mov	r1, r5
 8009afe:	f7f6 fbcd 	bl	800029c <__adddf3>
 8009b02:	4604      	mov	r4, r0
 8009b04:	460d      	mov	r5, r1
 8009b06:	e000      	b.n	8009b0a <__ieee754_exp+0x3a>
 8009b08:	b9ef      	cbnz	r7, 8009b46 <__ieee754_exp+0x76>
 8009b0a:	ec45 4b10 	vmov	d0, r4, r5
 8009b0e:	b004      	add	sp, #16
 8009b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b14:	a386      	add	r3, pc, #536	; (adr r3, 8009d30 <__ieee754_exp+0x260>)
 8009b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1a:	ee10 0a10 	vmov	r0, s0
 8009b1e:	4629      	mov	r1, r5
 8009b20:	f7f7 f802 	bl	8000b28 <__aeabi_dcmpgt>
 8009b24:	b138      	cbz	r0, 8009b36 <__ieee754_exp+0x66>
 8009b26:	a384      	add	r3, pc, #528	; (adr r3, 8009d38 <__ieee754_exp+0x268>)
 8009b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2c:	4610      	mov	r0, r2
 8009b2e:	4619      	mov	r1, r3
 8009b30:	f7f6 fd6a 	bl	8000608 <__aeabi_dmul>
 8009b34:	e7e5      	b.n	8009b02 <__ieee754_exp+0x32>
 8009b36:	a382      	add	r3, pc, #520	; (adr r3, 8009d40 <__ieee754_exp+0x270>)
 8009b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	4629      	mov	r1, r5
 8009b40:	f7f6 ffd4 	bl	8000aec <__aeabi_dcmplt>
 8009b44:	b130      	cbz	r0, 8009b54 <__ieee754_exp+0x84>
 8009b46:	2400      	movs	r4, #0
 8009b48:	2500      	movs	r5, #0
 8009b4a:	e7de      	b.n	8009b0a <__ieee754_exp+0x3a>
 8009b4c:	4b90      	ldr	r3, [pc, #576]	; (8009d90 <__ieee754_exp+0x2c0>)
 8009b4e:	429e      	cmp	r6, r3
 8009b50:	f240 80a6 	bls.w	8009ca0 <__ieee754_exp+0x1d0>
 8009b54:	4b8f      	ldr	r3, [pc, #572]	; (8009d94 <__ieee754_exp+0x2c4>)
 8009b56:	429e      	cmp	r6, r3
 8009b58:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 8009b5c:	d875      	bhi.n	8009c4a <__ieee754_exp+0x17a>
 8009b5e:	4b8e      	ldr	r3, [pc, #568]	; (8009d98 <__ieee754_exp+0x2c8>)
 8009b60:	4e8e      	ldr	r6, [pc, #568]	; (8009d9c <__ieee754_exp+0x2cc>)
 8009b62:	4443      	add	r3, r8
 8009b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b68:	4620      	mov	r0, r4
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f7f6 fb94 	bl	8000298 <__aeabi_dsub>
 8009b70:	4446      	add	r6, r8
 8009b72:	e9cd 0100 	strd	r0, r1, [sp]
 8009b76:	e9d6 8900 	ldrd	r8, r9, [r6]
 8009b7a:	f1c7 0a01 	rsb	sl, r7, #1
 8009b7e:	ebaa 0a07 	sub.w	sl, sl, r7
 8009b82:	4642      	mov	r2, r8
 8009b84:	464b      	mov	r3, r9
 8009b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b8a:	f7f6 fb85 	bl	8000298 <__aeabi_dsub>
 8009b8e:	4604      	mov	r4, r0
 8009b90:	460d      	mov	r5, r1
 8009b92:	4622      	mov	r2, r4
 8009b94:	462b      	mov	r3, r5
 8009b96:	4620      	mov	r0, r4
 8009b98:	4629      	mov	r1, r5
 8009b9a:	f7f6 fd35 	bl	8000608 <__aeabi_dmul>
 8009b9e:	a36a      	add	r3, pc, #424	; (adr r3, 8009d48 <__ieee754_exp+0x278>)
 8009ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba4:	4606      	mov	r6, r0
 8009ba6:	460f      	mov	r7, r1
 8009ba8:	f7f6 fd2e 	bl	8000608 <__aeabi_dmul>
 8009bac:	a368      	add	r3, pc, #416	; (adr r3, 8009d50 <__ieee754_exp+0x280>)
 8009bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb2:	f7f6 fb71 	bl	8000298 <__aeabi_dsub>
 8009bb6:	4632      	mov	r2, r6
 8009bb8:	463b      	mov	r3, r7
 8009bba:	f7f6 fd25 	bl	8000608 <__aeabi_dmul>
 8009bbe:	a366      	add	r3, pc, #408	; (adr r3, 8009d58 <__ieee754_exp+0x288>)
 8009bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc4:	f7f6 fb6a 	bl	800029c <__adddf3>
 8009bc8:	4632      	mov	r2, r6
 8009bca:	463b      	mov	r3, r7
 8009bcc:	f7f6 fd1c 	bl	8000608 <__aeabi_dmul>
 8009bd0:	a363      	add	r3, pc, #396	; (adr r3, 8009d60 <__ieee754_exp+0x290>)
 8009bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd6:	f7f6 fb5f 	bl	8000298 <__aeabi_dsub>
 8009bda:	4632      	mov	r2, r6
 8009bdc:	463b      	mov	r3, r7
 8009bde:	f7f6 fd13 	bl	8000608 <__aeabi_dmul>
 8009be2:	a361      	add	r3, pc, #388	; (adr r3, 8009d68 <__ieee754_exp+0x298>)
 8009be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be8:	f7f6 fb58 	bl	800029c <__adddf3>
 8009bec:	4632      	mov	r2, r6
 8009bee:	463b      	mov	r3, r7
 8009bf0:	f7f6 fd0a 	bl	8000608 <__aeabi_dmul>
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	460b      	mov	r3, r1
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	f7f6 fb4c 	bl	8000298 <__aeabi_dsub>
 8009c00:	4602      	mov	r2, r0
 8009c02:	460b      	mov	r3, r1
 8009c04:	4606      	mov	r6, r0
 8009c06:	460f      	mov	r7, r1
 8009c08:	4620      	mov	r0, r4
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	f7f6 fcfc 	bl	8000608 <__aeabi_dmul>
 8009c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c14:	f1ba 0f00 	cmp.w	sl, #0
 8009c18:	d15c      	bne.n	8009cd4 <__ieee754_exp+0x204>
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c20:	4630      	mov	r0, r6
 8009c22:	4639      	mov	r1, r7
 8009c24:	f7f6 fb38 	bl	8000298 <__aeabi_dsub>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c30:	f7f6 fe14 	bl	800085c <__aeabi_ddiv>
 8009c34:	4622      	mov	r2, r4
 8009c36:	462b      	mov	r3, r5
 8009c38:	f7f6 fb2e 	bl	8000298 <__aeabi_dsub>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	2000      	movs	r0, #0
 8009c42:	4957      	ldr	r1, [pc, #348]	; (8009da0 <__ieee754_exp+0x2d0>)
 8009c44:	f7f6 fb28 	bl	8000298 <__aeabi_dsub>
 8009c48:	e75b      	b.n	8009b02 <__ieee754_exp+0x32>
 8009c4a:	4e56      	ldr	r6, [pc, #344]	; (8009da4 <__ieee754_exp+0x2d4>)
 8009c4c:	a348      	add	r3, pc, #288	; (adr r3, 8009d70 <__ieee754_exp+0x2a0>)
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	4446      	add	r6, r8
 8009c54:	4620      	mov	r0, r4
 8009c56:	4629      	mov	r1, r5
 8009c58:	f7f6 fcd6 	bl	8000608 <__aeabi_dmul>
 8009c5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c60:	f7f6 fb1c 	bl	800029c <__adddf3>
 8009c64:	f7f6 ff80 	bl	8000b68 <__aeabi_d2iz>
 8009c68:	4682      	mov	sl, r0
 8009c6a:	f7f6 fc63 	bl	8000534 <__aeabi_i2d>
 8009c6e:	a342      	add	r3, pc, #264	; (adr r3, 8009d78 <__ieee754_exp+0x2a8>)
 8009c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c74:	4606      	mov	r6, r0
 8009c76:	460f      	mov	r7, r1
 8009c78:	f7f6 fcc6 	bl	8000608 <__aeabi_dmul>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	460b      	mov	r3, r1
 8009c80:	4620      	mov	r0, r4
 8009c82:	4629      	mov	r1, r5
 8009c84:	f7f6 fb08 	bl	8000298 <__aeabi_dsub>
 8009c88:	a33d      	add	r3, pc, #244	; (adr r3, 8009d80 <__ieee754_exp+0x2b0>)
 8009c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8e:	e9cd 0100 	strd	r0, r1, [sp]
 8009c92:	4630      	mov	r0, r6
 8009c94:	4639      	mov	r1, r7
 8009c96:	f7f6 fcb7 	bl	8000608 <__aeabi_dmul>
 8009c9a:	4680      	mov	r8, r0
 8009c9c:	4689      	mov	r9, r1
 8009c9e:	e770      	b.n	8009b82 <__ieee754_exp+0xb2>
 8009ca0:	4b41      	ldr	r3, [pc, #260]	; (8009da8 <__ieee754_exp+0x2d8>)
 8009ca2:	429e      	cmp	r6, r3
 8009ca4:	d811      	bhi.n	8009cca <__ieee754_exp+0x1fa>
 8009ca6:	a324      	add	r3, pc, #144	; (adr r3, 8009d38 <__ieee754_exp+0x268>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	ee10 0a10 	vmov	r0, s0
 8009cb0:	4629      	mov	r1, r5
 8009cb2:	f7f6 faf3 	bl	800029c <__adddf3>
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	4b39      	ldr	r3, [pc, #228]	; (8009da0 <__ieee754_exp+0x2d0>)
 8009cba:	f7f6 ff35 	bl	8000b28 <__aeabi_dcmpgt>
 8009cbe:	b138      	cbz	r0, 8009cd0 <__ieee754_exp+0x200>
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	4b37      	ldr	r3, [pc, #220]	; (8009da0 <__ieee754_exp+0x2d0>)
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	4629      	mov	r1, r5
 8009cc8:	e719      	b.n	8009afe <__ieee754_exp+0x2e>
 8009cca:	f04f 0a00 	mov.w	sl, #0
 8009cce:	e760      	b.n	8009b92 <__ieee754_exp+0xc2>
 8009cd0:	4682      	mov	sl, r0
 8009cd2:	e75e      	b.n	8009b92 <__ieee754_exp+0xc2>
 8009cd4:	4632      	mov	r2, r6
 8009cd6:	463b      	mov	r3, r7
 8009cd8:	2000      	movs	r0, #0
 8009cda:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009cde:	f7f6 fadb 	bl	8000298 <__aeabi_dsub>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cea:	f7f6 fdb7 	bl	800085c <__aeabi_ddiv>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	4640      	mov	r0, r8
 8009cf4:	4649      	mov	r1, r9
 8009cf6:	f7f6 facf 	bl	8000298 <__aeabi_dsub>
 8009cfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cfe:	f7f6 facb 	bl	8000298 <__aeabi_dsub>
 8009d02:	4602      	mov	r2, r0
 8009d04:	460b      	mov	r3, r1
 8009d06:	2000      	movs	r0, #0
 8009d08:	4925      	ldr	r1, [pc, #148]	; (8009da0 <__ieee754_exp+0x2d0>)
 8009d0a:	f7f6 fac5 	bl	8000298 <__aeabi_dsub>
 8009d0e:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8009d12:	4592      	cmp	sl, r2
 8009d14:	db02      	blt.n	8009d1c <__ieee754_exp+0x24c>
 8009d16:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8009d1a:	e6f2      	b.n	8009b02 <__ieee754_exp+0x32>
 8009d1c:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8009d20:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8009d24:	2200      	movs	r2, #0
 8009d26:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8009d2a:	e701      	b.n	8009b30 <__ieee754_exp+0x60>
 8009d2c:	f3af 8000 	nop.w
 8009d30:	fefa39ef 	.word	0xfefa39ef
 8009d34:	40862e42 	.word	0x40862e42
 8009d38:	8800759c 	.word	0x8800759c
 8009d3c:	7e37e43c 	.word	0x7e37e43c
 8009d40:	d52d3051 	.word	0xd52d3051
 8009d44:	c0874910 	.word	0xc0874910
 8009d48:	72bea4d0 	.word	0x72bea4d0
 8009d4c:	3e663769 	.word	0x3e663769
 8009d50:	c5d26bf1 	.word	0xc5d26bf1
 8009d54:	3ebbbd41 	.word	0x3ebbbd41
 8009d58:	af25de2c 	.word	0xaf25de2c
 8009d5c:	3f11566a 	.word	0x3f11566a
 8009d60:	16bebd93 	.word	0x16bebd93
 8009d64:	3f66c16c 	.word	0x3f66c16c
 8009d68:	5555553e 	.word	0x5555553e
 8009d6c:	3fc55555 	.word	0x3fc55555
 8009d70:	652b82fe 	.word	0x652b82fe
 8009d74:	3ff71547 	.word	0x3ff71547
 8009d78:	fee00000 	.word	0xfee00000
 8009d7c:	3fe62e42 	.word	0x3fe62e42
 8009d80:	35793c76 	.word	0x35793c76
 8009d84:	3dea39ef 	.word	0x3dea39ef
 8009d88:	40862e41 	.word	0x40862e41
 8009d8c:	7fefffff 	.word	0x7fefffff
 8009d90:	3fd62e42 	.word	0x3fd62e42
 8009d94:	3ff0a2b1 	.word	0x3ff0a2b1
 8009d98:	0807b958 	.word	0x0807b958
 8009d9c:	0807b968 	.word	0x0807b968
 8009da0:	3ff00000 	.word	0x3ff00000
 8009da4:	0807b948 	.word	0x0807b948
 8009da8:	3e2fffff 	.word	0x3e2fffff
 8009dac:	00000000 	.word	0x00000000

08009db0 <__ieee754_log>:
 8009db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db4:	ec51 0b10 	vmov	r0, r1, d0
 8009db8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009dbc:	b087      	sub	sp, #28
 8009dbe:	460d      	mov	r5, r1
 8009dc0:	da27      	bge.n	8009e12 <__ieee754_log+0x62>
 8009dc2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009dc6:	4303      	orrs	r3, r0
 8009dc8:	ee10 2a10 	vmov	r2, s0
 8009dcc:	d10a      	bne.n	8009de4 <__ieee754_log+0x34>
 8009dce:	49cc      	ldr	r1, [pc, #816]	; (800a100 <__ieee754_log+0x350>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	2000      	movs	r0, #0
 8009dd6:	f7f6 fd41 	bl	800085c <__aeabi_ddiv>
 8009dda:	ec41 0b10 	vmov	d0, r0, r1
 8009dde:	b007      	add	sp, #28
 8009de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de4:	2900      	cmp	r1, #0
 8009de6:	da05      	bge.n	8009df4 <__ieee754_log+0x44>
 8009de8:	460b      	mov	r3, r1
 8009dea:	f7f6 fa55 	bl	8000298 <__aeabi_dsub>
 8009dee:	2200      	movs	r2, #0
 8009df0:	2300      	movs	r3, #0
 8009df2:	e7f0      	b.n	8009dd6 <__ieee754_log+0x26>
 8009df4:	4bc3      	ldr	r3, [pc, #780]	; (800a104 <__ieee754_log+0x354>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	f7f6 fc06 	bl	8000608 <__aeabi_dmul>
 8009dfc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8009e00:	460d      	mov	r5, r1
 8009e02:	4ac1      	ldr	r2, [pc, #772]	; (800a108 <__ieee754_log+0x358>)
 8009e04:	4295      	cmp	r5, r2
 8009e06:	dd06      	ble.n	8009e16 <__ieee754_log+0x66>
 8009e08:	4602      	mov	r2, r0
 8009e0a:	460b      	mov	r3, r1
 8009e0c:	f7f6 fa46 	bl	800029c <__adddf3>
 8009e10:	e7e3      	b.n	8009dda <__ieee754_log+0x2a>
 8009e12:	2300      	movs	r3, #0
 8009e14:	e7f5      	b.n	8009e02 <__ieee754_log+0x52>
 8009e16:	152c      	asrs	r4, r5, #20
 8009e18:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009e1c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8009e20:	441c      	add	r4, r3
 8009e22:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8009e26:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8009e2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e2e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8009e32:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8009e36:	ea42 0105 	orr.w	r1, r2, r5
 8009e3a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8009e3e:	2200      	movs	r2, #0
 8009e40:	4bb2      	ldr	r3, [pc, #712]	; (800a10c <__ieee754_log+0x35c>)
 8009e42:	f7f6 fa29 	bl	8000298 <__aeabi_dsub>
 8009e46:	1cab      	adds	r3, r5, #2
 8009e48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e4c:	2b02      	cmp	r3, #2
 8009e4e:	4682      	mov	sl, r0
 8009e50:	468b      	mov	fp, r1
 8009e52:	f04f 0200 	mov.w	r2, #0
 8009e56:	dc53      	bgt.n	8009f00 <__ieee754_log+0x150>
 8009e58:	2300      	movs	r3, #0
 8009e5a:	f7f6 fe3d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e5e:	b1d0      	cbz	r0, 8009e96 <__ieee754_log+0xe6>
 8009e60:	2c00      	cmp	r4, #0
 8009e62:	f000 8120 	beq.w	800a0a6 <__ieee754_log+0x2f6>
 8009e66:	4620      	mov	r0, r4
 8009e68:	f7f6 fb64 	bl	8000534 <__aeabi_i2d>
 8009e6c:	a390      	add	r3, pc, #576	; (adr r3, 800a0b0 <__ieee754_log+0x300>)
 8009e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e72:	4606      	mov	r6, r0
 8009e74:	460f      	mov	r7, r1
 8009e76:	f7f6 fbc7 	bl	8000608 <__aeabi_dmul>
 8009e7a:	a38f      	add	r3, pc, #572	; (adr r3, 800a0b8 <__ieee754_log+0x308>)
 8009e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e80:	4604      	mov	r4, r0
 8009e82:	460d      	mov	r5, r1
 8009e84:	4630      	mov	r0, r6
 8009e86:	4639      	mov	r1, r7
 8009e88:	f7f6 fbbe 	bl	8000608 <__aeabi_dmul>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4620      	mov	r0, r4
 8009e92:	4629      	mov	r1, r5
 8009e94:	e7ba      	b.n	8009e0c <__ieee754_log+0x5c>
 8009e96:	a38a      	add	r3, pc, #552	; (adr r3, 800a0c0 <__ieee754_log+0x310>)
 8009e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9c:	4650      	mov	r0, sl
 8009e9e:	4659      	mov	r1, fp
 8009ea0:	f7f6 fbb2 	bl	8000608 <__aeabi_dmul>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	2000      	movs	r0, #0
 8009eaa:	4999      	ldr	r1, [pc, #612]	; (800a110 <__ieee754_log+0x360>)
 8009eac:	f7f6 f9f4 	bl	8000298 <__aeabi_dsub>
 8009eb0:	4652      	mov	r2, sl
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	460f      	mov	r7, r1
 8009eb6:	465b      	mov	r3, fp
 8009eb8:	4650      	mov	r0, sl
 8009eba:	4659      	mov	r1, fp
 8009ebc:	f7f6 fba4 	bl	8000608 <__aeabi_dmul>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4630      	mov	r0, r6
 8009ec6:	4639      	mov	r1, r7
 8009ec8:	f7f6 fb9e 	bl	8000608 <__aeabi_dmul>
 8009ecc:	4606      	mov	r6, r0
 8009ece:	460f      	mov	r7, r1
 8009ed0:	b914      	cbnz	r4, 8009ed8 <__ieee754_log+0x128>
 8009ed2:	4632      	mov	r2, r6
 8009ed4:	463b      	mov	r3, r7
 8009ed6:	e0a0      	b.n	800a01a <__ieee754_log+0x26a>
 8009ed8:	4620      	mov	r0, r4
 8009eda:	f7f6 fb2b 	bl	8000534 <__aeabi_i2d>
 8009ede:	a374      	add	r3, pc, #464	; (adr r3, 800a0b0 <__ieee754_log+0x300>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	4680      	mov	r8, r0
 8009ee6:	4689      	mov	r9, r1
 8009ee8:	f7f6 fb8e 	bl	8000608 <__aeabi_dmul>
 8009eec:	a372      	add	r3, pc, #456	; (adr r3, 800a0b8 <__ieee754_log+0x308>)
 8009eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	460d      	mov	r5, r1
 8009ef6:	4640      	mov	r0, r8
 8009ef8:	4649      	mov	r1, r9
 8009efa:	f7f6 fb85 	bl	8000608 <__aeabi_dmul>
 8009efe:	e0a5      	b.n	800a04c <__ieee754_log+0x29c>
 8009f00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009f04:	f7f6 f9ca 	bl	800029c <__adddf3>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	4650      	mov	r0, sl
 8009f0e:	4659      	mov	r1, fp
 8009f10:	f7f6 fca4 	bl	800085c <__aeabi_ddiv>
 8009f14:	e9cd 0100 	strd	r0, r1, [sp]
 8009f18:	4620      	mov	r0, r4
 8009f1a:	f7f6 fb0b 	bl	8000534 <__aeabi_i2d>
 8009f1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f26:	4610      	mov	r0, r2
 8009f28:	4619      	mov	r1, r3
 8009f2a:	f7f6 fb6d 	bl	8000608 <__aeabi_dmul>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	460b      	mov	r3, r1
 8009f32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f36:	f7f6 fb67 	bl	8000608 <__aeabi_dmul>
 8009f3a:	a363      	add	r3, pc, #396	; (adr r3, 800a0c8 <__ieee754_log+0x318>)
 8009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f40:	4680      	mov	r8, r0
 8009f42:	4689      	mov	r9, r1
 8009f44:	f7f6 fb60 	bl	8000608 <__aeabi_dmul>
 8009f48:	a361      	add	r3, pc, #388	; (adr r3, 800a0d0 <__ieee754_log+0x320>)
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	f7f6 f9a5 	bl	800029c <__adddf3>
 8009f52:	4642      	mov	r2, r8
 8009f54:	464b      	mov	r3, r9
 8009f56:	f7f6 fb57 	bl	8000608 <__aeabi_dmul>
 8009f5a:	a35f      	add	r3, pc, #380	; (adr r3, 800a0d8 <__ieee754_log+0x328>)
 8009f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f60:	f7f6 f99c 	bl	800029c <__adddf3>
 8009f64:	4642      	mov	r2, r8
 8009f66:	464b      	mov	r3, r9
 8009f68:	f7f6 fb4e 	bl	8000608 <__aeabi_dmul>
 8009f6c:	a35c      	add	r3, pc, #368	; (adr r3, 800a0e0 <__ieee754_log+0x330>)
 8009f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f72:	f7f6 f993 	bl	800029c <__adddf3>
 8009f76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f7a:	f7f6 fb45 	bl	8000608 <__aeabi_dmul>
 8009f7e:	a35a      	add	r3, pc, #360	; (adr r3, 800a0e8 <__ieee754_log+0x338>)
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f88:	4640      	mov	r0, r8
 8009f8a:	4649      	mov	r1, r9
 8009f8c:	f7f6 fb3c 	bl	8000608 <__aeabi_dmul>
 8009f90:	a357      	add	r3, pc, #348	; (adr r3, 800a0f0 <__ieee754_log+0x340>)
 8009f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f96:	f7f6 f981 	bl	800029c <__adddf3>
 8009f9a:	4642      	mov	r2, r8
 8009f9c:	464b      	mov	r3, r9
 8009f9e:	f7f6 fb33 	bl	8000608 <__aeabi_dmul>
 8009fa2:	a355      	add	r3, pc, #340	; (adr r3, 800a0f8 <__ieee754_log+0x348>)
 8009fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa8:	f7f6 f978 	bl	800029c <__adddf3>
 8009fac:	4642      	mov	r2, r8
 8009fae:	464b      	mov	r3, r9
 8009fb0:	f7f6 fb2a 	bl	8000608 <__aeabi_dmul>
 8009fb4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8009fb8:	4602      	mov	r2, r0
 8009fba:	460b      	mov	r3, r1
 8009fbc:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8009fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fc4:	f7f6 f96a 	bl	800029c <__adddf3>
 8009fc8:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8009fcc:	3551      	adds	r5, #81	; 0x51
 8009fce:	4335      	orrs	r5, r6
 8009fd0:	2d00      	cmp	r5, #0
 8009fd2:	4680      	mov	r8, r0
 8009fd4:	4689      	mov	r9, r1
 8009fd6:	dd48      	ble.n	800a06a <__ieee754_log+0x2ba>
 8009fd8:	2200      	movs	r2, #0
 8009fda:	4b4d      	ldr	r3, [pc, #308]	; (800a110 <__ieee754_log+0x360>)
 8009fdc:	4650      	mov	r0, sl
 8009fde:	4659      	mov	r1, fp
 8009fe0:	f7f6 fb12 	bl	8000608 <__aeabi_dmul>
 8009fe4:	4652      	mov	r2, sl
 8009fe6:	465b      	mov	r3, fp
 8009fe8:	f7f6 fb0e 	bl	8000608 <__aeabi_dmul>
 8009fec:	4602      	mov	r2, r0
 8009fee:	460b      	mov	r3, r1
 8009ff0:	4606      	mov	r6, r0
 8009ff2:	460f      	mov	r7, r1
 8009ff4:	4640      	mov	r0, r8
 8009ff6:	4649      	mov	r1, r9
 8009ff8:	f7f6 f950 	bl	800029c <__adddf3>
 8009ffc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a000:	f7f6 fb02 	bl	8000608 <__aeabi_dmul>
 800a004:	4680      	mov	r8, r0
 800a006:	4689      	mov	r9, r1
 800a008:	b964      	cbnz	r4, 800a024 <__ieee754_log+0x274>
 800a00a:	4602      	mov	r2, r0
 800a00c:	460b      	mov	r3, r1
 800a00e:	4630      	mov	r0, r6
 800a010:	4639      	mov	r1, r7
 800a012:	f7f6 f941 	bl	8000298 <__aeabi_dsub>
 800a016:	4602      	mov	r2, r0
 800a018:	460b      	mov	r3, r1
 800a01a:	4650      	mov	r0, sl
 800a01c:	4659      	mov	r1, fp
 800a01e:	f7f6 f93b 	bl	8000298 <__aeabi_dsub>
 800a022:	e6da      	b.n	8009dda <__ieee754_log+0x2a>
 800a024:	a322      	add	r3, pc, #136	; (adr r3, 800a0b0 <__ieee754_log+0x300>)
 800a026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a02e:	f7f6 faeb 	bl	8000608 <__aeabi_dmul>
 800a032:	a321      	add	r3, pc, #132	; (adr r3, 800a0b8 <__ieee754_log+0x308>)
 800a034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a038:	4604      	mov	r4, r0
 800a03a:	460d      	mov	r5, r1
 800a03c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a040:	f7f6 fae2 	bl	8000608 <__aeabi_dmul>
 800a044:	4642      	mov	r2, r8
 800a046:	464b      	mov	r3, r9
 800a048:	f7f6 f928 	bl	800029c <__adddf3>
 800a04c:	4602      	mov	r2, r0
 800a04e:	460b      	mov	r3, r1
 800a050:	4630      	mov	r0, r6
 800a052:	4639      	mov	r1, r7
 800a054:	f7f6 f920 	bl	8000298 <__aeabi_dsub>
 800a058:	4652      	mov	r2, sl
 800a05a:	465b      	mov	r3, fp
 800a05c:	f7f6 f91c 	bl	8000298 <__aeabi_dsub>
 800a060:	4602      	mov	r2, r0
 800a062:	460b      	mov	r3, r1
 800a064:	4620      	mov	r0, r4
 800a066:	4629      	mov	r1, r5
 800a068:	e7d9      	b.n	800a01e <__ieee754_log+0x26e>
 800a06a:	4602      	mov	r2, r0
 800a06c:	460b      	mov	r3, r1
 800a06e:	4650      	mov	r0, sl
 800a070:	4659      	mov	r1, fp
 800a072:	f7f6 f911 	bl	8000298 <__aeabi_dsub>
 800a076:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a07a:	f7f6 fac5 	bl	8000608 <__aeabi_dmul>
 800a07e:	4606      	mov	r6, r0
 800a080:	460f      	mov	r7, r1
 800a082:	2c00      	cmp	r4, #0
 800a084:	f43f af25 	beq.w	8009ed2 <__ieee754_log+0x122>
 800a088:	a309      	add	r3, pc, #36	; (adr r3, 800a0b0 <__ieee754_log+0x300>)
 800a08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a08e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a092:	f7f6 fab9 	bl	8000608 <__aeabi_dmul>
 800a096:	a308      	add	r3, pc, #32	; (adr r3, 800a0b8 <__ieee754_log+0x308>)
 800a098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09c:	4604      	mov	r4, r0
 800a09e:	460d      	mov	r5, r1
 800a0a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0a4:	e729      	b.n	8009efa <__ieee754_log+0x14a>
 800a0a6:	2000      	movs	r0, #0
 800a0a8:	2100      	movs	r1, #0
 800a0aa:	e696      	b.n	8009dda <__ieee754_log+0x2a>
 800a0ac:	f3af 8000 	nop.w
 800a0b0:	fee00000 	.word	0xfee00000
 800a0b4:	3fe62e42 	.word	0x3fe62e42
 800a0b8:	35793c76 	.word	0x35793c76
 800a0bc:	3dea39ef 	.word	0x3dea39ef
 800a0c0:	55555555 	.word	0x55555555
 800a0c4:	3fd55555 	.word	0x3fd55555
 800a0c8:	df3e5244 	.word	0xdf3e5244
 800a0cc:	3fc2f112 	.word	0x3fc2f112
 800a0d0:	96cb03de 	.word	0x96cb03de
 800a0d4:	3fc74664 	.word	0x3fc74664
 800a0d8:	94229359 	.word	0x94229359
 800a0dc:	3fd24924 	.word	0x3fd24924
 800a0e0:	55555593 	.word	0x55555593
 800a0e4:	3fe55555 	.word	0x3fe55555
 800a0e8:	d078c69f 	.word	0xd078c69f
 800a0ec:	3fc39a09 	.word	0x3fc39a09
 800a0f0:	1d8e78af 	.word	0x1d8e78af
 800a0f4:	3fcc71c5 	.word	0x3fcc71c5
 800a0f8:	9997fa04 	.word	0x9997fa04
 800a0fc:	3fd99999 	.word	0x3fd99999
 800a100:	c3500000 	.word	0xc3500000
 800a104:	43500000 	.word	0x43500000
 800a108:	7fefffff 	.word	0x7fefffff
 800a10c:	3ff00000 	.word	0x3ff00000
 800a110:	3fe00000 	.word	0x3fe00000

0800a114 <finite>:
 800a114:	ee10 3a90 	vmov	r3, s1
 800a118:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800a11c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a120:	0fc0      	lsrs	r0, r0, #31
 800a122:	4770      	bx	lr

0800a124 <matherr>:
 800a124:	2000      	movs	r0, #0
 800a126:	4770      	bx	lr

0800a128 <nan>:
 800a128:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a130 <nan+0x8>
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	00000000 	.word	0x00000000
 800a134:	7ff80000 	.word	0x7ff80000

0800a138 <_close>:
 800a138:	4b02      	ldr	r3, [pc, #8]	; (800a144 <_close+0xc>)
 800a13a:	2258      	movs	r2, #88	; 0x58
 800a13c:	601a      	str	r2, [r3, #0]
 800a13e:	f04f 30ff 	mov.w	r0, #4294967295
 800a142:	4770      	bx	lr
 800a144:	200039d4 	.word	0x200039d4

0800a148 <_fstat>:
 800a148:	4b02      	ldr	r3, [pc, #8]	; (800a154 <_fstat+0xc>)
 800a14a:	2258      	movs	r2, #88	; 0x58
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	f04f 30ff 	mov.w	r0, #4294967295
 800a152:	4770      	bx	lr
 800a154:	200039d4 	.word	0x200039d4

0800a158 <_isatty>:
 800a158:	4b02      	ldr	r3, [pc, #8]	; (800a164 <_isatty+0xc>)
 800a15a:	2258      	movs	r2, #88	; 0x58
 800a15c:	601a      	str	r2, [r3, #0]
 800a15e:	2000      	movs	r0, #0
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	200039d4 	.word	0x200039d4

0800a168 <_lseek>:
 800a168:	4b02      	ldr	r3, [pc, #8]	; (800a174 <_lseek+0xc>)
 800a16a:	2258      	movs	r2, #88	; 0x58
 800a16c:	601a      	str	r2, [r3, #0]
 800a16e:	f04f 30ff 	mov.w	r0, #4294967295
 800a172:	4770      	bx	lr
 800a174:	200039d4 	.word	0x200039d4

0800a178 <_read>:
 800a178:	4b02      	ldr	r3, [pc, #8]	; (800a184 <_read+0xc>)
 800a17a:	2258      	movs	r2, #88	; 0x58
 800a17c:	601a      	str	r2, [r3, #0]
 800a17e:	f04f 30ff 	mov.w	r0, #4294967295
 800a182:	4770      	bx	lr
 800a184:	200039d4 	.word	0x200039d4

0800a188 <_write>:
 800a188:	4b02      	ldr	r3, [pc, #8]	; (800a194 <_write+0xc>)
 800a18a:	2258      	movs	r2, #88	; 0x58
 800a18c:	601a      	str	r2, [r3, #0]
 800a18e:	f04f 30ff 	mov.w	r0, #4294967295
 800a192:	4770      	bx	lr
 800a194:	200039d4 	.word	0x200039d4

0800a198 <_init>:
 800a198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a19a:	bf00      	nop
 800a19c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a19e:	bc08      	pop	{r3}
 800a1a0:	469e      	mov	lr, r3
 800a1a2:	4770      	bx	lr

0800a1a4 <_fini>:
 800a1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1a6:	bf00      	nop
 800a1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1aa:	bc08      	pop	{r3}
 800a1ac:	469e      	mov	lr, r3
 800a1ae:	4770      	bx	lr
