<profile>

<section name = "Vitis HLS Report for 'write_result'" level="0">
<item name = "Date">Fri Jul  5 07:59:50 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">kernel_wrapper</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">41036, 41036, 0.205 ms, 0.205 ms, 41036, 41036, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_result_Pipeline_VITIS_LOOP_21_1_fu_68">write_result_Pipeline_VITIS_LOOP_21_1, 40965, 40965, 0.205 ms, 0.205 ms, 40965, 40965, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 958, 4811, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 513, -</column>
<column name="Register">-, -, 136, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_write_result_Pipeline_VITIS_LOOP_21_1_fu_68">write_result_Pipeline_VITIS_LOOP_21_1, 0, 0, 958, 4811, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">331, 73, 1, 73</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem1_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_gmem1_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem1_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem1_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem1_AWID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem1_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem1_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem1_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem1_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem1_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem1_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem1_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem1_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem1_WVALID">9, 2, 1, 2</column>
<column name="out_r_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_write_result_Pipeline_VITIS_LOOP_21_1_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_105">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="out_r_dout">in, 64, ap_fifo, out_r, pointer</column>
<column name="out_r_num_data_valid">in, 3, ap_fifo, out_r, pointer</column>
<column name="out_r_fifo_cap">in, 3, ap_fifo, out_r, pointer</column>
<column name="out_r_empty_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_read">out, 1, ap_fifo, out_r, pointer</column>
<column name="out_buf_0_address0">out, 13, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_ce0">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_q0">in, 16, ap_memory, out_buf_0, array</column>
<column name="out_buf_1_address0">out, 13, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_ce0">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_q0">in, 16, ap_memory, out_buf_1, array</column>
<column name="out_buf_2_address0">out, 13, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_ce0">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_q0">in, 16, ap_memory, out_buf_2, array</column>
<column name="out_buf_3_address0">out, 13, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_ce0">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_q0">in, 16, ap_memory, out_buf_3, array</column>
<column name="out_buf_4_address0">out, 13, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_ce0">out, 1, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_q0">in, 16, ap_memory, out_buf_4, array</column>
</table>
</item>
</section>
</profile>
