# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"TOP_file_tb_func_impl.v" \
"../../../../../project_1.srcs/sim_1/new/test_1_tb.v" \

# Do not sort compile order
nosort
