// Seed: 1831454086
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    input supply1 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11
);
  logic [-1 : 1] id_13;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_5,
      id_1,
      id_3,
      id_2,
      id_5,
      id_7
  );
endmodule
