// Licensed under the Apache-2.0 license

use crate::interrupts::FpgaPeripherals;
use crate::MCU_MEMORY_MAP;
#[cfg(any(
    feature = "spdm",
    feature = "streaming-boot",
    feature = "firmware-update",
    feature = "mctp-vdm-service",
    feature = "test-mctp-capsule-loopback",
    feature = "test-mctp-capsule-loopback-warm-reset"
))]
use crate::MCU_STRAPS;
use arrayvec::ArrayVec;
#[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
use caliptra_mcu_capsules_runtime::flash_partition::FlashPartition;
#[cfg(any(
    feature = "spdm",
    feature = "streaming-boot",
    feature = "firmware-update",
    feature = "mctp-vdm-service"
))]
use caliptra_mcu_capsules_runtime::mctp::base_protocol::MessageType;
#[cfg(feature = "mcu-mbox-service")]
use caliptra_mcu_capsules_runtime::mcu_mbox::McuMboxDriver;
use caliptra_mcu_components::dpe_handle_store_component_static;
use caliptra_mcu_components::external_otp_component_static;
#[cfg(feature = "userspace-log")]
use caliptra_mcu_components::instantiate_logging_flash;
use caliptra_mcu_components::mbox_sram_component_static;
#[cfg(any(
    feature = "spdm",
    feature = "streaming-boot",
    feature = "firmware-update",
    feature = "mctp-vdm-service"
))]
use caliptra_mcu_components::mctp_driver_component_static;
#[cfg(any(
    feature = "spdm",
    feature = "streaming-boot",
    feature = "firmware-update",
    feature = "mctp-vdm-service",
    feature = "test-mctp-capsule-loopback",
    feature = "test-mctp-capsule-loopback-warm-reset"
))]
use caliptra_mcu_components::mctp_mux_component_static;
#[cfg(feature = "mcu-mbox-service")]
use caliptra_mcu_components::mcu_mbox_component_static;
use caliptra_mcu_components::soft_pcr_store_component_static;
#[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
use caliptra_mcu_components::{flash_partition_component_static, instantiate_flash_partitions};
#[cfg(all(feature = "userspace-log", feature = "crash-log"))]
use caliptra_mcu_config_fpga::flash::CRASH_LOG_PARTITION;
use caliptra_mcu_config_fpga::flash::EMULATED_EXT_OTP_PARTITION;
#[cfg(feature = "userspace-log")]
use caliptra_mcu_config_fpga::flash::LOGGING_PARTITION;
#[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
use caliptra_mcu_config_fpga::flash::STAGING_PARTITION;
#[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
use caliptra_mcu_config_fpga::flash_partition_list_imaginary_flash;
#[cfg(feature = "userspace-log")]
use caliptra_mcu_config_fpga::logging_flash_list;
use caliptra_mcu_platforms_common::handoff::HandOff;
use caliptra_mcu_platforms_common::pmp_config::{PlatformPMPConfig, PlatformRegion};
use caliptra_mcu_registers_generated::mci;
use caliptra_mcu_romtime::CaliptraSoC;
use caliptra_mcu_romtime::McuBootMilestones;
use caliptra_mcu_romtime::StaticRef;
use caliptra_mcu_tock_veer::chip::{VeeRDefaultPeripherals, TIMERS};
use caliptra_mcu_tock_veer::pic::Pic;
use caliptra_mcu_tock_veer::pmp::VeeRProtectionMMLEPMP;
use caliptra_mcu_tock_veer::timers::InternalTimers;
use capsules_core::virtualizers::virtual_alarm::{MuxAlarm, VirtualMuxAlarm};
#[cfg(any(
    feature = "userspace-log",
    feature = "flash-boot",
    feature = "firmware-update"
))]
use capsules_core::virtualizers::virtual_flash;
use core::ptr::{addr_of, addr_of_mut};
use kernel::capabilities;
use kernel::component::Component;
use kernel::errorcode;
use kernel::hil;
use kernel::hil::time::Alarm;
use kernel::platform::scheduler_timer::VirtualSchedulerTimer;
use kernel::platform::SyscallFilter;
use kernel::platform::{KernelResources, SyscallDriverLookup};
use kernel::process;
use kernel::scheduler::cooperative::CooperativeSched;
use kernel::syscall;
use kernel::utilities::registers::interfaces::ReadWriteable;
use kernel::{create_capability, static_init};
use rv32i::csr;

// These symbols are defined in the linker script.
extern "C" {
    /// Beginning of the ROM region containing app images.
    static _sapps: u8;
    /// End of the ROM region containing app images.
    static _eapps: u8;
    /// Beginning of the RAM region for app memory.
    static mut _sappmem: u8;
    /// End of the RAM region for app memory.
    static _eappmem: u8;
    /// The start of the kernel text (Included only for kernel PMP)
    static _stext: u8;
    /// The end of the kernel text (Included only for kernel PMP)
    static _etext: u8;
    /// The start of the kernel (Included only for kernel PMP)
    static _srom: u8;
    /// The end of the kernel (Included only for kernel PMP)
    static _erom: u8;
    /// The start of the app / storage flash (Included only for kernel PMP)
    static _sprog: u8;
    /// The end of the app / storage flash (Included only for kernel PMP)
    static _eprog: u8;
    /// The start of the kernel / app RAM (Included only for kernel PMP)
    static _ssram: u8;
    /// The end of the kernel / app RAM (Included only for kernel PMP)
    static _esram: u8;
    /// The start of the persistent storage region at the end of SRAM
    static _sstorage: u8;
    /// The end of the persistent storage region at the end of SRAM
    static _estorage: u8;

    pub(crate) static _pic_vector_table: u8;
}

pub const NUM_PROCS: usize = 4;

// Actual memory for holding the active process structures. Need an empty list
// at least.
pub static mut PROCESSES: [Option<&'static dyn kernel::process::Process>; NUM_PROCS] =
    [None; NUM_PROCS];

pub type VeeRChip = caliptra_mcu_tock_veer::chip::VeeR<'static, VeeRDefaultPeripherals<'static>>;

// Reference to the chip and peripherals for panic dumps and tests.
pub static mut CHIP: Option<&'static VeeRChip> = None;

// Static reference to process printer for panic dumps.
pub static mut PROCESS_PRINTER: Option<
    &'static capsules_system::process_printer::ProcessPrinterText,
> = None;

#[cfg(any(
    feature = "test-flash-ctrl-read-write-page",
    feature = "test-flash-ctrl-erase-page",
    feature = "test-flash-storage-read-write",
    feature = "test-flash-storage-erase"
))]
static mut BOARD: Option<&'static kernel::Kernel> = None;

#[cfg(any(
    feature = "test-flash-ctrl-read-write-page",
    feature = "test-flash-ctrl-erase-page",
    feature = "test-flash-storage-read-write",
    feature = "test-flash-storage-erase"
))]
static mut PLATFORM: Option<&'static VeeR> = None;

#[cfg(any(
    feature = "test-flash-ctrl-read-write-page",
    feature = "test-flash-ctrl-erase-page",
    feature = "test-flash-storage-read-write",
    feature = "test-flash-storage-erase"
))]
static mut MAIN_CAP: Option<&dyn kernel::capabilities::MainLoopCapability> = None;

// How should the kernel respond when a process faults.
const FAULT_RESPONSE: capsules_system::process_policies::PanicFaultPolicy =
    capsules_system::process_policies::PanicFaultPolicy {};

/// Dummy buffer that causes the linker to reserve enough space for the stack.
#[no_mangle]
#[link_section = ".stack_buffer"]
pub static mut STACK_MEMORY: [u8; 0x2000] = [0; 0x2000];
#[no_mangle]
pub static mut PIC: Pic = Pic::new(MCU_MEMORY_MAP.pic_offset);

/// A structure representing this platform that holds references to all
/// capsules for this platform.
struct VeeR {
    alarm: &'static capsules_core::alarm::AlarmDriver<
        'static,
        VirtualMuxAlarm<'static, InternalTimers<'static>>,
    >,
    #[cfg_attr(feature = "release", allow(dead_code))]
    console: Option<&'static capsules_core::console::Console<'static>>,
    #[cfg_attr(feature = "release", allow(dead_code))]
    lldb: Option<
        &'static capsules_core::low_level_debug::LowLevelDebug<
            'static,
            capsules_core::virtualizers::virtual_uart::UartDevice<'static>,
        >,
    >,
    scheduler: &'static CooperativeSched<'static>,
    scheduler_timer:
        &'static VirtualSchedulerTimer<VirtualMuxAlarm<'static, InternalTimers<'static>>>,
    #[cfg(feature = "spdm")]
    mctp_spdm: &'static caliptra_mcu_capsules_runtime::mctp::driver::MCTPDriver<'static>,
    #[cfg(feature = "spdm")]
    mctp_secure_spdm: &'static caliptra_mcu_capsules_runtime::mctp::driver::MCTPDriver<'static>,
    #[cfg(any(feature = "streaming-boot", feature = "firmware-update"))]
    mctp_pldm: &'static caliptra_mcu_capsules_runtime::mctp::driver::MCTPDriver<'static>,
    #[cfg(feature = "mctp-vdm-service")]
    mctp_caliptra: &'static caliptra_mcu_capsules_runtime::mctp::driver::MCTPDriver<'static>,
    // active_image_par: &'static caliptra_mcu_capsules_runtime::flash_partition::FlashPartition<'static>,
    // recovery_image_par: &'static caliptra_mcu_capsules_runtime::flash_partition::FlashPartition<'static>,
    #[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
    staging_partition: [Option<&'static FlashPartition<'static>>; 1],
    mailbox: &'static caliptra_mcu_capsules_runtime::mailbox::Mailbox<
        'static,
        VirtualMuxAlarm<'static, InternalTimers<'static>>,
    >,
    mci: &'static caliptra_mcu_capsules_runtime::mci::Mci,
    #[cfg(feature = "mcu-mbox-service")]
    mcu_mbox0: &'static caliptra_mcu_capsules_runtime::mcu_mbox::McuMboxDriver<
        'static,
        caliptra_mcu_mbox_driver::McuMailbox<'static, InternalTimers<'static>>,
    >,
    mcu_mbox1_staging_sram: &'static caliptra_mcu_capsules_runtime::mbox_sram::MboxSram<
        'static,
        VirtualMuxAlarm<'static, InternalTimers<'static>>,
    >,
    otp: &'static caliptra_mcu_capsules_runtime::otp::Otp,
    external_otp: &'static caliptra_mcu_capsules_runtime::external_otp::ExternalOtpCapsule<'static>,
    system: &'static caliptra_mcu_capsules_runtime::system::System<'static, FpgaExiter>,
    dma: &'static caliptra_mcu_capsules_emulator::dma::Dma<'static>,
    #[cfg(feature = "userspace-log")]
    logging_flash: [Option<
        &'static caliptra_mcu_capsules_runtime::logging::driver::LoggingFlashDriver<'static>,
    >; caliptra_mcu_config_fpga::flash::LOGGING_FLASH_INSTANCE_COUNT],
    dpe_handle_store: &'static caliptra_mcu_capsules_runtime::dpe_handle_store::DpeHandleStore,
    pcr_store: &'static caliptra_mcu_capsules_runtime::soft_pcr_store::SoftPcrStore,
}

/// Mapping of integer syscalls to objects that implement syscalls.
impl SyscallDriverLookup for VeeR {
    fn with_driver<F, R>(&self, driver_num: usize, f: F) -> R
    where
        F: FnOnce(Option<&dyn kernel::syscall::SyscallDriver>) -> R,
    {
        match driver_num {
            capsules_core::alarm::DRIVER_NUM => f(Some(self.alarm)),
            #[cfg(not(feature = "release"))]
            capsules_core::console::DRIVER_NUM => f(self
                .console
                .map(|c| c as &dyn kernel::syscall::SyscallDriver)),
            #[cfg(not(feature = "release"))]
            capsules_core::low_level_debug::DRIVER_NUM => {
                f(self.lldb.map(|l| l as &dyn kernel::syscall::SyscallDriver))
            }
            #[cfg(feature = "spdm")]
            caliptra_mcu_capsules_runtime::mctp::driver::MCTP_SPDM_DRIVER_NUM => {
                f(Some(self.mctp_spdm))
            }
            #[cfg(feature = "spdm")]
            caliptra_mcu_capsules_runtime::mctp::driver::MCTP_SECURE_SPDM_DRIVER_NUM => {
                f(Some(self.mctp_secure_spdm))
            }
            #[cfg(any(feature = "streaming-boot", feature = "firmware-update"))]
            caliptra_mcu_capsules_runtime::mctp::driver::MCTP_PLDM_DRIVER_NUM => {
                f(Some(self.mctp_pldm))
            }
            #[cfg(feature = "mctp-vdm-service")]
            caliptra_mcu_capsules_runtime::mctp::driver::MCTP_CALIPTRA_DRIVER_NUM => {
                f(Some(self.mctp_caliptra))
            }
            // caliptra_mcu_capsules_runtime::flash_partition::ACTIVE_IMAGE_PAR_DRIVER_NUM => {
            //     f(Some(self.active_image_par))
            // }
            // caliptra_mcu_capsules_runtime::flash_partition::RECOVERY_IMAGE_PAR_DRIVER_NUM => {
            //     f(Some(self.recovery_image_par))
            // }
            #[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
            caliptra_mcu_config_fpga::flash::DRIVER_NUM_EMULATED_FLASH_CTRL => {
                if let Some(partition) = self.staging_partition[0] {
                    if partition.get_driver_num() == driver_num {
                        return f(Some(partition));
                    } else {
                        return f(None);
                    }
                }
                return f(None);
            }
            caliptra_mcu_capsules_runtime::mailbox::DRIVER_NUM => f(Some(self.mailbox)),
            caliptra_mcu_capsules_runtime::mci::DRIVER_NUM => f(Some(self.mci)),
            #[cfg(feature = "mcu-mbox-service")]
            caliptra_mcu_capsules_runtime::mcu_mbox::MCU_MBOX0_DRIVER_NUM => {
                f(Some(self.mcu_mbox0))
            }
            caliptra_mcu_capsules_runtime::mbox_sram::DRIVER_NUM_MCU_MBOX1_SRAM => {
                f(Some(self.mcu_mbox1_staging_sram))
            }
            caliptra_mcu_capsules_runtime::otp::DRIVER_NUM => f(Some(self.otp)),
            caliptra_mcu_capsules_runtime::external_otp::EXTERNAL_OTP_DRIVER_NUM => {
                f(Some(self.external_otp))
            }
            caliptra_mcu_capsules_runtime::system::DRIVER_NUM => f(Some(self.system)),
            caliptra_mcu_capsules_emulator::dma::DMA_CTRL_DRIVER_NUM => f(Some(self.dma)),
            #[cfg(feature = "userspace-log")]
            n if caliptra_mcu_config_fpga::flash::LOGGING_FLASH_DRIVER_NUMS
                .iter()
                .any(|d| *d as usize == n) =>
            {
                for instance in &self.logging_flash {
                    if let Some(drv) = instance {
                        if drv.get_driver_num() == driver_num {
                            return f(Some(*drv));
                        }
                    }
                }
                f(None)
            }
            caliptra_mcu_capsules_runtime::dpe_handle_store::DRIVER_NUM => {
                f(Some(self.dpe_handle_store))
            }
            caliptra_mcu_capsules_runtime::soft_pcr_store::DRIVER_NUM => f(Some(self.pcr_store)),
            _ => f(None),
        }
    }
}

struct Filter {}

impl SyscallFilter for Filter {
    fn filter_syscall(
        &self,
        _process: &dyn process::Process,
        _syscall: &syscall::Syscall,
    ) -> Result<(), errorcode::ErrorCode> {
        // Uncomment this to enable syscall logging
        //caliptra_mcu_romtime::println!("Syscall: {:?}", syscall);
        Ok(())
    }
}

impl KernelResources<VeeRChip> for VeeR {
    type SyscallDriverLookup = Self;
    type SyscallFilter = Filter;
    type ProcessFault = ();
    type Scheduler = CooperativeSched<'static>;
    type SchedulerTimer = VirtualSchedulerTimer<VirtualMuxAlarm<'static, InternalTimers<'static>>>;
    type WatchDog = ();
    type ContextSwitchCallback = ();

    fn syscall_driver_lookup(&self) -> &Self::SyscallDriverLookup {
        self
    }
    fn syscall_filter(&self) -> &Self::SyscallFilter {
        &Filter {}
    }
    fn process_fault(&self) -> &Self::ProcessFault {
        &()
    }
    fn scheduler(&self) -> &Self::Scheduler {
        self.scheduler
    }
    fn scheduler_timer(&self) -> &Self::SchedulerTimer {
        self.scheduler_timer
    }
    fn watchdog(&self) -> &Self::WatchDog {
        &()
    }
    fn context_switch_callback(&self) -> &Self::ContextSwitchCallback {
        &()
    }
}

pub(crate) struct FpgaWriter {}
pub(crate) static mut FPGA_WRITER: FpgaWriter = FpgaWriter {};

impl core::fmt::Write for FpgaWriter {
    fn write_str(&mut self, s: &str) -> core::fmt::Result {
        print_to_console(s);
        Ok(())
    }
}

const FPGA_UART_OUTPUT: *mut u32 = 0xa401_1014 as *mut u32;

pub(crate) fn print_to_console(buf: &str) {
    for b in buf.bytes() {
        // Print to this address for emulator output
        unsafe {
            core::ptr::write_volatile(FPGA_UART_OUTPUT, b as u32 | 0x100);
        }
    }
}

pub(crate) struct FpgaExiter {}
pub(crate) static mut FPGA_EXITER: FpgaExiter = FpgaExiter {};
impl caliptra_mcu_romtime::Exit for FpgaExiter {
    fn exit(&mut self, code: u32) {
        exit_fpga(code)
    }
}

/// Exit the FPGA
pub fn exit_fpga(exit_code: u32) -> ! {
    // Safety: This is a safe memory address to write to for exiting the FPGA.
    unsafe {
        // By writing to this address we can exit the FPGA.
        let b = if exit_code == 0 { 0xff } else { 0x01 };
        core::ptr::write_volatile(FPGA_UART_OUTPUT, b as u32 | 0x100);
    }
    loop {}
}

/// Main function called after RAM initialized.
///
/// # Safety
/// Accesses memory, memory-mapped registers and CSRs.
pub unsafe fn main() {
    if cfg!(feature = "test-do-nothing") {
        loop {}
    }

    print_to_console("[mcu-runtime] Hello from MCU runtime\n");

    // Read handoff table BEFORE PMP setup.
    let handoff = HandOff::new();
    if let Some(ref ho) = handoff {
        caliptra_mcu_romtime::println!("[mcu-runtime] HandOff marker: 0x{:08x}", ho.rom.fht_marker);
        if ho.stable_owner_key().is_some() {
            caliptra_mcu_romtime::println!(
                "[mcu-runtime] Stable owner key CMK available from handoff"
            );
        }
        #[cfg(feature = "ocp-lock")]
        caliptra_mcu_romtime::println!(
            "[mcu-runtime] HEK state from handoff: active_state={:?}, active_slot={}, total_slots={}",
            ho.rom.ocp_lock.hek_state.active_state,
            ho.rom.ocp_lock.hek_state.active_slot,
            ho.rom.ocp_lock.hek_state.total_slots
        );
    } else {
        caliptra_mcu_romtime::println!("[mcu-runtime] Handoff is None");
    }
    // only machine mode
    rv32i::configure_trap_handler();

    // TODO: remove this when the emulator-specific pieces are moved to
    // platform/emulator/runtime
    #[allow(static_mut_refs)]
    caliptra_mcu_romtime::set_printer(&mut FPGA_WRITER);
    #[allow(static_mut_refs)]
    caliptra_mcu_romtime::set_exiter(&mut FPGA_EXITER);

    // Set up memory protection immediately after setting the trap handler, to
    // ensure that much of the board initialization routine runs with ePMP
    // protection.

    // Define platform-specific memory regions
    let mut platform_regions = ArrayVec::<PlatformRegion, 12>::new();

    // Kernel text region (read + execute)
    platform_regions.push(PlatformRegion {
        start_addr: addr_of!(_srom),
        size: addr_of!(_erom) as usize - addr_of!(_srom) as usize,
        is_mmio: false,
        user_accessible: false,
        read: true,
        write: false,
        execute: true,
    });

    // Read-only region (ROM)
    platform_regions.push(PlatformRegion {
        start_addr: addr_of!(_sprog),
        size: addr_of!(_eprog) as usize - addr_of!(_sprog) as usize,
        is_mmio: false,
        user_accessible: false,
        read: true,
        write: false,
        execute: false,
    });

    // Data region (SRAM)
    platform_regions.push(PlatformRegion {
        start_addr: addr_of!(_ssram),
        size: addr_of!(_esram) as usize - addr_of!(_ssram) as usize,
        is_mmio: false,
        user_accessible: false,
        read: true,
        write: true,
        execute: false,
    });

    // Persistent storage region at the end of SRAM (_sstorage.._estorage).
    // This is a kernel-only RW region, separate from the app RAM above so
    // the PMP explicitly covers this range even when storage_size is large.
    if addr_of!(_sstorage) as usize != addr_of!(_estorage) as usize {
        platform_regions.push(PlatformRegion {
            start_addr: addr_of!(_sstorage),
            size: addr_of!(_estorage) as usize - addr_of!(_sstorage) as usize,
            is_mmio: false,
            user_accessible: false,
            read: true,
            write: true,
            execute: false,
        });
    }

    platform_regions.push(PlatformRegion {
        start_addr: MCU_MEMORY_MAP.dccm_offset as *const u8,
        size: MCU_MEMORY_MAP.dccm_size as usize,
        is_mmio: false, // DCCM is memory, not MMIO
        user_accessible: false,
        read: true,
        write: true,
        execute: false,
    });

    // User-accessible MMIO (FPGA peripherals and UART)
    platform_regions.push(PlatformRegion {
        start_addr: 0xa401_0000 as *const u8,
        size: 0x2000,
        is_mmio: true,
        user_accessible: true,
        read: true,
        write: true,
        execute: false,
    });

    // AXICDMA
    platform_regions.push(PlatformRegion {
        start_addr: caliptra_mcu_registers_generated::axicdma::AXICDMA_ADDR as *const u8,
        size: 0x1000,
        is_mmio: true,
        user_accessible: false,
        read: true,
        write: true,
        execute: false,
    });

    // Staging SRAM
    platform_regions.push(PlatformRegion {
        start_addr: MCU_MEMORY_MAP.staging_sram_offset as *const u8,
        size: MCU_MEMORY_MAP.staging_sram_size as usize,
        is_mmio: true,
        user_accessible: true,
        read: true,
        write: true,
        execute: false,
    });

    // Create PMP configuration
    let config = PlatformPMPConfig {
        regions: &platform_regions,
        memory_map: &MCU_MEMORY_MAP,
    };

    caliptra_mcu_romtime::println!("[mcu-runtime] Set PMP");
    // Generate PMP region list using the shared infrastructure
    let pmp_regions = caliptra_mcu_platforms_common::pmp_config::create_pmp_regions(config)
        .expect("Failed to create PMP regions");

    caliptra_mcu_romtime::println!("[mcu-runtime] Enabling PMP");
    caliptra_mcu_romtime::println!("PMP Regions:");
    caliptra_mcu_romtime::println!("{}", pmp_regions);
    let epmp = VeeRProtectionMMLEPMP::new(pmp_regions).unwrap();
    caliptra_mcu_romtime::println!("[mcu-runtime] Set PMP done");

    // initialize capabilities
    let process_mgmt_cap = create_capability!(capabilities::ProcessManagementCapability);
    let memory_allocation_cap = create_capability!(capabilities::MemoryAllocationCapability);

    let main_loop_cap = create_capability!(capabilities::MainLoopCapability);
    caliptra_mcu_romtime::println!("[mcu-runtime] Capabilities created");
    let board_kernel = static_init!(kernel::Kernel, kernel::Kernel::new(&*addr_of!(PROCESSES)));
    caliptra_mcu_romtime::println!("[mcu-runtime] Kernel created");

    // Configure kernel debug gpios as early as possible
    kernel::debug::assign_gpios(None, None, None);
    caliptra_mcu_romtime::println!("[mcu-runtime] GPIOs assigned");

    let timers = &*addr_of!(TIMERS);
    caliptra_mcu_romtime::println!("[mcu-runtime] Timers created");

    // Create a shared virtualization mux layer on top of a single hardware
    // alarm.
    let mux_alarm = static_init!(MuxAlarm<'static, InternalTimers>, MuxAlarm::new(timers));
    hil::time::Alarm::set_alarm_client(timers, mux_alarm);
    caliptra_mcu_romtime::println!("[mcu-runtime] MuxAlarm created");

    // Alarm
    let virtual_alarm_user = static_init!(
        VirtualMuxAlarm<'static, InternalTimers>,
        VirtualMuxAlarm::new(mux_alarm)
    );
    virtual_alarm_user.setup();
    caliptra_mcu_romtime::println!("[mcu-runtime] VirtualMuxAlarm created");

    let systick_virtual_alarm = static_init!(
        VirtualMuxAlarm<'static, InternalTimers>,
        VirtualMuxAlarm::new(mux_alarm)
    );
    systick_virtual_alarm.setup();
    caliptra_mcu_romtime::println!("[mcu-runtime] SystickMuxAlarm created");

    let alarm = static_init!(
        capsules_core::alarm::AlarmDriver<'static, VirtualMuxAlarm<'static, InternalTimers>>,
        capsules_core::alarm::AlarmDriver::new(
            virtual_alarm_user,
            board_kernel.create_grant(capsules_core::alarm::DRIVER_NUM, &memory_allocation_cap)
        )
    );
    hil::time::Alarm::set_alarm_client(virtual_alarm_user, alarm);
    caliptra_mcu_romtime::println!("[mcu-runtime] Alarm initialized");

    let mbox_dma_driver = static_init!(
        caliptra_mcu_dma_driver::nodma::NoDMA<'static, InternalTimers<'static>>,
        caliptra_mcu_dma_driver::nodma::NoDMA::new(mux_alarm)
    );
    let mbox_staging_addr = if cfg!(feature = "hw-2-1") {
        Some(MCU_MEMORY_MAP.staging_sram_offset as u64)
    } else {
        None
    };

    let mailbox = caliptra_mcu_components::mailbox::MailboxComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mailbox::DRIVER_NUM,
        mux_alarm,
        mbox_dma_driver,
        Some(200_000_000), // 10 seconds timeout for mailbox commands, in ticks of the 20MHz timer
    )
    .finalize(caliptra_mcu_components::mailbox_component_static!(
        InternalTimers<'static>,
        Some(MCU_MEMORY_MAP.soc_offset),
        Some(MCU_MEMORY_MAP.soc_offset),
        Some(MCU_MEMORY_MAP.mbox_offset),
        mbox_staging_addr
    ));

    mailbox.alarm.set_alarm_client(mailbox);
    caliptra_mcu_romtime::println!("[mcu-runtime] Mailbox initialized");

    let mci_regs = unsafe {
        caliptra_mcu_romtime::StaticRef::new(MCU_MEMORY_MAP.mci_offset as *const mci::regs::Mci)
    };
    let fpga_peripherals = static_init!(FpgaPeripherals, FpgaPeripherals::new(mux_alarm, mci_regs));
    fpga_peripherals.init();
    let peripherals = static_init!(
        VeeRDefaultPeripherals,
        VeeRDefaultPeripherals::new(fpga_peripherals, mux_alarm, &MCU_MEMORY_MAP, mci_regs)
    );
    caliptra_mcu_romtime::println!("[mcu-runtime] Peripherals created");

    #[cfg(any(
        feature = "spdm",
        feature = "streaming-boot",
        feature = "firmware-update",
        feature = "mctp-vdm-service",
        feature = "test-mctp-capsule-loopback",
        feature = "test-mctp-capsule-loopback-warm-reset"
    ))]
    // Read directly from OTP so endpoint identity does not depend on the ROM ABI.
    let mctp_endpoint_uuid = match peripherals.otp.read_idevid_manufacturer_serial_number() {
        Ok(uuid) => uuid,
        Err(err) => {
            caliptra_mcu_romtime::println!(
                "[mcu-runtime] UUID missing or invalid in OTP ({err:?}), using zero UUID"
            );
            [0; 16]
        }
    };

    let chip = static_init!(
        VeeRChip,
        caliptra_mcu_tock_veer::chip::VeeR::new(peripherals, epmp)
    );
    caliptra_mcu_romtime::println!(
        "[mcu-runtime] Initializing chip with PIC vector table set to {:x}",
        addr_of!(_pic_vector_table) as u32
    );
    chip.init(addr_of!(_pic_vector_table) as u32);
    CHIP = Some(chip);
    caliptra_mcu_romtime::println!("[mcu-runtime] Chip initialized");

    // Create a shared UART channel for the console and for kernel debug.
    // The DebugWriter must always be initialized because the kernel's `debug!()`
    // macro and panic/fault handlers unconditionally call `get_debug_writer()`.
    // TODO: add a new UART for the FPGA
    let uart_mux = components::console::UartMuxComponent::new(&fpga_peripherals.uart, 115200)
        .finalize(components::uart_mux_component_static!());
    caliptra_mcu_romtime::println!("[mcu-runtime] UART initialized");

    // Create the debugger object that handles calls to `debug!()`.
    // Must always be present — the kernel's panic handler and fault diagnostics
    // require it.
    components::debug_writer::DebugWriterComponent::new(uart_mux)
        .finalize(components::debug_writer_component_static!());
    caliptra_mcu_romtime::println!("[mcu-runtime] DebugWriter initialized");

    // LowLevelDebug capsule (alert-code printer used by user-app panic
    // handlers).  Stripped in `release` builds.
    #[cfg(not(feature = "release"))]
    let lldb = Some({
        let lldb = components::lldb::LowLevelDebugComponent::new(
            board_kernel,
            capsules_core::low_level_debug::DRIVER_NUM,
            uart_mux,
        )
        .finalize(components::low_level_debug_component_static!());
        caliptra_mcu_romtime::println!("[mcu-runtime] LowLevelDebugComponent initialized");
        lldb
    });
    #[cfg(feature = "release")]
    let lldb = None;

    // Setup the console.  Userspace `Console::<>::writer()` writes to this
    // syscall driver.  Stripped in `release` builds; user-app `writeln!()` calls use `let _ = ...`
    // so the syscall returning `NoDevice` does not panic.
    #[cfg(not(feature = "release"))]
    let console = Some({
        let console = components::console::ConsoleComponent::new(
            board_kernel,
            capsules_core::console::DRIVER_NUM,
            uart_mux,
        )
        .finalize(components::console_component_static!());
        caliptra_mcu_romtime::println!("[mcu-runtime] Console initialized");
        console
    });
    #[cfg(feature = "release")]
    let console = None;

    // Create a process printer for panic.
    // Use the attribute form (not `if cfg!(...)`) so the body is excluded from
    // compilation when the feature is off (it references items that may also
    // be cfg'd out, e.g. `uart_mux`).
    #[cfg(not(feature = "release"))]
    {
        let process_printer = components::process_printer::ProcessPrinterTextComponent::new()
            .finalize(components::process_printer_text_component_static!());
        PROCESS_PRINTER = Some(process_printer);
        caliptra_mcu_romtime::println!("[mcu-runtime] ProcessPrinter initialized");
    }

    #[cfg(any(
        feature = "spdm",
        feature = "streaming-boot",
        feature = "firmware-update",
        feature = "mctp-vdm-service",
        feature = "test-mctp-capsule-loopback",
        feature = "test-mctp-capsule-loopback-warm-reset"
    ))]
    let mux_mctp = {
        if MCU_STRAPS.active_i3c > 1 {
            caliptra_mcu_romtime::println!(
                "[mcu-runtime] WARNING: invalid active_i3c value {}, falling back to 0",
                MCU_STRAPS.active_i3c
            );
        }
        let active_i3c_core = if MCU_STRAPS.active_i3c == 1 {
            &peripherals.i3c1
        } else {
            &peripherals.i3c
        };
        caliptra_mcu_romtime::println!(
            "[mcu-runtime] Active I3C core for MCTP: {}",
            MCU_STRAPS.active_i3c
        );
        caliptra_mcu_components::mux_mctp::MCTPMuxComponent::new(active_i3c_core, mux_alarm)
            .with_uuid(mctp_endpoint_uuid)
            .finalize(mctp_mux_component_static!(InternalTimers, MCTPI3CBinding))
    };
    #[cfg(any(
        feature = "spdm",
        feature = "streaming-boot",
        feature = "firmware-update",
        feature = "mctp-vdm-service",
        feature = "test-mctp-capsule-loopback",
        feature = "test-mctp-capsule-loopback-warm-reset"
    ))]
    caliptra_mcu_romtime::println!("[mcu-runtime] MCTP mux initialized");

    #[cfg(feature = "spdm")]
    let mctp_spdm = caliptra_mcu_components::mctp_driver::MCTPDriverComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mctp::driver::MCTP_SPDM_DRIVER_NUM,
        mux_mctp,
        MessageType::Spdm,
    )
    .finalize(mctp_driver_component_static!(InternalTimers));
    #[cfg(feature = "spdm")]
    caliptra_mcu_romtime::println!("[mcu-runtime] MCTP SPDM driver component initialized");

    #[cfg(feature = "spdm")]
    let mctp_secure_spdm = caliptra_mcu_components::mctp_driver::MCTPDriverComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mctp::driver::MCTP_SECURE_SPDM_DRIVER_NUM,
        mux_mctp,
        MessageType::SecureSpdm,
    )
    .finalize(mctp_driver_component_static!(InternalTimers));
    #[cfg(feature = "spdm")]
    caliptra_mcu_romtime::println!("[mcu-runtime] MCTP Secure SPDM driver component initialized");

    #[cfg(any(feature = "streaming-boot", feature = "firmware-update"))]
    let mctp_pldm = caliptra_mcu_components::mctp_driver::MCTPDriverComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mctp::driver::MCTP_PLDM_DRIVER_NUM,
        mux_mctp,
        MessageType::Pldm,
    )
    .finalize(mctp_driver_component_static!(InternalTimers));
    #[cfg(any(feature = "streaming-boot", feature = "firmware-update"))]
    caliptra_mcu_romtime::println!("[mcu-runtime] MCTP PLDM driver component initialized");

    #[cfg(feature = "mctp-vdm-service")]
    let mctp_caliptra = caliptra_mcu_components::mctp_driver::MCTPDriverComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mctp::driver::MCTP_CALIPTRA_DRIVER_NUM,
        mux_mctp,
        MessageType::Caliptra,
    )
    .finalize(mctp_driver_component_static!(InternalTimers));
    #[cfg(feature = "mctp-vdm-service")]
    caliptra_mcu_romtime::println!("[mcu-runtime] MCTP Caliptra driver component initialized");

    let mci = caliptra_mcu_components::mci::MciComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mci::DRIVER_NUM,
        &peripherals.mci,
    )
    .finalize(kernel::static_buf!(caliptra_mcu_capsules_runtime::mci::Mci));
    caliptra_mcu_romtime::println!("[mcu-runtime] MCI driver component initialized");

    let mcu_mbox1_staging_sram = caliptra_mcu_components::mbox_sram::MboxSramComponent::new(
        peripherals.mci.registers.clone(),
        board_kernel,
        caliptra_mcu_capsules_runtime::mbox_sram::DRIVER_NUM_MCU_MBOX1_SRAM,
        core::slice::from_raw_parts_mut(
            (MCU_MEMORY_MAP.mci_offset + caliptra_mcu_mbox_driver::MCU_MBOX1_SRAM_OFFSET)
                as *mut u32,
            4 * 1024, // Allocate 4KB
        ),
        mux_alarm,
    )
    .finalize(mbox_sram_component_static!(InternalTimers<'static>));
    caliptra_mcu_romtime::println!("[mcu-runtime] MCU Mbox1 SRAM component initialized");

    let mux_mcu_mbox_flash = components::flash::FlashMuxComponent::new(
        &fpga_peripherals.flash_ctrl,
    )
    .finalize(components::flash_mux_component_static!(
        caliptra_mcu_flash_ctrl_fpga::EmulatedFlashCtrl
    ));
    #[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
    let mut staging_partition: [Option<&'static FlashPartition<'static>>; 1] = [None; 1];
    #[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
    instantiate_flash_partitions!(
        flash_partition_list_imaginary_flash,
        staging_partition,
        board_kernel,
        mux_mcu_mbox_flash,
        caliptra_mcu_flash_ctrl_fpga::EmulatedFlashCtrl,
        caliptra_mcu_flash_ctrl_fpga::ERASE_SECTOR_SIZE
    );
    #[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
    caliptra_mcu_romtime::println!("[mcu-runtime] Flash partition component initialized");

    // Logging flash capsules (array-based, supports crash-log second instance)
    #[cfg(feature = "userspace-log")]
    let mut logging_flash: [Option<
        &'static caliptra_mcu_capsules_runtime::logging::driver::LoggingFlashDriver<'static>,
    >;
        caliptra_mcu_config_fpga::flash::LOGGING_FLASH_INSTANCE_COUNT] =
        [None; caliptra_mcu_config_fpga::flash::LOGGING_FLASH_INSTANCE_COUNT];

    #[cfg(feature = "userspace-log")]
    instantiate_logging_flash!(
        logging_flash_list,
        logging_flash,
        board_kernel,
        mux_mcu_mbox_flash,
        caliptra_mcu_flash_ctrl_fpga::EmulatedFlashCtrl,
        caliptra_mcu_flash_ctrl_fpga::PAGE_SIZE,
        true
    );
    #[cfg(feature = "userspace-log")]
    caliptra_mcu_romtime::println!("[mcu-runtime] Logging flash component initialized");

    #[cfg(feature = "ocp-lock")]
    let ocp_lock_ctx = handoff.as_ref().map(|ho| {
        let state = caliptra_mcu_capsules_runtime::otp::OcpLockState {
            total_slots: ho.rom.ocp_lock.hek_state.total_slots,
            active_slot: ho.rom.ocp_lock.hek_state.active_slot,
        };
        caliptra_mcu_capsules_runtime::otp::OcpLockContext::new(
            state,
            &caliptra_mcu_platforms_common::ocp_lock_platform::RUNTIME_OCP_LOCK_PLATFORM,
        )
    });

    let otp = caliptra_mcu_components::otp::OtpComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::otp::DRIVER_NUM,
        #[cfg(feature = "ocp-lock")]
        ocp_lock_ctx,
        &peripherals.otp,
    )
    .finalize(kernel::static_buf!(caliptra_mcu_capsules_runtime::otp::Otp));
    caliptra_mcu_romtime::println!("[mcu-runtime] OTP component initialized");

    #[allow(static_mut_refs)]
    let system = caliptra_mcu_components::system::SystemComponent::new(unsafe { &mut FPGA_EXITER })
        .finalize(kernel::static_buf!(
            caliptra_mcu_capsules_runtime::system::System<'static, FpgaExiter>
        ));

    const CALIPTRA_SRAM_AXI_BASE: u32 = 0xA8C0_0000;
    let dma = caliptra_mcu_components::dma::DmaComponent::new(
        &fpga_peripherals.dma,
        board_kernel,
        caliptra_mcu_capsules_emulator::dma::DMA_CTRL_DRIVER_NUM,
        MCU_MEMORY_MAP.sram_offset,
        MCU_MEMORY_MAP.sram_size,
        CALIPTRA_SRAM_AXI_BASE,
    )
    .finalize(kernel::static_buf!(
        caliptra_mcu_capsules_emulator::dma::Dma<'static>
    ));

    // ExternalOTP: Async flash-backed implementation using the MCU mailbox flash mux.
    // OTP data is stored in the EMULATED_EXT_OTP_PARTITION region of the
    // imaginary flash, accessed through a dedicated FlashUser to avoid
    // register conflicts with the async EmulatedFlashCtrl.
    use caliptra_mcu_external_otp_driver::hil::ExternalOtpPartitionInfo;
    use caliptra_mcu_external_otp_emulator::ext_flash_otp::ExtFlashBackedExternalOtp;

    const EXTERNAL_OTP_PARTITIONS: &[ExternalOtpPartitionInfo] = &[
        ExternalOtpPartitionInfo {
            id: 0x01,
            size: 547,
        }, // IDevID ECC Cert
        ExternalOtpPartitionInfo {
            id: 0x02,
            size: 7741,
        }, // IDevID MLDSA certificate
    ];

    // Create a dedicated FlashUser from the MCU mailbox flash mux for OTP access.
    let otp_fl_user = components::flash::FlashUserComponent::new(mux_mcu_mbox_flash).finalize(
        components::flash_user_component_static!(caliptra_mcu_flash_ctrl_fpga::EmulatedFlashCtrl),
    );

    // Bridge page-level flash to byte-addressed FlashStorage.
    let otp_page_buffer = static_init!(
        caliptra_mcu_flash_ctrl_fpga::EmulatedFlashPage,
        caliptra_mcu_flash_ctrl_fpga::EmulatedFlashPage::default()
    );
    let otp_fs_to_pages = static_init!(
        caliptra_mcu_flash_driver::flash_storage_to_pages::FlashStorageToPages<
            'static,
            capsules_core::virtualizers::virtual_flash::FlashUser<
                'static,
                caliptra_mcu_flash_ctrl_fpga::EmulatedFlashCtrl<'static>,
            >,
        >,
        caliptra_mcu_flash_driver::flash_storage_to_pages::FlashStorageToPages::new(
            otp_fl_user,
            otp_page_buffer,
            caliptra_mcu_flash_ctrl_fpga::ERASE_SECTOR_SIZE,
        )
    );
    kernel::hil::flash::HasClient::set_client(otp_fl_user, otp_fs_to_pages);

    let otp_buffer = static_init!([u8; 4], [0u8; 4]);

    let external_otp_driver = static_init!(
        ExtFlashBackedExternalOtp<'static>,
        ExtFlashBackedExternalOtp::new(
            EXTERNAL_OTP_PARTITIONS,
            otp_fs_to_pages,
            EMULATED_EXT_OTP_PARTITION.offset,
            otp_buffer,
        )
    );
    caliptra_mcu_flash_driver::hil::FlashStorage::set_client(otp_fs_to_pages, external_otp_driver);

    let external_otp = caliptra_mcu_components::external_otp::ExternalOtpComponent::new(
        external_otp_driver,
        board_kernel,
        caliptra_mcu_capsules_runtime::external_otp::EXTERNAL_OTP_DRIVER_NUM,
    )
    .finalize(external_otp_component_static!());

    // DPE Handle Store + Software PCR Store: backed by the persistent storage
    // SRAM reservation (_sstorage.._estorage).  The region is split as:
    //   [_sstorage .. _sstorage + DPE_STORE_SIZE)  → DPE Handle Store
    //   [_sstorage + DPE_STORE_SIZE .. _estorage)   → Software PCR Store
    // When built outside the firmware-bundler (e.g. cargo check), _sstorage ==
    // _estorage == 0 so both slices are empty, which is safe.
    const DPE_STORE_SIZE: usize = 0x400; // 1 KiB → DPE Handle Store
    const PCR_STORE_SIZE: usize = 0xC00; // 3 KiB → Software PCR Store
    let (dpe_handle_store, pcr_store) = {
        let start = addr_of!(_sstorage) as *mut u8;
        let end = addr_of!(_estorage) as usize;
        let total_len = end.saturating_sub(start as usize);
        let dpe_len = DPE_STORE_SIZE.min(total_len);
        let pcr_len = PCR_STORE_SIZE.min(total_len.saturating_sub(dpe_len));
        let full: &'static mut [u8] = core::slice::from_raw_parts_mut(start, total_len);
        let (dpe_sram, rest) = full.split_at_mut(dpe_len);
        let pcr_sram = &mut rest[..pcr_len];
        let dpe = caliptra_mcu_components::dpe_handle_store::DpeHandleStoreComponent::new(
            board_kernel,
            caliptra_mcu_capsules_runtime::dpe_handle_store::DRIVER_NUM,
            dpe_sram,
        )
        .finalize(dpe_handle_store_component_static!());
        let pcr = caliptra_mcu_components::soft_pcr_store::SoftPcrStoreComponent::new(
            board_kernel,
            caliptra_mcu_capsules_runtime::soft_pcr_store::DRIVER_NUM,
            pcr_sram,
        )
        .finalize(soft_pcr_store_component_static!());
        (dpe, pcr)
    };

    #[cfg(feature = "mcu-mbox-service")]
    let mcu_mbox0 = caliptra_mcu_components::mcu_mbox::McuMboxComponent::new(
        board_kernel,
        caliptra_mcu_capsules_runtime::mcu_mbox::MCU_MBOX0_DRIVER_NUM,
        &peripherals.mcu_mbox0,
    )
    .finalize(mcu_mbox_component_static!(
        caliptra_mcu_mbox_driver::McuMailbox<'static, InternalTimers<'static>>
    ));

    peripherals.init();
    caliptra_mcu_romtime::println!("[mcu-runtime] Peripherals initialized");

    // Need to enable all interrupts for Tock Kernel
    chip.enable_pic_interrupts();
    chip.enable_timer_interrupts();

    // enable interrupts globally
    csr::CSR
        .mie
        .modify(csr::mie::mie::mext::SET + csr::mie::mie::msoft::SET + csr::mie::mie::BIT29::SET);
    csr::CSR.mstatus.modify(csr::mstatus::mstatus::mie::SET);

    #[cfg(any(
        feature = "spdm",
        feature = "streaming-boot",
        feature = "firmware-update",
        feature = "mctp-vdm-service",
        feature = "test-mctp-capsule-loopback",
        feature = "test-mctp-capsule-loopback-warm-reset"
    ))]
    {
        caliptra_mcu_romtime::println!("MUX MCTP enable");
        mux_mctp.enable();
    }

    caliptra_mcu_romtime::println!("MCU initialization complete.");
    caliptra_mcu_romtime::println!("Entering main loop.");

    let scheduler =
        components::sched::cooperative::CooperativeComponent::new(&*addr_of!(PROCESSES))
            .finalize(components::cooperative_component_static!(NUM_PROCS));

    let scheduler_timer = static_init!(
        VirtualSchedulerTimer<VirtualMuxAlarm<'static, InternalTimers<'static>>>,
        VirtualSchedulerTimer::new(systick_virtual_alarm)
    );

    let veer = static_init!(
        VeeR,
        VeeR {
            alarm,
            console,
            lldb,
            scheduler,
            scheduler_timer,
            #[cfg(feature = "spdm")]
            mctp_spdm,
            #[cfg(feature = "spdm")]
            mctp_secure_spdm,
            #[cfg(any(feature = "streaming-boot", feature = "firmware-update"))]
            mctp_pldm,
            #[cfg(feature = "mctp-vdm-service")]
            mctp_caliptra,
            //active_image_par,
            //recovery_image_par,
            #[cfg(any(feature = "flash-boot", feature = "firmware-update"))]
            staging_partition,
            mailbox,
            mci,
            #[cfg(feature = "mcu-mbox-service")]
            mcu_mbox0,
            mcu_mbox1_staging_sram,
            otp,
            external_otp,
            system,
            dma,
            #[cfg(feature = "userspace-log")]
            logging_flash,
            dpe_handle_store,
            pcr_store,
        }
    );

    #[cfg(not(feature = "test-mctp-capsule-loopback"))]
    kernel::process::load_processes(
        board_kernel,
        chip,
        core::slice::from_raw_parts(
            addr_of!(_sapps),
            addr_of!(_eapps) as usize - addr_of!(_sapps) as usize,
        ),
        core::slice::from_raw_parts_mut(
            addr_of_mut!(_sappmem),
            addr_of!(_eappmem) as usize - addr_of!(_sappmem) as usize,
        ),
        &mut *addr_of_mut!(PROCESSES),
        &FAULT_RESPONSE,
        &process_mgmt_cap,
    )
    .unwrap_or_else(|err| {
        caliptra_mcu_romtime::println!("Error loading processes!");
        caliptra_mcu_romtime::println!("{:?}", err);
    });

    #[cfg(any(
        feature = "test-flash-ctrl-read-write-page",
        feature = "test-flash-ctrl-erase-page",
        feature = "test-flash-storage-read-write",
        feature = "test-flash-storage-erase"
    ))]
    {
        PLATFORM = Some(veer);
        MAIN_CAP = Some(&create_capability!(capabilities::MainLoopCapability));
        BOARD = Some(board_kernel);
    }

    // Run any requested test.  Each arm is gated with `#[cfg(feature = ...)]`
    // (attribute form, not `if cfg!(...)`) so test bodies are excluded from
    // compilation entirely when their feature is off.
    #[allow(unused_mut, unused_assignments)]
    let mut exit: Option<u32> = None;

    #[cfg(feature = "test-handoff")]
    {
        debug!("Executing test-handoff");
        // Safety: Test code, no other users of Handoff table so it's safe to take a mutable reference.
        if let Some(ho) = unsafe { HandOff::new_mut() } {
            use caliptra_mcu_romtime::ocp_lock::HekSeedState;

            let ho_addr = ho.addr() as u32;
            let expected_addr = 0x5000_3C00;
            if ho.rom.ocp_lock.hek_state.active_slot == 2
                && ho.rom.ocp_lock.hek_state.active_state == HekSeedState::Programmed
                && ho.rom.ocp_lock.hek_state.total_slots == 8
                && ho_addr == expected_addr
                && ho.rom.fht_major_ver == caliptra_mcu_romtime::handoff::FHT_MAJOR_VERSION
                && ho.rom.fht_minor_ver == caliptra_mcu_romtime::handoff::FHT_MINOR_VERSION
            {
                caliptra_mcu_romtime::println!(
                    "[mcu-runtime] HandOff verification successful at 0x{:08x}",
                    ho_addr
                );
                exit = Some(0);
            } else {
                caliptra_mcu_romtime::println!(
                    "[mcu-runtime] HandOff verification FAILED: state={:?}, addr=0x{:08x}, expected=0x{:08x}, ver={}.{}",
                    ho.rom.ocp_lock.hek_state,
                    ho_addr,
                    expected_addr,
                    ho.rom.fht_major_ver,
                    ho.rom.fht_minor_ver,
                );
                exit = Some(1);
            }
        } else {
            caliptra_mcu_romtime::println!(
                "[mcu-runtime] HandOff verification FAILED: Handoff is None"
            );
            exit = Some(1);
        }
    }

    #[cfg(feature = "test-exit-immediately")]
    {
        caliptra_mcu_romtime::println!("Executing test-exit-immediately");
        exit = Some(0);
    }
    #[cfg(feature = "test-get-alarm-expired")]
    {
        caliptra_mcu_romtime::println!("Executing test-get-alarm-expired");
        exit = crate::tests::timer_alarm_test::run_test_get_alarm_expired();
    }
    #[cfg(feature = "test-i3c-simple")]
    {
        caliptra_mcu_romtime::println!("Executing test-i3c-simple");
        exit = crate::tests::i3c_target_test::run_test_i3c_simple();
    }
    #[cfg(feature = "test-i3c-constant-writes")]
    {
        caliptra_mcu_romtime::println!("Executing test-i3c-constant-writes");
        exit = crate::tests::i3c_target_test::run_test_i3c_constant_writes();
    }

    #[cfg(feature = "test-mctp-capsule-loopback")]
    {
        caliptra_mcu_romtime::println!("Executing test-mctp-capsule-loopback");
        crate::tests::mctp_test::test_mctp_capsule_loopback(mux_mctp);
    }

    #[cfg(feature = "test-mctp-capsule-loopback-warm-reset")]
    {
        const WARM_RESET_REQUESTED: u32 = 0x5752_5354;

        let mci = caliptra_mcu_romtime::Mci::new(StaticRef::new(
            MCU_MEMORY_MAP.mci_offset as *const mci::regs::Mci,
        ));
        let reset_marker = addr_of!(_sstorage) as *mut u32;
        if reset_marker.read_volatile() == WARM_RESET_REQUESTED {
            reset_marker.write_volatile(0);
            caliptra_mcu_romtime::println!("Executing test-mctp-capsule-loopback-warm-reset");
            crate::tests::mctp_test::test_mctp_capsule_loopback(mux_mctp);
        } else {
            caliptra_mcu_romtime::println!("Requesting warm reset for MCTP capsule loopback test");
            reset_marker.write_volatile(WARM_RESET_REQUESTED);
            mci.trigger_warm_reset();
            loop {}
        }
    }

    #[cfg(feature = "test-firmware-activate")]
    {
        let storage_start = addr_of!(_sstorage) as *mut u32;
        let storage_end = addr_of!(_estorage) as usize;
        let storage_len = (storage_end - storage_start as usize) / core::mem::size_of::<u32>();
        caliptra_mcu_romtime::println!(
            "Writing test pattern to storage region at {:p}, len {} bytes",
            storage_start,
            storage_len * 4
        );
        for i in 0..storage_len {
            unsafe { storage_start.add(i).write_volatile(i as u32) };
        }
    }

    #[cfg(feature = "test-firmware-v2")]
    {
        let storage_start = addr_of!(_sstorage) as *const u32;
        let storage_end = addr_of!(_estorage) as usize;
        let storage_len = (storage_end - storage_start as usize) / core::mem::size_of::<u32>();
        caliptra_mcu_romtime::println!(
            "Verifying storage region at {:p}, len {} bytes",
            storage_start,
            storage_len * 4
        );
        let mut mismatches = 0u32;
        for i in 0..storage_len {
            let val = unsafe { storage_start.add(i).read_volatile() };
            if val != i as u32 {
                mismatches += 1;
            }
        }
        if mismatches == 0 {
            caliptra_mcu_romtime::println!(
                "Storage verification PASSED: all {} words match",
                storage_len
            );
        } else {
            caliptra_mcu_romtime::println!(
                "Storage verification FAILED: {} / {} mismatches",
                mismatches,
                storage_len
            );
        }
    }

    if let Some(exit) = exit {
        crate::io::exit_fpga(exit);
    }

    // Disable WDT1 before running the loop
    let mci: StaticRef<mci::regs::Mci> =
        unsafe { StaticRef::new(MCU_MEMORY_MAP.mci_offset as *const mci::regs::Mci) };
    let mci_wdt = caliptra_mcu_romtime::Mci::new(mci);
    mci_wdt.disable_wdt();

    // Enable MCI Interrupts
    mci.intr_block_rf_global_intr_en_r
        .modify(mci::bits::GlobalIntrEnT::NotifEn::SET + mci::bits::GlobalIntrEnT::ErrorEn::SET);
    mci.intr_block_rf_notif0_intr_en_r
        .modify(mci::bits::Notif0IntrEnT::NotifCptraMcuResetReqEn::SET);

    mci_wdt.set_flow_milestone(McuBootMilestones::FIRMWARE_OS_INITIALIZED.into());
    board_kernel.kernel_loop(veer, chip, None::<&kernel::ipc::IPC<0>>, &main_loop_cap);
}

#[cfg(any(
    feature = "test-flash-ctrl-read-write-page",
    feature = "test-flash-ctrl-erase-page",
    feature = "test-flash-storage-read-write",
    feature = "test-flash-storage-erase"
))]
pub fn run_kernel_op(loops: usize) {
    unsafe {
        for _i in 0..loops {
            BOARD.unwrap().kernel_loop_operation(
                PLATFORM.unwrap(),
                CHIP.unwrap(),
                None::<&kernel::ipc::IPC<0>>,
                true,
                MAIN_CAP.unwrap(),
            );
        }
    }
}
