# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sources_1/new/BCD_Counter_8.vhd"
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sim_BCD_Counter/new/BCD_Counter_8_tb.vhd"

# Do not sort compile order
nosort
