

================================================================
== Vivado HLS Report for 'multiply'
================================================================
* Date:           Wed Apr 24 21:45:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   92|   92|   92|   92|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   90|   90|         2|          1|          1|    90|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 20.8>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ky_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ky)" [current_conv/current_conv.cpp:77]   --->   Operation 5 'read' 'ky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kx)" [current_conv/current_conv.cpp:77]   --->   Operation 6 'read' 'kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%chin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chin)" [current_conv/current_conv.cpp:77]   --->   Operation 7 'read' 'chin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.47ns)   --->   "%tmp = icmp sgt i32 %kx_read, 0" [current_conv/current_conv.cpp:77]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %kx_read to i31" [current_conv/current_conv.cpp:77]   --->   Operation 9 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "%smax = select i1 %tmp, i31 %tmp_11, i31 0" [current_conv/current_conv.cpp:77]   --->   Operation 10 'select' 'smax' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax to i32" [current_conv/current_conv.cpp:77]   --->   Operation 11 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%tmp_1 = icmp sgt i32 %ky_read, 0" [current_conv/current_conv.cpp:77]   --->   Operation 12 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %ky_read to i31" [current_conv/current_conv.cpp:77]   --->   Operation 13 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%smax1 = select i1 %tmp_1, i31 %tmp_12, i31 0" [current_conv/current_conv.cpp:77]   --->   Operation 14 'select' 'smax1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1 to i32" [current_conv/current_conv.cpp:77]   --->   Operation 15 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (8.24ns)   --->   "%tmp_2 = mul i32 %smax1_cast, %smax_cast" [current_conv/current_conv.cpp:84]   --->   Operation 16 'mul' 'tmp_2' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cast = zext i32 %ky_read to i64" [current_conv/current_conv.cpp:77]   --->   Operation 17 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %kx_read to i64" [current_conv/current_conv.cpp:77]   --->   Operation 18 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast" [current_conv/current_conv.cpp:77]   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %chin_read to i96" [current_conv/current_conv.cpp:77]   --->   Operation 20 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [current_conv/current_conv.cpp:77]   --->   Operation 21 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (12.3ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_conv/current_conv.cpp:77]   --->   Operation 22 'mul' 'bound4' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [current_conv/current_conv.cpp:84]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 28.5>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i96 [ 0, %0 ], [ %indvar_flatten_next1, %.reset7 ]"   --->   Operation 24 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%index = phi i32 [ 0, %0 ], [ %index_mid2, %.reset7 ]" [current_conv/current_conv.cpp:77]   --->   Operation 25 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c = phi i31 [ 0, %0 ], [ %c_mid2, %.reset7 ]" [current_conv/current_conv.cpp:77]   --->   Operation 26 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset7 ]" [current_conv/current_conv.cpp:77]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%index_1 = phi i32 [ 0, %0 ], [ %index_1_mid2, %.reset7 ]" [current_conv/current_conv.cpp:90]   --->   Operation 28 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_mid2, %.reset7 ]" [current_conv/current_conv.cpp:90]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ 0.000000e+00, %0 ], [ %sum, %.reset7 ]"   --->   Operation 30 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%index_2 = phi i32 [ 0, %0 ], [ %tmp_10, %.reset7 ]" [current_conv/current_conv.cpp:95]   --->   Operation 31 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_1, %.reset7 ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c_cast_mid1 = zext i31 %c to i32" [current_conv/current_conv.cpp:84]   --->   Operation 33 'zext' 'c_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (8.51ns)   --->   "%tmp_5 = mul nsw i32 %ky_read, %c_cast_mid1" [current_conv/current_conv.cpp:94]   --->   Operation 34 'mul' 'tmp_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i31 %i to i32" [current_conv/current_conv.cpp:87]   --->   Operation 35 'zext' 'i_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%tmp_8 = add i32 %tmp_5, %i_cast_mid1" [current_conv/current_conv.cpp:94]   --->   Operation 36 'add' 'tmp_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [current_conv/current_conv.cpp:90]   --->   Operation 37 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %j_cast, %kx_read" [current_conv/current_conv.cpp:90]   --->   Operation 38 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (3.12ns)   --->   "%exitcond_flatten1 = icmp eq i96 %indvar_flatten1, %bound4" [current_conv/current_conv.cpp:77]   --->   Operation 39 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (4.43ns)   --->   "%indvar_flatten_next1 = add i96 %indvar_flatten1, 1"   --->   Operation 40 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %2, label %.reset7" [current_conv/current_conv.cpp:77]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.52ns)   --->   "%c_s = add i31 %c, 1" [current_conv/current_conv.cpp:84]   --->   Operation 42 'add' 'c_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_cast = zext i31 %c_s to i32" [current_conv/current_conv.cpp:84]   --->   Operation 43 'zext' 'c_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%index_s = add i32 %tmp_2, %index" [current_conv/current_conv.cpp:95]   --->   Operation 44 'add' 'index_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [current_conv/current_conv.cpp:77]   --->   Operation 45 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.69ns)   --->   "%index_1_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_1" [current_conv/current_conv.cpp:77]   --->   Operation 46 'select' 'index_1_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%i_mid = select i1 %exitcond_flatten, i31 0, i31 %i" [current_conv/current_conv.cpp:77]   --->   Operation 47 'select' 'i_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node index_2_mid2)   --->   "%index_2_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_2" [current_conv/current_conv.cpp:77]   --->   Operation 48 'select' 'index_2_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (8.51ns)   --->   "%tmp_5_mid1 = mul nsw i32 %c_cast, %ky_read" [current_conv/current_conv.cpp:94]   --->   Operation 49 'mul' 'tmp_5_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid1)   --->   "%tmp_5_mid2 = select i1 %exitcond_flatten, i32 %tmp_5_mid1, i32 %tmp_5" [current_conv/current_conv.cpp:94]   --->   Operation 50 'select' 'tmp_5_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_mid2_v)   --->   "%tmp_9_mid223_v = select i1 %exitcond_flatten, i32 %tmp_5_mid1, i32 %tmp_8" [current_conv/current_conv.cpp:94]   --->   Operation 51 'select' 'tmp_9_mid223_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%j_cast_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [current_conv/current_conv.cpp:90]   --->   Operation 52 'select' 'j_cast_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%tmp_mid = select i1 %exitcond_flatten, i1 %tmp, i1 %tmp_s" [current_conv/current_conv.cpp:90]   --->   Operation 53 'select' 'tmp_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns)   --->   "%index_mid2 = select i1 %exitcond_flatten, i32 %index_s, i32 %index" [current_conv/current_conv.cpp:77]   --->   Operation 54 'select' 'index_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.73ns)   --->   "%c_mid2 = select i1 %exitcond_flatten, i31 %c_s, i31 %c" [current_conv/current_conv.cpp:77]   --->   Operation 55 'select' 'c_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i_mid, 1" [current_conv/current_conv.cpp:87]   --->   Operation 56 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%tmp_7_dup = add i32 %smax_cast, %index_1_mid" [current_conv/current_conv.cpp:95]   --->   Operation 57 'add' 'tmp_7_dup' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid1)   --->   "%i_cast = zext i31 %i_1 to i32" [current_conv/current_conv.cpp:87]   --->   Operation 58 'zext' 'i_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.69ns) (out node of the LUT)   --->   "%index_2_mid2 = select i1 %tmp_mid, i32 %index_2_mid, i32 %tmp_7_dup" [current_conv/current_conv.cpp:90]   --->   Operation 59 'select' 'index_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_8_mid1 = add i32 %i_cast, %tmp_5_mid2" [current_conv/current_conv.cpp:94]   --->   Operation 60 'add' 'tmp_8_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_9_mid2_v = select i1 %tmp_mid, i32 %tmp_9_mid223_v, i32 %tmp_8_mid1" [current_conv/current_conv.cpp:94]   --->   Operation 61 'select' 'tmp_9_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (8.51ns)   --->   "%tmp_9_mid2 = mul i32 %tmp_9_mid2_v, %kx_read" [current_conv/current_conv.cpp:94]   --->   Operation 62 'mul' 'tmp_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%j_cast_mid2 = select i1 %tmp_mid, i31 %j_cast_mid, i31 0" [current_conv/current_conv.cpp:90]   --->   Operation 63 'select' 'j_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%j_cast_mid2_cast = zext i31 %j_cast_mid2 to i32" [current_conv/current_conv.cpp:90]   --->   Operation 64 'zext' 'j_cast_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%index_1_mid2 = select i1 %tmp_mid, i32 %index_1_mid, i32 %tmp_7_dup" [current_conv/current_conv.cpp:90]   --->   Operation 65 'select' 'index_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%i_mid2 = select i1 %tmp_mid, i31 %i_mid, i31 %i_1" [current_conv/current_conv.cpp:90]   --->   Operation 66 'select' 'i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %index_2_mid2 to i64" [current_conv/current_conv.cpp:94]   --->   Operation 67 'sext' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%feature_buffer_addr = getelementptr [25600 x float]* %feature_buffer, i64 0, i64 %tmp_4" [current_conv/current_conv.cpp:94]   --->   Operation 68 'getelementptr' 'feature_buffer_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%feature_buffer_load = load float* %feature_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 69 'load' 'feature_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 70 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_6 = add nsw i32 %j_cast_mid2_cast, %tmp_9_mid2" [current_conv/current_conv.cpp:94]   --->   Operation 70 'add' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %tmp_6 to i64" [current_conv/current_conv.cpp:94]   --->   Operation 71 'sext' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr [25600 x float]* %weight_buffer, i64 0, i64 %tmp_7" [current_conv/current_conv.cpp:94]   --->   Operation 72 'getelementptr' 'weight_buffer_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%weight_buffer_load = load float* %weight_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 73 'load' 'weight_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%tmp_10 = add nsw i32 %index_2_mid2, 1" [current_conv/current_conv.cpp:95]   --->   Operation 74 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.52ns)   --->   "%j_op = add i31 %j, 1" [current_conv/current_conv.cpp:90]   --->   Operation 75 'add' 'j_op' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node j_1)   --->   "%j_mid213_op = select i1 %exitcond_flatten, i31 1, i31 %j_op" [current_conv/current_conv.cpp:90]   --->   Operation 76 'select' 'j_mid213_op' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.73ns) (out node of the LUT)   --->   "%j_1 = select i1 %tmp_mid, i31 %j_mid213_op, i31 1" [current_conv/current_conv.cpp:90]   --->   Operation 77 'select' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (3.52ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1" [current_conv/current_conv.cpp:77]   --->   Operation 78 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op" [current_conv/current_conv.cpp:77]   --->   Operation 79 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 31.4>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 90, i64 90, i64 90)"   --->   Operation 80 'speclooptripcount' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [current_conv/current_conv.cpp:90]   --->   Operation 81 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:91]   --->   Operation 82 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%feature_buffer_load = load float* %feature_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 83 'load' 'feature_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%weight_buffer_load = load float* %weight_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 84 'load' 'weight_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%tmp_9 = fmul float %feature_buffer_load, %weight_buffer_load" [current_conv/current_conv.cpp:94]   --->   Operation 85 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (28.2ns) (out node of the LUT)   --->   "%sum = fadd float %sum_2, %tmp_9" [current_conv/current_conv.cpp:94]   --->   Operation 86 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)" [current_conv/current_conv.cpp:96]   --->   Operation 87 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %1" [current_conv/current_conv.cpp:90]   --->   Operation 88 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "ret float %sum_2" [current_conv/current_conv.cpp:100]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ chin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ky_read              (read             ) [ 00110]
kx_read              (read             ) [ 00110]
chin_read            (read             ) [ 00000]
tmp                  (icmp             ) [ 00110]
tmp_11               (trunc            ) [ 00000]
smax                 (select           ) [ 00000]
smax_cast            (zext             ) [ 00110]
tmp_1                (icmp             ) [ 00000]
tmp_12               (trunc            ) [ 00000]
smax1                (select           ) [ 00000]
smax1_cast           (zext             ) [ 00000]
tmp_2                (mul              ) [ 00110]
cast                 (zext             ) [ 00000]
cast1                (zext             ) [ 00000]
bound                (mul              ) [ 00110]
cast2                (zext             ) [ 00000]
cast3                (zext             ) [ 00000]
bound4               (mul              ) [ 00110]
StgValue_23          (br               ) [ 01110]
indvar_flatten1      (phi              ) [ 00100]
index                (phi              ) [ 00100]
c                    (phi              ) [ 00100]
indvar_flatten       (phi              ) [ 00100]
index_1              (phi              ) [ 00100]
i                    (phi              ) [ 00100]
sum_2                (phi              ) [ 00111]
index_2              (phi              ) [ 00100]
j                    (phi              ) [ 00100]
c_cast_mid1          (zext             ) [ 00000]
tmp_5                (mul              ) [ 00000]
i_cast_mid1          (zext             ) [ 00000]
tmp_8                (add              ) [ 00000]
j_cast               (zext             ) [ 00000]
tmp_s                (icmp             ) [ 00000]
exitcond_flatten1    (icmp             ) [ 00110]
indvar_flatten_next1 (add              ) [ 01110]
StgValue_41          (br               ) [ 00000]
c_s                  (add              ) [ 00000]
c_cast               (zext             ) [ 00000]
index_s              (add              ) [ 00000]
exitcond_flatten     (icmp             ) [ 00000]
index_1_mid          (select           ) [ 00000]
i_mid                (select           ) [ 00000]
index_2_mid          (select           ) [ 00000]
tmp_5_mid1           (mul              ) [ 00000]
tmp_5_mid2           (select           ) [ 00000]
tmp_9_mid223_v       (select           ) [ 00000]
j_cast_mid           (select           ) [ 00000]
tmp_mid              (select           ) [ 00000]
index_mid2           (select           ) [ 01110]
c_mid2               (select           ) [ 01110]
i_1                  (add              ) [ 00000]
tmp_7_dup            (add              ) [ 00000]
i_cast               (zext             ) [ 00000]
index_2_mid2         (select           ) [ 00000]
tmp_8_mid1           (add              ) [ 00000]
tmp_9_mid2_v         (select           ) [ 00000]
tmp_9_mid2           (mul              ) [ 00000]
j_cast_mid2          (select           ) [ 00000]
j_cast_mid2_cast     (zext             ) [ 00000]
index_1_mid2         (select           ) [ 01110]
i_mid2               (select           ) [ 01110]
tmp_4                (sext             ) [ 00000]
feature_buffer_addr  (getelementptr    ) [ 00110]
tmp_6                (add              ) [ 00000]
tmp_7                (sext             ) [ 00000]
weight_buffer_addr   (getelementptr    ) [ 00110]
tmp_10               (add              ) [ 01110]
j_op                 (add              ) [ 00000]
j_mid213_op          (select           ) [ 00000]
j_1                  (select           ) [ 01110]
indvar_flatten_op    (add              ) [ 00000]
indvar_flatten_next  (select           ) [ 01110]
StgValue_80          (speclooptripcount) [ 00000]
tmp_3                (specregionbegin  ) [ 00000]
StgValue_82          (specpipeline     ) [ 00000]
feature_buffer_load  (load             ) [ 00000]
weight_buffer_load   (load             ) [ 00000]
tmp_9                (fmul             ) [ 00000]
sum                  (fadd             ) [ 01110]
empty                (specregionend    ) [ 00000]
StgValue_88          (br               ) [ 01110]
StgValue_89          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="chin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ky">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ky"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="ky_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ky_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="kx_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kx_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="chin_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chin_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="feature_buffer_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_buffer_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="15" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_buffer_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="weight_buffer_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_load/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="indvar_flatten1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="96" slack="1"/>
<pin id="90" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten1_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="96" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="index_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="index_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="c_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="1"/>
<pin id="112" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="31" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="indvar_flatten_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="index_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_1 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="index_1_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="1"/>
<pin id="145" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="31" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="sum_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="sum_2_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="index_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="index_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_2/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="1"/>
<pin id="179" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="31" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sum_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="smax_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="smax_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_12_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="smax1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="31" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="smax1_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax1_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cast1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bound_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cast2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="cast3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="bound4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="c_cast_mid1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast_mid1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="31" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_cast_mid1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_8_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="31" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="j_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond_flatten1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="96" slack="0"/>
<pin id="308" dir="0" index="1" bw="96" slack="1"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvar_flatten_next1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="96" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="c_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_s/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="c_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="index_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_s/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond_flatten_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="1"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="index_1_mid_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1_mid/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_mid_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="31" slack="0"/>
<pin id="349" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="index_2_mid_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2_mid/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_5_mid1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_mid1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_mid2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_9_mid223_v_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid223_v/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="j_cast_mid_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="31" slack="0"/>
<pin id="386" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_mid_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="1"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="index_mid2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="32" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_mid2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="c_mid2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="31" slack="0"/>
<pin id="408" dir="0" index="2" bw="31" slack="0"/>
<pin id="409" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_dup_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_dup/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="index_2_mid2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2_mid2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_8_mid1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_mid1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_9_mid2_v_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid2_v/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_9_mid2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_mid2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="j_cast_mid2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="31" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid2/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="j_cast_mid2_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="index_1_mid2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1_mid2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_mid2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="31" slack="0"/>
<pin id="478" dir="0" index="2" bw="31" slack="0"/>
<pin id="479" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_10_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="j_op_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_op/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_mid213_op_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="31" slack="0"/>
<pin id="515" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid213_op/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="j_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="31" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="indvar_flatten_op_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="indvar_flatten_next_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="64" slack="0"/>
<pin id="537" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="ky_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ky_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="kx_read_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kx_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="558" class="1005" name="smax_cast_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smax_cast "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="bound_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="573" class="1005" name="bound4_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="96" slack="1"/>
<pin id="575" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="578" class="1005" name="exitcond_flatten1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="indvar_flatten_next1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="96" slack="0"/>
<pin id="584" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="index_mid2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index_mid2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="c_mid2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="index_1_mid2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index_1_mid2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i_mid2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="0"/>
<pin id="604" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="feature_buffer_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="1"/>
<pin id="609" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="feature_buffer_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="weight_buffer_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="1"/>
<pin id="614" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_10_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="622" class="1005" name="j_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="indvar_flatten_next_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="632" class="1005" name="sum_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="154" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="69" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="82" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="50" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="50" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="200" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="44" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="44" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="222" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="218" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="44" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="50" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="56" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="258" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="114" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="147" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="181" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="92" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="92" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="114" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="103" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="125" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="136" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="332" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="147" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="332" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="327" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="170" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="323" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="332" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="282" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="332" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="361" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="291" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="332" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="181" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="332" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="301" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="332" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="327" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="103" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="332" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="317" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="114" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="345" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="337" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="413" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="390" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="353" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="419" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="424" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="366" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="390" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="374" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="390" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="382" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="14" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="390" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="337" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="419" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="390" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="345" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="413" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="428" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="492"><net_src comp="463" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="450" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="503"><net_src comp="428" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="181" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="24" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="332" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="390" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="511" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="125" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="332" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="44" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="550"><net_src comp="50" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="556"><net_src comp="200" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="561"><net_src comp="218" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="566"><net_src comp="244" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="571"><net_src comp="258" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="576"><net_src comp="272" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="581"><net_src comp="306" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="311" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="590"><net_src comp="397" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="595"><net_src comp="405" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="600"><net_src comp="467" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="605"><net_src comp="475" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="610"><net_src comp="62" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="615"><net_src comp="75" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="620"><net_src comp="499" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="625"><net_src comp="519" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="630"><net_src comp="533" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="635"><net_src comp="188" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: multiply : feature_buffer | {2 3 }
	Port: multiply : weight_buffer | {2 3 }
	Port: multiply : chin | {1 }
	Port: multiply : kx | {1 }
	Port: multiply : ky | {1 }
  - Chain level:
	State 1
		smax : 1
		smax_cast : 2
		smax1 : 1
		smax1_cast : 2
		tmp_2 : 3
		bound : 1
		cast3 : 2
		bound4 : 3
	State 2
		c_cast_mid1 : 1
		tmp_5 : 2
		i_cast_mid1 : 1
		tmp_8 : 3
		j_cast : 1
		tmp_s : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_41 : 2
		c_s : 1
		c_cast : 2
		index_s : 1
		exitcond_flatten : 1
		index_1_mid : 2
		i_mid : 2
		index_2_mid : 2
		tmp_5_mid1 : 3
		tmp_5_mid2 : 4
		tmp_9_mid223_v : 4
		j_cast_mid : 2
		tmp_mid : 3
		index_mid2 : 2
		c_mid2 : 2
		i_1 : 3
		tmp_7_dup : 3
		i_cast : 4
		index_2_mid2 : 4
		tmp_8_mid1 : 5
		tmp_9_mid2_v : 6
		tmp_9_mid2 : 7
		j_cast_mid2 : 4
		j_cast_mid2_cast : 5
		index_1_mid2 : 4
		i_mid2 : 4
		tmp_4 : 5
		feature_buffer_addr : 6
		feature_buffer_load : 7
		tmp_6 : 8
		tmp_7 : 9
		weight_buffer_addr : 10
		weight_buffer_load : 11
		tmp_10 : 5
		j_op : 1
		j_mid213_op : 2
		j_1 : 4
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		tmp_9 : 1
		sum : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         smax_fu_210         |    0    |    0    |    31   |
|          |         smax1_fu_232        |    0    |    0    |    31   |
|          |      index_1_mid_fu_337     |    0    |    0    |    32   |
|          |         i_mid_fu_345        |    0    |    0    |    31   |
|          |      index_2_mid_fu_353     |    0    |    0    |    32   |
|          |      tmp_5_mid2_fu_366      |    0    |    0    |    32   |
|          |    tmp_9_mid223_v_fu_374    |    0    |    0    |    32   |
|          |      j_cast_mid_fu_382      |    0    |    0    |    31   |
|          |        tmp_mid_fu_390       |    0    |    0    |    2    |
|  select  |      index_mid2_fu_397      |    0    |    0    |    32   |
|          |        c_mid2_fu_405        |    0    |    0    |    31   |
|          |     index_2_mid2_fu_428     |    0    |    0    |    32   |
|          |     tmp_9_mid2_v_fu_442     |    0    |    0    |    32   |
|          |      j_cast_mid2_fu_455     |    0    |    0    |    31   |
|          |     index_1_mid2_fu_467     |    0    |    0    |    32   |
|          |        i_mid2_fu_475        |    0    |    0    |    31   |
|          |      j_mid213_op_fu_511     |    0    |    0    |    31   |
|          |          j_1_fu_519         |    0    |    0    |    31   |
|          |  indvar_flatten_next_fu_533 |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          sum_fu_188         |    2    |   177   |   385   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_291        |    0    |    0    |    39   |
|          | indvar_flatten_next1_fu_311 |    0    |    0    |   103   |
|          |          c_s_fu_317         |    0    |    0    |    38   |
|          |        index_s_fu_327       |    0    |    0    |    39   |
|          |          i_1_fu_413         |    0    |    0    |    38   |
|    add   |       tmp_7_dup_fu_419      |    0    |    0    |    39   |
|          |      tmp_8_mid1_fu_436      |    0    |    0    |    39   |
|          |         tmp_6_fu_488        |    0    |    0    |    39   |
|          |        tmp_10_fu_499        |    0    |    0    |    39   |
|          |         j_op_fu_505         |    0    |    0    |    38   |
|          |   indvar_flatten_op_fu_527  |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |         tmp_9_fu_193        |    3    |   128   |   320   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_244        |    4    |    0    |    24   |
|          |         bound_fu_258        |    4    |    0    |    20   |
|    mul   |        bound4_fu_272        |    8    |    0    |    47   |
|          |         tmp_5_fu_282        |    4    |    0    |    20   |
|          |      tmp_5_mid1_fu_361      |    4    |    0    |    20   |
|          |      tmp_9_mid2_fu_450      |    4    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_200         |    0    |    0    |    18   |
|          |         tmp_1_fu_222        |    0    |    0    |    18   |
|   icmp   |         tmp_s_fu_301        |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_306  |    0    |    0    |    50   |
|          |   exitcond_flatten_fu_332   |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |      ky_read_read_fu_44     |    0    |    0    |    0    |
|   read   |      kx_read_read_fu_50     |    0    |    0    |    0    |
|          |     chin_read_read_fu_56    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_11_fu_206        |    0    |    0    |    0    |
|          |        tmp_12_fu_228        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       smax_cast_fu_218      |    0    |    0    |    0    |
|          |      smax1_cast_fu_240      |    0    |    0    |    0    |
|          |         cast_fu_250         |    0    |    0    |    0    |
|          |         cast1_fu_254        |    0    |    0    |    0    |
|          |         cast2_fu_264        |    0    |    0    |    0    |
|   zext   |         cast3_fu_268        |    0    |    0    |    0    |
|          |      c_cast_mid1_fu_278     |    0    |    0    |    0    |
|          |      i_cast_mid1_fu_287     |    0    |    0    |    0    |
|          |        j_cast_fu_297        |    0    |    0    |    0    |
|          |        c_cast_fu_323        |    0    |    0    |    0    |
|          |        i_cast_fu_424        |    0    |    0    |    0    |
|          |   j_cast_mid2_cast_fu_463   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |         tmp_4_fu_483        |    0    |    0    |    0    |
|          |         tmp_7_fu_494        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    33   |   305   |   2112  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       bound4_reg_573       |   96   |
|        bound_reg_568       |   64   |
|       c_mid2_reg_592       |   31   |
|          c_reg_110         |   31   |
|  exitcond_flatten1_reg_578 |    1   |
| feature_buffer_addr_reg_607|   15   |
|       i_mid2_reg_602       |   31   |
|          i_reg_143         |   31   |
|    index_1_mid2_reg_597    |   32   |
|       index_1_reg_132      |   32   |
|       index_2_reg_166      |   32   |
|     index_mid2_reg_587     |   32   |
|        index_reg_99        |   32   |
|   indvar_flatten1_reg_88   |   96   |
|indvar_flatten_next1_reg_582|   96   |
| indvar_flatten_next_reg_627|   64   |
|   indvar_flatten_reg_121   |   64   |
|         j_1_reg_622        |   31   |
|          j_reg_177         |   31   |
|       kx_read_reg_547      |   32   |
|       ky_read_reg_541      |   32   |
|      smax_cast_reg_558     |   32   |
|        sum_2_reg_154       |   32   |
|         sum_reg_632        |   32   |
|       tmp_10_reg_617       |   32   |
|        tmp_2_reg_563       |   32   |
|         tmp_reg_553        |    1   |
| weight_buffer_addr_reg_612 |   15   |
+----------------------------+--------+
|            Total           |  1082  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  15  |   30   ||    9    |
|   sum_2_reg_154  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   124  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |   305  |  2112  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |  1082  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    5   |  1387  |  2139  |
+-----------+--------+--------+--------+--------+
