Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 22 16:14:15 2025
| Host         : DESKTOP-HM2P47S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (7)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   74          inf        0.000                      0                   74           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 red_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.046ns  (logic 2.802ns (69.249%)  route 1.244ns (30.751%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  red_temp_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.246     0.246 r  red_temp_reg/Q
                         net (fo=2, routed)           1.244     1.490    RED_LED_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.556     4.046 r  RED_LED_OBUF_inst/O
                         net (fo=0)                   0.000     4.046    RED_LED
    P18                                                               r  RED_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.994ns  (logic 2.703ns (67.665%)  route 1.292ns (32.335%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  green_temp_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  green_temp_reg/Q
                         net (fo=2, routed)           1.292     1.561    GREEN_LED_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.994 r  GREEN_LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.994    GREEN_LED
    U16                                                               r  GREEN_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.881ns (32.091%)  route 1.865ns (67.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.032     2.746    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  counter_wait_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_wait_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 0.881ns (32.348%)  route 1.843ns (67.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.661    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.714 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=35, routed)          1.010     2.724    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X3Y1           FDCE                                         f  counter_wait_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 green_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  green_temp_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  green_temp_reg/Q
                         net (fo=2, routed)           0.141     0.241    GREEN_LED_OBUF
    SLICE_X1Y1           LUT4 (Prop_lut4_I3_O)        0.028     0.269 r  green_temp_i_1/O
                         net (fo=1, routed)           0.000     0.269    green_temp_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  green_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (44.033%)  route 0.163ns (55.967%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.163     0.263    current_state[1]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.028     0.291 r  counter_wait[15]_i_1/O
                         net (fo=1, routed)           0.000     0.291    counter_wait[15]
    SLICE_X3Y4           FDCE                                         r  counter_wait_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.130ns (44.416%)  route 0.163ns (55.584%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.163     0.263    current_state[1]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.030     0.293 r  counter_wait[16]_i_1/O
                         net (fo=1, routed)           0.000     0.293    counter_wait[16]
    SLICE_X3Y4           FDCE                                         r  counter_wait_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.128ns (43.187%)  route 0.168ns (56.813%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.168     0.268    current_state[1]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.028     0.296 r  counter_wait[21]_i_1/O
                         net (fo=1, routed)           0.000     0.296    counter_wait[21]
    SLICE_X3Y6           FDCE                                         r  counter_wait_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.071%)  route 0.169ns (56.929%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=39, routed)          0.169     0.269    current_state[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.028     0.297 r  counter_wait[17]_i_1/O
                         net (fo=1, routed)           0.000     0.297    counter_wait[17]
    SLICE_X3Y5           FDCE                                         r  counter_wait_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.042%)  route 0.169ns (56.958%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.169     0.269    current_state[1]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.028     0.297 r  counter_wait[23]_i_1/O
                         net (fo=1, routed)           0.000     0.297    counter_wait[23]
    SLICE_X3Y6           FDCE                                         r  counter_wait_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.130ns (43.568%)  route 0.168ns (56.432%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.168     0.268    current_state[1]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.030     0.298 r  counter_wait[22]_i_1/O
                         net (fo=1, routed)           0.000     0.298    counter_wait[22]
    SLICE_X3Y6           FDCE                                         r  counter_wait_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.133ns (44.013%)  route 0.169ns (55.987%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=39, routed)          0.169     0.269    current_state[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.033     0.302 r  counter_wait[18]_i_1/O
                         net (fo=1, routed)           0.000     0.302    counter_wait[18]
    SLICE_X3Y5           FDCE                                         r  counter_wait_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.133ns (43.983%)  route 0.169ns (56.017%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=38, routed)          0.169     0.269    current_state[1]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.033     0.302 r  counter_wait[24]_i_1/O
                         net (fo=1, routed)           0.000     0.302    counter_wait[24]
    SLICE_X3Y6           FDCE                                         r  counter_wait_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_wait_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.128ns (39.888%)  route 0.193ns (60.112%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.193     0.293    current_state[2]
    SLICE_X3Y5           LUT4 (Prop_lut4_I1_O)        0.028     0.321 r  counter_wait[19]_i_1/O
                         net (fo=1, routed)           0.000     0.321    counter_wait[19]
    SLICE_X3Y5           FDCE                                         r  counter_wait_reg[19]/D
  -------------------------------------------------------------------    -------------------





