{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606076322070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606076322073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 15:18:42 2020 " "Processing started: Sun Nov 22 15:18:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606076322073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076322073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076322074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606076322401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606076322401 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.sv(193) " "Verilog HDL information at memory_access.sv(193): always construct contains both blocking and non-blocking assignments" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606076328376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_BUS_STATE data_bus_state memory_access.sv(187) " "Verilog HDL Declaration information at memory_access.sv(187): object \"DATA_BUS_STATE\" differs only in case from object \"data_bus_state\" in the same scope" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 187 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606076328377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../core/decode.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "../core/global_pkg.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fetch_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stm " "Found entity 1: fetch_stm" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../core/vga.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../core/vga_controller.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/console.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cross_bar.sv(43) " "Verilog HDL information at cross_bar.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606076328397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB4 " "Found entity 1: WB4" {  } { { "../core/wishbone.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../core/regfile.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076328407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606076328494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_rst\"" {  } { { "../core/soc.sv" "debounce_rst" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076328501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 debounce.sv(20) " "Verilog HDL assignment warning at debounce.sv(20): truncated value with size 32 to match size of target (22)" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076328502 "|soc|debounce:debounce_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB4 WB4:inst_bus " "Elaborating entity \"WB4\" for hierarchy \"WB4:inst_bus\"" {  } { { "../core/soc.sv" "inst_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076328503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_bar cross_bar:cross_bar_0 " "Elaborating entity \"cross_bar\" for hierarchy \"cross_bar:cross_bar_0\"" {  } { { "../core/soc.sv" "cross_bar_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076328505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:MEMORY_INST " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:MEMORY_INST\"" {  } { { "../core/soc.sv" "MEMORY_INST" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076328508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram_wb:MEMORY_INST\|ram:RAM_0 " "Elaborating entity \"ram\" for hierarchy \"ram_wb:MEMORY_INST\|ram:RAM_0\"" {  } { { "../core/ram_wb.sv" "RAM_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076328509 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Init memory ram.sv(34) " "Verilog HDL Display System Task info at ram.sv(34): Init memory" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076328547 "|soc|ram_wb:MEMORY_INST|ram:RAM_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "150 0 8191 ram.sv(38) " "Verilog HDL warning at ram.sv(38): number of words (150) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606076328549 "|soc|ram_wb:MEMORY_INST|ram:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console console:console_0 " "Elaborating entity \"console\" for hierarchy \"console:console_0\"" {  } { { "../core/soc.sv" "console_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 console.sv(77) " "Verilog HDL assignment warning at console.sv(77): truncated value with size 8 to match size of target (1)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329725 "|soc|console:console_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 console.sv(88) " "Verilog HDL assignment warning at console.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329725 "|soc|console:console_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:seven_segment_0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:seven_segment_0\"" {  } { { "../core/soc.sv" "seven_segment_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment.sv(56) " "Verilog HDL assignment warning at seven_segment.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329727 "|soc|seven_segment:seven_segment_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE_0 " "Elaborating entity \"core\" for hierarchy \"core:CORE_0\"" {  } { { "../core/soc.sv" "CORE_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stm core:CORE_0\|fetch_stm:fetch_stm_0 " "Elaborating entity \"fetch_stm\" for hierarchy \"core:CORE_0\|fetch_stm:fetch_stm_0\"" {  } { { "../core/core.sv" "fetch_stm_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:CORE_0\|decode:decode_bus " "Elaborating entity \"decode\" for hierarchy \"core:CORE_0\|decode:decode_bus\"" {  } { { "../core/core.sv" "decode_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:CORE_0\|decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"core:CORE_0\|decoder:decoder_0\"" {  } { { "../core/core.sv" "decoder_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 decoder.sv(26) " "Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10)" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329736 "|soc|core:CORE_0|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:CORE_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"core:CORE_0\|control_unit:control_unit_0\"" {  } { { "../core/core.sv" "control_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329737 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control_unit.sv(248) " "Verilog HDL warning at control_unit.sv(248): ignoring unsupported system task" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 248 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1606076329738 "|soc|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(240) " "SystemVerilog warning at control_unit.sv(240): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 240 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606076329738 "|soc|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(237) " "SystemVerilog warning at control_unit.sv(237): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 237 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606076329738 "|soc|core:CORE_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:CORE_0\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"core:CORE_0\|regfile:regfile_0\"" {  } { { "../core/core.sv" "regfile_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:CORE_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"core:CORE_0\|alu:alu_0\"" {  } { { "../core/core.sv" "alu_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329769 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(51) " "Verilog HDL Case Statement warning at alu.sv(51): case item expression covers a value already covered by a previous case item" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1606076329771 "|soc|core:CORE_0|alu:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:CORE_0\|branch_unit:branch_unit_0 " "Elaborating entity \"branch_unit\" for hierarchy \"core:CORE_0\|branch_unit:branch_unit_0\"" {  } { { "../core/core.sv" "branch_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(27) " "Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(28) " "Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(29) " "Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(30) " "Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(31) " "Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(32) " "Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(33) " "Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329772 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access core:CORE_0\|memory_access:memory_access_0 " "Elaborating entity \"memory_access\" for hierarchy \"core:CORE_0\|memory_access:memory_access_0\"" {  } { { "../core/core.sv" "memory_access_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076329773 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(50) " "SystemVerilog warning at memory_access.sv(50): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 50 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606076329776 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_access.sv(59) " "Verilog HDL assignment warning at memory_access.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606076329776 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memory_access.sv(82) " "Verilog HDL or VHDL warning at the memory_access.sv(82): index expression is not wide enough to address all of the elements in the array" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 82 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1606076329776 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(222) " "SystemVerilog warning at memory_access.sv(222): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 222 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606076329776 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606076330847 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram_wb:MEMORY_INST\|ram:RAM_0\|ram " "Created node \"ram_wb:MEMORY_INST\|ram:RAM_0\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../core/ram.sv" "ram" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1606076330847 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606076330943 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram_wb:MEMORY_DATA\|ram:RAM_0\|ram " "Created node \"ram_wb:MEMORY_DATA\|ram:RAM_0\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../core/ram.sv" "ram" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1606076330943 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_wb:MEMORY_INST\|ram:RAM_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_wb:MEMORY_INST\|ram:RAM_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Parameter INIT_FILE set to db/VanilaCore.ram0_ram_6773dde6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_wb:MEMORY_DATA\|ram:RAM_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_wb:MEMORY_DATA\|ram:RAM_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Parameter INIT_FILE set to db/VanilaCore.ram0_ram_6773dde6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606076332441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606076332441 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606076332441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076332504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VanilaCore.ram0_ram_6773dde6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606076332504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606076332504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2391 " "Found entity 1: altsyncram_2391" {  } { { "db/altsyncram_2391.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_2391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606076332542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076332542 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606076332554 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dde6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606076332559 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606076333098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606076334765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606076338845 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram_wb:MEMORY_DATA\|ram:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_2391:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"ram_wb:MEMORY_DATA\|ram:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_2391:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2391.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_2391.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 14 0 0 } } { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 55 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076338864 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_2391:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_2391:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2391.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_2391.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 14 0 0 } } { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 54 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076338865 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~0 " "Logic cell \"core:CORE_0\|Add0~0\"" {  } { { "../core/core.sv" "Add0~0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~2 " "Logic cell \"core:CORE_0\|Add0~2\"" {  } { { "../core/core.sv" "Add0~2" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~4 " "Logic cell \"core:CORE_0\|Add0~4\"" {  } { { "../core/core.sv" "Add0~4" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~32 " "Logic cell \"core:CORE_0\|Add0~32\"" {  } { { "../core/core.sv" "Add0~32" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~34 " "Logic cell \"core:CORE_0\|Add0~34\"" {  } { { "../core/core.sv" "Add0~34" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~36 " "Logic cell \"core:CORE_0\|Add0~36\"" {  } { { "../core/core.sv" "Add0~36" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~38 " "Logic cell \"core:CORE_0\|Add0~38\"" {  } { { "../core/core.sv" "Add0~38" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~40 " "Logic cell \"core:CORE_0\|Add0~40\"" {  } { { "../core/core.sv" "Add0~40" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~42 " "Logic cell \"core:CORE_0\|Add0~42\"" {  } { { "../core/core.sv" "Add0~42" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~44 " "Logic cell \"core:CORE_0\|Add0~44\"" {  } { { "../core/core.sv" "Add0~44" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~46 " "Logic cell \"core:CORE_0\|Add0~46\"" {  } { { "../core/core.sv" "Add0~46" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~48 " "Logic cell \"core:CORE_0\|Add0~48\"" {  } { { "../core/core.sv" "Add0~48" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606076338873 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1606076338873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076338964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606076339240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606076339240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5194 " "Implemented 5194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606076339509 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606076339509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5116 " "Implemented 5116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606076339509 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606076339509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606076339509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606076339548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 15:18:59 2020 " "Processing ended: Sun Nov 22 15:18:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606076339548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606076339548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606076339548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606076339548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606076340644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606076340647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 15:19:00 2020 " "Processing started: Sun Nov 22 15:19:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606076340647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606076340647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606076340648 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606076340743 ""}
{ "Info" "0" "" "Project  = VanilaCore" {  } {  } 0 0 "Project  = VanilaCore" 0 0 "Fitter" 0 0 1606076340743 ""}
{ "Info" "0" "" "Revision = VanilaCore" {  } {  } 0 0 "Revision = VanilaCore" 0 0 "Fitter" 0 0 1606076340744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606076340833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606076340833 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VanilaCore EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VanilaCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606076340859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606076340893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606076340893 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_2391:auto_generated\|ram_block1a14 " "Atom \"ram_wb:MEMORY_INST\|ram:RAM_0\|altsyncram:ram_rtl_0\|altsyncram_2391:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1606076340923 "|soc|ram_wb:MEMORY_INST|ram:RAM_0|altsyncram:ram_rtl_0|altsyncram_2391:auto_generated|ram_block1a14"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1606076340923 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606076341006 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606076341017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606076341173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606076341173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606076341173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606076341173 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606076341191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606076341191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606076341191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606076341191 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606076341191 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606076341195 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606076341239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VanilaCore.sdc " "Synopsys Design Constraints File file not found: 'VanilaCore.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606076341913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606076341914 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606076341947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606076341947 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606076341948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606076342257 ""}  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606076342257 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_clock  " "Automatically promoted node new_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606076342257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_clock~0 " "Destination node new_clock~0" {  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 6365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606076342257 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606076342257 ""}  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606076342257 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_segment:seven_segment_0\|cnt\[15\]  " "Automatically promoted node seven_segment:seven_segment_0\|cnt\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606076342258 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment:seven_segment_0\|cnt\[15\]~43 " "Destination node seven_segment:seven_segment_0\|cnt\[15\]~43" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 2165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606076342258 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606076342258 ""}  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 1678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606076342258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606076342650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606076342653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606076342654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606076342659 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606076342665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606076342672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606076342672 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606076342675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606076342844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606076342848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606076342848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606076342941 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606076342958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606076343462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606076344111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606076344145 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606076348813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606076348813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606076349383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606076352252 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606076352252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606076364093 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606076364093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606076364096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.57 " "Total time spent on timing analysis during the Fitter is 4.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606076364257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606076364278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606076364687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606076364689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606076365274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606076365931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.fit.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606076366386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5715 " "Peak virtual memory: 5715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606076367305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 15:19:27 2020 " "Processing ended: Sun Nov 22 15:19:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606076367305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606076367305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606076367305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606076367305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606076368236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606076368240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 15:19:28 2020 " "Processing started: Sun Nov 22 15:19:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606076368240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606076368240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606076368240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606076368515 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606076368805 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606076368826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606076368969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 15:19:28 2020 " "Processing ended: Sun Nov 22 15:19:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606076368969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606076368969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606076368969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606076368969 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606076369580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606076370018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606076370023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 15:19:29 2020 " "Processing started: Sun Nov 22 15:19:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606076370023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606076370023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VanilaCore -c VanilaCore " "Command: quartus_sta VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606076370023 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606076370111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606076370320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606076370320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076370357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076370357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VanilaCore.sdc " "Synopsys Design Constraints File file not found: 'VanilaCore.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606076370632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076370632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name new_clock new_clock " "create_clock -period 1.000 -name new_clock new_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606076370643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce_rst\|new_slow_clock\[21\] debounce:debounce_rst\|new_slow_clock\[21\] " "create_clock -period 1.000 -name debounce:debounce_rst\|new_slow_clock\[21\] debounce:debounce_rst\|new_slow_clock\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606076370643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606076370643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_segment:seven_segment_0\|cnt\[15\] seven_segment:seven_segment_0\|cnt\[15\] " "create_clock -period 1.000 -name seven_segment:seven_segment_0\|cnt\[15\] seven_segment:seven_segment_0\|cnt\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606076370643 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606076370643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606076370666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606076370667 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606076370668 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606076370683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606076371126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606076371126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.677 " "Worst-case setup slack is -17.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.677          -20003.277 new_clock  " "  -17.677          -20003.277 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334             -33.773 clk  " "   -2.334             -33.773 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 seven_segment:seven_segment_0\|cnt\[15\]  " "   -0.001              -0.001 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076371132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 new_clock  " "    0.444               0.000 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 seven_segment:seven_segment_0\|cnt\[15\]  " "    0.453               0.000 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk  " "    0.465               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076371157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606076371162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606076371167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2294.428 new_clock  " "   -3.201           -2294.428 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk  " "   -3.000             -37.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 seven_segment:seven_segment_0\|cnt\[15\]  " "   -1.487              -2.974 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debounce:debounce_rst\|new_slow_clock\[21\]  " "   -1.487              -1.487 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076371173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076371173 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606076371338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606076371359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606076371955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606076372147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606076372205 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606076372205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.823 " "Worst-case setup slack is -16.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.823          -18887.416 new_clock  " "  -16.823          -18887.416 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.950             -28.036 clk  " "   -1.950             -28.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 seven_segment:seven_segment_0\|cnt\[15\]  " "    0.094               0.000 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076372210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 new_clock  " "    0.397               0.000 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 seven_segment:seven_segment_0\|cnt\[15\]  " "    0.403               0.000 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk  " "    0.417               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076372236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606076372242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606076372248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2294.428 new_clock  " "   -3.201           -2294.428 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk  " "   -3.000             -37.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 seven_segment:seven_segment_0\|cnt\[15\]  " "   -1.487              -2.974 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debounce:debounce_rst\|new_slow_clock\[21\]  " "   -1.487              -1.487 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076372254 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606076372417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606076372570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606076372590 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606076372590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.500 " "Worst-case setup slack is -7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.500           -8264.932 new_clock  " "   -7.500           -8264.932 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -3.608 clk  " "   -0.494              -3.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 seven_segment:seven_segment_0\|cnt\[15\]  " "    0.567               0.000 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076372599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 new_clock  " "    0.184               0.000 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 seven_segment:seven_segment_0\|cnt\[15\]  " "    0.187               0.000 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk  " "    0.194               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076372627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606076372635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606076372646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.473 clk  " "   -3.000             -27.473 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1460.000 new_clock  " "   -1.000           -1460.000 new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 seven_segment:seven_segment_0\|cnt\[15\]  " "   -1.000              -2.000 seven_segment:seven_segment_0\|cnt\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debounce:debounce_rst\|new_slow_clock\[21\]  " "   -1.000              -1.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606076372654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606076372654 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606076373097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606076373098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606076373197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 15:19:33 2020 " "Processing ended: Sun Nov 22 15:19:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606076373197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606076373197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606076373197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606076373197 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606076373854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606076462958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606076462962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 15:21:02 2020 " "Processing started: Sun Nov 22 15:21:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606076462962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606076462962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp VanilaCore -c VanilaCore --netlist_type=atom_map " "Command: quartus_npp VanilaCore -c VanilaCore --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606076462962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1606076463152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606076463323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 15:21:03 2020 " "Processing ended: Sun Nov 22 15:21:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606076463323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606076463323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606076463323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606076463323 ""}
