#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x123f26980 .scope module, "TestBench" "TestBench" 2 16;
 .timescale -9 -12;
v0x600001dd4990_0 .var "CLK", 0 0;
v0x600001dd4a20_0 .var "RST", 0 0;
v0x600001dd4ab0_0 .var/i "count", 31 0;
v0x600001dd4b40_0 .var/i "i", 31 0;
S_0x123f043c0 .scope module, "cpu" "Pipe_CPU_1" 2 26, 3 3 0, S_0x123f26980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x6000004c64c0 .functor OR 1, v0x600001dce9a0_0, v0x600001dcec70_0, C4<0>, C4<0>;
L_0x6000004c6610 .functor NOT 1, L_0x600001ec6940, C4<0>, C4<0>, C4<0>;
L_0x6000004c6680 .functor OR 1, L_0x600001ec69e0, L_0x600001ec6940, C4<0>, C4<0>;
v0x600001dca010_0 .net "B_Flush", 0 0, v0x600001dce9a0_0;  1 drivers
v0x600001dca0a0_0 .net "EX_ALUCtrl", 3 0, L_0x600001ec5b80;  1 drivers
v0x600001dca130_0 .net "EX_ALU_pos", 0 0, L_0x6000004c6530;  1 drivers
v0x600001dca1c0_0 .net "EX_ALU_result", 31 0, v0x600001dccd80_0;  1 drivers
v0x600001dca250_0 .net "EX_ALU_zero", 0 0, L_0x600001ec6300;  1 drivers
v0x600001dca2e0_0 .net "EX_ALUsrc", 0 0, L_0x600001ec5c20;  1 drivers
v0x600001dca370_0 .net "EX_BShifted", 31 0, v0x600001dcd3b0_0;  1 drivers
v0x600001dca400_0 .net "EX_Branch", 2 0, L_0x600001ec5a40;  1 drivers
v0x600001dca490_0 .net "EX_Extended", 31 0, L_0x600001ec5cc0;  1 drivers
v0x600001dca520_0 .net "EX_Mem_Read", 0 0, L_0x600001ec5d60;  1 drivers
v0x600001dca5b0_0 .net "EX_Mem_Write", 0 0, L_0x600001ec5e00;  1 drivers
v0x600001dca640_0 .net "EX_MemtoReg", 0 0, L_0x600001ec5ae0;  1 drivers
v0x600001dca6d0_0 .net "EX_ReadAddr1", 4 0, L_0x600001ec61c0;  1 drivers
v0x600001dca760_0 .net "EX_ReadAddr2", 4 0, L_0x600001ec6260;  1 drivers
v0x600001dca7f0_0 .net "EX_ReadData1_1", 31 0, L_0x600001ec5fe0;  1 drivers
v0x600001dca880_0 .net "EX_ReadData1_2", 31 0, v0x600001dc8cf0_0;  1 drivers
v0x600001dca910_0 .net "EX_ReadData2_1", 31 0, L_0x600001ec6080;  1 drivers
v0x600001dca9a0_0 .net "EX_ReadData2_2", 31 0, v0x600001dc90e0_0;  1 drivers
v0x600001dcaa30_0 .net "EX_ReadData2_3", 31 0, v0x600001dc8360_0;  1 drivers
v0x600001dcaac0_0 .net "EX_RegWrite", 0 0, L_0x600001ec5ea0;  1 drivers
v0x600001dcab50_0 .net "EX_Write_addr", 4 0, L_0x600001ec5f40;  1 drivers
v0x600001dcabe0_0 .net "EX_muxrs", 1 0, v0x600001dce880_0;  1 drivers
v0x600001dcac70_0 .net "EX_muxrt", 1 0, v0x600001dce910_0;  1 drivers
v0x600001dcad00_0 .net "EX_op", 5 0, L_0x600001ec5900;  1 drivers
v0x600001dcad90_0 .net "EX_pc2", 31 0, L_0x600001ec59a0;  1 drivers
v0x600001dcae20_0 .net "EX_pc3", 31 0, L_0x600001ec6120;  1 drivers
v0x600001dcaeb0_0 .net "ID_ALUCtrl", 3 0, v0x600001dcd440_0;  1 drivers
v0x600001dcaf40_0 .net "ID_ALUsrc", 0 0, v0x600001dcd4d0_0;  1 drivers
v0x600001dcafd0_0 .net "ID_Branch", 2 0, v0x600001dcd560_0;  1 drivers
v0x600001dcb060_0 .net "ID_Extended", 31 0, v0x600001dc9f80_0;  1 drivers
v0x600001dcb0f0_0 .net "ID_Flush", 0 0, v0x600001dcec70_0;  1 drivers
v0x600001dcb180_0 .net "ID_Mem_Read", 0 0, v0x600001dcd5f0_0;  1 drivers
v0x600001dcb210_0 .net "ID_Mem_Write", 0 0, v0x600001dcd680_0;  1 drivers
v0x600001dcb2a0_0 .net "ID_MemtoReg", 0 0, v0x600001dcd710_0;  1 drivers
v0x600001dcb330_0 .net "ID_ReadAddr1", 4 0, v0x600001dcd7a0_0;  1 drivers
v0x600001dcb3c0_0 .net "ID_ReadAddr2", 4 0, v0x600001dcd830_0;  1 drivers
v0x600001dcb450_0 .net "ID_ReadData1", 31 0, L_0x6000004c63e0;  1 drivers
v0x600001dcb4e0_0 .net "ID_ReadData2", 31 0, L_0x6000004c6450;  1 drivers
v0x600001dcb570_0 .net "ID_RegWrite", 0 0, v0x600001dcd8c0_0;  1 drivers
v0x600001dcb600_0 .net "ID_Write_addr", 4 0, v0x600001dcd950_0;  1 drivers
v0x600001dcb690_0 .net "ID_ins", 31 0, L_0x600001ec4fa0;  1 drivers
v0x600001dcb720_0 .net "ID_pc2", 31 0, L_0x600001ec46e0;  1 drivers
v0x600001dcb7b0_0 .net "IF_ins", 31 0, L_0x6000004c6370;  1 drivers
v0x600001dcb840_0 .net "IF_pc1", 31 0, v0x600001dc9320_0;  1 drivers
v0x600001dcb8d0_0 .net "IF_pc2", 31 0, L_0x600001ec52c0;  1 drivers
v0x600001dcb960_0 .net "IF_pc4", 31 0, v0x600001dcff00_0;  1 drivers
v0x600001dcb9f0_0 .net "IF_pcwrite", 0 0, v0x600001dcee20_0;  1 drivers
v0x600001dcba80_0 .net "MEM_ALU_pos", 0 0, L_0x600001ec69e0;  1 drivers
v0x600001dcbb10_0 .net "MEM_ALU_result", 31 0, L_0x600001ec68a0;  1 drivers
v0x600001dcbba0_0 .net "MEM_ALU_zero", 0 0, L_0x600001ec6940;  1 drivers
v0x600001dcbc30_0 .net "MEM_Branch", 2 0, L_0x600001ec66c0;  1 drivers
v0x600001dcbcc0_0 .net "MEM_Branch_2", 0 0, v0x600001dc8900_0;  1 drivers
v0x600001dcbd50_0 .net "MEM_Mem_Data", 31 0, v0x600001dcde60_0;  1 drivers
v0x600001dcbde0_0 .net "MEM_Mem_Read", 0 0, L_0x600001ec6d00;  1 drivers
v0x600001dcbe70_0 .net "MEM_Mem_Write", 0 0, L_0x600001ec6da0;  1 drivers
v0x600001dcbf00_0 .net "MEM_MemtoReg", 0 0, L_0x600001ec6a80;  1 drivers
v0x600001dd4000_0 .net "MEM_Read_Data2", 31 0, L_0x600001ec6c60;  1 drivers
v0x600001dd4090_0 .net "MEM_RegWrite", 0 0, L_0x600001ec6b20;  1 drivers
v0x600001dd4120_0 .net "MEM_Write_addr", 4 0, L_0x600001ec6bc0;  1 drivers
v0x600001dd41b0_0 .net "MEM_op", 5 0, L_0x600001ec6620;  1 drivers
v0x600001dd4240_0 .net "MEM_pc2", 31 0, L_0x600001ec6760;  1 drivers
v0x600001dd42d0_0 .net "MEM_pc3", 31 0, L_0x600001ec6800;  1 drivers
v0x600001dd4360_0 .net "WB_ALU_result", 31 0, L_0x600001ec06e0;  1 drivers
v0x600001dd43f0_0 .net "WB_Mem_Data", 31 0, L_0x600001ec0640;  1 drivers
v0x600001dd4480_0 .net "WB_MemtoReg", 0 0, L_0x600001ec0460;  1 drivers
v0x600001dd4510_0 .net "WB_RegWrite", 0 0, L_0x600001ec0500;  1 drivers
v0x600001dd45a0_0 .net "WB_Reg_write_data", 31 0, v0x600001dc8120_0;  1 drivers
v0x600001dd4630_0 .net "WB_Write_addr", 4 0, L_0x600001ec05a0;  1 drivers
v0x600001dd46c0_0 .net "WB_op", 5 0, L_0x600001ec0320;  1 drivers
v0x600001dd4750_0 .net "WB_pc2", 31 0, L_0x600001ec03c0;  1 drivers
v0x600001dd47e0_0 .net *"_ivl_14", 5 0, L_0x600001ec57c0;  1 drivers
v0x600001dd4870_0 .net "clk_i", 0 0, v0x600001dd4990_0;  1 drivers
v0x600001dd4900_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  1 drivers
L_0x600001ec4320 .concat [ 32 32 0 0], L_0x6000004c6370, L_0x600001ec52c0;
L_0x600001ec46e0 .part v0x600001dcf450_0, 32, 32;
L_0x600001ec4fa0 .part v0x600001dcf450_0, 0, 32;
L_0x600001ec5720 .part L_0x600001ec4fa0, 0, 16;
L_0x600001ec57c0 .part L_0x600001ec4fa0, 26, 6;
LS_0x600001ec5860_0_0 .concat [ 5 5 32 32], v0x600001dcd830_0, v0x600001dcd7a0_0, L_0x6000004c6450, L_0x6000004c63e0;
LS_0x600001ec5860_0_4 .concat [ 5 1 1 1], v0x600001dcd950_0, v0x600001dcd8c0_0, v0x600001dcd680_0, v0x600001dcd5f0_0;
LS_0x600001ec5860_0_8 .concat [ 32 1 4 1], v0x600001dc9f80_0, v0x600001dcd4d0_0, v0x600001dcd440_0, v0x600001dcd710_0;
LS_0x600001ec5860_0_12 .concat [ 3 32 6 0], v0x600001dcd560_0, L_0x600001ec46e0, L_0x600001ec57c0;
L_0x600001ec5860 .concat [ 74 8 38 41], LS_0x600001ec5860_0_0, LS_0x600001ec5860_0_4, LS_0x600001ec5860_0_8, LS_0x600001ec5860_0_12;
L_0x600001ec5900 .part v0x600001dcf060_0, 155, 6;
L_0x600001ec59a0 .part v0x600001dcf060_0, 123, 32;
L_0x600001ec5a40 .part v0x600001dcf060_0, 120, 3;
L_0x600001ec5ae0 .part v0x600001dcf060_0, 119, 1;
L_0x600001ec5b80 .part v0x600001dcf060_0, 115, 4;
L_0x600001ec5c20 .part v0x600001dcf060_0, 114, 1;
L_0x600001ec5cc0 .part v0x600001dcf060_0, 82, 32;
L_0x600001ec5d60 .part v0x600001dcf060_0, 81, 1;
L_0x600001ec5e00 .part v0x600001dcf060_0, 80, 1;
L_0x600001ec5ea0 .part v0x600001dcf060_0, 79, 1;
L_0x600001ec5f40 .part v0x600001dcf060_0, 74, 5;
L_0x600001ec5fe0 .part v0x600001dcf060_0, 42, 32;
L_0x600001ec6080 .part v0x600001dcf060_0, 10, 32;
L_0x600001ec61c0 .part v0x600001dcf060_0, 5, 5;
L_0x600001ec6260 .part v0x600001dcf060_0, 0, 5;
LS_0x600001ec6580_0_0 .concat [ 1 1 32 5], L_0x600001ec5e00, L_0x600001ec5d60, v0x600001dc90e0_0, L_0x600001ec5f40;
LS_0x600001ec6580_0_4 .concat [ 1 1 1 1], L_0x600001ec5ea0, L_0x600001ec5ae0, L_0x6000004c6530, L_0x600001ec6300;
LS_0x600001ec6580_0_8 .concat [ 32 32 32 3], v0x600001dccd80_0, L_0x600001ec6120, L_0x600001ec59a0, L_0x600001ec5a40;
LS_0x600001ec6580_0_12 .concat [ 6 0 0 0], L_0x600001ec5900;
L_0x600001ec6580 .concat [ 39 4 99 6], LS_0x600001ec6580_0_0, LS_0x600001ec6580_0_4, LS_0x600001ec6580_0_8, LS_0x600001ec6580_0_12;
L_0x600001ec6620 .part v0x600001dce130_0, 142, 6;
L_0x600001ec66c0 .part v0x600001dce130_0, 139, 3;
L_0x600001ec6760 .part v0x600001dce130_0, 107, 32;
L_0x600001ec6800 .part v0x600001dce130_0, 75, 32;
L_0x600001ec68a0 .part v0x600001dce130_0, 43, 32;
L_0x600001ec6940 .part v0x600001dce130_0, 42, 1;
L_0x600001ec69e0 .part v0x600001dce130_0, 41, 1;
L_0x600001ec6a80 .part v0x600001dce130_0, 40, 1;
L_0x600001ec6b20 .part v0x600001dce130_0, 39, 1;
L_0x600001ec6bc0 .part v0x600001dce130_0, 34, 5;
L_0x600001ec6c60 .part v0x600001dce130_0, 2, 32;
L_0x600001ec6d00 .part v0x600001dce130_0, 1, 1;
L_0x600001ec6da0 .part v0x600001dce130_0, 0, 1;
LS_0x600001ec0280_0_0 .concat [ 32 32 5 1], L_0x600001ec68a0, v0x600001dcde60_0, L_0x600001ec6bc0, L_0x600001ec6b20;
LS_0x600001ec0280_0_4 .concat [ 1 32 6 0], L_0x600001ec6a80, L_0x600001ec6760, L_0x600001ec6620;
L_0x600001ec0280 .concat [ 70 39 0 0], LS_0x600001ec0280_0_0, LS_0x600001ec0280_0_4;
L_0x600001ec0320 .part v0x600001dcfba0_0, 103, 6;
L_0x600001ec03c0 .part v0x600001dcfba0_0, 71, 32;
L_0x600001ec0460 .part v0x600001dcfba0_0, 70, 1;
L_0x600001ec0500 .part v0x600001dcfba0_0, 69, 1;
L_0x600001ec05a0 .part v0x600001dcfba0_0, 64, 5;
L_0x600001ec0640 .part v0x600001dcfba0_0, 32, 32;
L_0x600001ec06e0 .part v0x600001dcfba0_0, 0, 32;
S_0x123f04530 .scope module, "ALU" "ALU" 3 292, 4 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
    .port_info 5 /OUTPUT 1 "pos_o";
L_0x6000004c6530 .functor AND 1, L_0x600001ec6440, L_0x600001ec64e0, C4<1>, C4<1>;
L_0x128078178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcc990_0 .net/2u *"_ivl_0", 31 0, L_0x128078178;  1 drivers
v0x600001dcca20_0 .net *"_ivl_10", 0 0, L_0x600001ec64e0;  1 drivers
v0x600001dccab0_0 .net *"_ivl_5", 0 0, L_0x600001ec63a0;  1 drivers
v0x600001dccb40_0 .net *"_ivl_7", 0 0, L_0x600001ec6440;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dccbd0_0 .net/2u *"_ivl_8", 31 0, L_0x1280781c0;  1 drivers
v0x600001dccc60_0 .net "ctrl_i", 3 0, L_0x600001ec5b80;  alias, 1 drivers
v0x600001dcccf0_0 .net "pos_o", 0 0, L_0x6000004c6530;  alias, 1 drivers
v0x600001dccd80_0 .var "result_o", 31 0;
v0x600001dcce10_0 .net "src1_i", 31 0, v0x600001dc8cf0_0;  alias, 1 drivers
v0x600001dccea0_0 .net "src2_i", 31 0, v0x600001dc8360_0;  alias, 1 drivers
v0x600001dccf30_0 .net "zero_o", 0 0, L_0x600001ec6300;  alias, 1 drivers
E_0x6000021f2f10 .event edge, v0x600001dccc60_0, v0x600001dcce10_0, v0x600001dccea0_0;
L_0x600001ec6300 .cmp/eq 32, v0x600001dccd80_0, L_0x128078178;
L_0x600001ec63a0 .part v0x600001dccd80_0, 31, 1;
L_0x600001ec6440 .reduce/nor L_0x600001ec63a0;
L_0x600001ec64e0 .cmp/ne 32, v0x600001dccd80_0, L_0x1280781c0;
S_0x123f08890 .scope module, "Add_pc" "Adder" 3 160, 5 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x600001dccfc0_0 .net "src1_i", 31 0, v0x600001dc9320_0;  alias, 1 drivers
L_0x128078058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001dcd050_0 .net "src2_i", 31 0, L_0x128078058;  1 drivers
v0x600001dcd0e0_0 .net "sum_o", 31 0, L_0x600001ec52c0;  alias, 1 drivers
L_0x600001ec52c0 .arith/sum 32, v0x600001dc9320_0, L_0x128078058;
S_0x123f08a00 .scope module, "Add_pc_branch" "Adder" 3 263, 5 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x600001dcd170_0 .net "src1_i", 31 0, L_0x600001ec59a0;  alias, 1 drivers
v0x600001dcd200_0 .net "src2_i", 31 0, v0x600001dcd3b0_0;  alias, 1 drivers
v0x600001dcd290_0 .net "sum_o", 31 0, L_0x600001ec6120;  alias, 1 drivers
L_0x600001ec6120 .arith/sum 32, L_0x600001ec59a0, v0x600001dcd3b0_0;
S_0x123f07fb0 .scope module, "BShifter" "Shift_Left_Two_32" 3 258, 6 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x600001dcd320_0 .net "data_i", 31 0, L_0x600001ec5cc0;  alias, 1 drivers
v0x600001dcd3b0_0 .var "data_o", 31 0;
E_0x6000021f2dc0 .event edge, v0x600001dcd320_0;
S_0x123f08120 .scope module, "Control" "Decoder" 3 184, 7 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 3 "Branch_o";
    .port_info 2 /OUTPUT 1 "MemtoReg_o";
    .port_info 3 /OUTPUT 5 "Read1_o";
    .port_info 4 /OUTPUT 5 "Read2_o";
    .port_info 5 /OUTPUT 1 "RegWrite_o";
    .port_info 6 /OUTPUT 5 "Write_addr_o";
    .port_info 7 /OUTPUT 4 "ALUCtrl_o";
    .port_info 8 /OUTPUT 1 "ALUsrc_o";
    .port_info 9 /OUTPUT 1 "Mem_Read_o";
    .port_info 10 /OUTPUT 1 "Mem_Write_o";
v0x600001dcd440_0 .var "ALUCtrl_o", 3 0;
v0x600001dcd4d0_0 .var "ALUsrc_o", 0 0;
v0x600001dcd560_0 .var "Branch_o", 2 0;
v0x600001dcd5f0_0 .var "Mem_Read_o", 0 0;
v0x600001dcd680_0 .var "Mem_Write_o", 0 0;
v0x600001dcd710_0 .var "MemtoReg_o", 0 0;
v0x600001dcd7a0_0 .var "Read1_o", 4 0;
v0x600001dcd830_0 .var "Read2_o", 4 0;
v0x600001dcd8c0_0 .var "RegWrite_o", 0 0;
v0x600001dcd950_0 .var "Write_addr_o", 4 0;
v0x600001dcd9e0_0 .net "instr_i", 31 0, L_0x600001ec4fa0;  alias, 1 drivers
E_0x6000021f2e80 .event edge, v0x600001dcd9e0_0;
S_0x123f05530 .scope module, "DM" "Data_Memory" 3 340, 8 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600001dcdb00 .array "Mem", 127 0, 7 0;
v0x600001dcdb90_0 .net "MemRead_i", 0 0, L_0x600001ec6d00;  alias, 1 drivers
v0x600001dcdc20_0 .net "MemWrite_i", 0 0, L_0x600001ec6da0;  alias, 1 drivers
v0x600001dcdcb0_0 .net "addr_i", 31 0, L_0x600001ec68a0;  alias, 1 drivers
v0x600001dcdd40_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dcddd0_0 .net "data_i", 31 0, L_0x600001ec6c60;  alias, 1 drivers
v0x600001dcde60_0 .var "data_o", 31 0;
v0x600001dcdef0 .array "memory", 31 0;
v0x600001dcdef0_0 .net v0x600001dcdef0 0, 31 0, L_0x600001ec6e40; 1 drivers
v0x600001dcdef0_1 .net v0x600001dcdef0 1, 31 0, L_0x600001ec6ee0; 1 drivers
v0x600001dcdef0_2 .net v0x600001dcdef0 2, 31 0, L_0x600001ec6f80; 1 drivers
v0x600001dcdef0_3 .net v0x600001dcdef0 3, 31 0, L_0x600001ec7020; 1 drivers
v0x600001dcdef0_4 .net v0x600001dcdef0 4, 31 0, L_0x600001ec70c0; 1 drivers
v0x600001dcdef0_5 .net v0x600001dcdef0 5, 31 0, L_0x600001ec7160; 1 drivers
v0x600001dcdef0_6 .net v0x600001dcdef0 6, 31 0, L_0x600001ec7200; 1 drivers
v0x600001dcdef0_7 .net v0x600001dcdef0 7, 31 0, L_0x600001ec72a0; 1 drivers
v0x600001dcdef0_8 .net v0x600001dcdef0 8, 31 0, L_0x600001ec7340; 1 drivers
v0x600001dcdef0_9 .net v0x600001dcdef0 9, 31 0, L_0x600001ec73e0; 1 drivers
v0x600001dcdef0_10 .net v0x600001dcdef0 10, 31 0, L_0x600001ec7480; 1 drivers
v0x600001dcdef0_11 .net v0x600001dcdef0 11, 31 0, L_0x600001ec7520; 1 drivers
v0x600001dcdef0_12 .net v0x600001dcdef0 12, 31 0, L_0x600001ec75c0; 1 drivers
v0x600001dcdef0_13 .net v0x600001dcdef0 13, 31 0, L_0x600001ec7660; 1 drivers
v0x600001dcdef0_14 .net v0x600001dcdef0 14, 31 0, L_0x600001ec7700; 1 drivers
v0x600001dcdef0_15 .net v0x600001dcdef0 15, 31 0, L_0x600001ec77a0; 1 drivers
v0x600001dcdef0_16 .net v0x600001dcdef0 16, 31 0, L_0x600001ec7840; 1 drivers
v0x600001dcdef0_17 .net v0x600001dcdef0 17, 31 0, L_0x600001ec78e0; 1 drivers
v0x600001dcdef0_18 .net v0x600001dcdef0 18, 31 0, L_0x600001ec7980; 1 drivers
v0x600001dcdef0_19 .net v0x600001dcdef0 19, 31 0, L_0x600001ec7ac0; 1 drivers
v0x600001dcdef0_20 .net v0x600001dcdef0 20, 31 0, L_0x600001ec7b60; 1 drivers
v0x600001dcdef0_21 .net v0x600001dcdef0 21, 31 0, L_0x600001ec7a20; 1 drivers
v0x600001dcdef0_22 .net v0x600001dcdef0 22, 31 0, L_0x600001ec7c00; 1 drivers
v0x600001dcdef0_23 .net v0x600001dcdef0 23, 31 0, L_0x600001ec7ca0; 1 drivers
v0x600001dcdef0_24 .net v0x600001dcdef0 24, 31 0, L_0x600001ec7d40; 1 drivers
v0x600001dcdef0_25 .net v0x600001dcdef0 25, 31 0, L_0x600001ec7de0; 1 drivers
v0x600001dcdef0_26 .net v0x600001dcdef0 26, 31 0, L_0x600001ec7e80; 1 drivers
v0x600001dcdef0_27 .net v0x600001dcdef0 27, 31 0, L_0x600001ec7f20; 1 drivers
v0x600001dcdef0_28 .net v0x600001dcdef0 28, 31 0, L_0x600001ec0000; 1 drivers
v0x600001dcdef0_29 .net v0x600001dcdef0 29, 31 0, L_0x600001ec00a0; 1 drivers
v0x600001dcdef0_30 .net v0x600001dcdef0 30, 31 0, L_0x600001ec0140; 1 drivers
v0x600001dcdef0_31 .net v0x600001dcdef0 31, 31 0, L_0x600001ec01e0; 1 drivers
E_0x6000021f2e20 .event edge, v0x600001dcdb90_0, v0x600001dcdcb0_0;
E_0x6000021f2ca0 .event posedge, v0x600001dcdd40_0;
v0x600001dcdb00_0 .array/port v0x600001dcdb00, 0;
v0x600001dcdb00_1 .array/port v0x600001dcdb00, 1;
v0x600001dcdb00_2 .array/port v0x600001dcdb00, 2;
v0x600001dcdb00_3 .array/port v0x600001dcdb00, 3;
L_0x600001ec6e40 .concat [ 8 8 8 8], v0x600001dcdb00_0, v0x600001dcdb00_1, v0x600001dcdb00_2, v0x600001dcdb00_3;
v0x600001dcdb00_4 .array/port v0x600001dcdb00, 4;
v0x600001dcdb00_5 .array/port v0x600001dcdb00, 5;
v0x600001dcdb00_6 .array/port v0x600001dcdb00, 6;
v0x600001dcdb00_7 .array/port v0x600001dcdb00, 7;
L_0x600001ec6ee0 .concat [ 8 8 8 8], v0x600001dcdb00_4, v0x600001dcdb00_5, v0x600001dcdb00_6, v0x600001dcdb00_7;
v0x600001dcdb00_8 .array/port v0x600001dcdb00, 8;
v0x600001dcdb00_9 .array/port v0x600001dcdb00, 9;
v0x600001dcdb00_10 .array/port v0x600001dcdb00, 10;
v0x600001dcdb00_11 .array/port v0x600001dcdb00, 11;
L_0x600001ec6f80 .concat [ 8 8 8 8], v0x600001dcdb00_8, v0x600001dcdb00_9, v0x600001dcdb00_10, v0x600001dcdb00_11;
v0x600001dcdb00_12 .array/port v0x600001dcdb00, 12;
v0x600001dcdb00_13 .array/port v0x600001dcdb00, 13;
v0x600001dcdb00_14 .array/port v0x600001dcdb00, 14;
v0x600001dcdb00_15 .array/port v0x600001dcdb00, 15;
L_0x600001ec7020 .concat [ 8 8 8 8], v0x600001dcdb00_12, v0x600001dcdb00_13, v0x600001dcdb00_14, v0x600001dcdb00_15;
v0x600001dcdb00_16 .array/port v0x600001dcdb00, 16;
v0x600001dcdb00_17 .array/port v0x600001dcdb00, 17;
v0x600001dcdb00_18 .array/port v0x600001dcdb00, 18;
v0x600001dcdb00_19 .array/port v0x600001dcdb00, 19;
L_0x600001ec70c0 .concat [ 8 8 8 8], v0x600001dcdb00_16, v0x600001dcdb00_17, v0x600001dcdb00_18, v0x600001dcdb00_19;
v0x600001dcdb00_20 .array/port v0x600001dcdb00, 20;
v0x600001dcdb00_21 .array/port v0x600001dcdb00, 21;
v0x600001dcdb00_22 .array/port v0x600001dcdb00, 22;
v0x600001dcdb00_23 .array/port v0x600001dcdb00, 23;
L_0x600001ec7160 .concat [ 8 8 8 8], v0x600001dcdb00_20, v0x600001dcdb00_21, v0x600001dcdb00_22, v0x600001dcdb00_23;
v0x600001dcdb00_24 .array/port v0x600001dcdb00, 24;
v0x600001dcdb00_25 .array/port v0x600001dcdb00, 25;
v0x600001dcdb00_26 .array/port v0x600001dcdb00, 26;
v0x600001dcdb00_27 .array/port v0x600001dcdb00, 27;
L_0x600001ec7200 .concat [ 8 8 8 8], v0x600001dcdb00_24, v0x600001dcdb00_25, v0x600001dcdb00_26, v0x600001dcdb00_27;
v0x600001dcdb00_28 .array/port v0x600001dcdb00, 28;
v0x600001dcdb00_29 .array/port v0x600001dcdb00, 29;
v0x600001dcdb00_30 .array/port v0x600001dcdb00, 30;
v0x600001dcdb00_31 .array/port v0x600001dcdb00, 31;
L_0x600001ec72a0 .concat [ 8 8 8 8], v0x600001dcdb00_28, v0x600001dcdb00_29, v0x600001dcdb00_30, v0x600001dcdb00_31;
v0x600001dcdb00_32 .array/port v0x600001dcdb00, 32;
v0x600001dcdb00_33 .array/port v0x600001dcdb00, 33;
v0x600001dcdb00_34 .array/port v0x600001dcdb00, 34;
v0x600001dcdb00_35 .array/port v0x600001dcdb00, 35;
L_0x600001ec7340 .concat [ 8 8 8 8], v0x600001dcdb00_32, v0x600001dcdb00_33, v0x600001dcdb00_34, v0x600001dcdb00_35;
v0x600001dcdb00_36 .array/port v0x600001dcdb00, 36;
v0x600001dcdb00_37 .array/port v0x600001dcdb00, 37;
v0x600001dcdb00_38 .array/port v0x600001dcdb00, 38;
v0x600001dcdb00_39 .array/port v0x600001dcdb00, 39;
L_0x600001ec73e0 .concat [ 8 8 8 8], v0x600001dcdb00_36, v0x600001dcdb00_37, v0x600001dcdb00_38, v0x600001dcdb00_39;
v0x600001dcdb00_40 .array/port v0x600001dcdb00, 40;
v0x600001dcdb00_41 .array/port v0x600001dcdb00, 41;
v0x600001dcdb00_42 .array/port v0x600001dcdb00, 42;
v0x600001dcdb00_43 .array/port v0x600001dcdb00, 43;
L_0x600001ec7480 .concat [ 8 8 8 8], v0x600001dcdb00_40, v0x600001dcdb00_41, v0x600001dcdb00_42, v0x600001dcdb00_43;
v0x600001dcdb00_44 .array/port v0x600001dcdb00, 44;
v0x600001dcdb00_45 .array/port v0x600001dcdb00, 45;
v0x600001dcdb00_46 .array/port v0x600001dcdb00, 46;
v0x600001dcdb00_47 .array/port v0x600001dcdb00, 47;
L_0x600001ec7520 .concat [ 8 8 8 8], v0x600001dcdb00_44, v0x600001dcdb00_45, v0x600001dcdb00_46, v0x600001dcdb00_47;
v0x600001dcdb00_48 .array/port v0x600001dcdb00, 48;
v0x600001dcdb00_49 .array/port v0x600001dcdb00, 49;
v0x600001dcdb00_50 .array/port v0x600001dcdb00, 50;
v0x600001dcdb00_51 .array/port v0x600001dcdb00, 51;
L_0x600001ec75c0 .concat [ 8 8 8 8], v0x600001dcdb00_48, v0x600001dcdb00_49, v0x600001dcdb00_50, v0x600001dcdb00_51;
v0x600001dcdb00_52 .array/port v0x600001dcdb00, 52;
v0x600001dcdb00_53 .array/port v0x600001dcdb00, 53;
v0x600001dcdb00_54 .array/port v0x600001dcdb00, 54;
v0x600001dcdb00_55 .array/port v0x600001dcdb00, 55;
L_0x600001ec7660 .concat [ 8 8 8 8], v0x600001dcdb00_52, v0x600001dcdb00_53, v0x600001dcdb00_54, v0x600001dcdb00_55;
v0x600001dcdb00_56 .array/port v0x600001dcdb00, 56;
v0x600001dcdb00_57 .array/port v0x600001dcdb00, 57;
v0x600001dcdb00_58 .array/port v0x600001dcdb00, 58;
v0x600001dcdb00_59 .array/port v0x600001dcdb00, 59;
L_0x600001ec7700 .concat [ 8 8 8 8], v0x600001dcdb00_56, v0x600001dcdb00_57, v0x600001dcdb00_58, v0x600001dcdb00_59;
v0x600001dcdb00_60 .array/port v0x600001dcdb00, 60;
v0x600001dcdb00_61 .array/port v0x600001dcdb00, 61;
v0x600001dcdb00_62 .array/port v0x600001dcdb00, 62;
v0x600001dcdb00_63 .array/port v0x600001dcdb00, 63;
L_0x600001ec77a0 .concat [ 8 8 8 8], v0x600001dcdb00_60, v0x600001dcdb00_61, v0x600001dcdb00_62, v0x600001dcdb00_63;
v0x600001dcdb00_64 .array/port v0x600001dcdb00, 64;
v0x600001dcdb00_65 .array/port v0x600001dcdb00, 65;
v0x600001dcdb00_66 .array/port v0x600001dcdb00, 66;
v0x600001dcdb00_67 .array/port v0x600001dcdb00, 67;
L_0x600001ec7840 .concat [ 8 8 8 8], v0x600001dcdb00_64, v0x600001dcdb00_65, v0x600001dcdb00_66, v0x600001dcdb00_67;
v0x600001dcdb00_68 .array/port v0x600001dcdb00, 68;
v0x600001dcdb00_69 .array/port v0x600001dcdb00, 69;
v0x600001dcdb00_70 .array/port v0x600001dcdb00, 70;
v0x600001dcdb00_71 .array/port v0x600001dcdb00, 71;
L_0x600001ec78e0 .concat [ 8 8 8 8], v0x600001dcdb00_68, v0x600001dcdb00_69, v0x600001dcdb00_70, v0x600001dcdb00_71;
v0x600001dcdb00_72 .array/port v0x600001dcdb00, 72;
v0x600001dcdb00_73 .array/port v0x600001dcdb00, 73;
v0x600001dcdb00_74 .array/port v0x600001dcdb00, 74;
v0x600001dcdb00_75 .array/port v0x600001dcdb00, 75;
L_0x600001ec7980 .concat [ 8 8 8 8], v0x600001dcdb00_72, v0x600001dcdb00_73, v0x600001dcdb00_74, v0x600001dcdb00_75;
v0x600001dcdb00_76 .array/port v0x600001dcdb00, 76;
v0x600001dcdb00_77 .array/port v0x600001dcdb00, 77;
v0x600001dcdb00_78 .array/port v0x600001dcdb00, 78;
v0x600001dcdb00_79 .array/port v0x600001dcdb00, 79;
L_0x600001ec7ac0 .concat [ 8 8 8 8], v0x600001dcdb00_76, v0x600001dcdb00_77, v0x600001dcdb00_78, v0x600001dcdb00_79;
v0x600001dcdb00_80 .array/port v0x600001dcdb00, 80;
v0x600001dcdb00_81 .array/port v0x600001dcdb00, 81;
v0x600001dcdb00_82 .array/port v0x600001dcdb00, 82;
v0x600001dcdb00_83 .array/port v0x600001dcdb00, 83;
L_0x600001ec7b60 .concat [ 8 8 8 8], v0x600001dcdb00_80, v0x600001dcdb00_81, v0x600001dcdb00_82, v0x600001dcdb00_83;
v0x600001dcdb00_84 .array/port v0x600001dcdb00, 84;
v0x600001dcdb00_85 .array/port v0x600001dcdb00, 85;
v0x600001dcdb00_86 .array/port v0x600001dcdb00, 86;
v0x600001dcdb00_87 .array/port v0x600001dcdb00, 87;
L_0x600001ec7a20 .concat [ 8 8 8 8], v0x600001dcdb00_84, v0x600001dcdb00_85, v0x600001dcdb00_86, v0x600001dcdb00_87;
v0x600001dcdb00_88 .array/port v0x600001dcdb00, 88;
v0x600001dcdb00_89 .array/port v0x600001dcdb00, 89;
v0x600001dcdb00_90 .array/port v0x600001dcdb00, 90;
v0x600001dcdb00_91 .array/port v0x600001dcdb00, 91;
L_0x600001ec7c00 .concat [ 8 8 8 8], v0x600001dcdb00_88, v0x600001dcdb00_89, v0x600001dcdb00_90, v0x600001dcdb00_91;
v0x600001dcdb00_92 .array/port v0x600001dcdb00, 92;
v0x600001dcdb00_93 .array/port v0x600001dcdb00, 93;
v0x600001dcdb00_94 .array/port v0x600001dcdb00, 94;
v0x600001dcdb00_95 .array/port v0x600001dcdb00, 95;
L_0x600001ec7ca0 .concat [ 8 8 8 8], v0x600001dcdb00_92, v0x600001dcdb00_93, v0x600001dcdb00_94, v0x600001dcdb00_95;
v0x600001dcdb00_96 .array/port v0x600001dcdb00, 96;
v0x600001dcdb00_97 .array/port v0x600001dcdb00, 97;
v0x600001dcdb00_98 .array/port v0x600001dcdb00, 98;
v0x600001dcdb00_99 .array/port v0x600001dcdb00, 99;
L_0x600001ec7d40 .concat [ 8 8 8 8], v0x600001dcdb00_96, v0x600001dcdb00_97, v0x600001dcdb00_98, v0x600001dcdb00_99;
v0x600001dcdb00_100 .array/port v0x600001dcdb00, 100;
v0x600001dcdb00_101 .array/port v0x600001dcdb00, 101;
v0x600001dcdb00_102 .array/port v0x600001dcdb00, 102;
v0x600001dcdb00_103 .array/port v0x600001dcdb00, 103;
L_0x600001ec7de0 .concat [ 8 8 8 8], v0x600001dcdb00_100, v0x600001dcdb00_101, v0x600001dcdb00_102, v0x600001dcdb00_103;
v0x600001dcdb00_104 .array/port v0x600001dcdb00, 104;
v0x600001dcdb00_105 .array/port v0x600001dcdb00, 105;
v0x600001dcdb00_106 .array/port v0x600001dcdb00, 106;
v0x600001dcdb00_107 .array/port v0x600001dcdb00, 107;
L_0x600001ec7e80 .concat [ 8 8 8 8], v0x600001dcdb00_104, v0x600001dcdb00_105, v0x600001dcdb00_106, v0x600001dcdb00_107;
v0x600001dcdb00_108 .array/port v0x600001dcdb00, 108;
v0x600001dcdb00_109 .array/port v0x600001dcdb00, 109;
v0x600001dcdb00_110 .array/port v0x600001dcdb00, 110;
v0x600001dcdb00_111 .array/port v0x600001dcdb00, 111;
L_0x600001ec7f20 .concat [ 8 8 8 8], v0x600001dcdb00_108, v0x600001dcdb00_109, v0x600001dcdb00_110, v0x600001dcdb00_111;
v0x600001dcdb00_112 .array/port v0x600001dcdb00, 112;
v0x600001dcdb00_113 .array/port v0x600001dcdb00, 113;
v0x600001dcdb00_114 .array/port v0x600001dcdb00, 114;
v0x600001dcdb00_115 .array/port v0x600001dcdb00, 115;
L_0x600001ec0000 .concat [ 8 8 8 8], v0x600001dcdb00_112, v0x600001dcdb00_113, v0x600001dcdb00_114, v0x600001dcdb00_115;
v0x600001dcdb00_116 .array/port v0x600001dcdb00, 116;
v0x600001dcdb00_117 .array/port v0x600001dcdb00, 117;
v0x600001dcdb00_118 .array/port v0x600001dcdb00, 118;
v0x600001dcdb00_119 .array/port v0x600001dcdb00, 119;
L_0x600001ec00a0 .concat [ 8 8 8 8], v0x600001dcdb00_116, v0x600001dcdb00_117, v0x600001dcdb00_118, v0x600001dcdb00_119;
v0x600001dcdb00_120 .array/port v0x600001dcdb00, 120;
v0x600001dcdb00_121 .array/port v0x600001dcdb00, 121;
v0x600001dcdb00_122 .array/port v0x600001dcdb00, 122;
v0x600001dcdb00_123 .array/port v0x600001dcdb00, 123;
L_0x600001ec0140 .concat [ 8 8 8 8], v0x600001dcdb00_120, v0x600001dcdb00_121, v0x600001dcdb00_122, v0x600001dcdb00_123;
v0x600001dcdb00_124 .array/port v0x600001dcdb00, 124;
v0x600001dcdb00_125 .array/port v0x600001dcdb00, 125;
v0x600001dcdb00_126 .array/port v0x600001dcdb00, 126;
v0x600001dcdb00_127 .array/port v0x600001dcdb00, 127;
L_0x600001ec01e0 .concat [ 8 8 8 8], v0x600001dcdb00_124, v0x600001dcdb00_125, v0x600001dcdb00_126, v0x600001dcdb00_127;
S_0x123f056a0 .scope module, "EX_MEM" "Pipe_Reg" 3 301, 9 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 148 "data_i";
    .port_info 5 /OUTPUT 148 "data_o";
P_0x600003ae7240 .param/l "size" 0 9 22, +C4<00000000000000000000000010010100>;
v0x600001dce010_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dce0a0_0 .net "data_i", 147 0, L_0x600001ec6580;  1 drivers
v0x600001dce130_0 .var "data_o", 147 0;
v0x600001dce1c0_0 .net "flush", 0 0, v0x600001dce9a0_0;  alias, 1 drivers
v0x600001dce250_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  alias, 1 drivers
L_0x128078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001dce2e0_0 .net "write", 0 0, L_0x128078208;  1 drivers
S_0x123f091b0 .scope module, "FU" "Forwarding_Unit" 3 125, 10 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "MEM_RegWrite_i";
    .port_info 2 /INPUT 1 "WB_RegWrite_i";
    .port_info 3 /INPUT 5 "EX_rs";
    .port_info 4 /INPUT 5 "EX_rt";
    .port_info 5 /INPUT 5 "EX_rd";
    .port_info 6 /INPUT 5 "MEM_rd";
    .port_info 7 /INPUT 5 "WB_rd";
    .port_info 8 /OUTPUT 2 "muxrs";
    .port_info 9 /OUTPUT 2 "muxrt";
    .port_info 10 /NODIR 0 "";
v0x600001dce370_0 .net "EX_rd", 4 0, L_0x600001ec5f40;  alias, 1 drivers
v0x600001dce400_0 .net "EX_rs", 4 0, L_0x600001ec61c0;  alias, 1 drivers
v0x600001dce490_0 .net "EX_rt", 4 0, L_0x600001ec6260;  alias, 1 drivers
v0x600001dce520_0 .net "MEM_RegWrite_i", 0 0, L_0x600001ec6b20;  alias, 1 drivers
v0x600001dce5b0_0 .net "MEM_rd", 4 0, L_0x600001ec6bc0;  alias, 1 drivers
v0x600001dce640_0 .net "WB_RegWrite_i", 0 0, L_0x600001ec0500;  alias, 1 drivers
v0x600001dce6d0_0 .net "WB_rd", 4 0, L_0x600001ec05a0;  alias, 1 drivers
v0x600001dce760_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dce7f0_0 .var "flag", 1 0;
v0x600001dce880_0 .var "muxrs", 1 0;
v0x600001dce910_0 .var "muxrt", 1 0;
E_0x6000021f2eb0 .event negedge, v0x600001dcdd40_0;
S_0x123f09320 .scope module, "HD" "Hazard_Detection" 3 112, 11 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "EX_op";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 5 "ID_rs";
    .port_info 3 /INPUT 5 "ID_rt";
    .port_info 4 /INPUT 5 "EX_rd";
    .port_info 5 /OUTPUT 1 "ID_Flush";
    .port_info 6 /OUTPUT 1 "B_Flush";
    .port_info 7 /OUTPUT 1 "PCWrite";
v0x600001dce9a0_0 .var "B_Flush", 0 0;
v0x600001dcea30_0 .net "Branch", 0 0, v0x600001dc8900_0;  alias, 1 drivers
v0x600001dceac0_0 .net "EX_op", 5 0, L_0x600001ec5900;  alias, 1 drivers
v0x600001dceb50_0 .net "EX_rd", 4 0, L_0x600001ec5f40;  alias, 1 drivers
o0x1280430a0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001dcebe0_0 .net "EX_rs", 4 0, o0x1280430a0;  0 drivers
v0x600001dcec70_0 .var "ID_Flush", 0 0;
v0x600001dced00_0 .net "ID_rs", 4 0, v0x600001dcd7a0_0;  alias, 1 drivers
v0x600001dced90_0 .net "ID_rt", 4 0, v0x600001dcd830_0;  alias, 1 drivers
v0x600001dcee20_0 .var "PCWrite", 0 0;
E_0x6000021f2af0 .event edge, v0x600001dcea30_0, v0x600001dceac0_0;
S_0x123f07390 .scope module, "ID_EX" "Pipe_Reg" 3 215, 9 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 161 "data_i";
    .port_info 5 /OUTPUT 161 "data_o";
P_0x600003ae71c0 .param/l "size" 0 9 22, +C4<00000000000000000000000010100001>;
v0x600001dcef40_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dcefd0_0 .net "data_i", 160 0, L_0x600001ec5860;  1 drivers
v0x600001dcf060_0 .var "data_o", 160 0;
v0x600001dcf0f0_0 .net "flush", 0 0, L_0x6000004c64c0;  1 drivers
v0x600001dcf180_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  alias, 1 drivers
L_0x128078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001dcf210_0 .net "write", 0 0, L_0x128078130;  1 drivers
S_0x123f07500 .scope module, "IF_ID" "Pipe_Reg" 3 166, 9 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 64 "data_i";
    .port_info 5 /OUTPUT 64 "data_o";
P_0x600003ae7400 .param/l "size" 0 9 22, +C4<00000000000000000000000001000000>;
v0x600001dcf330_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dcf3c0_0 .net "data_i", 63 0, L_0x600001ec4320;  1 drivers
v0x600001dcf450_0 .var "data_o", 63 0;
v0x600001dcf4e0_0 .net "flush", 0 0, v0x600001dce9a0_0;  alias, 1 drivers
v0x600001dcf570_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  alias, 1 drivers
v0x600001dcf600_0 .net "write", 0 0, v0x600001dcee20_0;  alias, 1 drivers
S_0x123f05a50 .scope module, "IM" "Instruction_Memory" 3 155, 12 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x6000004c6370 .functor BUFZ 32, L_0x600001ec5400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001dcf690_0 .net *"_ivl_0", 31 0, L_0x600001ec5400;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001dcf720_0 .net/2u *"_ivl_2", 31 0, L_0x128078010;  1 drivers
v0x600001dcf7b0_0 .net *"_ivl_4", 31 0, L_0x600001ec4280;  1 drivers
v0x600001dcf840_0 .net "addr_i", 31 0, v0x600001dc9320_0;  alias, 1 drivers
v0x600001dcf8d0_0 .net "instr_o", 31 0, L_0x6000004c6370;  alias, 1 drivers
v0x600001dcf960 .array "instruction_file", 20 0, 31 0;
L_0x600001ec5400 .array/port v0x600001dcf960, L_0x600001ec4280;
L_0x600001ec4280 .arith/div 32, v0x600001dc9320_0, L_0x128078010;
S_0x123f05bc0 .scope module, "MEM_WB" "Pipe_Reg" 3 359, 9 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 109 "data_i";
    .port_info 5 /OUTPUT 109 "data_o";
P_0x600003ae7540 .param/l "size" 0 9 22, +C4<00000000000000000000000001101101>;
v0x600001dcfa80_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dcfb10_0 .net "data_i", 108 0, L_0x600001ec0280;  1 drivers
v0x600001dcfba0_0 .var "data_o", 108 0;
v0x600001dcfc30_0 .net "flush", 0 0, v0x600001dce9a0_0;  alias, 1 drivers
v0x600001dcfcc0_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  alias, 1 drivers
L_0x128078298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001dcfd50_0 .net "write", 0 0, L_0x128078298;  1 drivers
S_0x123f06510 .scope module, "Mux0" "MUX_2to1" 3 140, 13 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003ae7600 .param/l "size" 0 13 9, +C4<00000000000000000000000000100000>;
v0x600001dcfde0_0 .net "data0_i", 31 0, L_0x600001ec52c0;  alias, 1 drivers
v0x600001dcfe70_0 .net "data1_i", 31 0, L_0x600001ec6800;  alias, 1 drivers
v0x600001dcff00_0 .var "data_o", 31 0;
v0x600001dc7c30_0 .net "select_i", 0 0, v0x600001dc8900_0;  alias, 1 drivers
E_0x6000021f29d0 .event edge, v0x600001dcea30_0, v0x600001dcfe70_0, v0x600001dcd0e0_0;
S_0x123f06680 .scope module, "Mux3" "MUX_2to1" 3 387, 13 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003ae7680 .param/l "size" 0 13 9, +C4<00000000000000000000000000100000>;
v0x600001dc8000_0 .net "data0_i", 31 0, L_0x600001ec06e0;  alias, 1 drivers
v0x600001dc8090_0 .net "data1_i", 31 0, L_0x600001ec0640;  alias, 1 drivers
v0x600001dc8120_0 .var "data_o", 31 0;
v0x600001dc81b0_0 .net "select_i", 0 0, L_0x600001ec0460;  alias, 1 drivers
E_0x6000021f2940 .event edge, v0x600001dc81b0_0, v0x600001dc8090_0, v0x600001dc8000_0;
S_0x123f07a90 .scope module, "MuxALUsrc" "MUX_2to1" 3 285, 13 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x600003ae7700 .param/l "size" 0 13 9, +C4<00000000000000000000000000100000>;
v0x600001dc8240_0 .net "data0_i", 31 0, v0x600001dc90e0_0;  alias, 1 drivers
v0x600001dc82d0_0 .net "data1_i", 31 0, L_0x600001ec5cc0;  alias, 1 drivers
v0x600001dc8360_0 .var "data_o", 31 0;
v0x600001dc83f0_0 .net "select_i", 0 0, L_0x600001ec5c20;  alias, 1 drivers
E_0x6000021f28e0 .event edge, v0x600001dc83f0_0, v0x600001dcd320_0, v0x600001dc8240_0;
S_0x123f07c00 .scope module, "MuxBranch" "MUX_8to1" 3 349, 14 3 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /INPUT 1 "data2_i";
    .port_info 3 /INPUT 1 "data3_i";
    .port_info 4 /INPUT 1 "data4_i";
    .port_info 5 /INPUT 1 "data5_i";
    .port_info 6 /INPUT 1 "data6_i";
    .port_info 7 /INPUT 1 "data7_i";
    .port_info 8 /INPUT 3 "select_i";
    .port_info 9 /OUTPUT 1 "data_o";
P_0x600003ae7780 .param/l "size" 0 14 16, +C4<00000000000000000000000000000001>;
L_0x128078250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dc8480_0 .net "data0_i", 0 0, L_0x128078250;  1 drivers
v0x600001dc8510_0 .net "data1_i", 0 0, L_0x600001ec6940;  alias, 1 drivers
v0x600001dc85a0_0 .net "data2_i", 0 0, L_0x6000004c6610;  1 drivers
v0x600001dc8630_0 .net "data3_i", 0 0, L_0x600001ec69e0;  alias, 1 drivers
v0x600001dc86c0_0 .net "data4_i", 0 0, L_0x6000004c6680;  1 drivers
o0x128043d90 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001dc8750_0 .net "data5_i", 0 0, o0x128043d90;  0 drivers
o0x128043dc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001dc87e0_0 .net "data6_i", 0 0, o0x128043dc0;  0 drivers
o0x128043df0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001dc8870_0 .net "data7_i", 0 0, o0x128043df0;  0 drivers
v0x600001dc8900_0 .var "data_o", 0 0;
v0x600001dc8990_0 .net "select_i", 2 0, L_0x600001ec66c0;  alias, 1 drivers
E_0x6000021f28b0/0 .event edge, v0x600001dc8990_0, v0x600001dc8480_0, v0x600001dc8510_0, v0x600001dc85a0_0;
E_0x6000021f28b0/1 .event edge, v0x600001dc8630_0, v0x600001dc86c0_0, v0x600001dc8750_0, v0x600001dc87e0_0;
E_0x6000021f28b0/2 .event edge, v0x600001dc8870_0;
E_0x6000021f28b0 .event/or E_0x6000021f28b0/0, E_0x6000021f28b0/1, E_0x6000021f28b0/2;
S_0x123f26dd0 .scope module, "MuxRs" "MUX_4to1" 3 269, 15 3 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_0x600003ae7840 .param/l "size" 0 15 12, +C4<00000000000000000000000000100000>;
v0x600001dc8ab0_0 .net "data0_i", 31 0, L_0x600001ec5fe0;  alias, 1 drivers
v0x600001dc8b40_0 .net "data1_i", 31 0, L_0x600001ec68a0;  alias, 1 drivers
v0x600001dc8bd0_0 .net "data2_i", 31 0, v0x600001dc8120_0;  alias, 1 drivers
o0x128044060 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001dc8c60_0 .net "data3_i", 31 0, o0x128044060;  0 drivers
v0x600001dc8cf0_0 .var "data_o", 31 0;
v0x600001dc8d80_0 .net "select_i", 1 0, v0x600001dce880_0;  alias, 1 drivers
E_0x6000021f2880/0 .event edge, v0x600001dce880_0, v0x600001dc8c60_0, v0x600001dc8120_0, v0x600001dcdcb0_0;
E_0x6000021f2880/1 .event edge, v0x600001dc8ab0_0;
E_0x6000021f2880 .event/or E_0x6000021f2880/0, E_0x6000021f2880/1;
S_0x123f26f40 .scope module, "MuxRt" "MUX_4to1" 3 277, 15 3 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_0x600003ae7900 .param/l "size" 0 15 12, +C4<00000000000000000000000000100000>;
v0x600001dc8ea0_0 .net "data0_i", 31 0, L_0x600001ec6080;  alias, 1 drivers
v0x600001dc8f30_0 .net "data1_i", 31 0, L_0x600001ec68a0;  alias, 1 drivers
v0x600001dc8fc0_0 .net "data2_i", 31 0, v0x600001dc8120_0;  alias, 1 drivers
o0x1280441e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001dc9050_0 .net "data3_i", 31 0, o0x1280441e0;  0 drivers
v0x600001dc90e0_0 .var "data_o", 31 0;
v0x600001dc9170_0 .net "select_i", 1 0, v0x600001dce910_0;  alias, 1 drivers
E_0x6000021f2700/0 .event edge, v0x600001dce910_0, v0x600001dc9050_0, v0x600001dc8120_0, v0x600001dcdcb0_0;
E_0x6000021f2700/1 .event edge, v0x600001dc8ea0_0;
E_0x6000021f2700 .event/or E_0x6000021f2700/0, E_0x6000021f2700/1;
S_0x123f1a8e0 .scope module, "PC" "ProgramCounter" 3 147, 16 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 32 "pc_in_i";
    .port_info 4 /OUTPUT 32 "pc_out_o";
v0x600001dc9200_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dc9290_0 .net "pc_in_i", 31 0, v0x600001dcff00_0;  alias, 1 drivers
v0x600001dc9320_0 .var "pc_out_o", 31 0;
v0x600001dc93b0_0 .net "pc_write", 0 0, v0x600001dcee20_0;  alias, 1 drivers
v0x600001dc9440_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  alias, 1 drivers
S_0x123f1aa50 .scope module, "RF" "Reg_File" 3 198, 17 13 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x6000004c63e0 .functor BUFZ 32, L_0x600001ec54a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000004c6450 .functor BUFZ 32, L_0x600001ec55e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001dc94d0_0 .net "RDaddr_i", 4 0, L_0x600001ec05a0;  alias, 1 drivers
v0x600001dc9560_0 .net "RDdata_i", 31 0, v0x600001dc8120_0;  alias, 1 drivers
v0x600001dc95f0_0 .net "RSaddr_i", 4 0, v0x600001dcd7a0_0;  alias, 1 drivers
v0x600001dc9680_0 .net "RSdata_o", 31 0, L_0x6000004c63e0;  alias, 1 drivers
v0x600001dc9710_0 .net "RTaddr_i", 4 0, v0x600001dcd830_0;  alias, 1 drivers
v0x600001dc97a0_0 .net "RTdata_o", 31 0, L_0x6000004c6450;  alias, 1 drivers
v0x600001dc9830_0 .net "RegWrite_i", 0 0, L_0x600001ec0500;  alias, 1 drivers
v0x600001dc98c0 .array/s "Reg_File", 31 0, 31 0;
v0x600001dc9950_0 .net *"_ivl_0", 31 0, L_0x600001ec54a0;  1 drivers
v0x600001dc99e0_0 .net *"_ivl_10", 6 0, L_0x600001ec5680;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dc9a70_0 .net *"_ivl_13", 1 0, L_0x1280780e8;  1 drivers
v0x600001dc9b00_0 .net *"_ivl_2", 6 0, L_0x600001ec5540;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dc9b90_0 .net *"_ivl_5", 1 0, L_0x1280780a0;  1 drivers
v0x600001dc9c20_0 .net *"_ivl_8", 31 0, L_0x600001ec55e0;  1 drivers
v0x600001dc9cb0_0 .net "clk_i", 0 0, v0x600001dd4990_0;  alias, 1 drivers
v0x600001dc9d40_0 .net "rst_i", 0 0, v0x600001dd4a20_0;  alias, 1 drivers
E_0x6000021f27f0/0 .event negedge, v0x600001dcdd40_0;
E_0x6000021f27f0/1 .event posedge, v0x600001dce250_0;
E_0x6000021f27f0 .event/or E_0x6000021f27f0/0, E_0x6000021f27f0/1;
L_0x600001ec54a0 .array/port v0x600001dc98c0, L_0x600001ec5540;
L_0x600001ec5540 .concat [ 5 2 0 0], v0x600001dcd7a0_0, L_0x1280780a0;
L_0x600001ec55e0 .array/port v0x600001dc98c0, L_0x600001ec5680;
L_0x600001ec5680 .concat [ 5 2 0 0], v0x600001dcd830_0, L_0x1280780e8;
S_0x123f26000 .scope module, "SE" "Sign_Extend" 3 210, 18 2 0, S_0x123f043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x600001dc9ef0_0 .net "data_i", 15 0, L_0x600001ec5720;  1 drivers
v0x600001dc9f80_0 .var "data_o", 31 0;
E_0x6000021f25b0 .event edge, v0x600001dc9ef0_0;
S_0x123f26170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 18 17, 18 17 0, S_0x123f26000;
 .timescale -9 -12;
v0x600001dc9dd0_0 .var/i "i", 31 0;
S_0x123f19040 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 18 20, 18 20 0, S_0x123f26000;
 .timescale -9 -12;
v0x600001dc9e60_0 .var/i "i", 31 0;
    .scope S_0x123f09320;
T_0 ;
    %wait E_0x6000021f2af0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dce9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcee20_0, 0;
    %load/vec4 v0x600001dcea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dce9a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001dceac0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcee20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x123f091b0;
T_1 ;
    %wait E_0x6000021f2eb0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dce7f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dce880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dce910_0, 0;
    %load/vec4 v0x600001dce520_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001dce5b0_0;
    %load/vec4 v0x600001dce400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001dce5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001dce880_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001dce7f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001dce640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001dce6d0_0;
    %load/vec4 v0x600001dce400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001dce6d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001dce880_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001dce7f0_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x600001dce520_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001dce5b0_0;
    %load/vec4 v0x600001dce490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001dce5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001dce910_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001dce7f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600001dce640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001dce6d0_0;
    %load/vec4 v0x600001dce490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001dce6d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001dce910_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001dce7f0_0, 0;
T_1.6 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123f06510;
T_2 ;
    %wait E_0x6000021f29d0;
    %load/vec4 v0x600001dc7c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x600001dcfe70_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x600001dcfde0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x600001dcff00_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x123f1a8e0;
T_3 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dc9440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc9320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001dc93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600001dc9290_0;
    %assign/vec4 v0x600001dc9320_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600001dc9320_0;
    %assign/vec4 v0x600001dc9320_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123f07500;
T_4 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dcf570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x600001dcf450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001dcf4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x600001dcf450_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x600001dcf600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600001dcf3c0_0;
    %assign/vec4 v0x600001dcf450_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x600001dcf450_0;
    %assign/vec4 v0x600001dcf450_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123f08120;
T_5 ;
    %wait E_0x6000021f2e80;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001dcd440_0, 0, 4;
    %jmp T_5.19;
T_5.11 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dcd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd710_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x600001dcd7a0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600001dcd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dcd440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dcd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dcd680_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x123f1aa50;
T_6 ;
    %wait E_0x6000021f27f0;
    %load/vec4 v0x600001dc9d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001dc9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600001dc9560_0;
    %load/vec4 v0x600001dc94d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x600001dc94d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001dc98c0, 4;
    %load/vec4 v0x600001dc94d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dc98c0, 0, 4;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123f26000;
T_7 ;
    %wait E_0x6000021f25b0;
    %fork t_1, S_0x123f26170;
    %jmp t_0;
    .scope S_0x123f26170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dc9dd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x600001dc9dd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x600001dc9ef0_0;
    %load/vec4 v0x600001dc9dd0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001dc9dd0_0;
    %store/vec4 v0x600001dc9f80_0, 4, 1;
    %load/vec4 v0x600001dc9dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dc9dd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x123f26000;
t_0 %join;
    %fork t_3, S_0x123f19040;
    %jmp t_2;
    .scope S_0x123f19040;
t_3 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x600001dc9e60_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001dc9e60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x600001dc9ef0_0;
    %parti/s 1, 15, 5;
    %ix/getv/s 4, v0x600001dc9e60_0;
    %store/vec4 v0x600001dc9f80_0, 4, 1;
    %load/vec4 v0x600001dc9e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dc9e60_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x123f26000;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x123f07390;
T_8 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dcf180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 161;
    %assign/vec4 v0x600001dcf060_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001dcf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 161;
    %assign/vec4 v0x600001dcf060_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x600001dcf210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001dcefd0_0;
    %assign/vec4 v0x600001dcf060_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x600001dcf060_0;
    %assign/vec4 v0x600001dcf060_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x123f07fb0;
T_9 ;
    %wait E_0x6000021f2dc0;
    %load/vec4 v0x600001dcd320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x600001dcd3b0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x123f26dd0;
T_10 ;
    %wait E_0x6000021f2880;
    %load/vec4 v0x600001dc8d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x600001dc8ab0_0;
    %assign/vec4 v0x600001dc8cf0_0, 0;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x600001dc8b40_0;
    %assign/vec4 v0x600001dc8cf0_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x600001dc8bd0_0;
    %assign/vec4 v0x600001dc8cf0_0, 0;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x600001dc8c60_0;
    %assign/vec4 v0x600001dc8cf0_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x123f26f40;
T_11 ;
    %wait E_0x6000021f2700;
    %load/vec4 v0x600001dc9170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x600001dc8ea0_0;
    %assign/vec4 v0x600001dc90e0_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x600001dc8f30_0;
    %assign/vec4 v0x600001dc90e0_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x600001dc8fc0_0;
    %assign/vec4 v0x600001dc90e0_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x600001dc9050_0;
    %assign/vec4 v0x600001dc90e0_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x123f07a90;
T_12 ;
    %wait E_0x6000021f28e0;
    %load/vec4 v0x600001dc83f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x600001dc82d0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x600001dc8240_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x600001dc8360_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x123f04530;
T_13 ;
    %wait E_0x6000021f2f10;
    %load/vec4 v0x600001dccc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %and;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %or;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %add;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %sub;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %or;
    %inv;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %mul;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x600001dcce10_0;
    %load/vec4 v0x600001dccea0_0;
    %xor;
    %assign/vec4 v0x600001dccd80_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x123f056a0;
T_14 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dce250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 148;
    %assign/vec4 v0x600001dce130_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001dce1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 148;
    %assign/vec4 v0x600001dce130_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x600001dce2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001dce0a0_0;
    %assign/vec4 v0x600001dce130_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x600001dce130_0;
    %assign/vec4 v0x600001dce130_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x123f05530;
T_15 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dcdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x600001dcddd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x600001dcdcb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dcdb00, 0, 4;
    %load/vec4 v0x600001dcddd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x600001dcdcb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dcdb00, 0, 4;
    %load/vec4 v0x600001dcddd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600001dcdcb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dcdb00, 0, 4;
    %load/vec4 v0x600001dcddd0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x600001dcdcb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dcdb00, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x123f05530;
T_16 ;
    %wait E_0x6000021f2e20;
    %load/vec4 v0x600001dcdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x600001dcdcb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x600001dcdb00, 4;
    %load/vec4 v0x600001dcdcb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x600001dcdb00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001dcdcb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x600001dcdb00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x600001dcdcb0_0;
    %load/vec4a v0x600001dcdb00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001dcde60_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dcde60_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x123f07c00;
T_17 ;
    %wait E_0x6000021f28b0;
    %load/vec4 v0x600001dc8990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.9;
T_17.0 ;
    %load/vec4 v0x600001dc8480_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.1 ;
    %load/vec4 v0x600001dc8510_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v0x600001dc85a0_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v0x600001dc8630_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v0x600001dc86c0_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v0x600001dc8750_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v0x600001dc87e0_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x600001dc8870_0;
    %assign/vec4 v0x600001dc8900_0, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x123f05bc0;
T_18 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dcfcc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 109;
    %assign/vec4 v0x600001dcfba0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001dcfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 109;
    %assign/vec4 v0x600001dcfba0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600001dcfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001dcfb10_0;
    %assign/vec4 v0x600001dcfba0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x600001dcfba0_0;
    %assign/vec4 v0x600001dcfba0_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x123f06680;
T_19 ;
    %wait E_0x6000021f2940;
    %load/vec4 v0x600001dc81b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x600001dc8090_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x600001dc8000_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %assign/vec4 v0x600001dc8120_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x123f26980;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x600001dd4990_0;
    %inv;
    %store/vec4 v0x600001dd4990_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x123f26980;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001dd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001dd4a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd4ab0_0, 0, 32;
    %vpi_call 2 41 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd4b40_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x600001dd4b40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001dd4b40_0;
    %store/vec4a v0x600001dcf960, 4, 0;
    %load/vec4 v0x600001dd4b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd4b40_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %vpi_call 2 50 "$readmemb", "testbench/CO_P5_test_1.txt", v0x600001dcf960 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd4b40_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x600001dd4b40_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001dd4b40_0;
    %store/vec4a v0x600001dcdb00, 4, 0;
    %load/vec4 v0x600001dd4b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd4b40_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001dd4a20_0, 0, 1;
    %delay 170000, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x123f26980;
T_22 ;
    %wait E_0x6000021f2ca0;
    %load/vec4 v0x600001dd4ab0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %vpi_call 2 68 "$display", "################################## clk_count =%-3d %d #####################################", v0x600001dd4ab0_0, v0x600001dc9320_0 {0 0 0};
    %vpi_call 2 69 "$display", "=======================================Register=======================================" {0 0 0};
    %vpi_call 2 71 "$display", "r0 =%-5d, r1 =%-5d, r2 =%-5d, r3 =%-5d, r4 =%-5d, r5 =%-5d, r6 =%-5d, r7 =%-5d\012", &A<v0x600001dc98c0, 0>, &A<v0x600001dc98c0, 1>, &A<v0x600001dc98c0, 2>, &A<v0x600001dc98c0, 3>, &A<v0x600001dc98c0, 4>, &A<v0x600001dc98c0, 5>, &A<v0x600001dc98c0, 6>, &A<v0x600001dc98c0, 7>, " " {0 0 0};
    %vpi_call 2 75 "$display", "r8 =%-5d, r9 =%-5d, r10=%-5d, r11=%-5d, r12=%-5d, r13=%-5d, r14=%-5d, r15=%-5d\012", &A<v0x600001dc98c0, 8>, &A<v0x600001dc98c0, 9>, &A<v0x600001dc98c0, 10>, &A<v0x600001dc98c0, 11>, &A<v0x600001dc98c0, 12>, &A<v0x600001dc98c0, 13>, &A<v0x600001dc98c0, 14>, &A<v0x600001dc98c0, 15>, " " {0 0 0};
    %vpi_call 2 79 "$display", "r16=%-5d, r17=%-5d, r18=%-5d, r19=%-5d, r20=%-5d, r21=%-5d, r22=%-5d, r23=%-5d\012", &A<v0x600001dc98c0, 16>, &A<v0x600001dc98c0, 17>, &A<v0x600001dc98c0, 18>, &A<v0x600001dc98c0, 19>, &A<v0x600001dc98c0, 20>, &A<v0x600001dc98c0, 21>, &A<v0x600001dc98c0, 22>, &A<v0x600001dc98c0, 23>, " " {0 0 0};
    %vpi_call 2 83 "$display", "r24=%-5d, r25=%-5d, r26=%-5d, r27=%-5d, r28=%-5d, r29=%-5d, r30=%-5d, r31=%-5d\012", &A<v0x600001dc98c0, 24>, &A<v0x600001dc98c0, 25>, &A<v0x600001dc98c0, 26>, &A<v0x600001dc98c0, 27>, &A<v0x600001dc98c0, 28>, &A<v0x600001dc98c0, 29>, &A<v0x600001dc98c0, 30>, &A<v0x600001dc98c0, 31> {0 0 0};
    %vpi_call 2 90 "$display", "========================================Memory========================================" {0 0 0};
    %vpi_call 2 91 "$display", "m0 =%-5d, m1 =%-5d, m2 =%-5d, m3 =%-5d, m4 =%-5d, m5 =%-5d, m6 =%-5d, m7 =%-5d\012\012m8 =%-5d, m9 =%-5d, m10=%-5d, m11=%-5d, m12=%-5d, m13=%-5d, m14=%-5d, m15=%-5d\012\012m16=%-5d, m17=%-5d, m18=%-5d, m19=%-5d, m20=%-5d, m21=%-5d, m22=%-5d, m23=%-5d\012\012m24=%-5d, m25=%-5d, m26=%-5d, m27=%-5d, m28=%-5d, m29=%-5d, m30=%-5d, m31=%-5d\012", v0x600001dcdef0_0, v0x600001dcdef0_1, v0x600001dcdef0_2, v0x600001dcdef0_3, v0x600001dcdef0_4, v0x600001dcdef0_5, v0x600001dcdef0_6, v0x600001dcdef0_7, v0x600001dcdef0_8, v0x600001dcdef0_9, v0x600001dcdef0_10, v0x600001dcdef0_11, v0x600001dcdef0_12, v0x600001dcdef0_13, v0x600001dcdef0_14, v0x600001dcdef0_15, v0x600001dcdef0_16, v0x600001dcdef0_17, v0x600001dcdef0_18, v0x600001dcdef0_19, v0x600001dcdef0_20, v0x600001dcdef0_21, v0x600001dcdef0_22, v0x600001dcdef0_23, v0x600001dcdef0_24, v0x600001dcdef0_25, v0x600001dcdef0_26, v0x600001dcdef0_27, v0x600001dcdef0_28, v0x600001dcdef0_29, v0x600001dcdef0_30, v0x600001dcdef0_31 {0 0 0};
T_22.0 ;
    %load/vec4 v0x600001dd4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd4ab0_0, 0, 32;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./code/Pipe_CPU_1.v";
    "./code/ALU.v";
    "./code/Adder.v";
    "./code/Shift_Left_Two_32.v";
    "./code/Decoder.v";
    "./provided/Data_Memory.v";
    "./provided/Pipe_Reg.v";
    "./code/Forwarding_Unit.v";
    "./code/Hazard_Detection.v";
    "./provided/Instruction_Memory.v";
    "./code/MUX_2to1.v";
    "./code/MUX_8to1.v";
    "./code/MUX_4to1.v";
    "./provided/ProgramCounter.v";
    "./provided/Reg_File.v";
    "./code/Sign_Extend.v";
