<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Standards, Nomenclature, and Conventions" />
<meta name="abstract" content="SystemVerilog is an extension of IEEE Std 1364 for the Verilog HDL and improves the productivity, readability, and re-usability of Verilog-based code." />
<meta name="description" content="SystemVerilog is an extension of IEEE Std 1364 for the Verilog HDL and improves the productivity, readability, and re-usability of Verilog-based code." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idfd7cb045-e089-4d44-a304-472c840dfd99" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Standards, Nomenclature, and Conventions</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Standards, Nomenclature, and Conventions" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idfd7cb045-e089-4d44-a304-472c840dfd99">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Standards,
Nomenclature, and Conventions</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">SystemVerilog
is an extension of IEEE Std 1364 for the Verilog HDL and improves
the productivity, readability, and re-usability of Verilog-based code. </span>
</div>
<p class="p">The language enhancements in SystemVerilog provide more
concise hardware descriptions, while still providing an easy route
with existing design and verification products into current hardware
implementation flows.</p>
<p class="p">The enhancements also provide extensive
support for directed and constrained random testbench development,
coverage-driven verification, and assertion-based verification.</p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> implements the Verilog and SystemVerilog
languages as defined by the following standards: </p>
<ul class="ul"><li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__idee2f755d-2b12-49a0-a9ff-a610c25079b9"><p class="p">IEEE 1364-2005 and 1364-1995 (Verilog)</p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__idd8454f08-e729-4c30-a2c7-dcaed2fde8d8"><p class="p">IEEE 1800-2012, 1800-2009 and 1800-2005
(SystemVerilog)</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> supports partial implementation
of SystemVerilog IEEE Std 1800-2012. For release-specific information
on currently supported implementation, refer to the following text file
located in the <span class="ph fmvar:ProductName">Questa SIM</span> installation directory: <span class="ph FontProperty emphasis">&lt;install_dir&gt;/docs/technotes/sysvlog.note </span></p>
</div>
</li>
</ul>
<p class="p">The SystemVerilog
standard specifies extensions for a higher level of abstraction
for modeling and verification with the Verilog hardware description
language (HDL). </p>
<p class="p">This standard includes:</p>
<ul class="ul"><li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__id95e8cd14-b850-4b80-9607-4d8918bfa3a2"><p class="p">Design specification methods</p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__idee2b7fe3-dd29-4d57-8d56-f01134c9d89a"><p class="p">An embedded assertions
language</p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__id783d2d6b-be65-479d-b136-93028dc8d2a3"><p class="p">A testbench language that
includes a coverage and assertions application programming interface
(API)</p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__id16013cef-9751-4996-b3d2-a54227dad283"><p class="p">A direct programming interface
(DPI). </p>
</li>
</ul>
<p class="p">In
this chapter, the following terms apply: </p>
<ul class="ul"><li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__idc33feb49-371f-4a84-ac49-a6014963203e"><p class="p">“Verilog” refers to IEEE Std 1364
for the Verilog HDL. </p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__idbf475760-50b2-496a-95d0-43b9e81ccc0a"><p class="p">“Verilog-1995” refers to IEEE Std
1364-1995 for the Verilog HDL. </p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__idc7f06dfd-fe59-4019-a078-3d3cf5fb3b49"><p class="p">“Verilog-2001” refers to IEEE Std
1364-2001 for the Verilog HDL. </p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__id7224c8a9-3f47-4968-9512-aa61ec62e31e"><p class="p">“Verilog-2005” refers to IEEE Std
1364-2005 for the Verilog HDL. </p>
</li>
<li class="li" id="idfd7cb045-e089-4d44-a304-472c840dfd99__id5b3ce207-3cb3-4b28-beeb-61cf7af2ff31"><p class="p">“SystemVerilog” refers to the extensions
to the Verilog standard (IEEE Std 1364) as defined in IEEE Std 1800-2012. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The term “Language
Reference Manual” (or LRM) refers to the current IEEE standard for
Verilog or SystemVerilog. </p>
</div>
</li>
</ul>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_SupportedVariationsInSourceCode_idf5ca7d49.html" title="Questa SIM enables you to use syntax variations of constructs that are not explicitly defined as being supported in the Verilog LRM (such as “shortcuts” supported for similar constructs in another language). ">Supported Variations in Source Code</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_Loops_id34a516a2.html" title="Questa SIM allows you to use Verilog syntax that omits any or all three specifications of a for loop — initialization, termination, increment. These allowed omissions are also allowed in C.">for Loops</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_NamingMacrosIntegers_idebbb4b4e.html" title="The vlog command compiles macros named with integers in addition to identifiers. ">Naming Macros with Integers</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_VerilogSystemverilogSimulation_ide0ef3c7a.html" title="Introduction to the process of compiling and simulating Verilog and SystemVerilog designs with Questa SIM.">Verilog and SystemVerilog Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Standards, Nomenclature, and Conventions"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_StandardsNomenclatureConventions_idfd7cb045.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>