

D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd

Jul 19 10AM:54:47>: The following design file, which has identical name but a different extension 
from the specified variation file, already exists in the working directory:

RAM.v

This may create a conflict of design files and/or lead to undesirable side
effects.

Is it OK to continue file generation?

D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd

Jul 19 10AM:59:22>: The following design file, which has identical name but a different extension 
from the specified variation file, already exists in the working directory:

RAM.v

This may create a conflict of design files and/or lead to undesirable side
effects.

Is it OK to continue file generation?