# Reading pref.tcl
# do W8Lab_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/ce1911/lab/08_memory/SEG7DECODE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:46 on May 01,2022
# vcom -reportprogress 300 -2008 -work work C:/ce1911/lab/08_memory/SEG7DECODE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SEG7DECODE
# -- Compiling architecture MULTIPLEXER of SEG7DECODE
# End time: 19:51:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/ce1911/lab/08_memory/ram_256_x8_inferred_lab8.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:46 on May 01,2022
# vcom -reportprogress 300 -2008 -work work C:/ce1911/lab/08_memory/ram_256_x8_inferred_lab8.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_256_x8_inferred_lab8
# -- Compiling architecture behavioral of ram_256_x8_inferred_lab8
# End time: 19:51:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/ce1911/lab/08_memory/lab8_part2.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:46 on May 01,2022
# vcom -reportprogress 300 -2008 -work work C:/ce1911/lab/08_memory/lab8_part2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab8_part2
# -- Compiling architecture behavioral of lab8_part2
# End time: 19:51:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/ce1911/lab/08_memory/lab8_part2_tb.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:46 on May 01,2022
# vcom -reportprogress 300 -2008 -work work C:/ce1911/lab/08_memory/lab8_part2_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab8_part2_tb
# -- Compiling architecture testbench of lab8_part2_tb
# End time: 19:51:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  lab8_part2_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" lab8_part2_tb 
# Start time: 19:51:46 on May 01,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab8_part2_tb(testbench)
# Loading ieee.numeric_std(body)
# Loading work.lab8_part2(behavioral)
# Loading work.ram_256_x8_inferred_lab8(behavioral)
# Loading work.seg7decode(multiplexer)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /lab8_part2_tb/DUT/MEMORY
add wave -position insertpoint  \
sim:/lab8_part2_tb/DUT/DATA_OUT
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /lab8_part2_tb/DUT/MEMORY
# End time: 20:01:16 on May 01,2022, Elapsed time: 0:09:30
# Errors: 0, Warnings: 1
