library(sar_adc_8bit) {
  comment : "Blackbox liberty for 8-bit SAR ADC hard macro";
  delay_model : table_lookup;
  time_unit : "1ns";
  voltage_unit : "1V";
  current_unit : "1mA";
  pulling_resistance_unit : "1kohm";
  capacitive_load_unit(1, pf);

  nom_process : 1;
  nom_voltage : 1.80;
  nom_temperature : 25;

  slew_lower_threshold_pct_rise : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_fall : 80;
  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;

  cell(sar_adc_8bit) {
    dont_touch : true;
    dont_use : true;

    pin(clk) { direction : input; capacitance : 0.010; clock : true; }
    pin(rst_n) { direction : input; capacitance : 0.005; }
    pin(vin) { direction : input; capacitance : 0.010; }
    pin(start) { direction : input; capacitance : 0.005; }
    pin(eoc) { direction : output; max_capacitance : 0.5; }
    pin(dout0) { direction : output; max_capacitance : 0.5; }
    pin(dout1) { direction : output; max_capacitance : 0.5; }
    pin(dout2) { direction : output; max_capacitance : 0.5; }
    pin(dout3) { direction : output; max_capacitance : 0.5; }
    pin(dout4) { direction : output; max_capacitance : 0.5; }
    pin(dout5) { direction : output; max_capacitance : 0.5; }
    pin(dout6) { direction : output; max_capacitance : 0.5; }
    pin(dout7) { direction : output; max_capacitance : 0.5; }
    pg_pin(vdd) { pg_type : primary_power; voltage_name : VDD; }
    pg_pin(vss) { pg_type : primary_ground; voltage_name : VSS; }
  }
}
