<stg><name>HoughLinesProbabilis</name>


<trans_list>

<trans id="1271" from="1" to="2">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="2" to="3">
<condition id="663">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="2" to="5">
<condition id="670">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="3" to="4">
<condition id="916">
<or_exp><and_exp><literal name="tmp_91_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="3" to="3">
<condition id="917">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="4" to="2">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="5" to="6">
<condition id="672">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="5" to="8">
<condition id="679">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="6" to="7">
<condition id="918">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="6" to="6">
<condition id="919">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="7" to="5">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="8" to="22">
<condition id="920">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="8" to="9">
<condition id="934">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="9" to="10">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="10" to="11">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="11" to="12">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="12" to="13">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="13" to="14">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="14" to="15">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="15" to="16">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="16" to="17">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="17" to="18">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="18" to="19">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="19" to="20">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="20" to="21">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="21" to="8">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="22" to="23">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="23" to="27">
<condition id="698">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="23" to="24">
<condition id="700">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="24" to="26">
<condition id="935">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="24" to="25">
<condition id="937">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="25" to="24">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="26" to="23">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="27" to="28">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="28" to="29">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="29" to="30">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="30" to="31">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="31" to="32">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="32" to="33">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="33" to="34">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="34" to="35">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="35" to="36">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="36" to="37">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="37" to="38">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="38" to="39">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="39" to="40">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="40" to="41">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="41" to="42">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="42" to="43">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="43" to="44">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="44" to="45">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="45" to="46">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="46" to="47">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="47" to="48">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="48" to="49">
<condition id="732">
<or_exp><and_exp><literal name="tmp_112_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="48" to="191">
<condition id="733">
<or_exp><and_exp><literal name="tmp_112_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="49" to="50">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="50" to="51">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="51" to="52">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="52" to="53">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="53" to="54">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="54" to="55">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="55" to="56">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="56" to="57">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="57" to="58">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="58" to="59">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="59" to="60">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="60" to="61">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="61" to="62">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="62" to="63">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="63" to="64">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="64" to="65">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="65" to="66">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="66" to="67">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="67" to="68">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="68" to="69">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="69" to="70">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="70" to="71">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="71" to="72">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="72" to="73">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="73" to="74">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="74" to="75">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="75" to="76">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="76" to="77">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="77" to="78">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="78" to="79">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="79" to="80">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="80" to="81">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="81" to="82">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="82" to="83">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="83" to="84">
<condition id="769">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="83" to="190">
<condition id="770">
<or_exp><and_exp><literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="84" to="85">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="85" to="190">
<condition id="773">
<or_exp><and_exp><literal name="mask_val_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="85" to="86">
<condition id="774">
<or_exp><and_exp><literal name="mask_val_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="86" to="96">
<condition id="938">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="86" to="87">
<condition id="948">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="87" to="88">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="88" to="89">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="89" to="90">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="90" to="91">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="91" to="92">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="92" to="93">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="93" to="94">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="94" to="95">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="95" to="86">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="96" to="97">
<condition id="789">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="96" to="190">
<condition id="788">
<or_exp><and_exp><literal name="tmp_134_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="97" to="98">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="98" to="99">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="99" to="100">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="100" to="101">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="101" to="102">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="102" to="103">
<condition id="797">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="102" to="136">
<condition id="796">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="103" to="104">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="104" to="105">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="105" to="106">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="106" to="107">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="107" to="108">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="108" to="109">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="109" to="110">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="110" to="111">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="111" to="112">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="112" to="113">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="113" to="114">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="114" to="115">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="115" to="116">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="116" to="117">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="117" to="118">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="118" to="119">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="119" to="120">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="120" to="121">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="121" to="122">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="122" to="123">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="123" to="124">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="124" to="125">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="125" to="126">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="126" to="127">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="127" to="128">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="128" to="129">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="129" to="130">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="130" to="131">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="131" to="132">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="132" to="133">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="133" to="134">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="134" to="135">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="135" to="168">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="136" to="137">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="137" to="138">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="138" to="139">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="139" to="140">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="140" to="141">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="141" to="142">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="142" to="143">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="143" to="144">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="144" to="145">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="145" to="146">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="146" to="147">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="147" to="148">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="148" to="149">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="149" to="150">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="150" to="151">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="151" to="152">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="152" to="153">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="153" to="154">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="154" to="155">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="155" to="156">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="156" to="157">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="157" to="158">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="158" to="159">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="159" to="160">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="160" to="161">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="161" to="162">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="162" to="163">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="163" to="164">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="164" to="165">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="165" to="166">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="166" to="167">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="167" to="135">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="168" to="172">
<condition id="865">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="168" to="169">
<condition id="867">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="169" to="170">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="170" to="171">
<condition id="949">
<or_exp><and_exp><literal name="or_cond1_i" val="0"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="0"/>
<literal name="tmp_241_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="170" to="169">
<condition id="951">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="tmp_241_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="171" to="168">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="172" to="173">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="173" to="189">
<condition id="881">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
<literal name="tmp_224_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="173" to="174">
<condition id="882">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="174" to="175">
<condition id="884">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="174" to="189">
<condition id="883">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="175" to="176">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="176" to="177">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="177" to="188">
<condition id="889">
<or_exp><and_exp><literal name="mask_val_load_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="177" to="178">
<condition id="891">
<or_exp><and_exp><literal name="mask_val_load_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="178" to="188">
<condition id="952">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="178" to="179">
<condition id="962">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="179" to="180">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="180" to="181">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="181" to="182">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="182" to="183">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="183" to="184">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="184" to="185">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="185" to="186">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="186" to="187">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="187" to="178">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="188" to="176">
<condition id="907">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="188" to="174">
<condition id="909">
<or_exp><and_exp><literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="189" to="190">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="190" to="191">
<condition id="913">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
<literal name="p_1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="190" to="48">
<condition id="915">
<or_exp><and_exp><literal name="tmp_115_i" val="0"/>
</and_exp><and_exp><literal name="p_1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0  %lines_val_addr_5 = getelementptr [400 x i16]* %lines_val, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="lines_val_addr_5"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %accum = alloca [201780 x i32], align 4

]]></Node>
<StgValue><ssdm name="accum"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64">
<![CDATA[
entry:2  %mask_val = alloca [76800 x i1], align 1

]]></Node>
<StgValue><ssdm name="mask_val"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:3  %trigtab_V = alloca [360 x i16], align 2

]]></Node>
<StgValue><ssdm name="trigtab_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:4  %pt_buf_val_x = alloca [76800 x i32], align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_x"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:5  %pt_buf_val_y = alloca [76800 x i32], align 4

]]></Node>
<StgValue><ssdm name="pt_buf_val_y"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:6  %line_end_x = alloca [2 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_end_x"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:7  %line_end_y = alloca [2 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_end_y"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %lineGap, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i8* %lines_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i4* %lines_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:14  %lines_rows_read = call i4 @_ssdm_op_Read.ap_fifo.i4P(i4* %lines_rows)

]]></Node>
<StgValue><ssdm name="lines_rows_read"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15  %lines_cols_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %lines_cols)

]]></Node>
<StgValue><ssdm name="lines_cols_read"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16  %threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %lineGap_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %lineGap)

]]></Node>
<StgValue><ssdm name="lineGap_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i4* %lines_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:19  call void @_ssdm_op_Write.ap_fifo.i4P(i4* %lines_rows_out, i4 %lines_rows_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i8* %lines_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:21  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %lines_cols_out, i8 %lines_cols_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_rows)

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23  %cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_cols)

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
entry:24  br label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1.i.i:0  %i_0_i_i = phi i3 [ 0, %entry ], [ %i, %._crit_edge1.i.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
._crit_edge1.i.i:1  %phi_mul = phi i10 [ 0, %entry ], [ %next_mul, %._crit_edge1.i.i.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1.i.i:2  %next_mul = add i10 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge1.i.i:3  %i_0_i_cast_cast_i = zext i3 %i_0_i_i to i4

]]></Node>
<StgValue><ssdm name="i_0_i_cast_cast_i"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge1.i.i:4  %tmp_i = icmp slt i4 %i_0_i_cast_cast_i, %lines_rows_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge1.i.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1.i.i:6  %i = add i3 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i:7  br i1 %tmp_i, label %.preheader.i.i.preheader, label %SetValue.exit.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
SetValue.exit.i.preheader:0  br label %SetValue.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %j_0_i_i = phi i7 [ %j, %0 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i_i"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
.preheader.i.i:1  %j_0_i_cast_cast_i = zext i7 %j_0_i_i to i8

]]></Node>
<StgValue><ssdm name="j_0_i_cast_cast_i"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i:2  %tmp_91_i = icmp slt i8 %j_0_i_cast_cast_i, %lines_cols_read

]]></Node>
<StgValue><ssdm name="tmp_91_i"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 100, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i.i:4  %j = add i7 %j_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:5  br i1 %tmp_91_i, label %0, label %._crit_edge1.i.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i_385 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_i_385"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="7">
<![CDATA[
:2  %tmp_93_i_cast = zext i7 %j_0_i_i to i10

]]></Node>
<StgValue><ssdm name="tmp_93_i_cast"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_29 = add i10 %phi_mul, %tmp_93_i_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_29_cast = zext i10 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %lines_val_addr = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="lines_val_addr"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:6  store i16 0, i16* %lines_val_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_i_385)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_91_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i.loopexit:0  br label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
SetValue.exit.i:0  %n_i = phi i8 [ %n, %SetValue.exit.i.loopexit ], [ 0, %SetValue.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
SetValue.exit.i:1  %phi_mul1 = phi i18 [ %next_mul1, %SetValue.exit.i.loopexit ], [ 0, %SetValue.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
SetValue.exit.i:2  %next_mul1 = add i18 %phi_mul1, 1121

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
SetValue.exit.i:3  %exitcond3_i = icmp eq i8 %n_i, -76

]]></Node>
<StgValue><ssdm name="exitcond3_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
SetValue.exit.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
SetValue.exit.i:5  %n = add i8 %n_i, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SetValue.exit.i:6  br i1 %exitcond3_i, label %ap_fixed_base.1.exit.i.preheader, label %.preheader308.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader308.i.preheader:0  br label %.preheader308.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.1.exit.i.preheader:0  br label %ap_fixed_base.1.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader308.i:0  %r_i = phi i11 [ %r, %1 ], [ 0, %.preheader308.i.preheader ]

]]></Node>
<StgValue><ssdm name="r_i"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader308.i:1  %exitcond4_i = icmp eq i11 %r_i, -927

]]></Node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader308.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1121, i64 1121, i64 1121)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader308.i:3  %r = add i11 %r_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader308.i:4  br i1 %exitcond4_i, label %SetValue.exit.i.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_84_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_84_i"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="11">
<![CDATA[
:2  %tmp_111_i_cast = zext i11 %r_i to i18

]]></Node>
<StgValue><ssdm name="tmp_111_i_cast"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_s = add i18 %phi_mul1, %tmp_111_i_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_32_cast = zext i18 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %accum_addr = getelementptr [201780 x i32]* %accum, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="accum_addr"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:6  store i32 0, i32* %accum_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_84_i)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader308.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
SetValue.exit.i.loopexit:0  br label %SetValue.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ap_fixed_base.1.exit.i:0  %n4_i = phi i8 [ %n_2, %_ifconv ], [ 0, %ap_fixed_base.1.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="n4_i"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.1.exit.i:1  %exitcond5_i = icmp eq i8 %n4_i, -76

]]></Node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base.1.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.1.exit.i:3  %n_2 = add i8 %n4_i, 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.1.exit.i:4  br i1 %exitcond5_i, label %vector.exit.i.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:0  %n4_cast84_i = zext i8 %n4_i to i32

]]></Node>
<StgValue><ssdm name="n4_cast84_i"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_94_i = sitofp i32 %n4_cast84_i to float

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="274" st_id="9" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_94_i = sitofp i32 %n4_cast84_i to float

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="275" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %angle = fmul float %tmp_94_i, 0x3F91DF46A0000000

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="276" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %angle = fmul float %tmp_94_i, 0x3F91DF46A0000000

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="277" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="279" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="283" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="285" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="289" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="291" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:11  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:76  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="293" st_id="20" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:12  %d_assign_3 = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:13  %ireg_V = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:14  %tmp = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:15  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:17  %tmp_96_i = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:18  %tmp_122 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:19  %tmp_83_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_122)

]]></Node>
<StgValue><ssdm name="tmp_83_i"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:20  %p_Result_123 = zext i53 %tmp_83_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:21  %man_V_1 = sub i54 0, %p_Result_123

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:23  %tmp_98_i = icmp eq i63 %tmp, 0

]]></Node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %F2 = sub i12 1075, %tmp_96_i

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %tmp_107_i = icmp sgt i12 %F2, 14

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26  %tmp_108_i = add i12 -14, %F2

]]></Node>
<StgValue><ssdm name="tmp_108_i"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:27  %tmp_109_i = sub i12 14, %F2

]]></Node>
<StgValue><ssdm name="tmp_109_i"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:28  %sh_amt = select i1 %tmp_107_i, i12 %tmp_108_i, i12 %tmp_109_i

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34  %tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:35  %icmp = icmp eq i8 %tmp_124, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:42  %tmp_130_i = icmp sgt i12 %tmp_108_i, 54

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:48  %icmp1 = icmp sgt i8 %tmp_127, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:49  %tmp_128 = trunc i12 %F2 to i6

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:50  %tmp_146_i = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_146_i"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:51  %tmp_147_i = icmp sgt i12 %tmp_146_i, 53

]]></Node>
<StgValue><ssdm name="tmp_147_i"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:77  %d_assign = fpext float %v_assign_1 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:78  %ireg_V_1 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:79  %tmp_133 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:80  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:81  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:82  %tmp_155_i = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_155_i"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:83  %tmp_135 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:84  %tmp_87_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_135)

]]></Node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:85  %p_Result_124 = zext i53 %tmp_87_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_124"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:86  %man_V_3 = sub i54 0, %p_Result_124

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:88  %tmp_157_i = icmp eq i63 %tmp_133, 0

]]></Node>
<StgValue><ssdm name="tmp_157_i"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:89  %F2_1 = sub i12 1075, %tmp_155_i

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:90  %tmp_164_i = icmp sgt i12 %F2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_164_i"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:91  %tmp_165_i = add i12 -14, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_165_i"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:92  %tmp_166_i = sub i12 14, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_166_i"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:93  %sh_amt_1 = select i1 %tmp_164_i, i12 %tmp_165_i, i12 %tmp_166_i

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:99  %tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:100  %icmp2 = icmp eq i8 %tmp_137, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:107  %tmp_193_i = icmp sgt i12 %tmp_165_i, 54

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:112  %tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:113  %icmp3 = icmp sgt i8 %tmp_140, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:114  %tmp_141 = trunc i12 %F2_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:115  %tmp_213_i = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_213_i"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:116  %tmp_214_i = icmp sgt i12 %tmp_213_i, 53

]]></Node>
<StgValue><ssdm name="tmp_214_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_82_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_82_i"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:5  %tmp_95_i = zext i8 %n4_i to i64

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:6  %tmp_95_i_cast = zext i8 %n4_i to i9

]]></Node>
<StgValue><ssdm name="tmp_95_i_cast"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %trigtab_V_addr_4 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_95_i

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_4"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:8  %tmp_31 = add i9 180, %tmp_95_i_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:9  %tmp_31_cast = zext i9 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %trigtab_V_addr_5 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_5"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:22  %man_V_5 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_123

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:29  %sh_amt_cast83_i = sext i12 %sh_amt to i16

]]></Node>
<StgValue><ssdm name="sh_amt_cast83_i"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:30  %sh_amt_cast_i = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast_i"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %tmp_110_i = icmp eq i12 %F2, 14

]]></Node>
<StgValue><ssdm name="tmp_110_i"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:32  %tmp_123 = trunc i54 %man_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:33  %tmp_118_i = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_118_i"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_124_i = zext i32 %sh_amt_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_124_i"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:37  %tmp_125_i = ashr i54 %man_V_5, %tmp_124_i

]]></Node>
<StgValue><ssdm name="tmp_125_i"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:38  %tmp_125 = trunc i54 %tmp_125_i to i16

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:39  %storemerge1_i = select i1 %isneg, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="storemerge1_i"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:40  %tmp_128_i = shl i16 %tmp_123, %sh_amt_cast83_i

]]></Node>
<StgValue><ssdm name="tmp_128_i"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:41  %p_Val2_61 = select i1 %tmp_118_i, i16 %tmp_125, i16 %storemerge1_i

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_130_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:43  %tmp_131_i = add i12 -15, %F2

]]></Node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_130_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:44  %tmp_131_cast_i = zext i12 %tmp_131_i to i32

]]></Node>
<StgValue><ssdm name="tmp_131_cast_i"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_130_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:45  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_5, i32 %tmp_131_cast_i)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:46  %qb = select i1 %tmp_130_i, i1 %isneg, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:52  %tmp_146_cast_i_op = sub i6 5, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_146_cast_i_op"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:53  %tmp_129 = select i1 %tmp_147_i, i6 0, i6 %tmp_146_cast_i_op

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:54  %tmp_130 = zext i6 %tmp_129 to i54

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:55  %tmp_131 = lshr i54 -1, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:56  %p_Result_s = and i54 %man_V_5, %tmp_131

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:57  %tmp_149_i = icmp ne i54 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="tmp_149_i"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %r_1 = and i1 %icmp1, %tmp_149_i

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %p_r_i_i_i1_i = or i1 %isneg, %r_1

]]></Node>
<StgValue><ssdm name="p_r_i_i_i1_i"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %qb_assign_1 = and i1 %p_r_i_i_i1_i, %qb

]]></Node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:61  %tmp_150_i = zext i1 %qb_assign_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_150_i"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:62  %p_Val2_62 = add i16 %tmp_150_i, %p_Val2_61

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %sel_tmp1 = xor i1 %tmp_98_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %sel_tmp2 = and i1 %tmp_110_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %sel_tmp6_demorgan = or i1 %tmp_98_i, %tmp_110_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %sel_tmp7 = and i1 %tmp_107_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_107_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %sel_tmp = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %sel_tmp3 = and i1 %icmp, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:71  %newSel = select i1 %sel_tmp3, i16 %tmp_128_i, i16 %p_Val2_62

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %or_cond = or i1 %sel_tmp3, %sel_tmp7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:73  %newSel1 = select i1 %sel_tmp2, i16 %tmp_123, i16 0

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:74  %p_Val2_64 = select i1 %or_cond, i16 %newSel, i16 %newSel1

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ifconv:75  store i16 %p_Val2_64, i16* %trigtab_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:87  %man_V = select i1 %isneg_1, i54 %man_V_3, i54 %p_Result_124

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:94  %sh_amt_1_cast82_i = sext i12 %sh_amt_1 to i16

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast82_i"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:95  %sh_amt_1_cast_i = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast_i"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:96  %tmp_167_i = icmp eq i12 %F2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_167_i"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:97  %tmp_136 = trunc i54 %man_V to i16

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:98  %tmp_179_i = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_179_i"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:101  %tmp_185_i = zext i32 %sh_amt_1_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_185_i"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:102  %tmp_186_i = ashr i54 %man_V, %tmp_185_i

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:103  %tmp_138 = trunc i54 %tmp_186_i to i16

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:104  %storemerge_i = select i1 %isneg_1, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:105  %tmp_189_i = shl i16 %tmp_136, %sh_amt_1_cast82_i

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:106  %p_Val2_68 = select i1 %tmp_179_i, i16 %tmp_138, i16 %storemerge_i

]]></Node>
<StgValue><ssdm name="p_Val2_68"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_193_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:108  %tmp_199_i = add i12 -15, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_199_i"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_193_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:109  %tmp_199_cast_i = zext i12 %tmp_199_i to i32

]]></Node>
<StgValue><ssdm name="tmp_199_cast_i"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_193_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:110  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V, i32 %tmp_199_cast_i)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:111  %qb_1 = select i1 %tmp_193_i, i1 %isneg_1, i1 %tmp_139

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_214_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:117  %tmp_213_cast_i_op = sub i6 5, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_213_cast_i_op"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:118  %tmp_142 = select i1 %tmp_214_i, i6 0, i6 %tmp_213_cast_i_op

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:119  %tmp_143 = zext i6 %tmp_142 to i54

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:120  %tmp_144 = lshr i54 -1, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:121  %p_Result_54 = and i54 %man_V, %tmp_144

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:122  %tmp_216_i = icmp ne i54 %p_Result_54, 0

]]></Node>
<StgValue><ssdm name="tmp_216_i"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %r_2 = and i1 %icmp3, %tmp_216_i

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %p_r_i_i_i_i = or i1 %isneg_1, %r_2

]]></Node>
<StgValue><ssdm name="p_r_i_i_i_i"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %qb_assign_3 = and i1 %p_r_i_i_i_i, %qb_1

]]></Node>
<StgValue><ssdm name="qb_assign_3"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:126  %tmp_217_i = zext i1 %qb_assign_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_217_i"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:127  %p_Val2_70 = add i16 %tmp_217_i, %p_Val2_68

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %sel_tmp4 = xor i1 %tmp_157_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %sel_tmp5 = and i1 %tmp_167_i, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %sel_tmp25_demorgan = or i1 %tmp_157_i, %tmp_167_i

]]></Node>
<StgValue><ssdm name="sel_tmp25_demorgan"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %sel_tmp8 = xor i1 %sel_tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %sel_tmp9 = and i1 %tmp_164_i, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %sel_tmp32_demorgan = or i1 %sel_tmp25_demorgan, %tmp_164_i

]]></Node>
<StgValue><ssdm name="sel_tmp32_demorgan"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %sel_tmp10 = xor i1 %sel_tmp32_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %sel_tmp11 = and i1 %icmp2, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:136  %newSel3 = select i1 %sel_tmp11, i16 %tmp_189_i, i16 %p_Val2_70

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %or_cond1 = or i1 %sel_tmp11, %sel_tmp9

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:138  %newSel4 = select i1 %sel_tmp5, i16 %tmp_136, i16 0

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:139  %p_Val2_74 = select i1 %or_cond1, i16 %newSel3, i16 %newSel4

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ifconv:140  store i16 %p_Val2_74, i16* %trigtab_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:141  %empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_82_i)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:142  br label %ap_fixed_base.1.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
vector.exit.i.preheader:0  %pt_buf_length_i = alloca i32

]]></Node>
<StgValue><ssdm name="pt_buf_length_i"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
vector.exit.i.preheader:1  store i32 0, i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
vector.exit.i.preheader:2  br label %vector.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vector.exit.i:0  %p_y_assign = phi i32 [ 0, %vector.exit.i.preheader ], [ %i_1, %vector.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
vector.exit.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vector.exit.i:2  %exitcond1_i = icmp eq i32 %p_y_assign, %rows

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vector.exit.i:3  %i_1 = add nsw i32 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vector.exit.i:4  br i1 %exitcond1_i, label %6, label %.preheader307.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32">
<![CDATA[
.preheader307.preheader.i:0  %tmp_156 = trunc i32 %p_y_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader307.preheader.i:1  %p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_156, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32">
<![CDATA[
.preheader307.preheader.i:2  %tmp_157 = trunc i32 %p_y_assign to i12

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
.preheader307.preheader.i:3  %p_shl1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_157, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader307.preheader.i:4  %tmp_34 = add i18 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
.preheader307.preheader.i:5  br label %.preheader307.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
:0  %total_1 = alloca i32

]]></Node>
<StgValue><ssdm name="total_1"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
:1  %pt_buf_length_i_load = load i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name="pt_buf_length_i_load"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
:2  %x_assign_5 = sitofp i32 %pt_buf_length_i_load to float

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  store i32 0, i32* %total_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader307.i:0  %p_x_assign = phi i32 [ 0, %.preheader307.preheader.i ], [ %j_2, %5 ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader307.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 320, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader307.i:2  %exitcond2_i = icmp eq i32 %p_x_assign, %cols

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader307.i:3  %j_2 = add nsw i32 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader307.i:4  br i1 %exitcond2_i, label %vector.exit.i.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_85_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_85_i"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="32">
<![CDATA[
:2  %tmp_158 = trunc i32 %p_x_assign to i18

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_35 = add i18 %tmp_34, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_40_cast = zext i18 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %edge_val_addr = getelementptr [76800 x i8]* %edge_val, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="edge_val_addr"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %mask_val_addr = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="mask_val_addr"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="17">
<![CDATA[
:7  %edge_val_load = load i8* %edge_val_addr, align 1

]]></Node>
<StgValue><ssdm name="edge_val_load"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_388 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_85_i)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader307.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="17">
<![CDATA[
:7  %edge_val_load = load i8* %edge_val_addr, align 1

]]></Node>
<StgValue><ssdm name="edge_val_load"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_117_i = icmp eq i8 %edge_val_load, 0

]]></Node>
<StgValue><ssdm name="tmp_117_i"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_117_i, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
:0  %pt_buf_length_i_load_2 = load i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name="pt_buf_length_i_load_2"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="17">
<![CDATA[
:1  store i1 true, i1* %mask_val_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %pt_buf_length = add nsw i32 %pt_buf_length_i_load_2, 1

]]></Node>
<StgValue><ssdm name="pt_buf_length"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_i_i = sext i32 %pt_buf_length_i_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %pt_buf_val_x_addr_1 = getelementptr [76800 x i32]* %pt_buf_val_x, i64 0, i64 %tmp_i_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_x_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:5  store i32 %p_x_assign, i32* %pt_buf_val_x_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %pt_buf_val_y_addr_1 = getelementptr [76800 x i32]* %pt_buf_val_y, i64 0, i64 %tmp_i_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_y_addr_1"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:7  store i32 %p_y_assign, i32* %pt_buf_val_y_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %pt_buf_length, i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="17">
<![CDATA[
:0  store i1 false, i1* %mask_val_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
vector.exit.i.loopexit:0  br label %vector.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="480" st_id="27" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
:2  %x_assign_5 = sitofp i32 %pt_buf_length_i_load to float

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="481" st_id="28" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="482" st_id="29" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="483" st_id="30" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="484" st_id="31" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="485" st_id="32" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="486" st_id="33" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="487" st_id="34" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="488" st_id="35" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="489" st_id="36" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="490" st_id="37" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign_6 = fmul float %tmp_i_i_i, 0x3FF7154760000000

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="491" st_id="38" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign_6 = fmul float %tmp_i_i_i, 0x3FF7154760000000

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="492" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
:5  %p_Val2_78 = bitcast float %x_assign_6 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_78"/></StgValue>
</operation>

<operation id="493" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_78, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="494" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_78, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="495" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="23" op_0_bw="32">
<![CDATA[
:8  %loc_V_4 = trunc i32 %p_Val2_78 to i23

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="496" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_78, i32 23, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="497" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="5">
<![CDATA[
:15  %tmp_47_i = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="498" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_47_i

]]></Node>
<StgValue><ssdm name="mask_table1_addr"/></StgValue>
</operation>

<operation id="499" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="23" op_0_bw="5">
<![CDATA[
:17  %mask_1 = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>

<operation id="500" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="31" op_0_bw="32">
<![CDATA[
:21  %tmp_148 = trunc i32 %p_Val2_78 to i31

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="501" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_i1 = icmp ult i8 %loc_V, 127

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="502" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %tmp_i1_389 = icmp ugt i8 %loc_V, -106

]]></Node>
<StgValue><ssdm name="tmp_i1_389"/></StgValue>
</operation>

<operation id="503" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11  %tmp_45_i = icmp eq i23 %loc_V_4, 0

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="504" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_46_i = icmp eq i8 %loc_V, 0

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i = and i1 %tmp_45_i, %tmp_46_i

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="23" op_0_bw="5">
<![CDATA[
:17  %mask_1 = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="23">
<![CDATA[
:18  %mask_cast_i = zext i23 %mask_1 to i32

]]></Node>
<StgValue><ssdm name="mask_cast_i"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:19  %p_Result_125 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_61, i31 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_125"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
:20  %ret_i_i_i_i = bitcast i32 %p_Result_125 to float

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:22  %p_Result_126 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_148) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_Val2_83 = add i32 %p_Result_126, %mask_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_83"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_83, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="513" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="p_Result_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %loc_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_83, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="514" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp><literal name="p_Result_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="32">
<![CDATA[
:26  %loc_V_6 = trunc i32 %p_Val2_83 to i23

]]></Node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="515" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
:27  %xs_sig_V_1 = select i1 %p_Result_61, i23 %loc_V_4, i23 %loc_V_6

]]></Node>
<StgValue><ssdm name="xs_sig_V_1"/></StgValue>
</operation>

<operation id="516" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:28  %xs_exp_V = select i1 %p_Result_61, i8 %loc_V, i8 %loc_V_5

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="517" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %xs_sign_V = or i1 %p_Result_61, %p_Result_127

]]></Node>
<StgValue><ssdm name="xs_sign_V"/></StgValue>
</operation>

<operation id="518" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:30  %tmp_48_i = xor i23 %mask_1, -1

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="519" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:31  %xs_sig_V = and i23 %xs_sig_V_1, %tmp_48_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="520" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
:32  %p_Result_128 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %xs_sign_V, i8 %xs_exp_V, i23 %xs_sig_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_128"/></StgValue>
</operation>

<operation id="521" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
:33  %ret_i_i_i = bitcast i32 %p_Result_128 to float

]]></Node>
<StgValue><ssdm name="ret_i_i_i"/></StgValue>
</operation>

<operation id="522" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %sel_tmp_i = or i1 %p_Result_61, %or_cond_i

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %sel_tmp1_i = and i1 %sel_tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %sel_tmp2_i = select i1 %sel_tmp1_i, float %ret_i_i_i_i, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="525" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %sel_tmp5_demorgan_i = or i1 %tmp_i1, %tmp_i1_389

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i"/></StgValue>
</operation>

<operation id="526" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %sel_tmp6_i = select i1 %sel_tmp5_demorgan_i, float %sel_tmp2_i, float %ret_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %sel_tmp7_i = xor i1 %tmp_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="528" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %sel_tmp8_i = and i1 %tmp_i1_389, %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="529" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %x_assign_7 = select i1 %sel_tmp8_i, float %x_assign_6, float %sel_tmp6_i

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="530" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
:42  %p_Val2_91 = bitcast float %x_assign_7 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_91"/></StgValue>
</operation>

<operation id="531" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %p_Result_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_91, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="532" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %loc_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_91, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="23" op_0_bw="32">
<![CDATA[
:45  %loc_V_8 = trunc i32 %p_Val2_91 to i23

]]></Node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="534" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:46  %tmp_293_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_293_i_i_i_i"/></StgValue>
</operation>

<operation id="535" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="79" op_0_bw="25">
<![CDATA[
:47  %tmp_293_i_i_i_cast = zext i25 %tmp_293_i_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_293_i_i_i_cast"/></StgValue>
</operation>

<operation id="536" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="8">
<![CDATA[
:48  %tmp_i_i_i_i_cast_i = zext i8 %loc_V_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="537" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:49  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="538" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:50  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="539" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %tmp_294_i_i_i_i = sub i8 127, %loc_V_7

]]></Node>
<StgValue><ssdm name="tmp_294_i_i_i_i"/></StgValue>
</operation>

<operation id="540" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8">
<![CDATA[
:52  %tmp_294_i_i_i_cast_i = sext i8 %tmp_294_i_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_294_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="541" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:53  %sh_assign_1 = select i1 %isNeg, i9 %tmp_294_i_i_i_cast_i, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="542" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="9">
<![CDATA[
:54  %sh_assign_2_i_i_i_ca = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i_ca"/></StgValue>
</operation>

<operation id="543" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="25" op_0_bw="9">
<![CDATA[
:55  %sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i_ca_1"/></StgValue>
</operation>

<operation id="544" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="79" op_0_bw="32">
<![CDATA[
:56  %tmp_295_i_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_295_i_i_i_i"/></StgValue>
</operation>

<operation id="545" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:57  %tmp_296_i_i_i_i = lshr i25 %tmp_293_i_i_i_i, %sh_assign_2_i_i_i_ca_1

]]></Node>
<StgValue><ssdm name="tmp_296_i_i_i_i"/></StgValue>
</operation>

<operation id="546" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:58  %tmp_297_i_i_i_i = shl i79 %tmp_293_i_i_i_cast, %tmp_295_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_297_i_i_i_i"/></StgValue>
</operation>

<operation id="547" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:59  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_296_i_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="548" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1">
<![CDATA[
:60  %tmp_32 = zext i1 %tmp_154 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="549" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_297_i_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="550" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %p_Val2_96 = select i1 %isNeg, i32 %tmp_32, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="p_Val2_96"/></StgValue>
</operation>

<operation id="551" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %p_Val2_i_i_i_i = sub i32 0, %p_Val2_96

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i_i"/></StgValue>
</operation>

<operation id="552" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %p_Val2_99 = select i1 %p_Result_129, i32 %p_Val2_i_i_i_i, i32 %p_Val2_96

]]></Node>
<StgValue><ssdm name="p_Val2_99"/></StgValue>
</operation>

<operation id="553" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %M = shl i32 1, %p_Val2_99

]]></Node>
<StgValue><ssdm name="M"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="554" st_id="42" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:66  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="555" st_id="43" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:66  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="556" st_id="44" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:66  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="557" st_id="45" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:66  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="558" st_id="46" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:66  %p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="559" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="16">
<![CDATA[
:68  %tmp_155 = trunc i16 %p_Val2_i_i_i to i1

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="560" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="16">
<![CDATA[
:67  %p_Val2_cast = zext i16 %p_Val2_i_i_i to i17

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="561" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp><literal name="tmp_155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:69  %step = add i17 -1, %p_Val2_cast

]]></Node>
<StgValue><ssdm name="step"/></StgValue>
</operation>

<operation id="562" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:70  %p_i = select i1 %tmp_155, i17 %p_Val2_cast, i17 %step

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="563" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="17">
<![CDATA[
:71  %p_i_cast = sext i17 %p_i to i32

]]></Node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="564" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %max_val = add nsw i32 -1, %threshold_read

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="565" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %line_end_x_addr_2 = getelementptr [2 x i32]* %line_end_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="line_end_x_addr_2"/></StgValue>
</operation>

<operation id="566" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %line_end_x_addr_3 = getelementptr [2 x i32]* %line_end_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="line_end_x_addr_3"/></StgValue>
</operation>

<operation id="567" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %line_end_y_addr_2 = getelementptr [2 x i32]* %line_end_y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="line_end_y_addr_2"/></StgValue>
</operation>

<operation id="568" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %line_end_y_addr_3 = getelementptr [2 x i32]* %line_end_y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="line_end_y_addr_3"/></StgValue>
</operation>

<operation id="569" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:78  br label %._crit_edge309.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="570" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge309.i:0  %idx_i = phi i32 [ 0, %6 ], [ %idx, %._crit_edge309.i.backedge ]

]]></Node>
<StgValue><ssdm name="idx_i"/></StgValue>
</operation>

<operation id="571" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge309.i:1  %cnt_i = phi i31 [ 0, %6 ], [ %cnt, %._crit_edge309.i.backedge ]

]]></Node>
<StgValue><ssdm name="cnt_i"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge309.i:2  %total_1_load = load i32* %total_1

]]></Node>
<StgValue><ssdm name="total_1_load"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge309.i:3  %cnt_i_cast = zext i31 %cnt_i to i32

]]></Node>
<StgValue><ssdm name="cnt_i_cast"/></StgValue>
</operation>

<operation id="574" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge309.i:4  %tmp_112_i = icmp slt i32 %cnt_i_cast, %M

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="575" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge309.i:5  %cnt = add i31 %cnt_i, 1

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="576" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge309.i:6  br i1 %tmp_112_i, label %7, label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_112_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_114_i = add nsw i32 %idx_i, %p_i_cast

]]></Node>
<StgValue><ssdm name="tmp_114_i"/></StgValue>
</operation>

<operation id="578" st_id="48" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_112_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="579" st_id="49" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="580" st_id="50" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="581" st_id="51" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="582" st_id="52" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="583" st_id="53" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="584" st_id="54" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="585" st_id="55" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="586" st_id="56" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="587" st_id="57" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="588" st_id="58" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="589" st_id="59" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="590" st_id="60" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="591" st_id="61" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="592" st_id="62" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="593" st_id="63" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="594" st_id="64" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="595" st_id="65" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="596" st_id="66" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="597" st_id="67" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="598" st_id="68" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="599" st_id="69" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="600" st_id="70" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="601" st_id="71" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="602" st_id="72" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="603" st_id="73" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="604" st_id="74" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="605" st_id="75" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="606" st_id="76" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="607" st_id="77" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="608" st_id="78" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="609" st_id="79" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="610" st_id="80" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="611" st_id="81" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="612" st_id="82" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="613" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
:0  %pt_buf_length_i_load_1 = load i32* %pt_buf_length_i

]]></Node>
<StgValue><ssdm name="pt_buf_length_i_load_1"/></StgValue>
</operation>

<operation id="614" st_id="83" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %idx = srem i32 %tmp_114_i, %M

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="615" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_115_i = icmp slt i32 %idx, %pt_buf_length_i_load_1

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="616" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_115_i, label %8, label %._crit_edge309.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_121_i = sext i32 %idx to i64

]]></Node>
<StgValue><ssdm name="tmp_121_i"/></StgValue>
</operation>

<operation id="618" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pt_buf_val_x_addr = getelementptr [76800 x i32]* %pt_buf_val_x, i64 0, i64 %tmp_121_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_x_addr"/></StgValue>
</operation>

<operation id="619" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="17">
<![CDATA[
:2  %j_3 = load i32* %pt_buf_val_x_addr, align 4

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="620" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pt_buf_val_y_addr = getelementptr [76800 x i32]* %pt_buf_val_y, i64 0, i64 %tmp_121_i

]]></Node>
<StgValue><ssdm name="pt_buf_val_y_addr"/></StgValue>
</operation>

<operation id="621" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="17">
<![CDATA[
:4  %i_3 = load i32* %pt_buf_val_y_addr, align 4

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="622" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="17">
<![CDATA[
:2  %j_3 = load i32* %pt_buf_val_x_addr, align 4

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="623" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="17">
<![CDATA[
:4  %i_3 = load i32* %pt_buf_val_y_addr, align 4

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="624" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="32">
<![CDATA[
:5  %tmp_159 = trunc i32 %j_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="625" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="32">
<![CDATA[
:6  %tmp_160 = trunc i32 %i_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="626" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:7  %p_shl2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_160, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="627" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="32">
<![CDATA[
:8  %tmp_161 = trunc i32 %i_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="628" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:9  %p_shl3_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_161, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="629" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:10  %tmp_36 = add i18 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="630" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:11  %tmp_37 = add i18 %tmp_159, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="631" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="18">
<![CDATA[
:12  %tmp_44_cast = sext i18 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="632" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %mask_val_addr_1 = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="mask_val_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="17">
<![CDATA[
:14  %mask_val_load = load i1* %mask_val_addr_1, align 1

]]></Node>
<StgValue><ssdm name="mask_val_load"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="634" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="17">
<![CDATA[
:14  %mask_val_load = load i1* %mask_val_addr_1, align 1

]]></Node>
<StgValue><ssdm name="mask_val_load"/></StgValue>
</operation>

<operation id="635" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %mask_val_load, label %9, label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="mask_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="48" op_0_bw="32">
<![CDATA[
:0  %OP1_V = sext i32 %j_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="637" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="mask_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="48" op_0_bw="32">
<![CDATA[
:1  %OP1_V_4 = sext i32 %i_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="638" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="mask_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="639" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %max_val1_i = phi i32 [ %max_val, %9 ], [ %val_0_max_val_i, %_ifconv35 ]

]]></Node>
<StgValue><ssdm name="max_val1_i"/></StgValue>
</operation>

<operation id="640" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %max_n_i = phi i32 [ 0, %9 ], [ %n7_0_max_n_i, %_ifconv35 ]

]]></Node>
<StgValue><ssdm name="max_n_i"/></StgValue>
</operation>

<operation id="641" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %max_n = phi i8 [ 0, %9 ], [ %n_1, %_ifconv35 ]

]]></Node>
<StgValue><ssdm name="max_n"/></StgValue>
</operation>

<operation id="642" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:3  %phi_mul2 = phi i18 [ 0, %9 ], [ %next_mul2, %_ifconv35 ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="643" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="19" op_0_bw="18">
<![CDATA[
:4  %phi_mul240_cast = zext i18 %phi_mul2 to i19

]]></Node>
<StgValue><ssdm name="phi_mul240_cast"/></StgValue>
</operation>

<operation id="644" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %exitcond6_i = icmp eq i8 %max_n, -76

]]></Node>
<StgValue><ssdm name="exitcond6_i"/></StgValue>
</operation>

<operation id="645" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %n_1 = add i8 %max_n, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="647" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond6_i, label %11, label %_ifconv35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="8">
<![CDATA[
_ifconv35:3  %tmp_135_i = zext i8 %max_n to i64

]]></Node>
<StgValue><ssdm name="tmp_135_i"/></StgValue>
</operation>

<operation id="649" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:4  %tmp_135_i_cast = zext i8 %max_n to i9

]]></Node>
<StgValue><ssdm name="tmp_135_i_cast"/></StgValue>
</operation>

<operation id="650" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv35:5  %next_mul2 = add i18 1121, %phi_mul2

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="651" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv35:6  %tmp_38 = add i9 180, %tmp_135_i_cast

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="652" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="9">
<![CDATA[
_ifconv35:7  %tmp_46_cast = zext i9 %tmp_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="653" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:8  %trigtab_V_addr = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="trigtab_V_addr"/></StgValue>
</operation>

<operation id="654" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:9  %trigtab_V_addr_1 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_135_i

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="9">
<![CDATA[
_ifconv35:10  %trigtab_V_load = load i16* %trigtab_V_addr, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load"/></StgValue>
</operation>

<operation id="656" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="9">
<![CDATA[
_ifconv35:13  %trigtab_V_load_1 = load i16* %trigtab_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="657" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="9">
<![CDATA[
_ifconv35:10  %trigtab_V_load = load i16* %trigtab_V_addr, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load"/></StgValue>
</operation>

<operation id="658" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="48" op_0_bw="16">
<![CDATA[
_ifconv35:11  %OP2_V = sext i16 %trigtab_V_load to i48

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="659" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv35:12  %p_Val2_100 = mul nsw i48 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_100"/></StgValue>
</operation>

<operation id="660" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="9">
<![CDATA[
_ifconv35:13  %trigtab_V_load_1 = load i16* %trigtab_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load_1"/></StgValue>
</operation>

<operation id="661" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="48" op_0_bw="16">
<![CDATA[
_ifconv35:14  %OP2_V_5 = sext i16 %trigtab_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="662" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv35:15  %p_Val2_23 = mul nsw i48 %OP2_V_5, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="663" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="49" op_0_bw="48">
<![CDATA[
_ifconv35:16  %tmp_136_i = sext i48 %p_Val2_100 to i49

]]></Node>
<StgValue><ssdm name="tmp_136_i"/></StgValue>
</operation>

<operation id="664" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="49" op_0_bw="48">
<![CDATA[
_ifconv35:17  %tmp_137_i = sext i48 %p_Val2_23 to i49

]]></Node>
<StgValue><ssdm name="tmp_137_i"/></StgValue>
</operation>

<operation id="665" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv35:18  %p_Val2_101 = add nsw i49 %tmp_137_i, %tmp_136_i

]]></Node>
<StgValue><ssdm name="p_Val2_101"/></StgValue>
</operation>

<operation id="666" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv35:19  %p_Val2_37_cast_i = add i48 %p_Val2_100, %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_37_cast_i"/></StgValue>
</operation>

<operation id="667" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv35:20  %tmp_138_i = icmp eq i49 %p_Val2_101, 0

]]></Node>
<StgValue><ssdm name="tmp_138_i"/></StgValue>
</operation>

<operation id="668" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
_ifconv35:21  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_101, i32 48)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="669" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv35:22  %tmp_142_cast_i = sub i48 0, %p_Val2_37_cast_i

]]></Node>
<StgValue><ssdm name="tmp_142_cast_i"/></StgValue>
</operation>

<operation id="670" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ifconv35:23  %p_Val2_103 = select i1 %is_neg, i48 %tmp_142_cast_i, i48 %p_Val2_37_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_103"/></StgValue>
</operation>

<operation id="671" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="49" op_0_bw="48">
<![CDATA[
_ifconv35:24  %p_Val2_42_cast_i = zext i48 %p_Val2_103 to i49

]]></Node>
<StgValue><ssdm name="p_Val2_42_cast_i"/></StgValue>
</operation>

<operation id="672" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:25  %p_Result_130 = call i49 @llvm.part.select.i49(i49 %p_Val2_42_cast_i, i32 48, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="673" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="15" op_2_bw="49">
<![CDATA[
_ifconv35:26  %p_Result_131 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_130)

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="674" st_id="88" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv35:27  %tmp_143_i = call i64 @llvm.cttz.i64(i64 %p_Result_131, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_143_i"/></StgValue>
</operation>

<operation id="675" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="64">
<![CDATA[
_ifconv35:28  %num_zeros = trunc i64 %tmp_143_i to i32

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="676" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:29  %msb_idx = sub nsw i32 48, %num_zeros

]]></Node>
<StgValue><ssdm name="msb_idx"/></StgValue>
</operation>

<operation id="677" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="31" op_0_bw="32">
<![CDATA[
_ifconv35:30  %tmp_164 = trunc i32 %msb_idx to i31

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="678" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:31  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="679" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv35:32  %msb_idx_1 = select i1 %tmp_165, i31 0, i31 %tmp_164

]]></Node>
<StgValue><ssdm name="msb_idx_1"/></StgValue>
</operation>

<operation id="680" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:33  %tmp_166 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="681" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv35:34  %icmp4 = icmp eq i26 %tmp_166, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="682" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="48">
<![CDATA[
_ifconv35:35  %tmp32_V = trunc i48 %p_Val2_103 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="683" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv35:36  %tmp_153_i = sub i31 31, %msb_idx_1

]]></Node>
<StgValue><ssdm name="tmp_153_i"/></StgValue>
</operation>

<operation id="684" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="31">
<![CDATA[
_ifconv35:37  %tmp_153_cast_i = zext i31 %tmp_153_i to i32

]]></Node>
<StgValue><ssdm name="tmp_153_cast_i"/></StgValue>
</operation>

<operation id="685" st_id="89" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:38  %tmp32_V_1 = shl i32 %tmp32_V, %tmp_153_cast_i

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="686" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="31">
<![CDATA[
_ifconv35:39  %tmp_168 = trunc i31 %msb_idx_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="687" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv35:40  %tmp_169 = icmp ult i31 %msb_idx_1, 31

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="688" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv35:41  %tmp_170 = add i6 -31, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="689" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:42  %tmp_171 = call i49 @llvm.part.select.i49(i49 %p_Val2_42_cast_i, i32 48, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="690" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv35:43  %tmp_172 = sub i6 15, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="691" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
_ifconv35:44  %tmp_173 = select i1 %tmp_169, i49 %tmp_171, i49 %p_Val2_42_cast_i

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="692" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv35:45  %tmp_174 = select i1 %tmp_169, i6 %tmp_172, i6 %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="693" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="49" op_0_bw="6">
<![CDATA[
_ifconv35:46  %tmp_175 = zext i6 %tmp_174 to i49

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="694" st_id="89" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv35:47  %tmp_176 = lshr i49 %tmp_173, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="695" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="49">
<![CDATA[
_ifconv35:48  %tmp32_V_2 = trunc i49 %tmp_176 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_2"/></StgValue>
</operation>

<operation id="696" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:49  %tmp32_V_6 = select i1 %icmp4, i32 %tmp32_V_1, i32 %tmp32_V_2

]]></Node>
<StgValue><ssdm name="tmp32_V_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="697" st_id="90" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:50  %f_1 = uitofp i32 %tmp32_V_6 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="698" st_id="91" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:50  %f_1 = uitofp i32 %tmp32_V_6 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="699" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:51  %tmp32_V_24 = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_24"/></StgValue>
</operation>

<operation id="700" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:52  %p_Result_24_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="701" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:53  %tmp_160_i = icmp ne i8 %p_Result_24_i, -98

]]></Node>
<StgValue><ssdm name="tmp_160_i"/></StgValue>
</operation>

<operation id="702" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="32">
<![CDATA[
_ifconv35:54  %tmp_178 = trunc i32 %msb_idx to i8

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="703" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv35:55  %tmp_cast_cast = select i1 %tmp_160_i, i8 114, i8 113

]]></Node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="704" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:56  %p_Repl2_19_trunc_i = add i8 %tmp_178, %tmp_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_19_trunc_i"/></StgValue>
</operation>

<operation id="705" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="980">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv35:57  %tmp_162_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_19_trunc_i)

]]></Node>
<StgValue><ssdm name="tmp_162_i"/></StgValue>
</operation>

<operation id="706" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv35:58  %p_Result_132 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_24, i9 %tmp_162_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="707" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_138_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:59  %f = bitcast i32 %p_Result_132 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="708" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:60  %x_assign_8 = select i1 %tmp_138_i, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="709" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:61  %t_V_10 = bitcast float %x_assign_8 to i32

]]></Node>
<StgValue><ssdm name="t_V_10"/></StgValue>
</operation>

<operation id="710" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:63  %loc_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_10, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_9"/></StgValue>
</operation>

<operation id="711" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:64  %tmp_i_i_390 = icmp ult i8 %loc_V_9, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i_390"/></StgValue>
</operation>

<operation id="712" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:66  %tmp_273_i_i = icmp ugt i8 %loc_V_9, -106

]]></Node>
<StgValue><ssdm name="tmp_273_i_i"/></StgValue>
</operation>

<operation id="713" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:67  %index_V_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_10, i32 23, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="index_V_3"/></StgValue>
</operation>

<operation id="714" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="5">
<![CDATA[
_ifconv35:68  %tmp_274_i_i = zext i5 %index_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_274_i_i"/></StgValue>
</operation>

<operation id="715" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:69  %mask_table3_addr = getelementptr [32 x i23]* @mask_table3, i64 0, i64 %tmp_274_i_i

]]></Node>
<StgValue><ssdm name="mask_table3_addr"/></StgValue>
</operation>

<operation id="716" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="23" op_0_bw="5">
<![CDATA[
_ifconv35:70  %mask = load i23* %mask_table3_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="717" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:71  %one_half_table4_addr = getelementptr [32 x i24]* @one_half_table4, i64 0, i64 %tmp_274_i_i

]]></Node>
<StgValue><ssdm name="one_half_table4_addr"/></StgValue>
</operation>

<operation id="718" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="5">
<![CDATA[
_ifconv35:72  %one_half = load i24* %one_half_table4_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="719" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:62  %p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_10, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="720" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv35:65  %p_Result_133 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_85, i31 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="721" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="23" op_0_bw="5">
<![CDATA[
_ifconv35:70  %mask = load i23* %mask_table3_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="722" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="5">
<![CDATA[
_ifconv35:72  %one_half = load i24* %one_half_table4_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="723" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="24">
<![CDATA[
_ifconv35:73  %one_half_i_cast_i = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="one_half_i_cast_i"/></StgValue>
</operation>

<operation id="724" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:74  %p_Val2_113 = add i32 %one_half_i_cast_i, %t_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_113"/></StgValue>
</operation>

<operation id="725" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="23" op_0_bw="32">
<![CDATA[
_ifconv35:75  %loc_V_10 = trunc i32 %p_Val2_113 to i23

]]></Node>
<StgValue><ssdm name="loc_V_10"/></StgValue>
</operation>

<operation id="726" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv35:76  %tmp_276_i_i = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_276_i_i"/></StgValue>
</operation>

<operation id="727" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv35:77  %xs_sig_V_4 = and i23 %loc_V_10, %tmp_276_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V_4"/></StgValue>
</operation>

<operation id="728" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:78  %tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_113, i32 23, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="729" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_i_i_390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv35:79  %p_Result_134 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_12, i23 %xs_sig_V_4) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="730" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:80  %sel_tmp_v_i = select i1 %tmp_i_i_390, i32 %p_Result_133, i32 %p_Result_134

]]></Node>
<StgValue><ssdm name="sel_tmp_v_i"/></StgValue>
</operation>

<operation id="731" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:81  %sel_tmp_i1 = bitcast i32 %sel_tmp_v_i to float

]]></Node>
<StgValue><ssdm name="sel_tmp_i1"/></StgValue>
</operation>

<operation id="732" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:82  %sel_tmp1_i1 = xor i1 %tmp_i_i_390, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i1"/></StgValue>
</operation>

<operation id="733" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:83  %sel_tmp2_i1 = and i1 %tmp_273_i_i, %sel_tmp1_i1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i1"/></StgValue>
</operation>

<operation id="734" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:84  %x_assign_9 = select i1 %sel_tmp2_i1, float %x_assign_8, float %sel_tmp_i1

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="735" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:85  %p_Val2_115 = bitcast float %x_assign_9 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_115"/></StgValue>
</operation>

<operation id="736" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:86  %p_Result_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_115, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="737" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:87  %loc_V_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_115, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_11"/></StgValue>
</operation>

<operation id="738" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="23" op_0_bw="32">
<![CDATA[
_ifconv35:88  %loc_V_12 = trunc i32 %p_Val2_115 to i23

]]></Node>
<StgValue><ssdm name="loc_V_12"/></StgValue>
</operation>

<operation id="739" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:91  %tmp_i_i_i_i9_cast_i = zext i8 %loc_V_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i9_cast_i"/></StgValue>
</operation>

<operation id="740" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv35:92  %sh_assign_2 = add i9 -127, %tmp_i_i_i_i9_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="741" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv35:93  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="742" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:94  %tmp_294_i_i_i12_i = sub i8 127, %loc_V_11

]]></Node>
<StgValue><ssdm name="tmp_294_i_i_i12_i"/></StgValue>
</operation>

<operation id="743" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:95  %tmp_294_i_i_i12_cast = sext i8 %tmp_294_i_i_i12_i to i9

]]></Node>
<StgValue><ssdm name="tmp_294_i_i_i12_cast"/></StgValue>
</operation>

<operation id="744" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv35:96  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_294_i_i_i12_cast, i9 %sh_assign_2

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="745" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv35:89  %tmp_293_i_i_i8_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_12, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_293_i_i_i8_i"/></StgValue>
</operation>

<operation id="746" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="79" op_0_bw="25">
<![CDATA[
_ifconv35:90  %tmp_293_i_i_i8_cast7 = zext i25 %tmp_293_i_i_i8_i to i79

]]></Node>
<StgValue><ssdm name="tmp_293_i_i_i8_cast7"/></StgValue>
</operation>

<operation id="747" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="9">
<![CDATA[
_ifconv35:97  %sh_assign_2_i_i_i13_s = sext i9 %sh_assign_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i13_s"/></StgValue>
</operation>

<operation id="748" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="25" op_0_bw="9">
<![CDATA[
_ifconv35:98  %sh_assign_2_i_i_i13_1 = sext i9 %sh_assign_3 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i13_1"/></StgValue>
</operation>

<operation id="749" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="79" op_0_bw="32">
<![CDATA[
_ifconv35:99  %tmp_295_i_i_i14_i = zext i32 %sh_assign_2_i_i_i13_s to i79

]]></Node>
<StgValue><ssdm name="tmp_295_i_i_i14_i"/></StgValue>
</operation>

<operation id="750" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv35:100  %tmp_296_i_i_i15_i = lshr i25 %tmp_293_i_i_i8_i, %sh_assign_2_i_i_i13_1

]]></Node>
<StgValue><ssdm name="tmp_296_i_i_i15_i"/></StgValue>
</operation>

<operation id="751" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv35:101  %tmp_297_i_i_i16_i = shl i79 %tmp_293_i_i_i8_cast7, %tmp_295_i_i_i14_i

]]></Node>
<StgValue><ssdm name="tmp_297_i_i_i16_i"/></StgValue>
</operation>

<operation id="752" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv35:102  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_296_i_i_i15_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="753" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1">
<![CDATA[
_ifconv35:103  %tmp_39 = zext i1 %tmp_184 to i32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="754" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:104  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_297_i_i_i16_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="755" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:105  %p_Val2_117 = select i1 %isNeg_1, i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="p_Val2_117"/></StgValue>
</operation>

<operation id="756" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="p_Result_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:106  %p_Val2_i_i_i22_i = sub i32 0, %p_Val2_117

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i22_i"/></StgValue>
</operation>

<operation id="757" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1028">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="p_Result_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="19" op_0_bw="32">
<![CDATA[
_ifconv35:107  %tmp_185 = trunc i32 %p_Val2_i_i_i22_i to i19

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="758" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="p_Result_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="19" op_0_bw="32">
<![CDATA[
_ifconv35:108  %tmp_186 = trunc i32 %p_Val2_117 to i19

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="759" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv35:109  %tmp_187 = select i1 %p_Result_135, i19 %tmp_185, i19 %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="760" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv35:110  %tmp_188 = add i19 560, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="761" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv35:111  %tmp_41 = add i19 %phi_mul240_cast, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="762" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="19">
<![CDATA[
_ifconv35:112  %tmp_51_cast = zext i19 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="763" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:113  %accum_addr_1 = getelementptr [201780 x i32]* %accum, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="accum_addr_1"/></StgValue>
</operation>

<operation id="764" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="18">
<![CDATA[
_ifconv35:114  %accum_load = load i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="765" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="8">
<![CDATA[
_ifconv35:0  %max_n_1_cast79_i = zext i8 %max_n to i32

]]></Node>
<StgValue><ssdm name="max_n_1_cast79_i"/></StgValue>
</operation>

<operation id="766" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv35:1  %tmp_86_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_86_i"/></StgValue>
</operation>

<operation id="767" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv35:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="18">
<![CDATA[
_ifconv35:114  %accum_load = load i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="769" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:115  %max_val_2 = add nsw i32 1, %accum_load

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="770" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
_ifconv35:116  store i32 %max_val_2, i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:117  %tmp_175_i = icmp sgt i32 %max_val_2, %max_val1_i

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>

<operation id="772" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:118  %val_0_max_val_i = select i1 %tmp_175_i, i32 %max_val_2, i32 %max_val1_i

]]></Node>
<StgValue><ssdm name="val_0_max_val_i"/></StgValue>
</operation>

<operation id="773" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:119  %n7_0_max_n_i = select i1 %tmp_175_i, i32 %max_n_1_cast79_i, i32 %max_n_i

]]></Node>
<StgValue><ssdm name="n7_0_max_n_i"/></StgValue>
</operation>

<operation id="774" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv35:120  %empty_391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_86_i)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="775" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
_ifconv35:121  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="776" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_134_i = icmp slt i32 %max_val1_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="777" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_134_i, label %.loopexit.i, label %_ifconv41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="32">
<![CDATA[
_ifconv41:0  %tmp_140_i = sext i32 %max_n_i to i64

]]></Node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>

<operation id="779" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="32">
<![CDATA[
_ifconv41:1  %tmp_189 = trunc i32 %max_n_i to i10

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="780" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv41:2  %tmp_42 = add i10 180, %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="781" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="10">
<![CDATA[
_ifconv41:3  %tmp_52_cast = sext i10 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="782" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv41:4  %trigtab_V_addr_2 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_2"/></StgValue>
</operation>

<operation id="783" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv41:5  %trigtab_V_addr_3 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_140_i

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_3"/></StgValue>
</operation>

<operation id="784" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="9">
<![CDATA[
_ifconv41:6  %p_Val2_s = load i16* %trigtab_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="785" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_134_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="9">
<![CDATA[
_ifconv41:8  %p_Val2_121 = load i16* %trigtab_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_121"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="786" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="9">
<![CDATA[
_ifconv41:6  %p_Val2_s = load i16* %trigtab_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="787" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="9">
<![CDATA[
_ifconv41:8  %p_Val2_121 = load i16* %trigtab_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_121"/></StgValue>
</operation>

<operation id="788" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv41:53  %is_neg_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_121, i32 15)

]]></Node>
<StgValue><ssdm name="is_neg_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="789" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv41:7  %p_Val2_118 = sub i16 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_118"/></StgValue>
</operation>

<operation id="790" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv41:9  %tmp_141_i = icmp eq i16 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_141_i"/></StgValue>
</operation>

<operation id="791" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv41:10  %is_neg_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_118, i32 15)

]]></Node>
<StgValue><ssdm name="is_neg_1"/></StgValue>
</operation>

<operation id="792" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv41:11  %tmp_V = select i1 %is_neg_1, i16 %p_Val2_s, i16 %p_Val2_118

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="793" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:12  %p_Result_136 = call i16 @llvm.part.select.i16(i16 %tmp_V, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="794" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv41:13  %p_Result_137 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_136)

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="795" st_id="98" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv41:14  %num_zeros_1 = call i32 @llvm.cttz.i32(i32 %p_Result_137, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_1"/></StgValue>
</operation>

<operation id="796" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv41:15  %msb_idx_2 = sub nsw i32 15, %num_zeros_1

]]></Node>
<StgValue><ssdm name="msb_idx_2"/></StgValue>
</operation>

<operation id="797" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="31" op_0_bw="32">
<![CDATA[
_ifconv41:16  %tmp_191 = trunc i32 %msb_idx_2 to i31

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="798" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv41:17  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="799" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv41:18  %msb_idx_3 = select i1 %tmp_192, i31 0, i31 %tmp_191

]]></Node>
<StgValue><ssdm name="msb_idx_3"/></StgValue>
</operation>

<operation id="800" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:19  %tmp_193 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_3, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="801" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv41:20  %icmp5 = icmp eq i26 %tmp_193, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="802" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="31">
<![CDATA[
_ifconv41:25  %tmp_194 = trunc i31 %msb_idx_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="803" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv41:26  %tmp_195 = icmp ult i31 %msb_idx_3, 31

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="804" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv41:27  %tmp_196 = add i5 1, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="805" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:28  %tmp_197 = call i16 @llvm.part.select.i16(i16 %tmp_V, i32 15, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="806" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv41:29  %tmp_198 = sub i5 14, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="807" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv41:30  %tmp_199 = select i1 %tmp_195, i16 %tmp_197, i16 %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="808" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv41:31  %tmp_200 = select i1 %tmp_195, i5 %tmp_198, i5 %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="809" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="5">
<![CDATA[
_ifconv41:32  %tmp_201 = zext i5 %tmp_200 to i16

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="810" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv41:33  %tmp_202 = lshr i16 %tmp_199, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="811" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="16">
<![CDATA[
_ifconv41:34  %tmp_203 = trunc i16 %tmp_202 to i2

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="812" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ifconv41:35  %p_Result_97 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 0, i2 %tmp_203)

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="813" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="is_neg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv41:54  %tmp_182_i = sub i16 0, %p_Val2_121

]]></Node>
<StgValue><ssdm name="tmp_182_i"/></StgValue>
</operation>

<operation id="814" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv41:55  %p_Val2_123 = select i1 %is_neg_2, i16 %tmp_182_i, i16 %p_Val2_121

]]></Node>
<StgValue><ssdm name="p_Val2_123"/></StgValue>
</operation>

<operation id="815" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:56  %p_Result_140 = call i16 @llvm.part.select.i16(i16 %p_Val2_123, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="816" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv41:57  %p_Result_141 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_140)

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="817" st_id="98" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv41:58  %num_zeros_2 = call i32 @llvm.cttz.i32(i32 %p_Result_141, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_2"/></StgValue>
</operation>

<operation id="818" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv41:59  %msb_idx_4 = sub nsw i32 15, %num_zeros_2

]]></Node>
<StgValue><ssdm name="msb_idx_4"/></StgValue>
</operation>

<operation id="819" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="31" op_0_bw="32">
<![CDATA[
_ifconv41:60  %tmp_209 = trunc i32 %msb_idx_4 to i31

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="820" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv41:61  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="821" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv41:62  %msb_idx_5 = select i1 %tmp_210, i31 0, i31 %tmp_209

]]></Node>
<StgValue><ssdm name="msb_idx_5"/></StgValue>
</operation>

<operation id="822" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:63  %tmp_211 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_5, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="823" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv41:64  %icmp6 = icmp eq i26 %tmp_211, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="824" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="31">
<![CDATA[
_ifconv41:69  %tmp_212 = trunc i31 %msb_idx_5 to i5

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="825" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv41:70  %tmp_213 = icmp ult i31 %msb_idx_5, 31

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="826" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv41:71  %tmp_214 = add i5 1, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="827" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:72  %tmp_215 = call i16 @llvm.part.select.i16(i16 %p_Val2_123, i32 15, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="828" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv41:73  %tmp_216 = sub i5 14, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="829" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv41:74  %tmp_217 = select i1 %tmp_213, i16 %tmp_215, i16 %p_Val2_123

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="830" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv41:75  %tmp_218 = select i1 %tmp_213, i5 %tmp_216, i5 %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="831" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="5">
<![CDATA[
_ifconv41:76  %tmp_219 = zext i5 %tmp_218 to i16

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="832" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv41:77  %tmp_220 = lshr i16 %tmp_217, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="833" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="16">
<![CDATA[
_ifconv41:78  %tmp_221 = trunc i16 %tmp_220 to i2

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="834" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ifconv41:79  %p_Result_102 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 0, i2 %tmp_221)

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="835" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="icmp5" val="1"/>
<literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="16">
<![CDATA[
_ifconv41:21  %tmp32_V_3 = zext i16 %tmp_V to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_3"/></StgValue>
</operation>

<operation id="836" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="icmp5" val="1"/>
<literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv41:22  %tmp_158_i = sub i31 31, %msb_idx_3

]]></Node>
<StgValue><ssdm name="tmp_158_i"/></StgValue>
</operation>

<operation id="837" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="icmp5" val="1"/>
<literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="31">
<![CDATA[
_ifconv41:23  %tmp_158_cast_i = zext i31 %tmp_158_i to i32

]]></Node>
<StgValue><ssdm name="tmp_158_cast_i"/></StgValue>
</operation>

<operation id="838" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp><literal name="icmp5" val="1"/>
<literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv41:24  %tmp32_V_4 = shl i32 %tmp32_V_3, %tmp_158_cast_i

]]></Node>
<StgValue><ssdm name="tmp32_V_4"/></StgValue>
</operation>

<operation id="839" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
_ifconv41:36  %tmp32_V_5 = zext i16 %p_Result_97 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_5"/></StgValue>
</operation>

<operation id="840" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv41:37  %tmp32_V_9 = select i1 %icmp5, i32 %tmp32_V_4, i32 %tmp32_V_5

]]></Node>
<StgValue><ssdm name="tmp32_V_9"/></StgValue>
</operation>

<operation id="841" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv41:52  %tmp_178_i = icmp eq i16 %p_Val2_121, 0

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>

<operation id="842" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="16">
<![CDATA[
_ifconv41:65  %tmp32_V_12 = zext i16 %p_Val2_123 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_12"/></StgValue>
</operation>

<operation id="843" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv41:66  %tmp_191_i = sub i31 31, %msb_idx_5

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>

<operation id="844" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="31">
<![CDATA[
_ifconv41:67  %tmp_191_cast_i = zext i31 %tmp_191_i to i32

]]></Node>
<StgValue><ssdm name="tmp_191_cast_i"/></StgValue>
</operation>

<operation id="845" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv41:68  %tmp32_V_13 = shl i32 %tmp32_V_12, %tmp_191_cast_i

]]></Node>
<StgValue><ssdm name="tmp32_V_13"/></StgValue>
</operation>

<operation id="846" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="16">
<![CDATA[
_ifconv41:80  %tmp32_V_14 = zext i16 %p_Result_102 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_14"/></StgValue>
</operation>

<operation id="847" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv41:81  %tmp32_V_15 = select i1 %icmp6, i32 %tmp32_V_13, i32 %tmp32_V_14

]]></Node>
<StgValue><ssdm name="tmp32_V_15"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="848" st_id="100" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:38  %f_2 = uitofp i32 %tmp32_V_9 to float

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="849" st_id="100" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:82  %f_3 = uitofp i32 %tmp32_V_15 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="850" st_id="101" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:38  %f_2 = uitofp i32 %tmp32_V_9 to float

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="851" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:39  %tmp32_V_25 = bitcast float %f_2 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_25"/></StgValue>
</operation>

<operation id="852" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:40  %p_Result_26_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_26_i"/></StgValue>
</operation>

<operation id="853" st_id="101" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:82  %f_3 = uitofp i32 %tmp32_V_15 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="854" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:83  %tmp32_V_26 = bitcast float %f_3 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_26"/></StgValue>
</operation>

<operation id="855" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:84  %p_Result_32_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_26, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_32_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="856" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:41  %tmp_168_i = icmp ne i8 %p_Result_26_i, -98

]]></Node>
<StgValue><ssdm name="tmp_168_i"/></StgValue>
</operation>

<operation id="857" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="32">
<![CDATA[
_ifconv41:42  %tmp_205 = trunc i32 %msb_idx_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="858" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv41:43  %tmp82_cast_cast = select i1 %tmp_168_i, i8 114, i8 113

]]></Node>
<StgValue><ssdm name="tmp82_cast_cast"/></StgValue>
</operation>

<operation id="859" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:44  %p_Repl2_21_trunc_i = add i8 %tmp82_cast_cast, %tmp_205

]]></Node>
<StgValue><ssdm name="p_Repl2_21_trunc_i"/></StgValue>
</operation>

<operation id="860" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv41:45  %tmp_172_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_1, i8 %p_Repl2_21_trunc_i)

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="861" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv41:46  %p_Result_138 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_25, i9 %tmp_172_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="862" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp_141_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="31" op_0_bw="32">
<![CDATA[
_ifconv41:47  %tmp_206 = trunc i32 %p_Result_138 to i31

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="863" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv41:48  %tmp_14 = select i1 %tmp_141_i, i31 0, i31 %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="864" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="23" op_0_bw="31">
<![CDATA[
_ifconv41:49  %tmp_207 = trunc i31 %tmp_14 to i23

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="865" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv41:50  %p_Result_139 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_14)

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="866" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:51  %ret_i_i_i_i_i_i = bitcast i32 %p_Result_139 to float

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="867" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:85  %tmp_194_i = icmp ne i8 %p_Result_32_i, -98

]]></Node>
<StgValue><ssdm name="tmp_194_i"/></StgValue>
</operation>

<operation id="868" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1071">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="32">
<![CDATA[
_ifconv41:86  %tmp_223 = trunc i32 %msb_idx_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="869" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv41:87  %tmp83_cast_cast = select i1 %tmp_194_i, i8 114, i8 113

]]></Node>
<StgValue><ssdm name="tmp83_cast_cast"/></StgValue>
</operation>

<operation id="870" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:88  %p_Repl2_24_trunc_i = add i8 %tmp83_cast_cast, %tmp_223

]]></Node>
<StgValue><ssdm name="p_Repl2_24_trunc_i"/></StgValue>
</operation>

<operation id="871" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv41:89  %tmp_198_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_2, i8 %p_Repl2_24_trunc_i)

]]></Node>
<StgValue><ssdm name="tmp_198_i"/></StgValue>
</operation>

<operation id="872" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv41:90  %p_Result_142 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_26, i9 %tmp_198_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="873" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp><literal name="tmp_178_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="32">
<![CDATA[
_ifconv41:91  %tmp_224 = trunc i32 %p_Result_142 to i31

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="874" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv41:92  %tmp_17 = select i1 %tmp_178_i, i31 0, i31 %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="875" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="23" op_0_bw="31">
<![CDATA[
_ifconv41:93  %tmp_225 = trunc i31 %tmp_17 to i23

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="876" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv41:94  %p_Result_143 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_17)

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="877" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32">
<![CDATA[
_ifconv41:95  %ret_i_i_i_i_i41_i = bitcast i32 %p_Result_143 to float

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i_i41_i"/></StgValue>
</operation>

<operation id="878" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:96  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="879" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:97  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_17, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="880" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:98  %notlhs1 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="881" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv41:99  %notrhs1 = icmp eq i23 %tmp_207, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="882" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:100  %tmp_21 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="883" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:101  %notlhs2 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="884" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv41:102  %notrhs2 = icmp eq i23 %tmp_225, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="885" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:103  %tmp_22 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="886" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:104  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="887" st_id="102" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv41:105  %tmp_24 = fcmp ogt float %ret_i_i_i_i_i_i, %ret_i_i_i_i_i41_i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="888" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:106  %tmp_25 = and i1 %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="889" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv41:107  br i1 %tmp_25, label %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i, label %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="30" op_0_bw="30" op_1_bw="16" op_2_bw="14">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:0  %tmp_210_i = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_118, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_210_i"/></StgValue>
</operation>

<operation id="891" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="30" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:1  %tmp_355_tr_cast_i = sext i16 %p_Val2_121 to i30

]]></Node>
<StgValue><ssdm name="tmp_355_tr_cast_i"/></StgValue>
</operation>

<operation id="892" st_id="102" stage="34" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="893" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="30" op_0_bw="30" op_1_bw="16" op_2_bw="14">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:0  %tmp_206_i = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_121, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_206_i"/></StgValue>
</operation>

<operation id="894" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="30" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:1  %tmp_348_tr_cast_i = sext i16 %p_Val2_118 to i30

]]></Node>
<StgValue><ssdm name="tmp_348_tr_cast_i"/></StgValue>
</operation>

<operation id="895" st_id="102" stage="34" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="896" st_id="103" stage="33" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="897" st_id="104" stage="32" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="898" st_id="105" stage="31" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="899" st_id="106" stage="30" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="900" st_id="107" stage="29" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="901" st_id="108" stage="28" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="902" st_id="109" stage="27" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="903" st_id="110" stage="26" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="904" st_id="111" stage="25" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="905" st_id="112" stage="24" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="906" st_id="113" stage="23" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="907" st_id="114" stage="22" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="908" st_id="115" stage="21" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="909" st_id="116" stage="20" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="910" st_id="117" stage="19" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="911" st_id="118" stage="18" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="912" st_id="119" stage="17" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="913" st_id="120" stage="16" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="914" st_id="121" stage="15" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="915" st_id="122" stage="14" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="916" st_id="123" stage="13" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="917" st_id="124" stage="12" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="918" st_id="125" stage="11" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="919" st_id="126" stage="10" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="920" st_id="127" stage="9" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="921" st_id="128" stage="8" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="922" st_id="129" stage="7" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="923" st_id="130" stage="6" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="924" st_id="131" stage="5" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="925" st_id="132" stage="4" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="926" st_id="133" stage="3" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="927" st_id="134" stage="2" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="928" st_id="135" stage="1" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:2  %r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="929" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:3  %dy0 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %r_V_3, i2 0)

]]></Node>
<StgValue><ssdm name="dy0"/></StgValue>
</operation>

<operation id="930" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:4  %tmp_227 = shl i32 %i_3, 16

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="931" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:5  %y0_1 = or i32 %tmp_227, 32768

]]></Node>
<StgValue><ssdm name="y0_1"/></StgValue>
</operation>

<operation id="932" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i:6  br label %.preheader306.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="135" stage="1" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="934" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:3  %dx0 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %r_V, i2 0)

]]></Node>
<StgValue><ssdm name="dx0"/></StgValue>
</operation>

<operation id="935" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:4  %tmp_226 = shl i32 %j_3, 16

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="936" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:5  %x0_1 = or i32 %tmp_226, 32768

]]></Node>
<StgValue><ssdm name="x0_1"/></StgValue>
</operation>

<operation id="937" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:6  br label %.preheader306.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader306.preheader.i:0  %x = phi i32 [ %x0_1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ %j_3, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="939" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader306.preheader.i:1  %y = phi i32 [ %i_3, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ %y0_1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="940" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader306.preheader.i:2  %dx_i = phi i32 [ %dx0, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ 1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]

]]></Node>
<StgValue><ssdm name="dx_i"/></StgValue>
</operation>

<operation id="941" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader306.preheader.i:3  %dy_i = phi i32 [ 1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ %dy0, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]

]]></Node>
<StgValue><ssdm name="dy_i"/></StgValue>
</operation>

<operation id="942" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader306.preheader.i:4  %xflag_i = phi i1 [ false, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ true, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]

]]></Node>
<StgValue><ssdm name="xflag_i"/></StgValue>
</operation>

<operation id="943" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
.preheader306.preheader.i:5  br label %.preheader306.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="944" st_id="136" stage="33" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="945" st_id="137" stage="32" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="946" st_id="138" stage="31" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="947" st_id="139" stage="30" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="948" st_id="140" stage="29" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="949" st_id="141" stage="28" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="950" st_id="142" stage="27" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="951" st_id="143" stage="26" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="952" st_id="144" stage="25" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="953" st_id="145" stage="24" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="954" st_id="146" stage="23" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="955" st_id="147" stage="22" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="956" st_id="148" stage="21" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="957" st_id="149" stage="20" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="958" st_id="150" stage="19" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="959" st_id="151" stage="18" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="960" st_id="152" stage="17" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="961" st_id="153" stage="16" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="962" st_id="154" stage="15" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="963" st_id="155" stage="14" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="964" st_id="156" stage="13" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="965" st_id="157" stage="12" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="966" st_id="158" stage="11" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="967" st_id="159" stage="10" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="968" st_id="160" stage="9" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="969" st_id="161" stage="8" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="970" st_id="162" stage="7" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="971" st_id="163" stage="6" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="972" st_id="164" stage="5" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="973" st_id="165" stage="4" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="974" st_id="166" stage="3" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="975" st_id="167" stage="2" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i:2  %r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="976" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader306.i:0  %dx0_1_i = phi i32 [ %dx0_1, %.preheader305._crit_edge.i ], [ %dx_i, %.preheader306.preheader.i ]

]]></Node>
<StgValue><ssdm name="dx0_1_i"/></StgValue>
</operation>

<operation id="977" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader306.i:1  %dy0_1_i = phi i32 [ %dy0_1, %.preheader305._crit_edge.i ], [ %dy_i, %.preheader306.preheader.i ]

]]></Node>
<StgValue><ssdm name="dy0_1_i"/></StgValue>
</operation>

<operation id="978" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader306.i:2  %k_i = phi i2 [ %k, %.preheader305._crit_edge.i ], [ 0, %.preheader306.preheader.i ]

]]></Node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="979" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader306.i:3  %exitcond7_i = icmp eq i2 %k_i, -2

]]></Node>
<StgValue><ssdm name="exitcond7_i"/></StgValue>
</operation>

<operation id="980" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader306.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader306.i:5  %k = add i2 %k_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="982" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader306.i:6  br i1 %exitcond7_i, label %15, label %.preheader305.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="2">
<![CDATA[
.preheader305.preheader.i:0  %tmp_221_i = zext i2 %k_i to i64

]]></Node>
<StgValue><ssdm name="tmp_221_i"/></StgValue>
</operation>

<operation id="984" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader305.preheader.i:1  %line_end_y_addr = getelementptr [2 x i32]* %line_end_y, i64 0, i64 %tmp_221_i

]]></Node>
<StgValue><ssdm name="line_end_y_addr"/></StgValue>
</operation>

<operation id="985" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader305.preheader.i:2  %line_end_x_addr = getelementptr [2 x i32]* %line_end_x, i64 0, i64 %tmp_221_i

]]></Node>
<StgValue><ssdm name="line_end_x_addr"/></StgValue>
</operation>

<operation id="986" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
.preheader305.preheader.i:3  br label %.preheader305.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1">
<![CDATA[
:0  %line_end_x_load_1 = load i32* %line_end_x_addr_2, align 8

]]></Node>
<StgValue><ssdm name="line_end_x_load_1"/></StgValue>
</operation>

<operation id="988" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1">
<![CDATA[
:1  %line_end_x_load_2 = load i32* %line_end_x_addr_3, align 16

]]></Node>
<StgValue><ssdm name="line_end_x_load_2"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="989" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader305.i:0  %gap_i = phi i32 [ %gap_1_i, %._crit_edge312.i ], [ 0, %.preheader305.preheader.i ]

]]></Node>
<StgValue><ssdm name="gap_i"/></StgValue>
</operation>

<operation id="990" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader305.i:1  %j1_1 = phi i32 [ %x_1, %._crit_edge312.i ], [ %x, %.preheader305.preheader.i ]

]]></Node>
<StgValue><ssdm name="j1_1"/></StgValue>
</operation>

<operation id="991" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader305.i:2  %i1 = phi i32 [ %y_1, %._crit_edge312.i ], [ %y, %.preheader305.preheader.i ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="992" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader305.i:3  %tmp_225_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>

<operation id="993" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader305.i:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="xflag_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader305.i:5  %tmp_227_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %j1_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_227_i"/></StgValue>
</operation>

<operation id="995" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp><literal name="xflag_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="16">
<![CDATA[
.preheader305.i:6  %j1 = sext i16 %tmp_227_i to i32

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="996" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp><literal name="xflag_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader305.i:7  %tmp_229_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %i1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_229_i"/></StgValue>
</operation>

<operation id="997" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="xflag_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="16">
<![CDATA[
.preheader305.i:8  %i1_1 = sext i16 %tmp_229_i to i32

]]></Node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="998" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader305.i:9  %i1_2 = select i1 %xflag_i, i32 %i1_1, i32 %i1

]]></Node>
<StgValue><ssdm name="i1_2"/></StgValue>
</operation>

<operation id="999" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader305.i:10  %j1_2 = select i1 %xflag_i, i32 %j1_1, i32 %j1

]]></Node>
<StgValue><ssdm name="j1_2"/></StgValue>
</operation>

<operation id="1000" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader305.i:11  %tmp_26 = or i32 %j1_2, %i1_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1001" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader305.i:12  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1002" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader305.i:13  %rev = xor i1 %tmp_228, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="1003" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader305.i:14  %notrhs = icmp slt i32 %j1_2, %cols

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="1004" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader305.i:15  %or_cond303_not_i = and i1 %notrhs, %rev

]]></Node>
<StgValue><ssdm name="or_cond303_not_i"/></StgValue>
</operation>

<operation id="1005" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader305.i:16  %tmp_231_i = icmp slt i32 %i1_2, %rows

]]></Node>
<StgValue><ssdm name="tmp_231_i"/></StgValue>
</operation>

<operation id="1006" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader305.i:17  %or_cond1_i = and i1 %tmp_231_i, %or_cond303_not_i

]]></Node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="1007" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader305.i:18  br i1 %or_cond1_i, label %12, label %.preheader305._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="32">
<![CDATA[
:0  %tmp_229 = trunc i32 %j1_2 to i18

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1009" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="32">
<![CDATA[
:1  %tmp_230 = trunc i32 %i1_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1010" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:2  %p_shl4_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_230, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1011" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="32">
<![CDATA[
:3  %tmp_231 = trunc i32 %i1_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1012" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:4  %p_shl5_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_231, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1013" st_id="169" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5  %tmp_43 = add i18 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1014" st_id="169" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6  %tmp_44 = add i18 %tmp_229, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1015" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="18">
<![CDATA[
:7  %tmp_58_cast = sext i18 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="1016" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %mask_val_addr_2 = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="mask_val_addr_2"/></StgValue>
</operation>

<operation id="1017" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="17">
<![CDATA[
:9  %mask_val_load_1 = load i1* %mask_val_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mask_val_load_1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1018" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="17">
<![CDATA[
:9  %mask_val_load_1 = load i1* %mask_val_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mask_val_load_1"/></StgValue>
</operation>

<operation id="1019" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %mask_val_load_1, label %13, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %gap = add nsw i32 %gap_i, 1

]]></Node>
<StgValue><ssdm name="gap"/></StgValue>
</operation>

<operation id="1021" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_241_i = icmp sgt i32 %gap, %lineGap_read

]]></Node>
<StgValue><ssdm name="tmp_241_i"/></StgValue>
</operation>

<operation id="1022" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_241_i, label %.preheader305._crit_edge.i, label %._crit_edge312.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store i32 %i1_2, i32* %line_end_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:1  store i32 %j1_2, i32* %line_end_x_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge312.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="tmp_241_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge312.i:0  %gap_1_i = phi i32 [ 0, %13 ], [ %gap, %14 ]

]]></Node>
<StgValue><ssdm name="gap_1_i"/></StgValue>
</operation>

<operation id="1027" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="tmp_241_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge312.i:1  %empty_392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_225_i)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="1028" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="tmp_241_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge312.i:2  %x_1 = sub i32 %j1_1, %dx0_1_i

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="1029" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="tmp_241_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge312.i:3  %y_1 = sub i32 %i1, %dy0_1_i

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="1030" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="mask_val_load_1" val="1"/>
</and_exp><and_exp><literal name="or_cond1_i" val="1"/>
<literal name="tmp_241_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge312.i:4  br label %.preheader305.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1031" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader305._crit_edge.i:0  %dx0_1 = sub nsw i32 0, %dx0_1_i

]]></Node>
<StgValue><ssdm name="dx0_1"/></StgValue>
</operation>

<operation id="1032" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader305._crit_edge.i:1  %dy0_1 = sub nsw i32 0, %dy0_1_i

]]></Node>
<StgValue><ssdm name="dy0_1"/></StgValue>
</operation>

<operation id="1033" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
.preheader305._crit_edge.i:2  br label %.preheader306.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1034" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1">
<![CDATA[
:0  %line_end_x_load_1 = load i32* %line_end_x_addr_2, align 8

]]></Node>
<StgValue><ssdm name="line_end_x_load_1"/></StgValue>
</operation>

<operation id="1035" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1">
<![CDATA[
:1  %line_end_x_load_2 = load i32* %line_end_x_addr_3, align 16

]]></Node>
<StgValue><ssdm name="line_end_x_load_2"/></StgValue>
</operation>

<operation id="1036" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x_assign = sub nsw i32 %line_end_x_load_1, %line_end_x_load_2

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="1037" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %neg_i_i = sub i32 0, %x_assign

]]></Node>
<StgValue><ssdm name="neg_i_i"/></StgValue>
</operation>

<operation id="1038" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %abscond_i_i = icmp sgt i32 %x_assign, 0

]]></Node>
<StgValue><ssdm name="abscond_i_i"/></StgValue>
</operation>

<operation id="1039" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %abs_i_i = select i1 %abscond_i_i, i32 %x_assign, i32 %neg_i_i

]]></Node>
<StgValue><ssdm name="abs_i_i"/></StgValue>
</operation>

<operation id="1040" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_220_i = icmp slt i32 %abs_i_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_220_i"/></StgValue>
</operation>

<operation id="1041" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_220_i, label %16, label %.critedge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="1">
<![CDATA[
:0  %line_end_y_load_1 = load i32* %line_end_y_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_1"/></StgValue>
</operation>

<operation id="1043" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="1">
<![CDATA[
:1  %line_end_y_load_2 = load i32* %line_end_y_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1044" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="1">
<![CDATA[
:0  %line_end_y_load_1 = load i32* %line_end_y_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_1"/></StgValue>
</operation>

<operation id="1045" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="1">
<![CDATA[
:1  %line_end_y_load_2 = load i32* %line_end_y_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_2"/></StgValue>
</operation>

<operation id="1046" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x_assign_2 = sub nsw i32 %line_end_y_load_1, %line_end_y_load_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="1047" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %neg_i42_i = sub i32 0, %x_assign_2

]]></Node>
<StgValue><ssdm name="neg_i42_i"/></StgValue>
</operation>

<operation id="1048" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %abscond_i43_i = icmp sgt i32 %x_assign_2, 0

]]></Node>
<StgValue><ssdm name="abscond_i43_i"/></StgValue>
</operation>

<operation id="1049" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %abs_i44_i = select i1 %abscond_i43_i, i32 %x_assign_2, i32 %neg_i42_i

]]></Node>
<StgValue><ssdm name="abs_i44_i"/></StgValue>
</operation>

<operation id="1050" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_224_i = icmp slt i32 %abs_i44_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_224_i"/></StgValue>
</operation>

<operation id="1051" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_220_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_224_i, label %._crit_edge313.i, label %.critedge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i:0  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1053" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %dx0_2_i = phi i32 [ %dx0_1_i, %.critedge.i ], [ %dx0_2, %21 ]

]]></Node>
<StgValue><ssdm name="dx0_2_i"/></StgValue>
</operation>

<operation id="1054" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %dy0_2_i = phi i32 [ %dy0_1_i, %.critedge.i ], [ %dy0_2, %21 ]

]]></Node>
<StgValue><ssdm name="dy0_2_i"/></StgValue>
</operation>

<operation id="1055" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %k1_i = phi i2 [ 0, %.critedge.i ], [ %k_1, %21 ]

]]></Node>
<StgValue><ssdm name="k1_i"/></StgValue>
</operation>

<operation id="1056" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond8_i = icmp eq i2 %k1_i, -2

]]></Node>
<StgValue><ssdm name="exitcond8_i"/></StgValue>
</operation>

<operation id="1057" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %k_1 = add i2 %k1_i, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1059" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond8_i, label %22, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_240_i = zext i2 %k1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_240_i"/></StgValue>
</operation>

<operation id="1061" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %line_end_x_addr_1 = getelementptr [2 x i32]* %line_end_x, i64 0, i64 %tmp_240_i

]]></Node>
<StgValue><ssdm name="line_end_x_addr_1"/></StgValue>
</operation>

<operation id="1062" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_end_y_addr_1 = getelementptr [2 x i32]* %line_end_y, i64 0, i64 %tmp_240_i

]]></Node>
<StgValue><ssdm name="line_end_y_addr_1"/></StgValue>
</operation>

<operation id="1063" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="1">
<![CDATA[
:3  %line_end_y_load = load i32* %line_end_y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load"/></StgValue>
</operation>

<operation id="1064" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1">
<![CDATA[
:4  %line_end_x_load = load i32* %line_end_x_addr_1, align 8

]]></Node>
<StgValue><ssdm name="line_end_x_load"/></StgValue>
</operation>

<operation id="1065" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %total = add nsw i32 1, %total_1_load

]]></Node>
<StgValue><ssdm name="total"/></StgValue>
</operation>

<operation id="1066" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_232 = trunc i32 %line_end_x_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1067" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_235_i = sext i32 %total to i64

]]></Node>
<StgValue><ssdm name="tmp_235_i"/></StgValue>
</operation>

<operation id="1068" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="10" op_0_bw="32">
<![CDATA[
:3  %tmp_233 = trunc i32 %total to i10

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1069" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %lines_val_addr_1 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_235_i

]]></Node>
<StgValue><ssdm name="lines_val_addr_1"/></StgValue>
</operation>

<operation id="1070" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_46 = add i10 200, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1071" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_60_cast = sext i10 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="1072" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %lines_val_addr_3 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="lines_val_addr_3"/></StgValue>
</operation>

<operation id="1073" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:14  store i16 %tmp_232, i16* %lines_val_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="1">
<![CDATA[
:15  %line_end_y_load_3 = load i32* %line_end_y_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_3"/></StgValue>
</operation>

<operation id="1075" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="32">
<![CDATA[
:18  %tmp_235 = trunc i32 %line_end_x_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1076" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:19  store i16 %tmp_235, i16* %lines_val_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="1">
<![CDATA[
:20  %line_end_y_load_4 = load i32* %line_end_y_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_4"/></StgValue>
</operation>

<operation id="1078" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_239_i = icmp sgt i32 %total, 98

]]></Node>
<StgValue><ssdm name="tmp_239_i"/></StgValue>
</operation>

<operation id="1079" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 %total, i32* %total_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1080" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="1">
<![CDATA[
:3  %line_end_y_load = load i32* %line_end_y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load"/></StgValue>
</operation>

<operation id="1081" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1">
<![CDATA[
:4  %line_end_x_load = load i32* %line_end_x_addr_1, align 8

]]></Node>
<StgValue><ssdm name="line_end_x_load"/></StgValue>
</operation>

<operation id="1082" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1083" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_4 = phi i32 [ %x, %18 ], [ %x_2, %._crit_edge316.i ]

]]></Node>
<StgValue><ssdm name="j1_4"/></StgValue>
</operation>

<operation id="1084" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i1_3 = phi i32 [ %y, %18 ], [ %y_2, %._crit_edge316.i ]

]]></Node>
<StgValue><ssdm name="i1_3"/></StgValue>
</operation>

<operation id="1085" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="xflag_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_243_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %j1_4, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_243_i"/></StgValue>
</operation>

<operation id="1086" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="xflag_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="16">
<![CDATA[
:3  %j1_3 = sext i16 %tmp_243_i to i32

]]></Node>
<StgValue><ssdm name="j1_3"/></StgValue>
</operation>

<operation id="1087" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="xflag_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_245_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %i1_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_245_i"/></StgValue>
</operation>

<operation id="1088" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp><literal name="xflag_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
:5  %i1_4 = sext i16 %tmp_245_i to i32

]]></Node>
<StgValue><ssdm name="i1_4"/></StgValue>
</operation>

<operation id="1089" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %i1_5 = select i1 %xflag_i, i32 %i1_4, i32 %i1_3

]]></Node>
<StgValue><ssdm name="i1_5"/></StgValue>
</operation>

<operation id="1090" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %j1_5 = select i1 %xflag_i, i32 %j1_4, i32 %j1_3

]]></Node>
<StgValue><ssdm name="j1_5"/></StgValue>
</operation>

<operation id="1091" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="18" op_0_bw="32">
<![CDATA[
:8  %tmp_237 = trunc i32 %j1_5 to i18

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1092" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="32">
<![CDATA[
:9  %tmp_238 = trunc i32 %i1_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1093" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:10  %p_shl6_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_238, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="1094" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="32">
<![CDATA[
:11  %tmp_239 = trunc i32 %i1_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1095" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:12  %p_shl7_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_239, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="1096" st_id="176" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:13  %tmp_48 = add i18 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1097" st_id="176" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_49 = add i18 %tmp_237, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1098" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="18">
<![CDATA[
:15  %tmp_65_cast = sext i18 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="1099" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %mask_val_addr_3 = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="mask_val_addr_3"/></StgValue>
</operation>

<operation id="1100" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="17">
<![CDATA[
:17  %mask_val_load_2 = load i1* %mask_val_addr_3, align 1

]]></Node>
<StgValue><ssdm name="mask_val_load_2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1101" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="17">
<![CDATA[
:17  %mask_val_load_2 = load i1* %mask_val_addr_3, align 1

]]></Node>
<StgValue><ssdm name="mask_val_load_2"/></StgValue>
</operation>

<operation id="1102" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %mask_val_load_2, label %.preheader.preheader.i, label %._crit_edge315.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="mask_val_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.i:0  %OP1_V_5 = sext i32 %j1_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="1104" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="mask_val_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.i:1  %OP1_V_6 = sext i32 %i1_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="1105" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="mask_val_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1106" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i:0  %n5_i = phi i8 [ %n_3, %_ifconv38 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="n5_i"/></StgValue>
</operation>

<operation id="1107" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader.i:1  %phi_mul3 = phi i18 [ %next_mul3, %_ifconv38 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="1108" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="19" op_0_bw="18">
<![CDATA[
.preheader.i:2  %phi_mul242_cast = zext i18 %phi_mul3 to i19

]]></Node>
<StgValue><ssdm name="phi_mul242_cast"/></StgValue>
</operation>

<operation id="1109" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:3  %exitcond_i = icmp eq i8 %n5_i, -76

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="1110" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:5  %n_3 = add i8 %n5_i, 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="1112" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %exitcond_i, label %20, label %_ifconv38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="8">
<![CDATA[
_ifconv38:2  %tmp_250_i = zext i8 %n5_i to i64

]]></Node>
<StgValue><ssdm name="tmp_250_i"/></StgValue>
</operation>

<operation id="1114" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="8">
<![CDATA[
_ifconv38:3  %tmp_250_i_cast = zext i8 %n5_i to i9

]]></Node>
<StgValue><ssdm name="tmp_250_i_cast"/></StgValue>
</operation>

<operation id="1115" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv38:4  %next_mul3 = add i18 1121, %phi_mul3

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="1116" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv38:5  %tmp_50 = add i9 180, %tmp_250_i_cast

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1117" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="9">
<![CDATA[
_ifconv38:6  %tmp_67_cast = zext i9 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="1118" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv38:7  %trigtab_V_addr_6 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_6"/></StgValue>
</operation>

<operation id="1119" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv38:8  %trigtab_V_addr_7 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_250_i

]]></Node>
<StgValue><ssdm name="trigtab_V_addr_7"/></StgValue>
</operation>

<operation id="1120" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="9">
<![CDATA[
_ifconv38:9  %trigtab_V_load_4 = load i16* %trigtab_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load_4"/></StgValue>
</operation>

<operation id="1121" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="9">
<![CDATA[
_ifconv38:12  %trigtab_V_load_5 = load i16* %trigtab_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load_5"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1122" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="9">
<![CDATA[
_ifconv38:9  %trigtab_V_load_4 = load i16* %trigtab_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load_4"/></StgValue>
</operation>

<operation id="1123" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="48" op_0_bw="16">
<![CDATA[
_ifconv38:10  %OP2_V_6 = sext i16 %trigtab_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="1124" st_id="179" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv38:11  %p_Val2_125 = mul nsw i48 %OP2_V_6, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_125"/></StgValue>
</operation>

<operation id="1125" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="9">
<![CDATA[
_ifconv38:12  %trigtab_V_load_5 = load i16* %trigtab_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="trigtab_V_load_5"/></StgValue>
</operation>

<operation id="1126" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="48" op_0_bw="16">
<![CDATA[
_ifconv38:13  %OP2_V_7 = sext i16 %trigtab_V_load_5 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="1127" st_id="179" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv38:14  %p_Val2_24 = mul nsw i48 %OP2_V_7, %OP1_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1128" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="49" op_0_bw="48">
<![CDATA[
_ifconv38:15  %tmp_251_i = sext i48 %p_Val2_125 to i49

]]></Node>
<StgValue><ssdm name="tmp_251_i"/></StgValue>
</operation>

<operation id="1129" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="49" op_0_bw="48">
<![CDATA[
_ifconv38:16  %tmp_252_i = sext i48 %p_Val2_24 to i49

]]></Node>
<StgValue><ssdm name="tmp_252_i"/></StgValue>
</operation>

<operation id="1130" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv38:17  %p_Val2_126 = add nsw i49 %tmp_252_i, %tmp_251_i

]]></Node>
<StgValue><ssdm name="p_Val2_126"/></StgValue>
</operation>

<operation id="1131" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv38:18  %p_Val2_60_cast_i = add i48 %p_Val2_125, %p_Val2_24

]]></Node>
<StgValue><ssdm name="p_Val2_60_cast_i"/></StgValue>
</operation>

<operation id="1132" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv38:19  %tmp_253_i = icmp eq i49 %p_Val2_126, 0

]]></Node>
<StgValue><ssdm name="tmp_253_i"/></StgValue>
</operation>

<operation id="1133" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
_ifconv38:20  %is_neg_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_126, i32 48)

]]></Node>
<StgValue><ssdm name="is_neg_3"/></StgValue>
</operation>

<operation id="1134" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv38:21  %tmp_255_cast_i = sub i48 0, %p_Val2_60_cast_i

]]></Node>
<StgValue><ssdm name="tmp_255_cast_i"/></StgValue>
</operation>

<operation id="1135" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ifconv38:22  %p_Val2_128 = select i1 %is_neg_3, i48 %tmp_255_cast_i, i48 %p_Val2_60_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_128"/></StgValue>
</operation>

<operation id="1136" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="49" op_0_bw="48">
<![CDATA[
_ifconv38:23  %p_Val2_62_cast_i = zext i48 %p_Val2_128 to i49

]]></Node>
<StgValue><ssdm name="p_Val2_62_cast_i"/></StgValue>
</operation>

<operation id="1137" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:24  %p_Result_144 = call i49 @llvm.part.select.i49(i49 %p_Val2_62_cast_i, i32 48, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="1138" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="15" op_2_bw="49">
<![CDATA[
_ifconv38:25  %p_Result_145 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_144)

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="1139" st_id="180" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv38:26  %tmp_256_i = call i64 @llvm.cttz.i64(i64 %p_Result_145, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_256_i"/></StgValue>
</operation>

<operation id="1140" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="64">
<![CDATA[
_ifconv38:27  %num_zeros_3 = trunc i64 %tmp_256_i to i32

]]></Node>
<StgValue><ssdm name="num_zeros_3"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1141" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:28  %msb_idx_6 = sub nsw i32 48, %num_zeros_3

]]></Node>
<StgValue><ssdm name="msb_idx_6"/></StgValue>
</operation>

<operation id="1142" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="31" op_0_bw="32">
<![CDATA[
_ifconv38:29  %tmp_243 = trunc i32 %msb_idx_6 to i31

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1143" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:30  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1144" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv38:31  %msb_idx_7 = select i1 %tmp_244, i31 0, i31 %tmp_243

]]></Node>
<StgValue><ssdm name="msb_idx_7"/></StgValue>
</operation>

<operation id="1145" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:32  %tmp_245 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_7, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1146" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv38:33  %icmp7 = icmp eq i26 %tmp_245, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="1147" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="48">
<![CDATA[
_ifconv38:34  %tmp32_V_18 = trunc i48 %p_Val2_128 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_18"/></StgValue>
</operation>

<operation id="1148" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv38:35  %tmp_260_i = sub i31 31, %msb_idx_7

]]></Node>
<StgValue><ssdm name="tmp_260_i"/></StgValue>
</operation>

<operation id="1149" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="31">
<![CDATA[
_ifconv38:36  %tmp_260_cast_i = zext i31 %tmp_260_i to i32

]]></Node>
<StgValue><ssdm name="tmp_260_cast_i"/></StgValue>
</operation>

<operation id="1150" st_id="181" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:37  %tmp32_V_19 = shl i32 %tmp32_V_18, %tmp_260_cast_i

]]></Node>
<StgValue><ssdm name="tmp32_V_19"/></StgValue>
</operation>

<operation id="1151" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="31">
<![CDATA[
_ifconv38:38  %tmp_247 = trunc i31 %msb_idx_7 to i6

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1152" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv38:39  %tmp_248 = icmp ult i31 %msb_idx_7, 31

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1153" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv38:40  %tmp_249 = add i6 -31, %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1154" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:41  %tmp_250 = call i49 @llvm.part.select.i49(i49 %p_Val2_62_cast_i, i32 48, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1155" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv38:42  %tmp_251 = sub i6 15, %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1156" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
_ifconv38:43  %tmp_252 = select i1 %tmp_248, i49 %tmp_250, i49 %p_Val2_62_cast_i

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1157" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv38:44  %tmp_253 = select i1 %tmp_248, i6 %tmp_251, i6 %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1158" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="49" op_0_bw="6">
<![CDATA[
_ifconv38:45  %tmp_254 = zext i6 %tmp_253 to i49

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1159" st_id="181" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv38:46  %tmp_255 = lshr i49 %tmp_252, %tmp_254

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1160" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="49">
<![CDATA[
_ifconv38:47  %tmp32_V_20 = trunc i49 %tmp_255 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_20"/></StgValue>
</operation>

<operation id="1161" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:48  %tmp32_V_21 = select i1 %icmp7, i32 %tmp32_V_19, i32 %tmp32_V_20

]]></Node>
<StgValue><ssdm name="tmp32_V_21"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1162" st_id="182" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:49  %f_4 = uitofp i32 %tmp32_V_21 to float

]]></Node>
<StgValue><ssdm name="f_4"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1163" st_id="183" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1095">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:49  %f_4 = uitofp i32 %tmp32_V_21 to float

]]></Node>
<StgValue><ssdm name="f_4"/></StgValue>
</operation>

<operation id="1164" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:50  %tmp32_V_27 = bitcast float %f_4 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_27"/></StgValue>
</operation>

<operation id="1165" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:51  %p_Result_40_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_40_i"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1166" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:52  %tmp_262_i = icmp ne i8 %p_Result_40_i, -98

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="1167" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="32">
<![CDATA[
_ifconv38:53  %tmp_257 = trunc i32 %msb_idx_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1168" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv38:54  %tmp85_cast_cast = select i1 %tmp_262_i, i8 114, i8 113

]]></Node>
<StgValue><ssdm name="tmp85_cast_cast"/></StgValue>
</operation>

<operation id="1169" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:55  %p_Repl2_27_trunc_i = add i8 %tmp_257, %tmp85_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_27_trunc_i"/></StgValue>
</operation>

<operation id="1170" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv38:56  %tmp_266_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_3, i8 %p_Repl2_27_trunc_i)

]]></Node>
<StgValue><ssdm name="tmp_266_i"/></StgValue>
</operation>

<operation id="1171" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv38:57  %p_Result_146 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_27, i9 %tmp_266_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="1172" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1085">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_253_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:58  %f_5 = bitcast i32 %p_Result_146 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="1173" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:59  %x_assign_s = select i1 %tmp_253_i, float 0.000000e+00, float %f_5

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1174" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:60  %t_V_18 = bitcast float %x_assign_s to i32

]]></Node>
<StgValue><ssdm name="t_V_18"/></StgValue>
</operation>

<operation id="1175" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:62  %loc_V_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_18, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_13"/></StgValue>
</operation>

<operation id="1176" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:63  %tmp_i_i1 = icmp ult i8 %loc_V_13, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="1177" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:65  %tmp_273_i_i1 = icmp ugt i8 %loc_V_13, -106

]]></Node>
<StgValue><ssdm name="tmp_273_i_i1"/></StgValue>
</operation>

<operation id="1178" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:66  %index_V_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_18, i32 23, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="index_V_4"/></StgValue>
</operation>

<operation id="1179" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="5">
<![CDATA[
_ifconv38:67  %tmp_274_i_i1 = zext i5 %index_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_274_i_i1"/></StgValue>
</operation>

<operation id="1180" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv38:68  %mask_table3_addr_1 = getelementptr [32 x i23]* @mask_table3, i64 0, i64 %tmp_274_i_i1

]]></Node>
<StgValue><ssdm name="mask_table3_addr_1"/></StgValue>
</operation>

<operation id="1181" st_id="184" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="23" op_0_bw="5">
<![CDATA[
_ifconv38:69  %mask_2 = load i23* %mask_table3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>

<operation id="1182" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv38:70  %one_half_table4_addr_1 = getelementptr [32 x i24]* @one_half_table4, i64 0, i64 %tmp_274_i_i1

]]></Node>
<StgValue><ssdm name="one_half_table4_addr_1"/></StgValue>
</operation>

<operation id="1183" st_id="184" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="24" op_0_bw="5">
<![CDATA[
_ifconv38:71  %one_half_1 = load i24* %one_half_table4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="one_half_1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1184" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:61  %p_Result_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_18, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="1185" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv38:64  %p_Result_147 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_113, i31 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="1186" st_id="185" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="23" op_0_bw="5">
<![CDATA[
_ifconv38:69  %mask_2 = load i23* %mask_table3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>

<operation id="1187" st_id="185" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="24" op_0_bw="5">
<![CDATA[
_ifconv38:71  %one_half_1 = load i24* %one_half_table4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="one_half_1"/></StgValue>
</operation>

<operation id="1188" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="24">
<![CDATA[
_ifconv38:72  %one_half_i_cast_i1 = zext i24 %one_half_1 to i32

]]></Node>
<StgValue><ssdm name="one_half_i_cast_i1"/></StgValue>
</operation>

<operation id="1189" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:73  %p_Val2_135 = add i32 %one_half_i_cast_i1, %t_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_135"/></StgValue>
</operation>

<operation id="1190" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="23" op_0_bw="32">
<![CDATA[
_ifconv38:74  %loc_V_14 = trunc i32 %p_Val2_135 to i23

]]></Node>
<StgValue><ssdm name="loc_V_14"/></StgValue>
</operation>

<operation id="1191" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv38:75  %tmp_276_i_i1 = xor i23 %mask_2, -1

]]></Node>
<StgValue><ssdm name="tmp_276_i_i1"/></StgValue>
</operation>

<operation id="1192" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv38:76  %xs_sig_V_5 = and i23 %loc_V_14, %tmp_276_i_i1

]]></Node>
<StgValue><ssdm name="xs_sig_V_5"/></StgValue>
</operation>

<operation id="1193" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:77  %tmp_27 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_135, i32 23, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1194" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv38:78  %p_Result_148 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_27, i23 %xs_sig_V_5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="1195" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:79  %sel_tmp_v_i1 = select i1 %tmp_i_i1, i32 %p_Result_147, i32 %p_Result_148

]]></Node>
<StgValue><ssdm name="sel_tmp_v_i1"/></StgValue>
</operation>

<operation id="1196" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:80  %sel_tmp_i2 = bitcast i32 %sel_tmp_v_i1 to float

]]></Node>
<StgValue><ssdm name="sel_tmp_i2"/></StgValue>
</operation>

<operation id="1197" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:81  %sel_tmp1_i2 = xor i1 %tmp_i_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i2"/></StgValue>
</operation>

<operation id="1198" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:82  %sel_tmp2_i2 = and i1 %tmp_273_i_i1, %sel_tmp1_i2

]]></Node>
<StgValue><ssdm name="sel_tmp2_i2"/></StgValue>
</operation>

<operation id="1199" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:83  %x_assign_1 = select i1 %sel_tmp2_i2, float %x_assign_s, float %sel_tmp_i2

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="1200" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32">
<![CDATA[
_ifconv38:84  %p_Val2_137 = bitcast float %x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_137"/></StgValue>
</operation>

<operation id="1201" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:85  %p_Result_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_137, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="1202" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:86  %loc_V_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_137, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_15"/></StgValue>
</operation>

<operation id="1203" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="23" op_0_bw="32">
<![CDATA[
_ifconv38:87  %loc_V_16 = trunc i32 %p_Val2_137 to i23

]]></Node>
<StgValue><ssdm name="loc_V_16"/></StgValue>
</operation>

<operation id="1204" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="9" op_0_bw="8">
<![CDATA[
_ifconv38:90  %tmp_i_i_i_i52_cast_i = zext i8 %loc_V_15 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i52_cast_i"/></StgValue>
</operation>

<operation id="1205" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv38:91  %sh_assign_4 = add i9 -127, %tmp_i_i_i_i52_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="1206" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv38:92  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="1207" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:93  %tmp_294_i_i_i55_i = sub i8 127, %loc_V_15

]]></Node>
<StgValue><ssdm name="tmp_294_i_i_i55_i"/></StgValue>
</operation>

<operation id="1208" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="8">
<![CDATA[
_ifconv38:94  %tmp_294_i_i_i55_cast = sext i8 %tmp_294_i_i_i55_i to i9

]]></Node>
<StgValue><ssdm name="tmp_294_i_i_i55_cast"/></StgValue>
</operation>

<operation id="1209" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv38:95  %sh_assign_5 = select i1 %isNeg_2, i9 %tmp_294_i_i_i55_cast, i9 %sh_assign_4

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1210" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv38:88  %tmp_293_i_i_i51_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_16, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_293_i_i_i51_i"/></StgValue>
</operation>

<operation id="1211" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="79" op_0_bw="25">
<![CDATA[
_ifconv38:89  %tmp_293_i_i_i51_cast = zext i25 %tmp_293_i_i_i51_i to i79

]]></Node>
<StgValue><ssdm name="tmp_293_i_i_i51_cast"/></StgValue>
</operation>

<operation id="1212" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="9">
<![CDATA[
_ifconv38:96  %sh_assign_2_i_i_i56_s = sext i9 %sh_assign_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i56_s"/></StgValue>
</operation>

<operation id="1213" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="25" op_0_bw="9">
<![CDATA[
_ifconv38:97  %sh_assign_2_i_i_i56_1 = sext i9 %sh_assign_5 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i56_1"/></StgValue>
</operation>

<operation id="1214" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="79" op_0_bw="32">
<![CDATA[
_ifconv38:98  %tmp_295_i_i_i57_i = zext i32 %sh_assign_2_i_i_i56_s to i79

]]></Node>
<StgValue><ssdm name="tmp_295_i_i_i57_i"/></StgValue>
</operation>

<operation id="1215" st_id="186" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv38:99  %tmp_296_i_i_i58_i = lshr i25 %tmp_293_i_i_i51_i, %sh_assign_2_i_i_i56_1

]]></Node>
<StgValue><ssdm name="tmp_296_i_i_i58_i"/></StgValue>
</operation>

<operation id="1216" st_id="186" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv38:100  %tmp_297_i_i_i59_i = shl i79 %tmp_293_i_i_i51_cast, %tmp_295_i_i_i57_i

]]></Node>
<StgValue><ssdm name="tmp_297_i_i_i59_i"/></StgValue>
</operation>

<operation id="1217" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv38:101  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_296_i_i_i58_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1218" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="1">
<![CDATA[
_ifconv38:102  %tmp_51 = zext i1 %tmp_263 to i32

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1219" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:103  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_297_i_i_i59_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1220" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:104  %p_Val2_139 = select i1 %isNeg_2, i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="p_Val2_139"/></StgValue>
</operation>

<operation id="1221" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="p_Result_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:105  %p_Val2_i_i_i65_i = sub i32 0, %p_Val2_139

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i65_i"/></StgValue>
</operation>

<operation id="1222" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="p_Result_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="19" op_0_bw="32">
<![CDATA[
_ifconv38:106  %tmp_264 = trunc i32 %p_Val2_i_i_i65_i to i19

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1223" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="p_Result_149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="19" op_0_bw="32">
<![CDATA[
_ifconv38:107  %tmp_265 = trunc i32 %p_Val2_139 to i19

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1224" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv38:108  %tmp_266 = select i1 %p_Result_149, i19 %tmp_264, i19 %tmp_265

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1225" st_id="186" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv38:109  %tmp_267 = add i19 560, %tmp_266

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1226" st_id="186" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv38:110  %tmp_53 = add i19 %phi_mul242_cast, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1227" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="19">
<![CDATA[
_ifconv38:111  %tmp_72_cast = zext i19 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="1228" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv38:112  %accum_addr_2 = getelementptr [201780 x i32]* %accum, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="accum_addr_2"/></StgValue>
</operation>

<operation id="1229" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="18">
<![CDATA[
_ifconv38:113  %accum_load_1 = load i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1230" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv38:0  %tmp_249_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_249_i"/></StgValue>
</operation>

<operation id="1231" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv38:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="18">
<![CDATA[
_ifconv38:113  %accum_load_1 = load i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>

<operation id="1233" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:114  %tmp_269_i = add nsw i32 -1, %accum_load_1

]]></Node>
<StgValue><ssdm name="tmp_269_i"/></StgValue>
</operation>

<operation id="1234" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
_ifconv38:115  store i32 %tmp_269_i, i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv38:116  %empty_393 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_249_i)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1236" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
_ifconv38:117  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1237" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="mask_val_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="1" op_1_bw="17">
<![CDATA[
:0  store i1 false, i1* %mask_val_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="mask_val_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge315.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge315.i:0  %tmp_254_i = icmp eq i32 %i1_5, %line_end_y_load

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="1240" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge315.i:1  %tmp_259_i = icmp eq i32 %j1_5, %line_end_x_load

]]></Node>
<StgValue><ssdm name="tmp_259_i"/></StgValue>
</operation>

<operation id="1241" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge315.i:2  %or_cond2_i = and i1 %tmp_254_i, %tmp_259_i

]]></Node>
<StgValue><ssdm name="or_cond2_i"/></StgValue>
</operation>

<operation id="1242" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge315.i:3  br i1 %or_cond2_i, label %21, label %._crit_edge316.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1243" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge316.i:0  %x_2 = sub i32 %j1_4, %dx0_2_i

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="1244" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge316.i:1  %y_2 = sub i32 %i1_3, %dy0_2_i

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="1245" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge316.i:2  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %dx0_2 = sub nsw i32 0, %dx0_2_i

]]></Node>
<StgValue><ssdm name="dx0_2"/></StgValue>
</operation>

<operation id="1247" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %dy0_2 = sub nsw i32 0, %dy0_2_i

]]></Node>
<StgValue><ssdm name="dy0_2"/></StgValue>
</operation>

<operation id="1248" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1249" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_45 = add i10 100, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1250" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="10">
<![CDATA[
:6  %tmp_59_cast = sext i10 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="1251" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %lines_val_addr_2 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="lines_val_addr_2"/></StgValue>
</operation>

<operation id="1252" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %tmp_47 = add i10 300, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1253" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="10">
<![CDATA[
:12  %tmp_61_cast = sext i10 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="1254" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %lines_val_addr_4 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="lines_val_addr_4"/></StgValue>
</operation>

<operation id="1255" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="1">
<![CDATA[
:15  %line_end_y_load_3 = load i32* %line_end_y_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_3"/></StgValue>
</operation>

<operation id="1256" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="32">
<![CDATA[
:16  %tmp_234 = trunc i32 %line_end_y_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1257" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:17  store i16 %tmp_234, i16* %lines_val_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="1">
<![CDATA[
:20  %line_end_y_load_4 = load i32* %line_end_y_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_end_y_load_4"/></StgValue>
</operation>

<operation id="1259" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="32">
<![CDATA[
:21  %tmp_236 = trunc i32 %line_end_y_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1260" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:22  store i16 %tmp_236, i16* %lines_val_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_220_i" val="0"/>
</and_exp><and_exp><literal name="tmp_224_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25  br i1 %tmp_239_i, label %.loopexit.i, label %._crit_edge313.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_239_i" val="0"/>
</and_exp><and_exp><literal name="tmp_220_i" val="1"/>
<literal name="tmp_224_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge313.i:0  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1263" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit.i:0  %p_1_i = phi i1 [ false, %8 ], [ false, %11 ], [ false, %._crit_edge313.i ], [ true, %22 ]

]]></Node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="1264" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i:1  %total_1_load_1 = load i32* %total_1

]]></Node>
<StgValue><ssdm name="total_1_load_1"/></StgValue>
</operation>

<operation id="1265" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i:2  br i1 %p_1_i, label %.exit, label %._crit_edge309.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_115_i" val="0"/>
</and_exp><and_exp><literal name="p_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge309.i.backedge:0  br label %._crit_edge309.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1267" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exit:0  %total_5_i = phi i32 [ %total_1_load, %._crit_edge309.i ], [ %total_1_load_1, %.loopexit.i ]

]]></Node>
<StgValue><ssdm name="total_5_i"/></StgValue>
</operation>

<operation id="1268" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="32">
<![CDATA[
.exit:1  %tmp_240 = trunc i32 %total_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1269" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
.exit:2  store i16 %tmp_240, i16* %lines_val_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1270" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0">
<![CDATA[
.exit:3  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
