###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Thu Dec  7 18:24:14 2023
#  Design:            filter_top
#  Command:           report_timing -early -max_paths 3 > early.rpt
###############################################################
Path 1: VIOLATED Removal Check with Pin fir_filter/din_r_reg[6]/CK 
Endpoint:   fir_filter/din_r_reg[6]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Reset                      (v) triggered by  leading edge of 'Clk'
Path Groups: {async_default}
Other End Arrival Time          0.060
+ Removal                       0.036
+ Phase Shift                   0.000
= Required Time                 0.096
  Arrival Time                  0.080
  Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc         Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Reset v     -       -      0.000    0.016  
      fir_filter/g634474       A v -> Y ^  INVX2   0.079  0.079    0.095  
      fir_filter/din_r_reg[6]  RN ^        DFFRX1  0.000  0.080    0.096  
      ---------------------------------------------------------------------
Path 2: VIOLATED Removal Check with Pin fir_filter/din_r_reg[8]/CK 
Endpoint:   fir_filter/din_r_reg[8]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Reset                      (v) triggered by  leading edge of 'Clk'
Path Groups: {async_default}
Other End Arrival Time          0.060
+ Removal                       0.036
+ Phase Shift                   0.000
= Required Time                 0.095
  Arrival Time                  0.080
  Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc         Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Reset v     -       -      0.000    0.016  
      fir_filter/g634474       A v -> Y ^  INVX2   0.079  0.079    0.095  
      fir_filter/din_r_reg[8]  RN ^        DFFRX2  0.000  0.080    0.095  
      ---------------------------------------------------------------------
Path 3: VIOLATED Removal Check with Pin fir_filter/din_r_reg[3]/CK 
Endpoint:   fir_filter/din_r_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Reset                      (v) triggered by  leading edge of 'Clk'
Path Groups: {async_default}
Other End Arrival Time          0.060
+ Removal                       0.036
+ Phase Shift                   0.000
= Required Time                 0.095
  Arrival Time                  0.080
  Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc         Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Reset v     -       -      0.000    0.016  
      fir_filter/g634474       A v -> Y ^  INVX2   0.079  0.079    0.095  
      fir_filter/din_r_reg[3]  RN ^        DFFRX2  0.001  0.080    0.095  
      ---------------------------------------------------------------------

