// Seed: 360673972
module module_0 (
    input tri0 id_0,
    input wire module_0,
    input wor id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri id_15,
    output supply0 id_16,
    input tri id_17,
    input tri1 id_18,
    input wor id_19,
    input uwire id_20
);
  wire id_22;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6
);
  assign id_6 = id_0;
  assign id_6 = id_0;
  logic id_8 = id_3, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_6,
      id_6,
      id_1,
      id_6,
      id_0,
      id_6,
      id_4,
      id_1,
      id_5,
      id_2
  );
endmodule
