
BMU_IOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ad0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a84  08005cb0  08005cb0  00006cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006734  08006734  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006734  08006734  00007734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800673c  0800673c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800673c  0800673c  0000773c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006740  08006740  00007740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006744  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  2000005c  080067a0  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  080067a0  00008474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010bb6  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002412  00000000  00000000  00018c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  0001b058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb1  00000000  00000000  0001bf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000232a0  00000000  00000000  0001cb01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128aa  00000000  00000000  0003fda1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9881  00000000  00000000  0005264b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012becc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000445c  00000000  00000000  0012bf10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0013036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005c98 	.word	0x08005c98

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08005c98 	.word	0x08005c98

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <BMU_Test_Init>:

/**
  * @brief  Initialize BMU test suite
  */
void BMU_Test_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
    BMU_Test_ResetStats();
 8000602:	f000 fdf5 	bl	80011f0 <BMU_Test_ResetStats>
    BMU_Printf("\r\n=================================\r\n");
 8000606:	481a      	ldr	r0, [pc, #104]	@ (8000670 <BMU_Test_Init+0x74>)
 8000608:	f000 fd8c 	bl	8001124 <BMU_Printf>
    BMU_Printf("BMU Test Firmware v1.0\r\n");
 800060c:	4819      	ldr	r0, [pc, #100]	@ (8000674 <BMU_Test_Init+0x78>)
 800060e:	f000 fd89 	bl	8001124 <BMU_Printf>
    BMU_Printf("STM32F413ZHT3 Battery Management Unit\r\n");
 8000612:	4819      	ldr	r0, [pc, #100]	@ (8000678 <BMU_Test_Init+0x7c>)
 8000614:	f000 fd86 	bl	8001124 <BMU_Printf>
    BMU_Printf("=================================\r\n\r\n");
 8000618:	4818      	ldr	r0, [pc, #96]	@ (800067c <BMU_Test_Init+0x80>)
 800061a:	f000 fd83 	bl	8001124 <BMU_Printf>

    // Initial power setup
    BMU_Power_Enable24V(false);  // Start with power off
 800061e:	2000      	movs	r0, #0
 8000620:	f000 fce4 	bl	8000fec <BMU_Power_Enable24V>
    BMU_Power_Enable3V(false);
 8000624:	2000      	movs	r0, #0
 8000626:	f000 fcf5 	bl	8001014 <BMU_Power_Enable3V>
    BMU_Power_Enable3V3A(false);
 800062a:	2000      	movs	r0, #0
 800062c:	f000 fd06 	bl	800103c <BMU_Power_Enable3V3A>
    BMU_Power_Sleep(false);
 8000630:	2000      	movs	r0, #0
 8000632:	f000 fd17 	bl	8001064 <BMU_Power_Sleep>

    // Disable all modules initially
    for(uint8_t i = 0; i < NUM_MODULES; i++) {
 8000636:	2300      	movs	r3, #0
 8000638:	71fb      	strb	r3, [r7, #7]
 800063a:	e007      	b.n	800064c <BMU_Test_Init+0x50>
        BMU_Module_Enable(i, false);
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	2100      	movs	r1, #0
 8000640:	4618      	mov	r0, r3
 8000642:	f000 fc61 	bl	8000f08 <BMU_Module_Enable>
    for(uint8_t i = 0; i < NUM_MODULES; i++) {
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	3301      	adds	r3, #1
 800064a:	71fb      	strb	r3, [r7, #7]
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b05      	cmp	r3, #5
 8000650:	d9f4      	bls.n	800063c <BMU_Test_Init+0x40>
    }

    // Turn off LED
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2180      	movs	r1, #128	@ 0x80
 8000656:	480a      	ldr	r0, [pc, #40]	@ (8000680 <BMU_Test_Init+0x84>)
 8000658:	f002 ff40 	bl	80034dc <HAL_GPIO_WritePin>

    BMU_Printf("Initialization complete!\r\n");
 800065c:	4809      	ldr	r0, [pc, #36]	@ (8000684 <BMU_Test_Init+0x88>)
 800065e:	f000 fd61 	bl	8001124 <BMU_Printf>
    BMU_Test_PrintMenu();
 8000662:	f000 f811 	bl	8000688 <BMU_Test_PrintMenu>
}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	08005cb0 	.word	0x08005cb0
 8000674:	08005cd8 	.word	0x08005cd8
 8000678:	08005cf4 	.word	0x08005cf4
 800067c:	08005d1c 	.word	0x08005d1c
 8000680:	40021800 	.word	0x40021800
 8000684:	08005d44 	.word	0x08005d44

08000688 <BMU_Test_PrintMenu>:

/**
  * @brief  Print test menu
  */
void BMU_Test_PrintMenu(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
    BMU_Printf("\r\n--- BMU Test Menu ---\r\n");
 800068c:	4815      	ldr	r0, [pc, #84]	@ (80006e4 <BMU_Test_PrintMenu+0x5c>)
 800068e:	f000 fd49 	bl	8001124 <BMU_Printf>
    BMU_Printf("1. Test GPIO Outputs\r\n");
 8000692:	4815      	ldr	r0, [pc, #84]	@ (80006e8 <BMU_Test_PrintMenu+0x60>)
 8000694:	f000 fd46 	bl	8001124 <BMU_Printf>
    BMU_Printf("2. Test GPIO Inputs\r\n");
 8000698:	4814      	ldr	r0, [pc, #80]	@ (80006ec <BMU_Test_PrintMenu+0x64>)
 800069a:	f000 fd43 	bl	8001124 <BMU_Printf>
    BMU_Printf("3. Test ADC Channels\r\n");
 800069e:	4814      	ldr	r0, [pc, #80]	@ (80006f0 <BMU_Test_PrintMenu+0x68>)
 80006a0:	f000 fd40 	bl	8001124 <BMU_Printf>
    BMU_Printf("4. Test CAN Communication\r\n");
 80006a4:	4813      	ldr	r0, [pc, #76]	@ (80006f4 <BMU_Test_PrintMenu+0x6c>)
 80006a6:	f000 fd3d 	bl	8001124 <BMU_Printf>
    BMU_Printf("5. Test SPI4 (IsoSPI)\r\n");
 80006aa:	4813      	ldr	r0, [pc, #76]	@ (80006f8 <BMU_Test_PrintMenu+0x70>)
 80006ac:	f000 fd3a 	bl	8001124 <BMU_Printf>
    BMU_Printf("6. Test I2C2\r\n");
 80006b0:	4812      	ldr	r0, [pc, #72]	@ (80006fc <BMU_Test_PrintMenu+0x74>)
 80006b2:	f000 fd37 	bl	8001124 <BMU_Printf>
    BMU_Printf("7. Test UART1\r\n");
 80006b6:	4812      	ldr	r0, [pc, #72]	@ (8000700 <BMU_Test_PrintMenu+0x78>)
 80006b8:	f000 fd34 	bl	8001124 <BMU_Printf>
    BMU_Printf("8. Test Power Control\r\n");
 80006bc:	4811      	ldr	r0, [pc, #68]	@ (8000704 <BMU_Test_PrintMenu+0x7c>)
 80006be:	f000 fd31 	bl	8001124 <BMU_Printf>
    BMU_Printf("9. Run Full Self-Test\r\n");
 80006c2:	4811      	ldr	r0, [pc, #68]	@ (8000708 <BMU_Test_PrintMenu+0x80>)
 80006c4:	f000 fd2e 	bl	8001124 <BMU_Printf>
    BMU_Printf("l. LED Blink Test\r\n");
 80006c8:	4810      	ldr	r0, [pc, #64]	@ (800070c <BMU_Test_PrintMenu+0x84>)
 80006ca:	f000 fd2b 	bl	8001124 <BMU_Printf>
    BMU_Printf("s. Show Statistics\r\n");
 80006ce:	4810      	ldr	r0, [pc, #64]	@ (8000710 <BMU_Test_PrintMenu+0x88>)
 80006d0:	f000 fd28 	bl	8001124 <BMU_Printf>
    BMU_Printf("h. Show this menu\r\n");
 80006d4:	480f      	ldr	r0, [pc, #60]	@ (8000714 <BMU_Test_PrintMenu+0x8c>)
 80006d6:	f000 fd25 	bl	8001124 <BMU_Printf>
    BMU_Printf("\r\nEnter command: ");
 80006da:	480f      	ldr	r0, [pc, #60]	@ (8000718 <BMU_Test_PrintMenu+0x90>)
 80006dc:	f000 fd22 	bl	8001124 <BMU_Printf>
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	08005d60 	.word	0x08005d60
 80006e8:	08005d7c 	.word	0x08005d7c
 80006ec:	08005d94 	.word	0x08005d94
 80006f0:	08005dac 	.word	0x08005dac
 80006f4:	08005dc4 	.word	0x08005dc4
 80006f8:	08005de0 	.word	0x08005de0
 80006fc:	08005df8 	.word	0x08005df8
 8000700:	08005e08 	.word	0x08005e08
 8000704:	08005e18 	.word	0x08005e18
 8000708:	08005e30 	.word	0x08005e30
 800070c:	08005e48 	.word	0x08005e48
 8000710:	08005e5c 	.word	0x08005e5c
 8000714:	08005e74 	.word	0x08005e74
 8000718:	08005e88 	.word	0x08005e88

0800071c <BMU_Test_ProcessCommand>:

/**
  * @brief  Process test command
  */
void BMU_Test_ProcessCommand(char cmd)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
    TestResult_t result;

    switch(cmd) {
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	3b31      	subs	r3, #49	@ 0x31
 800072a:	2b42      	cmp	r3, #66	@ 0x42
 800072c:	f200 80d8 	bhi.w	80008e0 <BMU_Test_ProcessCommand+0x1c4>
 8000730:	a201      	add	r2, pc, #4	@ (adr r2, 8000738 <BMU_Test_ProcessCommand+0x1c>)
 8000732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000736:	bf00      	nop
 8000738:	08000845 	.word	0x08000845
 800073c:	08000855 	.word	0x08000855
 8000740:	08000865 	.word	0x08000865
 8000744:	08000875 	.word	0x08000875
 8000748:	08000885 	.word	0x08000885
 800074c:	08000895 	.word	0x08000895
 8000750:	080008a5 	.word	0x080008a5
 8000754:	080008b5 	.word	0x080008b5
 8000758:	080008c5 	.word	0x080008c5
 800075c:	080008e1 	.word	0x080008e1
 8000760:	080008e1 	.word	0x080008e1
 8000764:	080008e1 	.word	0x080008e1
 8000768:	080008e1 	.word	0x080008e1
 800076c:	080008e1 	.word	0x080008e1
 8000770:	080008e1 	.word	0x080008e1
 8000774:	080008e1 	.word	0x080008e1
 8000778:	080008e1 	.word	0x080008e1
 800077c:	080008e1 	.word	0x080008e1
 8000780:	080008e1 	.word	0x080008e1
 8000784:	080008e1 	.word	0x080008e1
 8000788:	080008e1 	.word	0x080008e1
 800078c:	080008e1 	.word	0x080008e1
 8000790:	080008e1 	.word	0x080008e1
 8000794:	080008e1 	.word	0x080008e1
 8000798:	080008e1 	.word	0x080008e1
 800079c:	080008e1 	.word	0x080008e1
 80007a0:	080008e1 	.word	0x080008e1
 80007a4:	080008e1 	.word	0x080008e1
 80007a8:	080008e1 	.word	0x080008e1
 80007ac:	080008e1 	.word	0x080008e1
 80007b0:	080008e1 	.word	0x080008e1
 80007b4:	080008e1 	.word	0x080008e1
 80007b8:	080008e1 	.word	0x080008e1
 80007bc:	080008e1 	.word	0x080008e1
 80007c0:	080008e1 	.word	0x080008e1
 80007c4:	080008e1 	.word	0x080008e1
 80007c8:	080008e1 	.word	0x080008e1
 80007cc:	080008e1 	.word	0x080008e1
 80007d0:	080008e1 	.word	0x080008e1
 80007d4:	080008e1 	.word	0x080008e1
 80007d8:	080008e1 	.word	0x080008e1
 80007dc:	080008e1 	.word	0x080008e1
 80007e0:	080008e1 	.word	0x080008e1
 80007e4:	080008e1 	.word	0x080008e1
 80007e8:	080008e1 	.word	0x080008e1
 80007ec:	080008e1 	.word	0x080008e1
 80007f0:	080008e1 	.word	0x080008e1
 80007f4:	080008e1 	.word	0x080008e1
 80007f8:	080008e1 	.word	0x080008e1
 80007fc:	080008e1 	.word	0x080008e1
 8000800:	080008e1 	.word	0x080008e1
 8000804:	080008e1 	.word	0x080008e1
 8000808:	080008e1 	.word	0x080008e1
 800080c:	080008e1 	.word	0x080008e1
 8000810:	080008e1 	.word	0x080008e1
 8000814:	080008e1 	.word	0x080008e1
 8000818:	080008e1 	.word	0x080008e1
 800081c:	080008e1 	.word	0x080008e1
 8000820:	080008e1 	.word	0x080008e1
 8000824:	080008cb 	.word	0x080008cb
 8000828:	080008e1 	.word	0x080008e1
 800082c:	080008e1 	.word	0x080008e1
 8000830:	080008e1 	.word	0x080008e1
 8000834:	080008e1 	.word	0x080008e1
 8000838:	080008e1 	.word	0x080008e1
 800083c:	080008e1 	.word	0x080008e1
 8000840:	080008db 	.word	0x080008db
        case CMD_GPIO_OUT:
            BMU_Printf("\r\n=== GPIO Output Test ===\r\n");
 8000844:	482e      	ldr	r0, [pc, #184]	@ (8000900 <BMU_Test_ProcessCommand+0x1e4>)
 8000846:	f000 fc6d 	bl	8001124 <BMU_Printf>
            result = BMU_Test_GPIO_Outputs();
 800084a:	f000 f9c1 	bl	8000bd0 <BMU_Test_GPIO_Outputs>
 800084e:	4603      	mov	r3, r0
 8000850:	73fb      	strb	r3, [r7, #15]
            break;
 8000852:	e048      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_GPIO_IN:
            BMU_Printf("\r\n=== GPIO Input Test ===\r\n");
 8000854:	482b      	ldr	r0, [pc, #172]	@ (8000904 <BMU_Test_ProcessCommand+0x1e8>)
 8000856:	f000 fc65 	bl	8001124 <BMU_Printf>
            result = BMU_Test_GPIO_Inputs();
 800085a:	f000 f9f2 	bl	8000c42 <BMU_Test_GPIO_Inputs>
 800085e:	4603      	mov	r3, r0
 8000860:	73fb      	strb	r3, [r7, #15]
            break;
 8000862:	e040      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_ADC:
            BMU_Printf("\r\n=== ADC Test ===\r\n");
 8000864:	4828      	ldr	r0, [pc, #160]	@ (8000908 <BMU_Test_ProcessCommand+0x1ec>)
 8000866:	f000 fc5d 	bl	8001124 <BMU_Printf>
            result = BMU_Test_ADC_AllChannels();
 800086a:	f000 fa23 	bl	8000cb4 <BMU_Test_ADC_AllChannels>
 800086e:	4603      	mov	r3, r0
 8000870:	73fb      	strb	r3, [r7, #15]
            break;
 8000872:	e038      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_CAN:
            BMU_Printf("\r\n=== CAN Test ===\r\n");
 8000874:	4825      	ldr	r0, [pc, #148]	@ (800090c <BMU_Test_ProcessCommand+0x1f0>)
 8000876:	f000 fc55 	bl	8001124 <BMU_Printf>
            BMU_Test_CAN1();
 800087a:	f000 fa43 	bl	8000d04 <BMU_Test_CAN1>
            BMU_Test_CAN2();
 800087e:	f000 fa7b 	bl	8000d78 <BMU_Test_CAN2>
            break;
 8000882:	e030      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_SPI:
            BMU_Printf("\r\n=== SPI4 Test ===\r\n");
 8000884:	4822      	ldr	r0, [pc, #136]	@ (8000910 <BMU_Test_ProcessCommand+0x1f4>)
 8000886:	f000 fc4d 	bl	8001124 <BMU_Printf>
            result = BMU_Test_SPI4();
 800088a:	f000 faaf 	bl	8000dec <BMU_Test_SPI4>
 800088e:	4603      	mov	r3, r0
 8000890:	73fb      	strb	r3, [r7, #15]
            break;
 8000892:	e028      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_I2C:
            BMU_Printf("\r\n=== I2C2 Test ===\r\n");
 8000894:	481f      	ldr	r0, [pc, #124]	@ (8000914 <BMU_Test_ProcessCommand+0x1f8>)
 8000896:	f000 fc45 	bl	8001124 <BMU_Printf>
            result = BMU_Test_I2C2();
 800089a:	f000 facf 	bl	8000e3c <BMU_Test_I2C2>
 800089e:	4603      	mov	r3, r0
 80008a0:	73fb      	strb	r3, [r7, #15]
            break;
 80008a2:	e020      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_UART:
            BMU_Printf("\r\n=== UART1 Loopback Test ===\r\n");
 80008a4:	481c      	ldr	r0, [pc, #112]	@ (8000918 <BMU_Test_ProcessCommand+0x1fc>)
 80008a6:	f000 fc3d 	bl	8001124 <BMU_Printf>
            result = BMU_Test_UART1();
 80008aa:	f000 faf1 	bl	8000e90 <BMU_Test_UART1>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]
            break;
 80008b2:	e018      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_POWER:
            BMU_Printf("\r\n=== Power Control Test ===\r\n");
 80008b4:	4819      	ldr	r0, [pc, #100]	@ (800091c <BMU_Test_ProcessCommand+0x200>)
 80008b6:	f000 fc35 	bl	8001124 <BMU_Printf>
            result = BMU_Test_PowerControl();
 80008ba:	f000 faf1 	bl	8000ea0 <BMU_Test_PowerControl>
 80008be:	4603      	mov	r3, r0
 80008c0:	73fb      	strb	r3, [r7, #15]
            break;
 80008c2:	e010      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_SELF_TEST:
            BMU_Test_SelfTest();
 80008c4:	f000 f830 	bl	8000928 <BMU_Test_SelfTest>
            break;
 80008c8:	e00d      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_LED_BLINK:
            BMU_Printf("\r\n=== LED Blink Test ===\r\n");
 80008ca:	4815      	ldr	r0, [pc, #84]	@ (8000920 <BMU_Test_ProcessCommand+0x204>)
 80008cc:	f000 fc2a 	bl	8001124 <BMU_Printf>
            result = BMU_Test_LED();
 80008d0:	f000 f9cc 	bl	8000c6c <BMU_Test_LED>
 80008d4:	4603      	mov	r3, r0
 80008d6:	73fb      	strb	r3, [r7, #15]
            break;
 80008d8:	e005      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_STATS:
            BMU_Test_PrintStats();
 80008da:	f000 fc47 	bl	800116c <BMU_Test_PrintStats>
            break;
 80008de:	e002      	b.n	80008e6 <BMU_Test_ProcessCommand+0x1ca>

        case CMD_HELP:
        default:
            BMU_Test_PrintMenu();
 80008e0:	f7ff fed2 	bl	8000688 <BMU_Test_PrintMenu>
            break;
 80008e4:	bf00      	nop
    }

    // Don't re-print prompt after menu, it already shows it
    if(cmd != CMD_HELP && cmd != CMD_SELF_TEST) {
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	2b68      	cmp	r3, #104	@ 0x68
 80008ea:	d005      	beq.n	80008f8 <BMU_Test_ProcessCommand+0x1dc>
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2b39      	cmp	r3, #57	@ 0x39
 80008f0:	d002      	beq.n	80008f8 <BMU_Test_ProcessCommand+0x1dc>
        BMU_Printf("\r\nEnter command: ");
 80008f2:	480c      	ldr	r0, [pc, #48]	@ (8000924 <BMU_Test_ProcessCommand+0x208>)
 80008f4:	f000 fc16 	bl	8001124 <BMU_Printf>
    }
}
 80008f8:	bf00      	nop
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	08005e9c 	.word	0x08005e9c
 8000904:	08005ebc 	.word	0x08005ebc
 8000908:	08005ed8 	.word	0x08005ed8
 800090c:	08005ef0 	.word	0x08005ef0
 8000910:	08005f08 	.word	0x08005f08
 8000914:	08005f20 	.word	0x08005f20
 8000918:	08005f38 	.word	0x08005f38
 800091c:	08005f58 	.word	0x08005f58
 8000920:	08005f78 	.word	0x08005f78
 8000924:	08005e88 	.word	0x08005e88

08000928 <BMU_Test_SelfTest>:

/**
  * @brief  Run full self-test
  */
void BMU_Test_SelfTest(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
    BMU_Printf("\r\n");
 800092e:	4891      	ldr	r0, [pc, #580]	@ (8000b74 <BMU_Test_SelfTest+0x24c>)
 8000930:	f000 fbf8 	bl	8001124 <BMU_Printf>
    BMU_Printf("╔════════════════════════════════════╗\r\n");
 8000934:	4890      	ldr	r0, [pc, #576]	@ (8000b78 <BMU_Test_SelfTest+0x250>)
 8000936:	f000 fbf5 	bl	8001124 <BMU_Printf>
    BMU_Printf("║   BMU FULL SELF-TEST SEQUENCE      ║\r\n");
 800093a:	4890      	ldr	r0, [pc, #576]	@ (8000b7c <BMU_Test_SelfTest+0x254>)
 800093c:	f000 fbf2 	bl	8001124 <BMU_Printf>
    BMU_Printf("╚════════════════════════════════════╝\r\n\r\n");
 8000940:	488f      	ldr	r0, [pc, #572]	@ (8000b80 <BMU_Test_SelfTest+0x258>)
 8000942:	f000 fbef 	bl	8001124 <BMU_Printf>

    BMU_Test_ResetStats();
 8000946:	f000 fc53 	bl	80011f0 <BMU_Test_ResetStats>

    // Test 1: LED
    BMU_Printf("[1/10] LED Test... ");
 800094a:	488e      	ldr	r0, [pc, #568]	@ (8000b84 <BMU_Test_SelfTest+0x25c>)
 800094c:	f000 fbea 	bl	8001124 <BMU_Printf>
    TestResult_t result = BMU_Test_LED();
 8000950:	f000 f98c 	bl	8000c6c <BMU_Test_LED>
 8000954:	4603      	mov	r3, r0
 8000956:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <BMU_Test_SelfTest+0x3a>
 800095e:	4b8a      	ldr	r3, [pc, #552]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000960:	e000      	b.n	8000964 <BMU_Test_SelfTest+0x3c>
 8000962:	4b8a      	ldr	r3, [pc, #552]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000964:	4618      	mov	r0, r3
 8000966:	f000 fbdd 	bl	8001124 <BMU_Printf>
    update_stats(result);
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	4618      	mov	r0, r3
 800096e:	f000 fc55 	bl	800121c <update_stats>

    // Test 2: Power Control
    BMU_Printf("[2/10] Power Control Test... ");
 8000972:	4887      	ldr	r0, [pc, #540]	@ (8000b90 <BMU_Test_SelfTest+0x268>)
 8000974:	f000 fbd6 	bl	8001124 <BMU_Printf>
    result = BMU_Test_PowerControl();
 8000978:	f000 fa92 	bl	8000ea0 <BMU_Test_PowerControl>
 800097c:	4603      	mov	r3, r0
 800097e:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d101      	bne.n	800098a <BMU_Test_SelfTest+0x62>
 8000986:	4b80      	ldr	r3, [pc, #512]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000988:	e000      	b.n	800098c <BMU_Test_SelfTest+0x64>
 800098a:	4b80      	ldr	r3, [pc, #512]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 800098c:	4618      	mov	r0, r3
 800098e:	f000 fbc9 	bl	8001124 <BMU_Printf>
    update_stats(result);
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	4618      	mov	r0, r3
 8000996:	f000 fc41 	bl	800121c <update_stats>

    // Test 3: Power Good Signals
    BMU_Printf("[3/10] Power Good Test... ");
 800099a:	487e      	ldr	r0, [pc, #504]	@ (8000b94 <BMU_Test_SelfTest+0x26c>)
 800099c:	f000 fbc2 	bl	8001124 <BMU_Printf>
    result = BMU_Test_PowerGood();
 80009a0:	f000 fa98 	bl	8000ed4 <BMU_Test_PowerGood>
 80009a4:	4603      	mov	r3, r0
 80009a6:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 80009a8:	79fb      	ldrb	r3, [r7, #7]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d101      	bne.n	80009b2 <BMU_Test_SelfTest+0x8a>
 80009ae:	4b76      	ldr	r3, [pc, #472]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 80009b0:	e000      	b.n	80009b4 <BMU_Test_SelfTest+0x8c>
 80009b2:	4b76      	ldr	r3, [pc, #472]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 80009b4:	4618      	mov	r0, r3
 80009b6:	f000 fbb5 	bl	8001124 <BMU_Printf>
    update_stats(result);
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4618      	mov	r0, r3
 80009be:	f000 fc2d 	bl	800121c <update_stats>

    // Test 4: GPIO Outputs
    BMU_Printf("[4/10] GPIO Outputs Test... ");
 80009c2:	4875      	ldr	r0, [pc, #468]	@ (8000b98 <BMU_Test_SelfTest+0x270>)
 80009c4:	f000 fbae 	bl	8001124 <BMU_Printf>
    result = BMU_Test_GPIO_Outputs();
 80009c8:	f000 f902 	bl	8000bd0 <BMU_Test_GPIO_Outputs>
 80009cc:	4603      	mov	r3, r0
 80009ce:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 80009d0:	79fb      	ldrb	r3, [r7, #7]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d101      	bne.n	80009da <BMU_Test_SelfTest+0xb2>
 80009d6:	4b6c      	ldr	r3, [pc, #432]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 80009d8:	e000      	b.n	80009dc <BMU_Test_SelfTest+0xb4>
 80009da:	4b6c      	ldr	r3, [pc, #432]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fba1 	bl	8001124 <BMU_Printf>
    update_stats(result);
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	4618      	mov	r0, r3
 80009e6:	f000 fc19 	bl	800121c <update_stats>

    // Test 5: GPIO Inputs
    BMU_Printf("[5/10] GPIO Inputs Test... ");
 80009ea:	486c      	ldr	r0, [pc, #432]	@ (8000b9c <BMU_Test_SelfTest+0x274>)
 80009ec:	f000 fb9a 	bl	8001124 <BMU_Printf>
    result = BMU_Test_GPIO_Inputs();
 80009f0:	f000 f927 	bl	8000c42 <BMU_Test_GPIO_Inputs>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d101      	bne.n	8000a02 <BMU_Test_SelfTest+0xda>
 80009fe:	4b62      	ldr	r3, [pc, #392]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000a00:	e000      	b.n	8000a04 <BMU_Test_SelfTest+0xdc>
 8000a02:	4b62      	ldr	r3, [pc, #392]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000a04:	4618      	mov	r0, r3
 8000a06:	f000 fb8d 	bl	8001124 <BMU_Printf>
    update_stats(result);
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 fc05 	bl	800121c <update_stats>

    // Test 6: ADC
    BMU_Printf("[6/10] ADC Channels Test... ");
 8000a12:	4863      	ldr	r0, [pc, #396]	@ (8000ba0 <BMU_Test_SelfTest+0x278>)
 8000a14:	f000 fb86 	bl	8001124 <BMU_Printf>
    result = BMU_Test_ADC_AllChannels();
 8000a18:	f000 f94c 	bl	8000cb4 <BMU_Test_ADC_AllChannels>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d101      	bne.n	8000a2a <BMU_Test_SelfTest+0x102>
 8000a26:	4b58      	ldr	r3, [pc, #352]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000a28:	e000      	b.n	8000a2c <BMU_Test_SelfTest+0x104>
 8000a2a:	4b58      	ldr	r3, [pc, #352]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 fb79 	bl	8001124 <BMU_Printf>
    update_stats(result);
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f000 fbf1 	bl	800121c <update_stats>

    // Test 7: CAN
    BMU_Printf("[7/10] CAN Test... ");
 8000a3a:	485a      	ldr	r0, [pc, #360]	@ (8000ba4 <BMU_Test_SelfTest+0x27c>)
 8000a3c:	f000 fb72 	bl	8001124 <BMU_Printf>
    TestResult_t can1_result = BMU_Test_CAN1();
 8000a40:	f000 f960 	bl	8000d04 <BMU_Test_CAN1>
 8000a44:	4603      	mov	r3, r0
 8000a46:	71bb      	strb	r3, [r7, #6]
    TestResult_t can2_result = BMU_Test_CAN2();
 8000a48:	f000 f996 	bl	8000d78 <BMU_Test_CAN2>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	717b      	strb	r3, [r7, #5]
    result = (can1_result == TEST_PASS && can2_result == TEST_PASS) ? TEST_PASS : TEST_FAIL;
 8000a50:	79bb      	ldrb	r3, [r7, #6]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d102      	bne.n	8000a5c <BMU_Test_SelfTest+0x134>
 8000a56:	797b      	ldrb	r3, [r7, #5]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <BMU_Test_SelfTest+0x138>
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	e000      	b.n	8000a62 <BMU_Test_SelfTest+0x13a>
 8000a60:	2300      	movs	r3, #0
 8000a62:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d101      	bne.n	8000a6e <BMU_Test_SelfTest+0x146>
 8000a6a:	4b47      	ldr	r3, [pc, #284]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000a6c:	e000      	b.n	8000a70 <BMU_Test_SelfTest+0x148>
 8000a6e:	4b47      	ldr	r3, [pc, #284]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000a70:	4618      	mov	r0, r3
 8000a72:	f000 fb57 	bl	8001124 <BMU_Printf>
    update_stats(can1_result);
 8000a76:	79bb      	ldrb	r3, [r7, #6]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f000 fbcf 	bl	800121c <update_stats>
    update_stats(can2_result);
 8000a7e:	797b      	ldrb	r3, [r7, #5]
 8000a80:	4618      	mov	r0, r3
 8000a82:	f000 fbcb 	bl	800121c <update_stats>

    // Test 8: SPI
    BMU_Printf("[8/10] SPI4 Test... ");
 8000a86:	4848      	ldr	r0, [pc, #288]	@ (8000ba8 <BMU_Test_SelfTest+0x280>)
 8000a88:	f000 fb4c 	bl	8001124 <BMU_Printf>
    result = BMU_Test_SPI4();
 8000a8c:	f000 f9ae 	bl	8000dec <BMU_Test_SPI4>
 8000a90:	4603      	mov	r3, r0
 8000a92:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : (result == TEST_SKIP ? "SKIP\r\n" : "FAIL\r\n"));
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d006      	beq.n	8000aa8 <BMU_Test_SelfTest+0x180>
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d101      	bne.n	8000aa4 <BMU_Test_SelfTest+0x17c>
 8000aa0:	4b42      	ldr	r3, [pc, #264]	@ (8000bac <BMU_Test_SelfTest+0x284>)
 8000aa2:	e002      	b.n	8000aaa <BMU_Test_SelfTest+0x182>
 8000aa4:	4b39      	ldr	r3, [pc, #228]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000aa6:	e000      	b.n	8000aaa <BMU_Test_SelfTest+0x182>
 8000aa8:	4b37      	ldr	r3, [pc, #220]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fb3a 	bl	8001124 <BMU_Printf>
    update_stats(result);
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 fbb2 	bl	800121c <update_stats>

    // Test 9: I2C
    BMU_Printf("[9/10] I2C2 Test... ");
 8000ab8:	483d      	ldr	r0, [pc, #244]	@ (8000bb0 <BMU_Test_SelfTest+0x288>)
 8000aba:	f000 fb33 	bl	8001124 <BMU_Printf>
    result = BMU_Test_I2C2();
 8000abe:	f000 f9bd 	bl	8000e3c <BMU_Test_I2C2>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : (result == TEST_SKIP ? "SKIP\r\n" : "FAIL\r\n"));
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d006      	beq.n	8000ada <BMU_Test_SelfTest+0x1b2>
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d101      	bne.n	8000ad6 <BMU_Test_SelfTest+0x1ae>
 8000ad2:	4b36      	ldr	r3, [pc, #216]	@ (8000bac <BMU_Test_SelfTest+0x284>)
 8000ad4:	e002      	b.n	8000adc <BMU_Test_SelfTest+0x1b4>
 8000ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000ad8:	e000      	b.n	8000adc <BMU_Test_SelfTest+0x1b4>
 8000ada:	4b2b      	ldr	r3, [pc, #172]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fb21 	bl	8001124 <BMU_Printf>
    update_stats(result);
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f000 fb99 	bl	800121c <update_stats>

    // Test 10: UART
    BMU_Printf("[10/10] UART1 Test... ");
 8000aea:	4832      	ldr	r0, [pc, #200]	@ (8000bb4 <BMU_Test_SelfTest+0x28c>)
 8000aec:	f000 fb1a 	bl	8001124 <BMU_Printf>
    result = BMU_Test_UART1();
 8000af0:	f000 f9ce 	bl	8000e90 <BMU_Test_UART1>
 8000af4:	4603      	mov	r3, r0
 8000af6:	71fb      	strb	r3, [r7, #7]
    BMU_Printf(result == TEST_PASS ? "PASS\r\n" : "FAIL\r\n");
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d101      	bne.n	8000b02 <BMU_Test_SelfTest+0x1da>
 8000afe:	4b22      	ldr	r3, [pc, #136]	@ (8000b88 <BMU_Test_SelfTest+0x260>)
 8000b00:	e000      	b.n	8000b04 <BMU_Test_SelfTest+0x1dc>
 8000b02:	4b22      	ldr	r3, [pc, #136]	@ (8000b8c <BMU_Test_SelfTest+0x264>)
 8000b04:	4618      	mov	r0, r3
 8000b06:	f000 fb0d 	bl	8001124 <BMU_Printf>
    update_stats(result);
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f000 fb85 	bl	800121c <update_stats>

    // Print results
    BMU_Printf("\r\n");
 8000b12:	4818      	ldr	r0, [pc, #96]	@ (8000b74 <BMU_Test_SelfTest+0x24c>)
 8000b14:	f000 fb06 	bl	8001124 <BMU_Printf>
    BMU_Printf("╔════════════════════════════════════╗\r\n");
 8000b18:	4817      	ldr	r0, [pc, #92]	@ (8000b78 <BMU_Test_SelfTest+0x250>)
 8000b1a:	f000 fb03 	bl	8001124 <BMU_Printf>
    BMU_Printf("║   SELF-TEST RESULTS                ║\r\n");
 8000b1e:	4826      	ldr	r0, [pc, #152]	@ (8000bb8 <BMU_Test_SelfTest+0x290>)
 8000b20:	f000 fb00 	bl	8001124 <BMU_Printf>
    BMU_Printf("╚════════════════════════════════════╝\r\n");
 8000b24:	4825      	ldr	r0, [pc, #148]	@ (8000bbc <BMU_Test_SelfTest+0x294>)
 8000b26:	f000 fafd 	bl	8001124 <BMU_Printf>
    BMU_Test_PrintStats();
 8000b2a:	f000 fb1f 	bl	800116c <BMU_Test_PrintStats>

    uint32_t pass_rate = (test_stats.passed_tests * 100) / test_stats.total_tests;
 8000b2e:	4b24      	ldr	r3, [pc, #144]	@ (8000bc0 <BMU_Test_SelfTest+0x298>)
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	2264      	movs	r2, #100	@ 0x64
 8000b34:	fb03 f202 	mul.w	r2, r3, r2
 8000b38:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <BMU_Test_SelfTest+0x298>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b40:	603b      	str	r3, [r7, #0]
    if(pass_rate == 100) {
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	2b64      	cmp	r3, #100	@ 0x64
 8000b46:	d103      	bne.n	8000b50 <BMU_Test_SelfTest+0x228>
        BMU_Printf("\r\n✓ ALL TESTS PASSED! System OK.\r\n");
 8000b48:	481e      	ldr	r0, [pc, #120]	@ (8000bc4 <BMU_Test_SelfTest+0x29c>)
 8000b4a:	f000 faeb 	bl	8001124 <BMU_Printf>
 8000b4e:	e009      	b.n	8000b64 <BMU_Test_SelfTest+0x23c>
    } else if(pass_rate >= 80) {
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	2b4f      	cmp	r3, #79	@ 0x4f
 8000b54:	d903      	bls.n	8000b5e <BMU_Test_SelfTest+0x236>
        BMU_Printf("\r\n⚠ SOME TESTS FAILED. Check results.\r\n");
 8000b56:	481c      	ldr	r0, [pc, #112]	@ (8000bc8 <BMU_Test_SelfTest+0x2a0>)
 8000b58:	f000 fae4 	bl	8001124 <BMU_Printf>
 8000b5c:	e002      	b.n	8000b64 <BMU_Test_SelfTest+0x23c>
    } else {
        BMU_Printf("\r\n✗ CRITICAL FAILURES. System check required.\r\n");
 8000b5e:	481b      	ldr	r0, [pc, #108]	@ (8000bcc <BMU_Test_SelfTest+0x2a4>)
 8000b60:	f000 fae0 	bl	8001124 <BMU_Printf>
    }

    BMU_Printf("\r\n");
 8000b64:	4803      	ldr	r0, [pc, #12]	@ (8000b74 <BMU_Test_SelfTest+0x24c>)
 8000b66:	f000 fadd 	bl	8001124 <BMU_Printf>
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	08005f94 	.word	0x08005f94
 8000b78:	08005f98 	.word	0x08005f98
 8000b7c:	08006010 	.word	0x08006010
 8000b80:	08006040 	.word	0x08006040
 8000b84:	080060b8 	.word	0x080060b8
 8000b88:	080060cc 	.word	0x080060cc
 8000b8c:	080060d4 	.word	0x080060d4
 8000b90:	080060dc 	.word	0x080060dc
 8000b94:	080060fc 	.word	0x080060fc
 8000b98:	08006118 	.word	0x08006118
 8000b9c:	08006138 	.word	0x08006138
 8000ba0:	08006154 	.word	0x08006154
 8000ba4:	08006174 	.word	0x08006174
 8000ba8:	08006188 	.word	0x08006188
 8000bac:	080061a0 	.word	0x080061a0
 8000bb0:	080061a8 	.word	0x080061a8
 8000bb4:	080061c0 	.word	0x080061c0
 8000bb8:	080061d8 	.word	0x080061d8
 8000bbc:	08006208 	.word	0x08006208
 8000bc0:	20000078 	.word	0x20000078
 8000bc4:	08006280 	.word	0x08006280
 8000bc8:	080062a8 	.word	0x080062a8
 8000bcc:	080062d4 	.word	0x080062d4

08000bd0 <BMU_Test_GPIO_Outputs>:

/**
  * @brief  Test all GPIO outputs
  */
TestResult_t BMU_Test_GPIO_Outputs(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
    for(uint8_t module = 0; module < NUM_MODULES; module++) {
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	e02a      	b.n	8000c32 <BMU_Test_GPIO_Outputs+0x62>
        // Enable module
        BMU_Module_Enable(module, true);
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	2101      	movs	r1, #1
 8000be0:	4618      	mov	r0, r3
 8000be2:	f000 f991 	bl	8000f08 <BMU_Module_Enable>
        HAL_Delay(10);
 8000be6:	200a      	movs	r0, #10
 8000be8:	f001 fbc0 	bl	800236c <HAL_Delay>

        // Test all 4 outputs
        for(uint8_t out = 0; out < OUTPUTS_PER_MODULE; out++) {
 8000bec:	2300      	movs	r3, #0
 8000bee:	71bb      	strb	r3, [r7, #6]
 8000bf0:	e014      	b.n	8000c1c <BMU_Test_GPIO_Outputs+0x4c>
            // Set HIGH
            BMU_Module_SetOutput(module, out, true);
 8000bf2:	79b9      	ldrb	r1, [r7, #6]
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 f9a7 	bl	8000f4c <BMU_Module_SetOutput>
            HAL_Delay(50);
 8000bfe:	2032      	movs	r0, #50	@ 0x32
 8000c00:	f001 fbb4 	bl	800236c <HAL_Delay>

            // Set LOW
            BMU_Module_SetOutput(module, out, false);
 8000c04:	79b9      	ldrb	r1, [r7, #6]
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	2200      	movs	r2, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f000 f99e 	bl	8000f4c <BMU_Module_SetOutput>
            HAL_Delay(50);
 8000c10:	2032      	movs	r0, #50	@ 0x32
 8000c12:	f001 fbab 	bl	800236c <HAL_Delay>
        for(uint8_t out = 0; out < OUTPUTS_PER_MODULE; out++) {
 8000c16:	79bb      	ldrb	r3, [r7, #6]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	71bb      	strb	r3, [r7, #6]
 8000c1c:	79bb      	ldrb	r3, [r7, #6]
 8000c1e:	2b03      	cmp	r3, #3
 8000c20:	d9e7      	bls.n	8000bf2 <BMU_Test_GPIO_Outputs+0x22>
        }

        // Disable module
        BMU_Module_Enable(module, false);
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f000 f96e 	bl	8000f08 <BMU_Module_Enable>
    for(uint8_t module = 0; module < NUM_MODULES; module++) {
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	71fb      	strb	r3, [r7, #7]
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	2b05      	cmp	r3, #5
 8000c36:	d9d1      	bls.n	8000bdc <BMU_Test_GPIO_Outputs+0xc>
    }

    return TEST_PASS;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <BMU_Test_GPIO_Inputs>:

/**
  * @brief  Test all GPIO inputs
  */
TestResult_t BMU_Test_GPIO_Inputs(void)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
    // Just read inputs without verbose output
    for(uint8_t i = 0; i < NUM_DIGITAL_INPUTS; i++) {
 8000c48:	2300      	movs	r3, #0
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	e006      	b.n	8000c5c <BMU_Test_GPIO_Inputs+0x1a>
        (void)BMU_Module_GetInput(i);
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 f9a7 	bl	8000fa4 <BMU_Module_GetInput>
    for(uint8_t i = 0; i < NUM_DIGITAL_INPUTS; i++) {
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	71fb      	strb	r3, [r7, #7]
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b14      	cmp	r3, #20
 8000c60:	d9f5      	bls.n	8000c4e <BMU_Test_GPIO_Inputs+0xc>
    }
    return TEST_PASS;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <BMU_Test_LED>:

/**
  * @brief  Test LED blink
  */
TestResult_t BMU_Test_LED(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
    for(uint8_t i = 0; i < 3; i++) {
 8000c72:	2300      	movs	r3, #0
 8000c74:	71fb      	strb	r3, [r7, #7]
 8000c76:	e012      	b.n	8000c9e <BMU_Test_LED+0x32>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2180      	movs	r1, #128	@ 0x80
 8000c7c:	480c      	ldr	r0, [pc, #48]	@ (8000cb0 <BMU_Test_LED+0x44>)
 8000c7e:	f002 fc2d 	bl	80034dc <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000c82:	2064      	movs	r0, #100	@ 0x64
 8000c84:	f001 fb72 	bl	800236c <HAL_Delay>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2180      	movs	r1, #128	@ 0x80
 8000c8c:	4808      	ldr	r0, [pc, #32]	@ (8000cb0 <BMU_Test_LED+0x44>)
 8000c8e:	f002 fc25 	bl	80034dc <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000c92:	2064      	movs	r0, #100	@ 0x64
 8000c94:	f001 fb6a 	bl	800236c <HAL_Delay>
    for(uint8_t i = 0; i < 3; i++) {
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	71fb      	strb	r3, [r7, #7]
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d9e9      	bls.n	8000c78 <BMU_Test_LED+0xc>
    }
    return TEST_PASS;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40021800 	.word	0x40021800

08000cb4 <BMU_Test_ADC_AllChannels>:

/**
  * @brief  Test all ADC channels
  */
TestResult_t BMU_Test_ADC_AllChannels(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
    for(uint8_t ch = 0; ch < NUM_ADC_CHANNELS; ch++) {
 8000cba:	2300      	movs	r3, #0
 8000cbc:	71fb      	strb	r3, [r7, #7]
 8000cbe:	e017      	b.n	8000cf0 <BMU_Test_ADC_AllChannels+0x3c>
        // Start ADC conversion
        HAL_ADC_Start(&hadc1);
 8000cc0:	480f      	ldr	r0, [pc, #60]	@ (8000d00 <BMU_Test_ADC_AllChannels+0x4c>)
 8000cc2:	f001 fbbb 	bl	800243c <HAL_ADC_Start>
        if(HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK) {
 8000cc6:	2164      	movs	r1, #100	@ 0x64
 8000cc8:	480d      	ldr	r0, [pc, #52]	@ (8000d00 <BMU_Test_ADC_AllChannels+0x4c>)
 8000cca:	f001 fc9e 	bl	800260a <HAL_ADC_PollForConversion>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d004      	beq.n	8000cde <BMU_Test_ADC_AllChannels+0x2a>
            HAL_ADC_Stop(&hadc1);
 8000cd4:	480a      	ldr	r0, [pc, #40]	@ (8000d00 <BMU_Test_ADC_AllChannels+0x4c>)
 8000cd6:	f001 fc65 	bl	80025a4 <HAL_ADC_Stop>
            return TEST_FAIL;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e00c      	b.n	8000cf8 <BMU_Test_ADC_AllChannels+0x44>
        }
        (void)HAL_ADC_GetValue(&hadc1);
 8000cde:	4808      	ldr	r0, [pc, #32]	@ (8000d00 <BMU_Test_ADC_AllChannels+0x4c>)
 8000ce0:	f001 fd1e 	bl	8002720 <HAL_ADC_GetValue>
        HAL_ADC_Stop(&hadc1);
 8000ce4:	4806      	ldr	r0, [pc, #24]	@ (8000d00 <BMU_Test_ADC_AllChannels+0x4c>)
 8000ce6:	f001 fc5d 	bl	80025a4 <HAL_ADC_Stop>
    for(uint8_t ch = 0; ch < NUM_ADC_CHANNELS; ch++) {
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	3301      	adds	r3, #1
 8000cee:	71fb      	strb	r3, [r7, #7]
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	2b0f      	cmp	r3, #15
 8000cf4:	d9e4      	bls.n	8000cc0 <BMU_Test_ADC_AllChannels+0xc>
    }
    return TEST_PASS;
 8000cf6:	2300      	movs	r3, #0
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000188 	.word	0x20000188

08000d04 <BMU_Test_CAN1>:

/**
  * @brief  Test CAN1
  */
TestResult_t BMU_Test_CAN1(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	@ 0x28
 8000d08:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef tx_header;
    uint8_t tx_data[8] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08};
 8000d0a:	4a19      	ldr	r2, [pc, #100]	@ (8000d70 <BMU_Test_CAN1+0x6c>)
 8000d0c:	f107 0308 	add.w	r3, r7, #8
 8000d10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d14:	e883 0003 	stmia.w	r3, {r0, r1}
    uint32_t tx_mailbox;

    BMU_CAN_SetMode(1, false);
 8000d18:	2100      	movs	r1, #0
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	f000 f9da 	bl	80010d4 <BMU_CAN_SetMode>
    if(HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000d20:	4814      	ldr	r0, [pc, #80]	@ (8000d74 <BMU_Test_CAN1+0x70>)
 8000d22:	f002 f834 	bl	8002d8e <HAL_CAN_Start>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <BMU_Test_CAN1+0x2c>
        return TEST_FAIL;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e01b      	b.n	8000d68 <BMU_Test_CAN1+0x64>
    }

    tx_header.StdId = 0x123;
 8000d30:	f240 1323 	movw	r3, #291	@ 0x123
 8000d34:	613b      	str	r3, [r7, #16]
    tx_header.ExtId = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]
    tx_header.RTR = CAN_RTR_DATA;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
    tx_header.IDE = CAN_ID_STD;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
    tx_header.DLC = 8;
 8000d42:	2308      	movs	r3, #8
 8000d44:	623b      	str	r3, [r7, #32]
    tx_header.TransmitGlobalTime = DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    return (HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data, &tx_mailbox) == HAL_OK) ? TEST_PASS : TEST_FAIL;
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	f107 0208 	add.w	r2, r7, #8
 8000d52:	f107 0110 	add.w	r1, r7, #16
 8000d56:	4807      	ldr	r0, [pc, #28]	@ (8000d74 <BMU_Test_CAN1+0x70>)
 8000d58:	f002 f85d 	bl	8002e16 <HAL_CAN_AddTxMessage>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	bf14      	ite	ne
 8000d62:	2301      	movne	r3, #1
 8000d64:	2300      	moveq	r3, #0
 8000d66:	b2db      	uxtb	r3, r3
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3728      	adds	r7, #40	@ 0x28
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	08006350 	.word	0x08006350
 8000d74:	200001d0 	.word	0x200001d0

08000d78 <BMU_Test_CAN2>:

/**
  * @brief  Test CAN2
  */
TestResult_t BMU_Test_CAN2(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	@ 0x28
 8000d7c:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef tx_header;
    uint8_t tx_data[8] = {0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88};
 8000d7e:	4a19      	ldr	r2, [pc, #100]	@ (8000de4 <BMU_Test_CAN2+0x6c>)
 8000d80:	f107 0308 	add.w	r3, r7, #8
 8000d84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d88:	e883 0003 	stmia.w	r3, {r0, r1}
    uint32_t tx_mailbox;

    BMU_CAN_SetMode(2, false);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2002      	movs	r0, #2
 8000d90:	f000 f9a0 	bl	80010d4 <BMU_CAN_SetMode>
    if(HAL_CAN_Start(&hcan2) != HAL_OK) {
 8000d94:	4814      	ldr	r0, [pc, #80]	@ (8000de8 <BMU_Test_CAN2+0x70>)
 8000d96:	f001 fffa 	bl	8002d8e <HAL_CAN_Start>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <BMU_Test_CAN2+0x2c>
        return TEST_FAIL;
 8000da0:	2301      	movs	r3, #1
 8000da2:	e01b      	b.n	8000ddc <BMU_Test_CAN2+0x64>
    }

    tx_header.StdId = 0x456;
 8000da4:	f240 4356 	movw	r3, #1110	@ 0x456
 8000da8:	613b      	str	r3, [r7, #16]
    tx_header.ExtId = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
    tx_header.RTR = CAN_RTR_DATA;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
    tx_header.IDE = CAN_ID_STD;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
    tx_header.DLC = 8;
 8000db6:	2308      	movs	r3, #8
 8000db8:	623b      	str	r3, [r7, #32]
    tx_header.TransmitGlobalTime = DISABLE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    return (HAL_CAN_AddTxMessage(&hcan2, &tx_header, tx_data, &tx_mailbox) == HAL_OK) ? TEST_PASS : TEST_FAIL;
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	f107 0208 	add.w	r2, r7, #8
 8000dc6:	f107 0110 	add.w	r1, r7, #16
 8000dca:	4807      	ldr	r0, [pc, #28]	@ (8000de8 <BMU_Test_CAN2+0x70>)
 8000dcc:	f002 f823 	bl	8002e16 <HAL_CAN_AddTxMessage>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	bf14      	ite	ne
 8000dd6:	2301      	movne	r3, #1
 8000dd8:	2300      	moveq	r3, #0
 8000dda:	b2db      	uxtb	r3, r3
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3728      	adds	r7, #40	@ 0x28
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	08006358 	.word	0x08006358
 8000de8:	200001f8 	.word	0x200001f8

08000dec <BMU_Test_SPI4>:

/**
  * @brief  Test SPI4 (IsoSPI)
  */
TestResult_t BMU_Test_SPI4(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af02      	add	r7, sp, #8
    uint8_t tx_data[4] = {0xAA, 0x55, 0xF0, 0x0F};
 8000df2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <BMU_Test_SPI4+0x44>)
 8000df4:	607b      	str	r3, [r7, #4]
    uint8_t rx_data[4] = {0};
 8000df6:	2300      	movs	r3, #0
 8000df8:	603b      	str	r3, [r7, #0]

    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);  // ISOSPI_EN
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2108      	movs	r1, #8
 8000dfe:	480d      	ldr	r0, [pc, #52]	@ (8000e34 <BMU_Test_SPI4+0x48>)
 8000e00:	f002 fb6c 	bl	80034dc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000e04:	200a      	movs	r0, #10
 8000e06:	f001 fab1 	bl	800236c <HAL_Delay>

    return (HAL_SPI_TransmitReceive(&hspi4, tx_data, rx_data, 4, 1000) == HAL_OK) ? TEST_PASS : TEST_FAIL;
 8000e0a:	463a      	mov	r2, r7
 8000e0c:	1d39      	adds	r1, r7, #4
 8000e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	2304      	movs	r3, #4
 8000e16:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <BMU_Test_SPI4+0x4c>)
 8000e18:	f003 fb85 	bl	8004526 <HAL_SPI_TransmitReceive>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	bf14      	ite	ne
 8000e22:	2301      	movne	r3, #1
 8000e24:	2300      	moveq	r3, #0
 8000e26:	b2db      	uxtb	r3, r3
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	0ff055aa 	.word	0x0ff055aa
 8000e34:	40021000 	.word	0x40021000
 8000e38:	20000274 	.word	0x20000274

08000e3c <BMU_Test_I2C2>:

/**
  * @brief  Test I2C2
  */
TestResult_t BMU_Test_I2C2(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
    uint8_t found_devices = 0;
 8000e42:	2300      	movs	r3, #0
 8000e44:	71fb      	strb	r3, [r7, #7]
    for(uint8_t addr = 0x08; addr < 0x78; addr++) {
 8000e46:	2308      	movs	r3, #8
 8000e48:	71bb      	strb	r3, [r7, #6]
 8000e4a:	e011      	b.n	8000e70 <BMU_Test_I2C2+0x34>
        if(HAL_I2C_IsDeviceReady(&hi2c2, addr << 1, 1, 10) == HAL_OK) {
 8000e4c:	79bb      	ldrb	r3, [r7, #6]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	b299      	uxth	r1, r3
 8000e54:	230a      	movs	r3, #10
 8000e56:	2201      	movs	r2, #1
 8000e58:	480c      	ldr	r0, [pc, #48]	@ (8000e8c <BMU_Test_I2C2+0x50>)
 8000e5a:	f002 fccf 	bl	80037fc <HAL_I2C_IsDeviceReady>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d102      	bne.n	8000e6a <BMU_Test_I2C2+0x2e>
            found_devices++;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	3301      	adds	r3, #1
 8000e68:	71fb      	strb	r3, [r7, #7]
    for(uint8_t addr = 0x08; addr < 0x78; addr++) {
 8000e6a:	79bb      	ldrb	r3, [r7, #6]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	71bb      	strb	r3, [r7, #6]
 8000e70:	79bb      	ldrb	r3, [r7, #6]
 8000e72:	2b77      	cmp	r3, #119	@ 0x77
 8000e74:	d9ea      	bls.n	8000e4c <BMU_Test_I2C2+0x10>
        }
    }
    return (found_devices > 0) ? TEST_PASS : TEST_SKIP;
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <BMU_Test_I2C2+0x44>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	e000      	b.n	8000e82 <BMU_Test_I2C2+0x46>
 8000e80:	2302      	movs	r3, #2
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000220 	.word	0x20000220

08000e90 <BMU_Test_UART1>:

/**
  * @brief  Test UART1
  */
TestResult_t BMU_Test_UART1(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
    // UART is already working if we can print, so just return pass
    return TEST_PASS;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <BMU_Test_PowerControl>:

/**
  * @brief  Test power control
  */
TestResult_t BMU_Test_PowerControl(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
    BMU_Power_Enable24V(true);
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	f000 f8a1 	bl	8000fec <BMU_Power_Enable24V>
    HAL_Delay(50);
 8000eaa:	2032      	movs	r0, #50	@ 0x32
 8000eac:	f001 fa5e 	bl	800236c <HAL_Delay>
    BMU_Power_Enable3V(true);
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	f000 f8af 	bl	8001014 <BMU_Power_Enable3V>
    HAL_Delay(50);
 8000eb6:	2032      	movs	r0, #50	@ 0x32
 8000eb8:	f001 fa58 	bl	800236c <HAL_Delay>
    BMU_Power_Enable3V3A(true);
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	f000 f8bd 	bl	800103c <BMU_Power_Enable3V3A>
    HAL_Delay(50);
 8000ec2:	2032      	movs	r0, #50	@ 0x32
 8000ec4:	f001 fa52 	bl	800236c <HAL_Delay>
    BMU_Power_Sleep(false);
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f000 f8cb 	bl	8001064 <BMU_Power_Sleep>
    return TEST_PASS;
 8000ece:	2300      	movs	r3, #0
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <BMU_Test_PowerGood>:

/**
  * @brief  Test power good signals
  */
TestResult_t BMU_Test_PowerGood(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
    bool pg_5v = BMU_Power_Get5VGood();
 8000eda:	f000 f8d7 	bl	800108c <BMU_Power_Get5VGood>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
    bool pg_3v3a = BMU_Power_Get3V3AGood();
 8000ee2:	f000 f8e5 	bl	80010b0 <BMU_Power_Get3V3AGood>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71bb      	strb	r3, [r7, #6]
    return (pg_5v && pg_3v3a) ? TEST_PASS : TEST_FAIL;
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d002      	beq.n	8000ef6 <BMU_Test_PowerGood+0x22>
 8000ef0:	79bb      	ldrb	r3, [r7, #6]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <BMU_Test_PowerGood+0x26>
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e000      	b.n	8000efc <BMU_Test_PowerGood+0x28>
 8000efa:	2300      	movs	r3, #0
 8000efc:	b2db      	uxtb	r3, r3
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <BMU_Module_Enable>:

/**
  * @brief  Module control - Enable/Disable
  */
void BMU_Module_Enable(uint8_t module_num, bool enable)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	460a      	mov	r2, r1
 8000f12:	71fb      	strb	r3, [r7, #7]
 8000f14:	4613      	mov	r3, r2
 8000f16:	71bb      	strb	r3, [r7, #6]
    if(module_num >= NUM_MODULES) return;
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	2b05      	cmp	r3, #5
 8000f1c:	d80f      	bhi.n	8000f3e <BMU_Module_Enable+0x36>

    GPIO_PinState state = enable ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000f1e:	79bb      	ldrb	r3, [r7, #6]
 8000f20:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(module_enable[module_num].port,
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	4a08      	ldr	r2, [pc, #32]	@ (8000f48 <BMU_Module_Enable+0x40>)
 8000f26:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
                     module_enable[module_num].pin, state);
 8000f2c:	4a06      	ldr	r2, [pc, #24]	@ (8000f48 <BMU_Module_Enable+0x40>)
 8000f2e:	00db      	lsls	r3, r3, #3
 8000f30:	4413      	add	r3, r2
 8000f32:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(module_enable[module_num].port,
 8000f34:	7bfa      	ldrb	r2, [r7, #15]
 8000f36:	4619      	mov	r1, r3
 8000f38:	f002 fad0 	bl	80034dc <HAL_GPIO_WritePin>
 8000f3c:	e000      	b.n	8000f40 <BMU_Module_Enable+0x38>
    if(module_num >= NUM_MODULES) return;
 8000f3e:	bf00      	nop
}
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	08006610 	.word	0x08006610

08000f4c <BMU_Module_SetOutput>:

/**
  * @brief  Module control - Set output state
  */
void BMU_Module_SetOutput(uint8_t module_num, uint8_t output_num, bool state)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
 8000f56:	460b      	mov	r3, r1
 8000f58:	71bb      	strb	r3, [r7, #6]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	717b      	strb	r3, [r7, #5]
    if(module_num >= NUM_MODULES || output_num >= OUTPUTS_PER_MODULE) return;
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	2b05      	cmp	r3, #5
 8000f62:	d818      	bhi.n	8000f96 <BMU_Module_SetOutput+0x4a>
 8000f64:	79bb      	ldrb	r3, [r7, #6]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d815      	bhi.n	8000f96 <BMU_Module_SetOutput+0x4a>

    GPIO_PinState pin_state = state ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000f6a:	797b      	ldrb	r3, [r7, #5]
 8000f6c:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(module_outputs[module_num][output_num].port,
 8000f6e:	79fa      	ldrb	r2, [r7, #7]
 8000f70:	79bb      	ldrb	r3, [r7, #6]
 8000f72:	490b      	ldr	r1, [pc, #44]	@ (8000fa0 <BMU_Module_SetOutput+0x54>)
 8000f74:	0092      	lsls	r2, r2, #2
 8000f76:	4413      	add	r3, r2
 8000f78:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8000f7c:	79fa      	ldrb	r2, [r7, #7]
 8000f7e:	79bb      	ldrb	r3, [r7, #6]
                     module_outputs[module_num][output_num].pin, pin_state);
 8000f80:	4907      	ldr	r1, [pc, #28]	@ (8000fa0 <BMU_Module_SetOutput+0x54>)
 8000f82:	0092      	lsls	r2, r2, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	00db      	lsls	r3, r3, #3
 8000f88:	440b      	add	r3, r1
 8000f8a:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(module_outputs[module_num][output_num].port,
 8000f8c:	7bfa      	ldrb	r2, [r7, #15]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f002 faa4 	bl	80034dc <HAL_GPIO_WritePin>
 8000f94:	e000      	b.n	8000f98 <BMU_Module_SetOutput+0x4c>
    if(module_num >= NUM_MODULES || output_num >= OUTPUTS_PER_MODULE) return;
 8000f96:	bf00      	nop
}
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	08006550 	.word	0x08006550

08000fa4 <BMU_Module_GetInput>:

/**
  * @brief  Read digital input
  */
bool BMU_Module_GetInput(uint8_t input_num)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
    if(input_num >= NUM_DIGITAL_INPUTS) return false;
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b14      	cmp	r3, #20
 8000fb2:	d901      	bls.n	8000fb8 <BMU_Module_GetInput+0x14>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	e012      	b.n	8000fde <BMU_Module_GetInput+0x3a>

    return HAL_GPIO_ReadPin(digital_inputs[input_num].port,
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe8 <BMU_Module_GetInput+0x44>)
 8000fbc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
                           digital_inputs[input_num].pin) == GPIO_PIN_SET;
 8000fc2:	4909      	ldr	r1, [pc, #36]	@ (8000fe8 <BMU_Module_GetInput+0x44>)
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	440b      	add	r3, r1
 8000fc8:	889b      	ldrh	r3, [r3, #4]
    return HAL_GPIO_ReadPin(digital_inputs[input_num].port,
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4610      	mov	r0, r2
 8000fce:	f002 fa6d 	bl	80034ac <HAL_GPIO_ReadPin>
 8000fd2:	4603      	mov	r3, r0
                           digital_inputs[input_num].pin) == GPIO_PIN_SET;
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	bf0c      	ite	eq
 8000fd8:	2301      	moveq	r3, #1
 8000fda:	2300      	movne	r3, #0
 8000fdc:	b2db      	uxtb	r3, r3
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	08006640 	.word	0x08006640

08000fec <BMU_Power_Enable24V>:

/**
  * @brief  Power control - 24V Enable
  */
void BMU_Power_Enable24V(bool enable)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state = enable ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, state);  // PWR_24V_EN
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001002:	4803      	ldr	r0, [pc, #12]	@ (8001010 <BMU_Power_Enable24V+0x24>)
 8001004:	f002 fa6a 	bl	80034dc <HAL_GPIO_WritePin>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40021400 	.word	0x40021400

08001014 <BMU_Power_Enable3V>:

/**
  * @brief  Power control - 3V Enable
  */
void BMU_Power_Enable3V(bool enable)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state = enable ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, state);  // 3V_EN (corrected)
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	461a      	mov	r2, r3
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	4803      	ldr	r0, [pc, #12]	@ (8001038 <BMU_Power_Enable3V+0x24>)
 800102a:	f002 fa57 	bl	80034dc <HAL_GPIO_WritePin>
}
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40021000 	.word	0x40021000

0800103c <BMU_Power_Enable3V3A>:

/**
  * @brief  Power control - 3V3A Enable
  */
void BMU_Power_Enable3V3A(bool enable)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state = enable ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, state);  // EN_3V3A
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	461a      	mov	r2, r3
 800104e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001052:	4803      	ldr	r0, [pc, #12]	@ (8001060 <BMU_Power_Enable3V3A+0x24>)
 8001054:	f002 fa42 	bl	80034dc <HAL_GPIO_WritePin>
}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40021000 	.word	0x40021000

08001064 <BMU_Power_Sleep>:

/**
  * @brief  Power control - Sleep mode
  */
void BMU_Power_Sleep(bool sleep)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state = sleep ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, state);  // PWR_SLEEP
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	461a      	mov	r2, r3
 8001076:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800107a:	4803      	ldr	r0, [pc, #12]	@ (8001088 <BMU_Power_Sleep+0x24>)
 800107c:	f002 fa2e 	bl	80034dc <HAL_GPIO_WritePin>
}
 8001080:	bf00      	nop
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40021400 	.word	0x40021400

0800108c <BMU_Power_Get5VGood>:

/**
  * @brief  Read 5V power good
  */
bool BMU_Power_Get5VGood(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_11) == GPIO_PIN_SET;  // PG_5V
 8001090:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001094:	4805      	ldr	r0, [pc, #20]	@ (80010ac <BMU_Power_Get5VGood+0x20>)
 8001096:	f002 fa09 	bl	80034ac <HAL_GPIO_ReadPin>
 800109a:	4603      	mov	r3, r0
 800109c:	2b01      	cmp	r3, #1
 800109e:	bf0c      	ite	eq
 80010a0:	2301      	moveq	r3, #1
 80010a2:	2300      	movne	r3, #0
 80010a4:	b2db      	uxtb	r3, r3
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40021400 	.word	0x40021400

080010b0 <BMU_Power_Get3V3AGood>:

/**
  * @brief  Read 3V3A power good
  */
bool BMU_Power_Get3V3AGood(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_12) == GPIO_PIN_SET;  // PG_3V3A
 80010b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <BMU_Power_Get3V3AGood+0x20>)
 80010ba:	f002 f9f7 	bl	80034ac <HAL_GPIO_ReadPin>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	bf0c      	ite	eq
 80010c4:	2301      	moveq	r3, #1
 80010c6:	2300      	movne	r3, #0
 80010c8:	b2db      	uxtb	r3, r3
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40021400 	.word	0x40021400

080010d4 <BMU_CAN_SetMode>:

/**
  * @brief  CAN control - Set mode (RS pin)
  */
void BMU_CAN_SetMode(uint8_t can_num, bool rs_high)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	460a      	mov	r2, r1
 80010de:	71fb      	strb	r3, [r7, #7]
 80010e0:	4613      	mov	r3, r2
 80010e2:	71bb      	strb	r3, [r7, #6]
    GPIO_PinState state = rs_high ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80010e4:	79bb      	ldrb	r3, [r7, #6]
 80010e6:	73fb      	strb	r3, [r7, #15]

    if(can_num == 1) {
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d107      	bne.n	80010fe <BMU_CAN_SetMode+0x2a>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, state);  // CAN_RS (CAN1)
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	461a      	mov	r2, r3
 80010f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010f6:	4809      	ldr	r0, [pc, #36]	@ (800111c <BMU_CAN_SetMode+0x48>)
 80010f8:	f002 f9f0 	bl	80034dc <HAL_GPIO_WritePin>
    } else if(can_num == 2) {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, state);  // CAN2_RS
    }
}
 80010fc:	e009      	b.n	8001112 <BMU_CAN_SetMode+0x3e>
    } else if(can_num == 2) {
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2b02      	cmp	r3, #2
 8001102:	d106      	bne.n	8001112 <BMU_CAN_SetMode+0x3e>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, state);  // CAN2_RS
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	461a      	mov	r2, r3
 8001108:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800110c:	4804      	ldr	r0, [pc, #16]	@ (8001120 <BMU_CAN_SetMode+0x4c>)
 800110e:	f002 f9e5 	bl	80034dc <HAL_GPIO_WritePin>
}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40021400 	.word	0x40021400
 8001120:	40020400 	.word	0x40020400

08001124 <BMU_Printf>:

/**
  * @brief  Printf function via UART1
  */
void BMU_Printf(const char* format, ...)
{
 8001124:	b40f      	push	{r0, r1, r2, r3}
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	607b      	str	r3, [r7, #4]
    vsnprintf(printf_buffer, PRINTF_BUFFER_SIZE, format, args);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800113a:	480a      	ldr	r0, [pc, #40]	@ (8001164 <BMU_Printf+0x40>)
 800113c:	f004 f920 	bl	8005380 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart1, (uint8_t*)printf_buffer, strlen(printf_buffer), HAL_MAX_DELAY);
 8001140:	4808      	ldr	r0, [pc, #32]	@ (8001164 <BMU_Printf+0x40>)
 8001142:	f7ff f86d 	bl	8000220 <strlen>
 8001146:	4603      	mov	r3, r0
 8001148:	b29a      	uxth	r2, r3
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
 800114e:	4905      	ldr	r1, [pc, #20]	@ (8001164 <BMU_Printf+0x40>)
 8001150:	4805      	ldr	r0, [pc, #20]	@ (8001168 <BMU_Printf+0x44>)
 8001152:	f003 fcbd 	bl	8004ad0 <HAL_UART_Transmit>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001160:	b004      	add	sp, #16
 8001162:	4770      	bx	lr
 8001164:	20000088 	.word	0x20000088
 8001168:	200002cc 	.word	0x200002cc

0800116c <BMU_Test_PrintStats>:

/**
  * @brief  Print test statistics
  */
void BMU_Test_PrintStats(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
    BMU_Printf("\r\n--- Test Statistics ---\r\n");
 8001172:	4818      	ldr	r0, [pc, #96]	@ (80011d4 <BMU_Test_PrintStats+0x68>)
 8001174:	f7ff ffd6 	bl	8001124 <BMU_Printf>
    BMU_Printf("Total Tests:  %lu\r\n", test_stats.total_tests);
 8001178:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4619      	mov	r1, r3
 800117e:	4817      	ldr	r0, [pc, #92]	@ (80011dc <BMU_Test_PrintStats+0x70>)
 8001180:	f7ff ffd0 	bl	8001124 <BMU_Printf>
    BMU_Printf("Passed:       %lu\r\n", test_stats.passed_tests);
 8001184:	4b14      	ldr	r3, [pc, #80]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4619      	mov	r1, r3
 800118a:	4815      	ldr	r0, [pc, #84]	@ (80011e0 <BMU_Test_PrintStats+0x74>)
 800118c:	f7ff ffca 	bl	8001124 <BMU_Printf>
    BMU_Printf("Failed:       %lu\r\n", test_stats.failed_tests);
 8001190:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	4619      	mov	r1, r3
 8001196:	4813      	ldr	r0, [pc, #76]	@ (80011e4 <BMU_Test_PrintStats+0x78>)
 8001198:	f7ff ffc4 	bl	8001124 <BMU_Printf>
    BMU_Printf("Skipped:      %lu\r\n", test_stats.skipped_tests);
 800119c:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4619      	mov	r1, r3
 80011a2:	4811      	ldr	r0, [pc, #68]	@ (80011e8 <BMU_Test_PrintStats+0x7c>)
 80011a4:	f7ff ffbe 	bl	8001124 <BMU_Printf>

    if(test_stats.total_tests > 0) {
 80011a8:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d00d      	beq.n	80011cc <BMU_Test_PrintStats+0x60>
        uint32_t pass_rate = (test_stats.passed_tests * 100) / test_stats.total_tests;
 80011b0:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2264      	movs	r2, #100	@ 0x64
 80011b6:	fb03 f202 	mul.w	r2, r3, r2
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <BMU_Test_PrintStats+0x6c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	607b      	str	r3, [r7, #4]
        BMU_Printf("Pass Rate:    %lu%%\r\n", pass_rate);
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	4809      	ldr	r0, [pc, #36]	@ (80011ec <BMU_Test_PrintStats+0x80>)
 80011c8:	f7ff ffac 	bl	8001124 <BMU_Printf>
    }
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	08006360 	.word	0x08006360
 80011d8:	20000078 	.word	0x20000078
 80011dc:	0800637c 	.word	0x0800637c
 80011e0:	08006390 	.word	0x08006390
 80011e4:	080063a4 	.word	0x080063a4
 80011e8:	080063b8 	.word	0x080063b8
 80011ec:	080063cc 	.word	0x080063cc

080011f0 <BMU_Test_ResetStats>:

/**
  * @brief  Reset test statistics
  */
void BMU_Test_ResetStats(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
    test_stats.total_tests = 0;
 80011f4:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <BMU_Test_ResetStats+0x28>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
    test_stats.passed_tests = 0;
 80011fa:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <BMU_Test_ResetStats+0x28>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
    test_stats.failed_tests = 0;
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <BMU_Test_ResetStats+0x28>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
    test_stats.skipped_tests = 0;
 8001206:	4b04      	ldr	r3, [pc, #16]	@ (8001218 <BMU_Test_ResetStats+0x28>)
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000078 	.word	0x20000078

0800121c <update_stats>:

/**
  * @brief  Update test statistics
  */
static void update_stats(TestResult_t result)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
    test_stats.total_tests++;
 8001226:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <update_stats+0x58>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	3301      	adds	r3, #1
 800122c:	4a11      	ldr	r2, [pc, #68]	@ (8001274 <update_stats+0x58>)
 800122e:	6013      	str	r3, [r2, #0]

    switch(result) {
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	2b02      	cmp	r3, #2
 8001234:	d012      	beq.n	800125c <update_stats+0x40>
 8001236:	2b02      	cmp	r3, #2
 8001238:	dc16      	bgt.n	8001268 <update_stats+0x4c>
 800123a:	2b00      	cmp	r3, #0
 800123c:	d002      	beq.n	8001244 <update_stats+0x28>
 800123e:	2b01      	cmp	r3, #1
 8001240:	d006      	beq.n	8001250 <update_stats+0x34>
            break;
        case TEST_SKIP:
            test_stats.skipped_tests++;
            break;
    }
}
 8001242:	e011      	b.n	8001268 <update_stats+0x4c>
            test_stats.passed_tests++;
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <update_stats+0x58>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	3301      	adds	r3, #1
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <update_stats+0x58>)
 800124c:	6053      	str	r3, [r2, #4]
            break;
 800124e:	e00b      	b.n	8001268 <update_stats+0x4c>
            test_stats.failed_tests++;
 8001250:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <update_stats+0x58>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	3301      	adds	r3, #1
 8001256:	4a07      	ldr	r2, [pc, #28]	@ (8001274 <update_stats+0x58>)
 8001258:	6093      	str	r3, [r2, #8]
            break;
 800125a:	e005      	b.n	8001268 <update_stats+0x4c>
            test_stats.skipped_tests++;
 800125c:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <update_stats+0x58>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	3301      	adds	r3, #1
 8001262:	4a04      	ldr	r2, [pc, #16]	@ (8001274 <update_stats+0x58>)
 8001264:	60d3      	str	r3, [r2, #12]
            break;
 8001266:	bf00      	nop
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	20000078 	.word	0x20000078

08001278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127c:	f001 f804 	bl	8002288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001280:	f000 f946 	bl	8001510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001284:	f000 faee 	bl	8001864 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001288:	f000 f9a0 	bl	80015cc <MX_ADC1_Init>
  MX_CAN1_Init();
 800128c:	f000 f9f0 	bl	8001670 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001290:	f000 fa24 	bl	80016dc <MX_CAN2_Init>
  MX_SPI4_Init();
 8001294:	f000 fa86 	bl	80017a4 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8001298:	f000 faba 	bl	8001810 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 800129c:	f000 fa54 	bl	8001748 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize BMU test suite
  BMU_Test_Init();
 80012a0:	f7ff f9ac 	bl	80005fc <BMU_Test_Init>

  // Start UART receive interrupt for command input
  HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
 80012a4:	2201      	movs	r2, #1
 80012a6:	4989      	ldr	r1, [pc, #548]	@ (80014cc <main+0x254>)
 80012a8:	4889      	ldr	r0, [pc, #548]	@ (80014d0 <main+0x258>)
 80012aa:	f003 fc9c 	bl	8004be6 <HAL_UART_Receive_IT>

  // Save start time for auto-test
  start_time = HAL_GetTick();
 80012ae:	f001 f851 	bl	8002354 <HAL_GetTick>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4a87      	ldr	r2, [pc, #540]	@ (80014d4 <main+0x25c>)
 80012b6:	6013      	str	r3, [r2, #0]

  BMU_Printf("\r\nAuto-test will start in 10 seconds...\r\n");
 80012b8:	4887      	ldr	r0, [pc, #540]	@ (80014d8 <main+0x260>)
 80012ba:	f7ff ff33 	bl	8001124 <BMU_Printf>
  BMU_Printf("Press any key to cancel auto-test.\r\n\r\n");
 80012be:	4887      	ldr	r0, [pc, #540]	@ (80014dc <main+0x264>)
 80012c0:	f7ff ff30 	bl	8001124 <BMU_Printf>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Process UART commands if pending
    if(uart_cmd_pending)
 80012c4:	4b86      	ldr	r3, [pc, #536]	@ (80014e0 <main+0x268>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00b      	beq.n	80012e6 <main+0x6e>
    {
      uart_cmd_pending = 0;  // Clear flag
 80012ce:	4b84      	ldr	r3, [pc, #528]	@ (80014e0 <main+0x268>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
      auto_test_started = 1;  // Cancel auto-test if user sends command
 80012d4:	4b83      	ldr	r3, [pc, #524]	@ (80014e4 <main+0x26c>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	701a      	strb	r2, [r3, #0]
      BMU_Test_ProcessCommand(uart_cmd_char);  // Process command
 80012da:	4b83      	ldr	r3, [pc, #524]	@ (80014e8 <main+0x270>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fa1b 	bl	800071c <BMU_Test_ProcessCommand>
    }

    // Auto-start test after 10 seconds
    if(!auto_test_started && (HAL_GetTick() - start_time >= 10000))
 80012e6:	4b7f      	ldr	r3, [pc, #508]	@ (80014e4 <main+0x26c>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d119      	bne.n	8001322 <main+0xaa>
 80012ee:	f001 f831 	bl	8002354 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	4b77      	ldr	r3, [pc, #476]	@ (80014d4 <main+0x25c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012fe:	4293      	cmp	r3, r2
 8001300:	d90f      	bls.n	8001322 <main+0xaa>
    {
      auto_test_started = 1;
 8001302:	4b78      	ldr	r3, [pc, #480]	@ (80014e4 <main+0x26c>)
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
      BMU_Printf("\r\n▶ Starting auto-test...\r\n");
 8001308:	4878      	ldr	r0, [pc, #480]	@ (80014ec <main+0x274>)
 800130a:	f7ff ff0b 	bl	8001124 <BMU_Printf>
      BMU_Test_SelfTest();
 800130e:	f7ff fb0b 	bl	8000928 <BMU_Test_SelfTest>

      // After test completes, restart timer for periodic testing
      start_time = HAL_GetTick();
 8001312:	f001 f81f 	bl	8002354 <HAL_GetTick>
 8001316:	4603      	mov	r3, r0
 8001318:	4a6e      	ldr	r2, [pc, #440]	@ (80014d4 <main+0x25c>)
 800131a:	6013      	str	r3, [r2, #0]
      auto_test_started = 0;  // Re-enable for next cycle
 800131c:	4b71      	ldr	r3, [pc, #452]	@ (80014e4 <main+0x26c>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
    }

    // LED heartbeat (slow blink to show system is alive)
    static uint32_t last_led_toggle = 0;
    if(HAL_GetTick() - last_led_toggle >= 1000)
 8001322:	f001 f817 	bl	8002354 <HAL_GetTick>
 8001326:	4602      	mov	r2, r0
 8001328:	4b71      	ldr	r3, [pc, #452]	@ (80014f0 <main+0x278>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001332:	f0c0 80c5 	bcc.w	80014c0 <main+0x248>
    {
      last_led_toggle = HAL_GetTick();
 8001336:	f001 f80d 	bl	8002354 <HAL_GetTick>
 800133a:	4603      	mov	r3, r0
 800133c:	4a6c      	ldr	r2, [pc, #432]	@ (80014f0 <main+0x278>)
 800133e:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_7);  // LED on PG7
 8001340:	2180      	movs	r1, #128	@ 0x80
 8001342:	486c      	ldr	r0, [pc, #432]	@ (80014f4 <main+0x27c>)
 8001344:	f002 f8e3 	bl	800350e <HAL_GPIO_TogglePin>
      /* --- 1. SISTEMSKO NAPAJANJE IN KRMILJENJE --- */
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_7);   /* EN_5V - Glavni vklop 5V */
 8001348:	2180      	movs	r1, #128	@ 0x80
 800134a:	486b      	ldr	r0, [pc, #428]	@ (80014f8 <main+0x280>)
 800134c:	f002 f8df 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);   /* EN_3V3A - Glavni vklop 3.3V */
 8001350:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001354:	4868      	ldr	r0, [pc, #416]	@ (80014f8 <main+0x280>)
 8001356:	f002 f8da 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_13);  /* PWR_24V_EN - Vklop 24V linije */
 800135a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800135e:	4867      	ldr	r0, [pc, #412]	@ (80014fc <main+0x284>)
 8001360:	f002 f8d5 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_14);  /* PWR_SLEEP - Krmiljenje spanja */
 8001364:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001368:	4864      	ldr	r0, [pc, #400]	@ (80014fc <main+0x284>)
 800136a:	f002 f8d0 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_6);   /* ISOSPI_EN - Izoliran SPI enable */
 800136e:	2140      	movs	r1, #64	@ 0x40
 8001370:	4863      	ldr	r0, [pc, #396]	@ (8001500 <main+0x288>)
 8001372:	f002 f8cc 	bl	800350e <HAL_GPIO_TogglePin>

      /* --- 2. STATUSNA LED --- */
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_7);   /* LED - Statusna lučka na PG7 */
 8001376:	2180      	movs	r1, #128	@ 0x80
 8001378:	485e      	ldr	r0, [pc, #376]	@ (80014f4 <main+0x27c>)
 800137a:	f002 f8c8 	bl	800350e <HAL_GPIO_TogglePin>

      /* --- 3. DIGITALNI IZHODI (SMART SWITCHES) --- */

      /* Sekcija 0 */
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);  /* OUT0_0 */
 800137e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001382:	4860      	ldr	r0, [pc, #384]	@ (8001504 <main+0x28c>)
 8001384:	f002 f8c3 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_15);  /* OUT1_0 */
 8001388:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800138c:	485a      	ldr	r0, [pc, #360]	@ (80014f8 <main+0x280>)
 800138e:	f002 f8be 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_12);  /* OUT2_0 */
 8001392:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001396:	4858      	ldr	r0, [pc, #352]	@ (80014f8 <main+0x280>)
 8001398:	f002 f8b9 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_11);  /* OUT3_0 */
 800139c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013a0:	4855      	ldr	r0, [pc, #340]	@ (80014f8 <main+0x280>)
 80013a2:	f002 f8b4 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_14);  /* DEN_0 (Diagnostic Enable) */
 80013a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013aa:	4853      	ldr	r0, [pc, #332]	@ (80014f8 <main+0x280>)
 80013ac:	f002 f8af 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_13);  /* DSEL0_0 (Channel Select) */
 80013b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013b4:	4850      	ldr	r0, [pc, #320]	@ (80014f8 <main+0x280>)
 80013b6:	f002 f8aa 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);  /* DSEL1_0 */
 80013ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013be:	484e      	ldr	r0, [pc, #312]	@ (80014f8 <main+0x280>)
 80013c0:	f002 f8a5 	bl	800350e <HAL_GPIO_TogglePin>

      /* Sekcija 1 */
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);  /* OUT0_1 */
 80013c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c8:	484d      	ldr	r0, [pc, #308]	@ (8001500 <main+0x288>)
 80013ca:	f002 f8a0 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);  /* OUT1_1 */
 80013ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013d2:	484b      	ldr	r0, [pc, #300]	@ (8001500 <main+0x288>)
 80013d4:	f002 f89b 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_9);   /* OUT2_1 */
 80013d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013dc:	4848      	ldr	r0, [pc, #288]	@ (8001500 <main+0x288>)
 80013de:	f002 f896 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_8);   /* OUT3_1 */
 80013e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013e6:	4846      	ldr	r0, [pc, #280]	@ (8001500 <main+0x288>)
 80013e8:	f002 f891 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_11);  /* DEN_1 */
 80013ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013f0:	4843      	ldr	r0, [pc, #268]	@ (8001500 <main+0x288>)
 80013f2:	f002 f88c 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_10);  /* DSEL0_1 */
 80013f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013fa:	4841      	ldr	r0, [pc, #260]	@ (8001500 <main+0x288>)
 80013fc:	f002 f887 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);  /* DSEL1_1 */
 8001400:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001404:	483f      	ldr	r0, [pc, #252]	@ (8001504 <main+0x28c>)
 8001406:	f002 f882 	bl	800350e <HAL_GPIO_TogglePin>

      /* Sekcija 2 */
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_6);   /* OUT0_2 */
 800140a:	2140      	movs	r1, #64	@ 0x40
 800140c:	4839      	ldr	r0, [pc, #228]	@ (80014f4 <main+0x27c>)
 800140e:	f002 f87e 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_5);   /* OUT1_2 */
 8001412:	2120      	movs	r1, #32
 8001414:	4837      	ldr	r0, [pc, #220]	@ (80014f4 <main+0x27c>)
 8001416:	f002 f87a 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_2);   /* OUT2_2 */
 800141a:	2104      	movs	r1, #4
 800141c:	4835      	ldr	r0, [pc, #212]	@ (80014f4 <main+0x27c>)
 800141e:	f002 f876 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_4);   /* DEN_2 */
 8001422:	2110      	movs	r1, #16
 8001424:	4833      	ldr	r0, [pc, #204]	@ (80014f4 <main+0x27c>)
 8001426:	f002 f872 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_3);   /* DSEL0_2 */
 800142a:	2108      	movs	r1, #8
 800142c:	4831      	ldr	r0, [pc, #196]	@ (80014f4 <main+0x27c>)
 800142e:	f002 f86e 	bl	800350e <HAL_GPIO_TogglePin>

      /* Sekcija 3 */
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);  /* OUT0_3 (Po IOC: LEM_OC_2, preveri če je Output!) */
 8001432:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001436:	4833      	ldr	r0, [pc, #204]	@ (8001504 <main+0x28c>)
 8001438:	f002 f869 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(OUT0_3_GPIO_Port, OUT0_3_Pin);     /* OUT0_3 (Alternativna oznaka v IOC) */
 800143c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001440:	4831      	ldr	r0, [pc, #196]	@ (8001508 <main+0x290>)
 8001442:	f002 f864 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(OUT1_3_GPIO_Port, OUT1_3_Pin);     /* OUT1_3 */
 8001446:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800144a:	482f      	ldr	r0, [pc, #188]	@ (8001508 <main+0x290>)
 800144c:	f002 f85f 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(OUT2_3_GPIO_Port, OUT2_3_Pin);   /* OUT2_3 */
 8001450:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001454:	482c      	ldr	r0, [pc, #176]	@ (8001508 <main+0x290>)
 8001456:	f002 f85a 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(OUT3_3_GPIO_Port, OUT3_3_Pin);   /* OUT3_3 */
 800145a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800145e:	482a      	ldr	r0, [pc, #168]	@ (8001508 <main+0x290>)
 8001460:	f002 f855 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);   /* DEN_3 */
 8001464:	2180      	movs	r1, #128	@ 0x80
 8001466:	4829      	ldr	r0, [pc, #164]	@ (800150c <main+0x294>)
 8001468:	f002 f851 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);   /* DSEL0_3 */
 800146c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001470:	4826      	ldr	r0, [pc, #152]	@ (800150c <main+0x294>)
 8001472:	f002 f84c 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);   /* DSEL1_3 */
 8001476:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800147a:	4824      	ldr	r0, [pc, #144]	@ (800150c <main+0x294>)
 800147c:	f002 f847 	bl	800350e <HAL_GPIO_TogglePin>

      /* Sekcija 4 */
      HAL_GPIO_TogglePin(OUT0_4_GPIO_Port, OUT0_4_Pin);   /* OUT0_4 */
 8001480:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001484:	4820      	ldr	r0, [pc, #128]	@ (8001508 <main+0x290>)
 8001486:	f002 f842 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);  /* OUT1_4 */
 800148a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800148e:	481f      	ldr	r0, [pc, #124]	@ (800150c <main+0x294>)
 8001490:	f002 f83d 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_0);   /* OUT2_4 */
 8001494:	2101      	movs	r1, #1
 8001496:	481a      	ldr	r0, [pc, #104]	@ (8001500 <main+0x288>)
 8001498:	f002 f839 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1);   /* OUT3_4 */
 800149c:	2102      	movs	r1, #2
 800149e:	4818      	ldr	r0, [pc, #96]	@ (8001500 <main+0x288>)
 80014a0:	f002 f835 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_11);  /* DEN_4 */
 80014a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014a8:	4818      	ldr	r0, [pc, #96]	@ (800150c <main+0x294>)
 80014aa:	f002 f830 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);  /* DSEL0_4 */
 80014ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014b2:	4816      	ldr	r0, [pc, #88]	@ (800150c <main+0x294>)
 80014b4:	f002 f82b 	bl	800350e <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);   /* DSEL1_4 */
 80014b8:	2104      	movs	r1, #4
 80014ba:	4811      	ldr	r0, [pc, #68]	@ (8001500 <main+0x288>)
 80014bc:	f002 f827 	bl	800350e <HAL_GPIO_TogglePin>
    }
    // Small delay to prevent busy loop
    HAL_Delay(1000);
 80014c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014c4:	f000 ff52 	bl	800236c <HAL_Delay>
  {
 80014c8:	e6fc      	b.n	80012c4 <main+0x4c>
 80014ca:	bf00      	nop
 80014cc:	20000314 	.word	0x20000314
 80014d0:	200002cc 	.word	0x200002cc
 80014d4:	20000318 	.word	0x20000318
 80014d8:	080063e4 	.word	0x080063e4
 80014dc:	08006410 	.word	0x08006410
 80014e0:	20000315 	.word	0x20000315
 80014e4:	20000317 	.word	0x20000317
 80014e8:	20000316 	.word	0x20000316
 80014ec:	08006438 	.word	0x08006438
 80014f0:	2000031c 	.word	0x2000031c
 80014f4:	40021800 	.word	0x40021800
 80014f8:	40021000 	.word	0x40021000
 80014fc:	40021400 	.word	0x40021400
 8001500:	40020c00 	.word	0x40020c00
 8001504:	40020400 	.word	0x40020400
 8001508:	40020000 	.word	0x40020000
 800150c:	40020800 	.word	0x40020800

08001510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b094      	sub	sp, #80	@ 0x50
 8001514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001516:	f107 031c 	add.w	r3, r7, #28
 800151a:	2234      	movs	r2, #52	@ 0x34
 800151c:	2100      	movs	r1, #0
 800151e:	4618      	mov	r0, r3
 8001520:	f003 ff3c 	bl	800539c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001524:	f107 0308 	add.w	r3, r7, #8
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001534:	2300      	movs	r3, #0
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	4b22      	ldr	r3, [pc, #136]	@ (80015c4 <SystemClock_Config+0xb4>)
 800153a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153c:	4a21      	ldr	r2, [pc, #132]	@ (80015c4 <SystemClock_Config+0xb4>)
 800153e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001542:	6413      	str	r3, [r2, #64]	@ 0x40
 8001544:	4b1f      	ldr	r3, [pc, #124]	@ (80015c4 <SystemClock_Config+0xb4>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001550:	2300      	movs	r3, #0
 8001552:	603b      	str	r3, [r7, #0]
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <SystemClock_Config+0xb8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a1b      	ldr	r2, [pc, #108]	@ (80015c8 <SystemClock_Config+0xb8>)
 800155a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800155e:	6013      	str	r3, [r2, #0]
 8001560:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <SystemClock_Config+0xb8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800156c:	2302      	movs	r3, #2
 800156e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001570:	2301      	movs	r3, #1
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001574:	2310      	movs	r3, #16
 8001576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800157c:	f107 031c 	add.w	r3, r7, #28
 8001580:	4618      	mov	r0, r3
 8001582:	f002 fcc3 	bl	8003f0c <HAL_RCC_OscConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800158c:	f000 fb0a 	bl	8001ba4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001590:	230f      	movs	r3, #15
 8001592:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001598:	2300      	movs	r3, #0
 800159a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015a4:	f107 0308 	add.w	r3, r7, #8
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f002 face 	bl	8003b4c <HAL_RCC_ClockConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80015b6:	f000 faf5 	bl	8001ba4 <Error_Handler>
  }
}
 80015ba:	bf00      	nop
 80015bc:	3750      	adds	r7, #80	@ 0x50
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40007000 	.word	0x40007000

080015cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015d2:	463b      	mov	r3, r7
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015de:	4b21      	ldr	r3, [pc, #132]	@ (8001664 <MX_ADC1_Init+0x98>)
 80015e0:	4a21      	ldr	r2, [pc, #132]	@ (8001668 <MX_ADC1_Init+0x9c>)
 80015e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <MX_ADC1_Init+0x98>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <MX_ADC1_Init+0x98>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001664 <MX_ADC1_Init+0x98>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001664 <MX_ADC1_Init+0x98>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015fc:	4b19      	ldr	r3, [pc, #100]	@ (8001664 <MX_ADC1_Init+0x98>)
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001604:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <MX_ADC1_Init+0x98>)
 8001606:	2200      	movs	r2, #0
 8001608:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800160a:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <MX_ADC1_Init+0x98>)
 800160c:	4a17      	ldr	r2, [pc, #92]	@ (800166c <MX_ADC1_Init+0xa0>)
 800160e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001610:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <MX_ADC1_Init+0x98>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001616:	4b13      	ldr	r3, [pc, #76]	@ (8001664 <MX_ADC1_Init+0x98>)
 8001618:	2201      	movs	r2, #1
 800161a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800161c:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <MX_ADC1_Init+0x98>)
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001624:	4b0f      	ldr	r3, [pc, #60]	@ (8001664 <MX_ADC1_Init+0x98>)
 8001626:	2201      	movs	r2, #1
 8001628:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800162a:	480e      	ldr	r0, [pc, #56]	@ (8001664 <MX_ADC1_Init+0x98>)
 800162c:	f000 fec2 	bl	80023b4 <HAL_ADC_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001636:	f000 fab5 	bl	8001ba4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800163a:	2300      	movs	r3, #0
 800163c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800163e:	2301      	movs	r3, #1
 8001640:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001646:	463b      	mov	r3, r7
 8001648:	4619      	mov	r1, r3
 800164a:	4806      	ldr	r0, [pc, #24]	@ (8001664 <MX_ADC1_Init+0x98>)
 800164c:	f001 f876 	bl	800273c <HAL_ADC_ConfigChannel>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001656:	f000 faa5 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000188 	.word	0x20000188
 8001668:	40012000 	.word	0x40012000
 800166c:	0f000001 	.word	0x0f000001

08001670 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001674:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <MX_CAN1_Init+0x64>)
 8001676:	4a18      	ldr	r2, [pc, #96]	@ (80016d8 <MX_CAN1_Init+0x68>)
 8001678:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800167a:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <MX_CAN1_Init+0x64>)
 800167c:	2206      	movs	r2, #6
 800167e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001680:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <MX_CAN1_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <MX_CAN1_Init+0x64>)
 8001688:	2200      	movs	r2, #0
 800168a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <MX_CAN1_Init+0x64>)
 800168e:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001692:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <MX_CAN1_Init+0x64>)
 8001696:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800169a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800169c:	4b0d      	ldr	r3, [pc, #52]	@ (80016d4 <MX_CAN1_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80016a2:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <MX_CAN1_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80016a8:	4b0a      	ldr	r3, [pc, #40]	@ (80016d4 <MX_CAN1_Init+0x64>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <MX_CAN1_Init+0x64>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80016b4:	4b07      	ldr	r3, [pc, #28]	@ (80016d4 <MX_CAN1_Init+0x64>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80016ba:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <MX_CAN1_Init+0x64>)
 80016bc:	2200      	movs	r2, #0
 80016be:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80016c0:	4804      	ldr	r0, [pc, #16]	@ (80016d4 <MX_CAN1_Init+0x64>)
 80016c2:	f001 fa69 	bl	8002b98 <HAL_CAN_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80016cc:	f000 fa6a 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	200001d0 	.word	0x200001d0
 80016d8:	40006400 	.word	0x40006400

080016dc <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80016e0:	4b17      	ldr	r3, [pc, #92]	@ (8001740 <MX_CAN2_Init+0x64>)
 80016e2:	4a18      	ldr	r2, [pc, #96]	@ (8001744 <MX_CAN2_Init+0x68>)
 80016e4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 6;
 80016e6:	4b16      	ldr	r3, [pc, #88]	@ (8001740 <MX_CAN2_Init+0x64>)
 80016e8:	2206      	movs	r2, #6
 80016ea:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80016ec:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <MX_CAN2_Init+0x64>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80016f2:	4b13      	ldr	r3, [pc, #76]	@ (8001740 <MX_CAN2_Init+0x64>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 80016f8:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <MX_CAN2_Init+0x64>)
 80016fa:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80016fe:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001700:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <MX_CAN2_Init+0x64>)
 8001702:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001706:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001708:	4b0d      	ldr	r3, [pc, #52]	@ (8001740 <MX_CAN2_Init+0x64>)
 800170a:	2200      	movs	r2, #0
 800170c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800170e:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <MX_CAN2_Init+0x64>)
 8001710:	2200      	movs	r2, #0
 8001712:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001714:	4b0a      	ldr	r3, [pc, #40]	@ (8001740 <MX_CAN2_Init+0x64>)
 8001716:	2200      	movs	r2, #0
 8001718:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800171a:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <MX_CAN2_Init+0x64>)
 800171c:	2200      	movs	r2, #0
 800171e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001720:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <MX_CAN2_Init+0x64>)
 8001722:	2200      	movs	r2, #0
 8001724:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001726:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <MX_CAN2_Init+0x64>)
 8001728:	2200      	movs	r2, #0
 800172a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800172c:	4804      	ldr	r0, [pc, #16]	@ (8001740 <MX_CAN2_Init+0x64>)
 800172e:	f001 fa33 	bl	8002b98 <HAL_CAN_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001738:	f000 fa34 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200001f8 	.word	0x200001f8
 8001744:	40006800 	.word	0x40006800

08001748 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <MX_I2C2_Init+0x50>)
 800174e:	4a13      	ldr	r2, [pc, #76]	@ (800179c <MX_I2C2_Init+0x54>)
 8001750:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001752:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <MX_I2C2_Init+0x50>)
 8001754:	4a12      	ldr	r2, [pc, #72]	@ (80017a0 <MX_I2C2_Init+0x58>)
 8001756:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001758:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <MX_I2C2_Init+0x50>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800175e:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <MX_I2C2_Init+0x50>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001764:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <MX_I2C2_Init+0x50>)
 8001766:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800176a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800176c:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <MX_I2C2_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001772:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <MX_I2C2_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001778:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <MX_I2C2_Init+0x50>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800177e:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <MX_I2C2_Init+0x50>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001784:	4804      	ldr	r0, [pc, #16]	@ (8001798 <MX_I2C2_Init+0x50>)
 8001786:	f001 fef5 	bl	8003574 <HAL_I2C_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001790:	f000 fa08 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000220 	.word	0x20000220
 800179c:	40005800 	.word	0x40005800
 80017a0:	000186a0 	.word	0x000186a0

080017a4 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017aa:	4a18      	ldr	r2, [pc, #96]	@ (800180c <MX_SPI4_Init+0x68>)
 80017ac:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80017ae:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017b4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80017b6:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80017bc:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017d0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80017d4:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017d8:	2200      	movs	r2, #0
 80017da:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017de:	2200      	movs	r2, #0
 80017e0:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e8:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017f0:	220a      	movs	r2, #10
 80017f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80017f4:	4804      	ldr	r0, [pc, #16]	@ (8001808 <MX_SPI4_Init+0x64>)
 80017f6:	f002 fe0d 	bl	8004414 <HAL_SPI_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001800:	f000 f9d0 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000274 	.word	0x20000274
 800180c:	40013400 	.word	0x40013400

08001810 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001814:	4b11      	ldr	r3, [pc, #68]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001816:	4a12      	ldr	r2, [pc, #72]	@ (8001860 <MX_USART1_UART_Init+0x50>)
 8001818:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800181a:	4b10      	ldr	r3, [pc, #64]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 800181c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001820:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001822:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001828:	4b0c      	ldr	r3, [pc, #48]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800182e:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001834:	4b09      	ldr	r3, [pc, #36]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001836:	220c      	movs	r2, #12
 8001838:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183a:	4b08      	ldr	r3, [pc, #32]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001846:	4805      	ldr	r0, [pc, #20]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001848:	f003 f8f2 	bl	8004a30 <HAL_UART_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001852:	f000 f9a7 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200002cc 	.word	0x200002cc
 8001860:	40011000 	.word	0x40011000

08001864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08e      	sub	sp, #56	@ 0x38
 8001868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]
 8001878:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	623b      	str	r3, [r7, #32]
 800187e:	4bb5      	ldr	r3, [pc, #724]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4ab4      	ldr	r2, [pc, #720]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001884:	f043 0310 	orr.w	r3, r3, #16
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4bb2      	ldr	r3, [pc, #712]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0310 	and.w	r3, r3, #16
 8001892:	623b      	str	r3, [r7, #32]
 8001894:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
 800189a:	4bae      	ldr	r3, [pc, #696]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	4aad      	ldr	r2, [pc, #692]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018a0:	f043 0304 	orr.w	r3, r3, #4
 80018a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a6:	4bab      	ldr	r3, [pc, #684]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	f003 0304 	and.w	r3, r3, #4
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
 80018b6:	4ba7      	ldr	r3, [pc, #668]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	4aa6      	ldr	r2, [pc, #664]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018bc:	f043 0320 	orr.w	r3, r3, #32
 80018c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c2:	4ba4      	ldr	r3, [pc, #656]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	f003 0320 	and.w	r3, r3, #32
 80018ca:	61bb      	str	r3, [r7, #24]
 80018cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	4ba0      	ldr	r3, [pc, #640]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a9f      	ldr	r2, [pc, #636]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b9d      	ldr	r3, [pc, #628]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b99      	ldr	r3, [pc, #612]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a98      	ldr	r2, [pc, #608]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b96      	ldr	r3, [pc, #600]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b92      	ldr	r3, [pc, #584]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	4a91      	ldr	r2, [pc, #580]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001910:	f043 0302 	orr.w	r3, r3, #2
 8001914:	6313      	str	r3, [r2, #48]	@ 0x30
 8001916:	4b8f      	ldr	r3, [pc, #572]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	4b8b      	ldr	r3, [pc, #556]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a8a      	ldr	r2, [pc, #552]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 800192c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b88      	ldr	r3, [pc, #544]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	4b84      	ldr	r3, [pc, #528]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	4a83      	ldr	r2, [pc, #524]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001948:	f043 0308 	orr.w	r3, r3, #8
 800194c:	6313      	str	r3, [r2, #48]	@ 0x30
 800194e:	4b81      	ldr	r3, [pc, #516]	@ (8001b54 <MX_GPIO_Init+0x2f0>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	f003 0308 	and.w	r3, r3, #8
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LEM_OC_6_Pin|EN_5V_Pin|EN_3V3A_Pin|DSEL1_0_Pin
 800195a:	2200      	movs	r2, #0
 800195c:	f64f 5188 	movw	r1, #64904	@ 0xfd88
 8001960:	487d      	ldr	r0, [pc, #500]	@ (8001b58 <MX_GPIO_Init+0x2f4>)
 8001962:	f001 fdbb 	bl	80034dc <HAL_GPIO_WritePin>
                          |OUT3_0_Pin|OUT2_0_Pin|DSEL0_0_Pin|DEN_0_Pin
                          |OUT1_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PWR_24V_EN_Pin|PWR_SLEEP_Pin|LEM_OC_8_Pin, GPIO_PIN_RESET);
 8001966:	2200      	movs	r2, #0
 8001968:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800196c:	487b      	ldr	r0, [pc, #492]	@ (8001b5c <MX_GPIO_Init+0x2f8>)
 800196e:	f001 fdb5 	bl	80034dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT0_0_Pin|DSEL1_1_Pin, GPIO_PIN_RESET);
 8001972:	2200      	movs	r2, #0
 8001974:	f44f 4104 	mov.w	r1, #33792	@ 0x8400
 8001978:	4879      	ldr	r0, [pc, #484]	@ (8001b60 <MX_GPIO_Init+0x2fc>)
 800197a:	f001 fdaf 	bl	80034dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OUT3_1_Pin|OUT2_1_Pin|DSEL0_1_Pin|DEN_1_Pin
 800197e:	2200      	movs	r2, #0
 8001980:	f64f 7147 	movw	r1, #65351	@ 0xff47
 8001984:	4877      	ldr	r0, [pc, #476]	@ (8001b64 <MX_GPIO_Init+0x300>)
 8001986:	f001 fda9 	bl	80034dc <HAL_GPIO_WritePin>
                          |OUT1_1_Pin|OUT0_1_Pin|DSEL1_2_Pin|OUT3_2_Pin
                          |OUT2_4_Pin|OUT3_4_Pin|DSEL1_4_Pin|ISOSPI_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT2_2_Pin|DSEL0_2_Pin|DEN_2_Pin|OUT1_2_Pin
 800198a:	2200      	movs	r2, #0
 800198c:	21fc      	movs	r1, #252	@ 0xfc
 800198e:	4876      	ldr	r0, [pc, #472]	@ (8001b68 <MX_GPIO_Init+0x304>)
 8001990:	f001 fda4 	bl	80034dc <HAL_GPIO_WritePin>
                          |OUT0_2_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DEN_3_Pin|DSEL0_3_Pin|DSEL1_3_Pin|OUT1_4_Pin
 8001994:	2200      	movs	r2, #0
 8001996:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 800199a:	4874      	ldr	r0, [pc, #464]	@ (8001b6c <MX_GPIO_Init+0x308>)
 800199c:	f001 fd9e 	bl	80034dc <HAL_GPIO_WritePin>
                          |DEN_4_Pin|DSEL0_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT0_3_Pin|OUT1_3_Pin|OUT2_3_Pin|OUT3_3_Pin
 80019a0:	2200      	movs	r2, #0
 80019a2:	f44f 411f 	mov.w	r1, #40704	@ 0x9f00
 80019a6:	4872      	ldr	r0, [pc, #456]	@ (8001b70 <MX_GPIO_Init+0x30c>)
 80019a8:	f001 fd98 	bl	80034dc <HAL_GPIO_WritePin>
                          |LEM_OC_1_Pin|OUT0_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LEM_OC_6_Pin EN_5V_Pin EN_3V3A_Pin DSEL1_0_Pin
                           OUT3_0_Pin OUT2_0_Pin DSEL0_0_Pin DEN_0_Pin
                           OUT1_0_Pin */
  GPIO_InitStruct.Pin = LEM_OC_6_Pin|EN_5V_Pin|EN_3V3A_Pin|DSEL1_0_Pin
 80019ac:	f64f 5388 	movw	r3, #64904	@ 0xfd88
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT3_0_Pin|OUT2_0_Pin|DSEL0_0_Pin|DEN_0_Pin
                          |OUT1_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c2:	4619      	mov	r1, r3
 80019c4:	4864      	ldr	r0, [pc, #400]	@ (8001b58 <MX_GPIO_Init+0x2f4>)
 80019c6:	f001 fbdd 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEM_OC_5_Pin LEM_OC_4_Pin */
  GPIO_InitStruct.Pin = LEM_OC_5_Pin|LEM_OC_4_Pin;
 80019ca:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 80019ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019d0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019de:	4619      	mov	r1, r3
 80019e0:	4862      	ldr	r0, [pc, #392]	@ (8001b6c <MX_GPIO_Init+0x308>)
 80019e2:	f001 fbcf 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_9_Pin IN_8_Pin IN_7_Pin IN_6_Pin
                           IN_5_Pin IN_4_Pin IN_3_Pin IN_2_Pin
                           IN_1_Pin PG_5V_Pin */
  GPIO_InitStruct.Pin = IN_9_Pin|IN_8_Pin|IN_7_Pin|IN_6_Pin
 80019e6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80019ea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |IN_5_Pin|IN_4_Pin|IN_3_Pin|IN_2_Pin
                          |IN_1_Pin|PG_5V_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f8:	4619      	mov	r1, r3
 80019fa:	4858      	ldr	r0, [pc, #352]	@ (8001b5c <MX_GPIO_Init+0x2f8>)
 80019fc:	f001 fbc2 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_FLT_Pin LEM_OC_2_Pin */
  GPIO_InitStruct.Pin = PWR_FLT_Pin|LEM_OC_2_Pin;
 8001a00:	f640 0304 	movw	r3, #2052	@ 0x804
 8001a04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a06:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a14:	4619      	mov	r1, r3
 8001a16:	4852      	ldr	r0, [pc, #328]	@ (8001b60 <MX_GPIO_Init+0x2fc>)
 8001a18:	f001 fbb4 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG_3V3A_Pin */
  GPIO_InitStruct.Pin = PG_3V3A_Pin;
 8001a1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a22:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PG_3V3A_GPIO_Port, &GPIO_InitStruct);
 8001a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a30:	4619      	mov	r1, r3
 8001a32:	484a      	ldr	r0, [pc, #296]	@ (8001b5c <MX_GPIO_Init+0x2f8>)
 8001a34:	f001 fba6 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_24V_EN_Pin PWR_SLEEP_Pin LEM_OC_8_Pin */
  GPIO_InitStruct.Pin = PWR_24V_EN_Pin|PWR_SLEEP_Pin|LEM_OC_8_Pin;
 8001a38:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4842      	ldr	r0, [pc, #264]	@ (8001b5c <MX_GPIO_Init+0x2f8>)
 8001a52:	f001 fb97 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEM_OC_7_Pin */
  GPIO_InitStruct.Pin = LEM_OC_7_Pin;
 8001a56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LEM_OC_7_GPIO_Port, &GPIO_InitStruct);
 8001a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	483a      	ldr	r0, [pc, #232]	@ (8001b58 <MX_GPIO_Init+0x2f4>)
 8001a6e:	f001 fb89 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT0_0_Pin DSEL1_1_Pin */
  GPIO_InitStruct.Pin = OUT0_0_Pin|DSEL1_1_Pin;
 8001a72:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4835      	ldr	r0, [pc, #212]	@ (8001b60 <MX_GPIO_Init+0x2fc>)
 8001a8c:	f001 fb7a 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEM_OC_3_Pin IN_15_Pin IN_14_Pin IN_13_Pin
                           IN_12_Pin */
  GPIO_InitStruct.Pin = LEM_OC_3_Pin|IN_15_Pin|IN_14_Pin|IN_13_Pin
 8001a90:	f244 3330 	movw	r3, #17200	@ 0x4330
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
                          |IN_12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	482e      	ldr	r0, [pc, #184]	@ (8001b60 <MX_GPIO_Init+0x2fc>)
 8001aa6:	f001 fb6d 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT3_1_Pin OUT2_1_Pin DSEL0_1_Pin DEN_1_Pin
                           OUT1_1_Pin OUT0_1_Pin DSEL1_2_Pin OUT3_2_Pin
                           OUT2_4_Pin OUT3_4_Pin DSEL1_4_Pin ISOSPI_EN_Pin */
  GPIO_InitStruct.Pin = OUT3_1_Pin|OUT2_1_Pin|DSEL0_1_Pin|DEN_1_Pin
 8001aaa:	f64f 7347 	movw	r3, #65351	@ 0xff47
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT1_1_Pin|OUT0_1_Pin|DSEL1_2_Pin|OUT3_2_Pin
                          |OUT2_4_Pin|OUT3_4_Pin|DSEL1_4_Pin|ISOSPI_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4828      	ldr	r0, [pc, #160]	@ (8001b64 <MX_GPIO_Init+0x300>)
 8001ac4:	f001 fb5e 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT2_2_Pin DSEL0_2_Pin DEN_2_Pin OUT1_2_Pin
                           OUT0_2_Pin LED_Pin */
  GPIO_InitStruct.Pin = OUT2_2_Pin|DSEL0_2_Pin|DEN_2_Pin|OUT1_2_Pin
 8001ac8:	23fc      	movs	r3, #252	@ 0xfc
 8001aca:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT0_2_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001acc:	2301      	movs	r3, #1
 8001ace:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ad8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001adc:	4619      	mov	r1, r3
 8001ade:	4822      	ldr	r0, [pc, #136]	@ (8001b68 <MX_GPIO_Init+0x304>)
 8001ae0:	f001 fb50 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEM_OC_9_Pin LEM_OC_10_Pin */
  GPIO_InitStruct.Pin = LEM_OC_9_Pin|LEM_OC_10_Pin;
 8001ae4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001aea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af8:	4619      	mov	r1, r3
 8001afa:	481b      	ldr	r0, [pc, #108]	@ (8001b68 <MX_GPIO_Init+0x304>)
 8001afc:	f001 fb42 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : DEN_3_Pin DSEL0_3_Pin DSEL1_3_Pin OUT1_4_Pin
                           DEN_4_Pin DSEL0_4_Pin */
  GPIO_InitStruct.Pin = DEN_3_Pin|DSEL0_3_Pin|DSEL1_3_Pin|OUT1_4_Pin
 8001b00:	f44f 53fc 	mov.w	r3, #8064	@ 0x1f80
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DEN_4_Pin|DSEL0_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b06:	2301      	movs	r3, #1
 8001b08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b16:	4619      	mov	r1, r3
 8001b18:	4814      	ldr	r0, [pc, #80]	@ (8001b6c <MX_GPIO_Init+0x308>)
 8001b1a:	f001 fb33 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT0_3_Pin OUT1_3_Pin OUT2_3_Pin OUT3_3_Pin
                           LEM_OC_1_Pin OUT0_4_Pin */
  GPIO_InitStruct.Pin = OUT0_3_Pin|OUT1_3_Pin|OUT2_3_Pin|OUT3_3_Pin
 8001b1e:	f44f 431f 	mov.w	r3, #40704	@ 0x9f00
 8001b22:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LEM_OC_1_Pin|OUT0_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b24:	2301      	movs	r3, #1
 8001b26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b34:	4619      	mov	r1, r3
 8001b36:	480e      	ldr	r0, [pc, #56]	@ (8001b70 <MX_GPIO_Init+0x30c>)
 8001b38:	f001 fb24 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_20_Pin IN_19_Pin IN_18_Pin IN_17_Pin
                           IN_16_Pin */
  GPIO_InitStruct.Pin = IN_20_Pin|IN_19_Pin|IN_18_Pin|IN_17_Pin
 8001b3c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
                          |IN_16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b42:	2300      	movs	r3, #0
 8001b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b4e:	4619      	mov	r1, r3
 8001b50:	e010      	b.n	8001b74 <MX_GPIO_Init+0x310>
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40021400 	.word	0x40021400
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020c00 	.word	0x40020c00
 8001b68:	40021800 	.word	0x40021800
 8001b6c:	40020800 	.word	0x40020800
 8001b70:	40020000 	.word	0x40020000
 8001b74:	4809      	ldr	r0, [pc, #36]	@ (8001b9c <MX_GPIO_Init+0x338>)
 8001b76:	f001 fb05 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_11_Pin IN_10_Pin */
  GPIO_InitStruct.Pin = IN_11_Pin|IN_10_Pin;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4804      	ldr	r0, [pc, #16]	@ (8001ba0 <MX_GPIO_Init+0x33c>)
 8001b8e:	f001 faf9 	bl	8003184 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b92:	bf00      	nop
 8001b94:	3738      	adds	r7, #56	@ 0x38
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40021800 	.word	0x40021800
 8001ba0:	40021000 	.word	0x40021000

08001ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba8:	b672      	cpsid	i
}
 8001baa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <Error_Handler+0x8>

08001bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <HAL_MspInit+0x4c>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001bfc <HAL_MspInit+0x4c>)
 8001bc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bfc <HAL_MspInit+0x4c>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bce:	607b      	str	r3, [r7, #4]
 8001bd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <HAL_MspInit+0x4c>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	4a08      	ldr	r2, [pc, #32]	@ (8001bfc <HAL_MspInit+0x4c>)
 8001bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be2:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <HAL_MspInit+0x4c>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bea:	603b      	str	r3, [r7, #0]
 8001bec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800

08001c00 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08c      	sub	sp, #48	@ 0x30
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a31      	ldr	r2, [pc, #196]	@ (8001ce4 <HAL_ADC_MspInit+0xe4>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d15b      	bne.n	8001cda <HAL_ADC_MspInit+0xda>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	61bb      	str	r3, [r7, #24]
 8001c26:	4b30      	ldr	r3, [pc, #192]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c32:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c3a:	61bb      	str	r3, [r7, #24]
 8001c3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	4b29      	ldr	r3, [pc, #164]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	4a28      	ldr	r2, [pc, #160]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	4a21      	ldr	r2, [pc, #132]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c80:	f043 0302 	orr.w	r3, r3, #2
 8001c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c86:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <HAL_ADC_MspInit+0xe8>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c92:	233f      	movs	r3, #63	@ 0x3f
 8001c94:	61fb      	str	r3, [r7, #28]
                          |IS_4_Pin|PWR_CURRENT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c96:	2303      	movs	r3, #3
 8001c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4811      	ldr	r0, [pc, #68]	@ (8001cec <HAL_ADC_MspInit+0xec>)
 8001ca6:	f001 fa6d 	bl	8003184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEM_1_Pin|LEM_2_Pin|LEM_3_Pin|LEM_4_Pin
 8001caa:	23ff      	movs	r3, #255	@ 0xff
 8001cac:	61fb      	str	r3, [r7, #28]
                          |LEM_5_Pin|LEM_6_Pin|LEM_7_Pin|LEM_8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 031c 	add.w	r3, r7, #28
 8001cba:	4619      	mov	r1, r3
 8001cbc:	480c      	ldr	r0, [pc, #48]	@ (8001cf0 <HAL_ADC_MspInit+0xf0>)
 8001cbe:	f001 fa61 	bl	8003184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEM9_Pin|LEM10_Pin;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cce:	f107 031c 	add.w	r3, r7, #28
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4807      	ldr	r0, [pc, #28]	@ (8001cf4 <HAL_ADC_MspInit+0xf4>)
 8001cd6:	f001 fa55 	bl	8003184 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001cda:	bf00      	nop
 8001cdc:	3730      	adds	r7, #48	@ 0x30
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40012000 	.word	0x40012000
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020800 	.word	0x40020800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	@ 0x30
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a42      	ldr	r2, [pc, #264]	@ (8001e20 <HAL_CAN_MspInit+0x128>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d135      	bne.n	8001d86 <HAL_CAN_MspInit+0x8e>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001d1a:	4b42      	ldr	r3, [pc, #264]	@ (8001e24 <HAL_CAN_MspInit+0x12c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	4a40      	ldr	r2, [pc, #256]	@ (8001e24 <HAL_CAN_MspInit+0x12c>)
 8001d22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001d24:	4b3f      	ldr	r3, [pc, #252]	@ (8001e24 <HAL_CAN_MspInit+0x12c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d10d      	bne.n	8001d48 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61bb      	str	r3, [r7, #24]
 8001d30:	4b3d      	ldr	r3, [pc, #244]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d34:	4a3c      	ldr	r2, [pc, #240]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001d36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d3c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d44:	61bb      	str	r3, [r7, #24]
 8001d46:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	4b36      	ldr	r3, [pc, #216]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d50:	4a35      	ldr	r2, [pc, #212]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d58:	4b33      	ldr	r3, [pc, #204]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PG0     ------> CAN1_RX
    PG1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d64:	2303      	movs	r3, #3
 8001d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d70:	2303      	movs	r3, #3
 8001d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d74:	2309      	movs	r3, #9
 8001d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	482b      	ldr	r0, [pc, #172]	@ (8001e2c <HAL_CAN_MspInit+0x134>)
 8001d80:	f001 fa00 	bl	8003184 <HAL_GPIO_Init>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001d84:	e048      	b.n	8001e18 <HAL_CAN_MspInit+0x120>
  else if(hcan->Instance==CAN2)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a29      	ldr	r2, [pc, #164]	@ (8001e30 <HAL_CAN_MspInit+0x138>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d143      	bne.n	8001e18 <HAL_CAN_MspInit+0x120>
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001d90:	4b24      	ldr	r3, [pc, #144]	@ (8001e24 <HAL_CAN_MspInit+0x12c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	3301      	adds	r3, #1
 8001d96:	4a23      	ldr	r2, [pc, #140]	@ (8001e24 <HAL_CAN_MspInit+0x12c>)
 8001d98:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001d9a:	4b22      	ldr	r3, [pc, #136]	@ (8001e24 <HAL_CAN_MspInit+0x12c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d10d      	bne.n	8001dbe <HAL_CAN_MspInit+0xc6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	4b20      	ldr	r3, [pc, #128]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	4a1f      	ldr	r2, [pc, #124]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001dac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	4b19      	ldr	r3, [pc, #100]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	4a18      	ldr	r2, [pc, #96]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001dc8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dce:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	4b12      	ldr	r3, [pc, #72]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a11      	ldr	r2, [pc, #68]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001de4:	f043 0302 	orr.w	r3, r3, #2
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b0f      	ldr	r3, [pc, #60]	@ (8001e28 <HAL_CAN_MspInit+0x130>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001df6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e04:	2303      	movs	r3, #3
 8001e06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001e08:	2309      	movs	r3, #9
 8001e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	4619      	mov	r1, r3
 8001e12:	4808      	ldr	r0, [pc, #32]	@ (8001e34 <HAL_CAN_MspInit+0x13c>)
 8001e14:	f001 f9b6 	bl	8003184 <HAL_GPIO_Init>
}
 8001e18:	bf00      	nop
 8001e1a:	3730      	adds	r7, #48	@ 0x30
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40006400 	.word	0x40006400
 8001e24:	20000320 	.word	0x20000320
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40021800 	.word	0x40021800
 8001e30:	40006800 	.word	0x40006800
 8001e34:	40020400 	.word	0x40020400

08001e38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a19      	ldr	r2, [pc, #100]	@ (8001ebc <HAL_I2C_MspInit+0x84>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d12b      	bne.n	8001eb2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	4b18      	ldr	r3, [pc, #96]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a17      	ldr	r2, [pc, #92]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e64:	f043 0320 	orr.w	r3, r3, #32
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0320 	and.w	r3, r3, #32
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e76:	2303      	movs	r3, #3
 8001e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e7a:	2312      	movs	r3, #18
 8001e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e82:	2303      	movs	r3, #3
 8001e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e86:	2304      	movs	r3, #4
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4619      	mov	r1, r3
 8001e90:	480c      	ldr	r0, [pc, #48]	@ (8001ec4 <HAL_I2C_MspInit+0x8c>)
 8001e92:	f001 f977 	bl	8003184 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001ea0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001eb2:	bf00      	nop
 8001eb4:	3728      	adds	r7, #40	@ 0x28
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40005800 	.word	0x40005800
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40021400 	.word	0x40021400

08001ec8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	@ 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	@ (8001f4c <HAL_SPI_MspInit+0x84>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12b      	bne.n	8001f42 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b18      	ldr	r3, [pc, #96]	@ (8001f50 <HAL_SPI_MspInit+0x88>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef2:	4a17      	ldr	r2, [pc, #92]	@ (8001f50 <HAL_SPI_MspInit+0x88>)
 8001ef4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001efa:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_SPI_MspInit+0x88>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <HAL_SPI_MspInit+0x88>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	4a10      	ldr	r2, [pc, #64]	@ (8001f50 <HAL_SPI_MspInit+0x88>)
 8001f10:	f043 0310 	orr.w	r3, r3, #16
 8001f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <HAL_SPI_MspInit+0x88>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	f003 0310 	and.w	r3, r3, #16
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    PE2     ------> SPI4_SCK
    PE4     ------> SPI4_NSS
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001f22:	2374      	movs	r3, #116	@ 0x74
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001f32:	2305      	movs	r3, #5
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4805      	ldr	r0, [pc, #20]	@ (8001f54 <HAL_SPI_MspInit+0x8c>)
 8001f3e:	f001 f921 	bl	8003184 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 8001f42:	bf00      	nop
 8001f44:	3728      	adds	r7, #40	@ 0x28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40013400 	.word	0x40013400
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40021000 	.word	0x40021000

08001f58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <HAL_UART_MspInit+0x84>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d12b      	bne.n	8001fd2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b18      	ldr	r3, [pc, #96]	@ (8001fe0 <HAL_UART_MspInit+0x88>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	4a17      	ldr	r2, [pc, #92]	@ (8001fe0 <HAL_UART_MspInit+0x88>)
 8001f84:	f043 0310 	orr.w	r3, r3, #16
 8001f88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8a:	4b15      	ldr	r3, [pc, #84]	@ (8001fe0 <HAL_UART_MspInit+0x88>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f003 0310 	and.w	r3, r3, #16
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <HAL_UART_MspInit+0x88>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <HAL_UART_MspInit+0x88>)
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe0 <HAL_UART_MspInit+0x88>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fb2:	23c0      	movs	r3, #192	@ 0xc0
 8001fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fc2:	2307      	movs	r3, #7
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4805      	ldr	r0, [pc, #20]	@ (8001fe4 <HAL_UART_MspInit+0x8c>)
 8001fce:	f001 f8d9 	bl	8003184 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001fd2:	bf00      	nop
 8001fd4:	3728      	adds	r7, #40	@ 0x28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40011000 	.word	0x40011000
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020400 	.word	0x40020400

08001fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <NMI_Handler+0x4>

08001ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <HardFault_Handler+0x4>

08001ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <MemManage_Handler+0x4>

08002000 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <BusFault_Handler+0x4>

08002008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <UsageFault_Handler+0x4>

08002010 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201e:	b480      	push	{r7}
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203e:	f000 f975 	bl	800232c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}

08002046 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_IRQn 0 */
 // HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt (PWR_FLT).
  */
void EXTI2_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002058:	2004      	movs	r0, #4
 800205a:	f001 fa73 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <EXTI9_5_IRQHandler>:
/**
  * @brief This function handles EXTI line[9:5] interrupts.
  *        Handles: OC_7 (PE9), OC_4 (PC6), PG9 (LEM_OC10), OC_9 (PG8)
  */
void EXTI9_5_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET) {
 8002068:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <EXTI9_5_IRQHandler+0x44>)
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002070:	2b00      	cmp	r3, #0
 8002072:	d002      	beq.n	800207a <EXTI9_5_IRQHandler+0x16>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);  // OC_4
 8002074:	2040      	movs	r0, #64	@ 0x40
 8002076:	f001 fa65 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
  }
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET) {
 800207a:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <EXTI9_5_IRQHandler+0x44>)
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <EXTI9_5_IRQHandler+0x2a>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);  // OC_9
 8002086:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800208a:	f001 fa5b 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
  }
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET) {
 800208e:	4b06      	ldr	r3, [pc, #24]	@ (80020a8 <EXTI9_5_IRQHandler+0x44>)
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <EXTI9_5_IRQHandler+0x3e>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);  // OC_7 or LEM_OC10
 800209a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800209e:	f001 fa51 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40013c00 	.word	0x40013c00

080020ac <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  *        Handles: OC_2 (PB11), PG_3V3A (PF12), TMP_ALRT (PC13)
  */
void EXTI15_10_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_11) != RESET) {
 80020b0:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <EXTI15_10_IRQHandler+0x44>)
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d003      	beq.n	80020c4 <EXTI15_10_IRQHandler+0x18>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);  // OC_2
 80020bc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80020c0:	f001 fa40 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
  }
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_12) != RESET) {
 80020c4:	4b0a      	ldr	r3, [pc, #40]	@ (80020f0 <EXTI15_10_IRQHandler+0x44>)
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <EXTI15_10_IRQHandler+0x2c>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);  // PG_3V3A
 80020d0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80020d4:	f001 fa36 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
  }
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET) {
 80020d8:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <EXTI15_10_IRQHandler+0x44>)
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <EXTI15_10_IRQHandler+0x40>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);  // TMP_ALRT
 80020e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020e8:	f001 fa2c 	bl	8003544 <HAL_GPIO_EXTI_IRQHandler>
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40013c00 	.word	0x40013c00

080020f4 <HAL_GPIO_EXTI_Callback>:
/**
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected to the EXTI line.
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback */
  switch(GPIO_Pin) {
 80020fe:	88fb      	ldrh	r3, [r7, #6]
 8002100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002104:	d037      	beq.n	8002176 <HAL_GPIO_EXTI_Callback+0x82>
 8002106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800210a:	dc38      	bgt.n	800217e <HAL_GPIO_EXTI_Callback+0x8a>
 800210c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002110:	d02d      	beq.n	800216e <HAL_GPIO_EXTI_Callback+0x7a>
 8002112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002116:	dc32      	bgt.n	800217e <HAL_GPIO_EXTI_Callback+0x8a>
 8002118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800211c:	d023      	beq.n	8002166 <HAL_GPIO_EXTI_Callback+0x72>
 800211e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002122:	dc2c      	bgt.n	800217e <HAL_GPIO_EXTI_Callback+0x8a>
 8002124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002128:	d019      	beq.n	800215e <HAL_GPIO_EXTI_Callback+0x6a>
 800212a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800212e:	dc26      	bgt.n	800217e <HAL_GPIO_EXTI_Callback+0x8a>
 8002130:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002134:	d00f      	beq.n	8002156 <HAL_GPIO_EXTI_Callback+0x62>
 8002136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800213a:	dc20      	bgt.n	800217e <HAL_GPIO_EXTI_Callback+0x8a>
 800213c:	2b04      	cmp	r3, #4
 800213e:	d002      	beq.n	8002146 <HAL_GPIO_EXTI_Callback+0x52>
 8002140:	2b40      	cmp	r3, #64	@ 0x40
 8002142:	d004      	beq.n	800214e <HAL_GPIO_EXTI_Callback+0x5a>
    case GPIO_PIN_13:  // TMP_ALRT
      BMU_Printf("\r\n[IRQ] Temperature Alert!\r\n");
      break;

    default:
      break;
 8002144:	e01b      	b.n	800217e <HAL_GPIO_EXTI_Callback+0x8a>
      BMU_Printf("\r\n[IRQ] Power Fault detected!\r\n");
 8002146:	4810      	ldr	r0, [pc, #64]	@ (8002188 <HAL_GPIO_EXTI_Callback+0x94>)
 8002148:	f7fe ffec 	bl	8001124 <BMU_Printf>
      break;
 800214c:	e018      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      BMU_Printf("\r\n[IRQ] Overcurrent 4 detected!\r\n");
 800214e:	480f      	ldr	r0, [pc, #60]	@ (800218c <HAL_GPIO_EXTI_Callback+0x98>)
 8002150:	f7fe ffe8 	bl	8001124 <BMU_Printf>
      break;
 8002154:	e014      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      BMU_Printf("\r\n[IRQ] Overcurrent 9 detected!\r\n");
 8002156:	480e      	ldr	r0, [pc, #56]	@ (8002190 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002158:	f7fe ffe4 	bl	8001124 <BMU_Printf>
      break;
 800215c:	e010      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      BMU_Printf("\r\n[IRQ] Overcurrent 7/10 detected!\r\n");
 800215e:	480d      	ldr	r0, [pc, #52]	@ (8002194 <HAL_GPIO_EXTI_Callback+0xa0>)
 8002160:	f7fe ffe0 	bl	8001124 <BMU_Printf>
      break;
 8002164:	e00c      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      BMU_Printf("\r\n[IRQ] Overcurrent 2 detected!\r\n");
 8002166:	480c      	ldr	r0, [pc, #48]	@ (8002198 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002168:	f7fe ffdc 	bl	8001124 <BMU_Printf>
      break;
 800216c:	e008      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      BMU_Printf("\r\n[IRQ] 3V3A Power Good changed!\r\n");
 800216e:	480b      	ldr	r0, [pc, #44]	@ (800219c <HAL_GPIO_EXTI_Callback+0xa8>)
 8002170:	f7fe ffd8 	bl	8001124 <BMU_Printf>
      break;
 8002174:	e004      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      BMU_Printf("\r\n[IRQ] Temperature Alert!\r\n");
 8002176:	480a      	ldr	r0, [pc, #40]	@ (80021a0 <HAL_GPIO_EXTI_Callback+0xac>)
 8002178:	f7fe ffd4 	bl	8001124 <BMU_Printf>
      break;
 800217c:	e000      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x8c>
      break;
 800217e:	bf00      	nop
  }
  /* USER CODE END HAL_GPIO_EXTI_Callback */
}
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	08006458 	.word	0x08006458
 800218c:	08006478 	.word	0x08006478
 8002190:	0800649c 	.word	0x0800649c
 8002194:	080064c0 	.word	0x080064c0
 8002198:	080064e8 	.word	0x080064e8
 800219c:	0800650c 	.word	0x0800650c
 80021a0:	08006530 	.word	0x08006530

080021a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ac:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <_sbrk+0x5c>)
 80021ae:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <_sbrk+0x60>)
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b8:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <_sbrk+0x64>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d102      	bne.n	80021c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c0:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <_sbrk+0x64>)
 80021c2:	4a12      	ldr	r2, [pc, #72]	@ (800220c <_sbrk+0x68>)
 80021c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021c6:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <_sbrk+0x64>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d207      	bcs.n	80021e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021d4:	f003 f8ea 	bl	80053ac <__errno>
 80021d8:	4603      	mov	r3, r0
 80021da:	220c      	movs	r2, #12
 80021dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021de:	f04f 33ff 	mov.w	r3, #4294967295
 80021e2:	e009      	b.n	80021f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021e4:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ea:	4b07      	ldr	r3, [pc, #28]	@ (8002208 <_sbrk+0x64>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4413      	add	r3, r2
 80021f2:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <_sbrk+0x64>)
 80021f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021f6:	68fb      	ldr	r3, [r7, #12]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20050000 	.word	0x20050000
 8002204:	00000400 	.word	0x00000400
 8002208:	20000324 	.word	0x20000324
 800220c:	20000478 	.word	0x20000478

08002210 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002214:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <SystemInit+0x20>)
 8002216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221a:	4a05      	ldr	r2, [pc, #20]	@ (8002230 <SystemInit+0x20>)
 800221c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	e000ed00 	.word	0xe000ed00

08002234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800226c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002238:	f7ff ffea 	bl	8002210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800223e:	490d      	ldr	r1, [pc, #52]	@ (8002274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002244:	e002      	b.n	800224c <LoopCopyDataInit>

08002246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800224a:	3304      	adds	r3, #4

0800224c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800224c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800224e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002250:	d3f9      	bcc.n	8002246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002252:	4a0a      	ldr	r2, [pc, #40]	@ (800227c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002254:	4c0a      	ldr	r4, [pc, #40]	@ (8002280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002258:	e001      	b.n	800225e <LoopFillZerobss>

0800225a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800225a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800225c:	3204      	adds	r2, #4

0800225e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800225e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002260:	d3fb      	bcc.n	800225a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002262:	f003 f8a9 	bl	80053b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002266:	f7ff f807 	bl	8001278 <main>
  bx  lr    
 800226a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800226c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002274:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002278:	08006744 	.word	0x08006744
  ldr r2, =_sbss
 800227c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002280:	20000474 	.word	0x20000474

08002284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002284:	e7fe      	b.n	8002284 <ADC_IRQHandler>
	...

08002288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800228c:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <HAL_Init+0x40>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0d      	ldr	r2, [pc, #52]	@ (80022c8 <HAL_Init+0x40>)
 8002292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002298:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <HAL_Init+0x40>)
 800229e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022a4:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a07      	ldr	r2, [pc, #28]	@ (80022c8 <HAL_Init+0x40>)
 80022aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b0:	2003      	movs	r0, #3
 80022b2:	f000 ff33 	bl	800311c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022b6:	200f      	movs	r0, #15
 80022b8:	f000 f808 	bl	80022cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022bc:	f7ff fc78 	bl	8001bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40023c00 	.word	0x40023c00

080022cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <HAL_InitTick+0x54>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4b12      	ldr	r3, [pc, #72]	@ (8002324 <HAL_InitTick+0x58>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	4619      	mov	r1, r3
 80022de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 ff3d 	bl	800316a <HAL_SYSTICK_Config>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e00e      	b.n	8002318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b0f      	cmp	r3, #15
 80022fe:	d80a      	bhi.n	8002316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002300:	2200      	movs	r2, #0
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	f000 ff13 	bl	8003132 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800230c:	4a06      	ldr	r2, [pc, #24]	@ (8002328 <HAL_InitTick+0x5c>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e000      	b.n	8002318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000000 	.word	0x20000000
 8002324:	20000008 	.word	0x20000008
 8002328:	20000004 	.word	0x20000004

0800232c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <HAL_IncTick+0x20>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <HAL_IncTick+0x24>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4413      	add	r3, r2
 800233c:	4a04      	ldr	r2, [pc, #16]	@ (8002350 <HAL_IncTick+0x24>)
 800233e:	6013      	str	r3, [r2, #0]
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	20000008 	.word	0x20000008
 8002350:	20000328 	.word	0x20000328

08002354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return uwTick;
 8002358:	4b03      	ldr	r3, [pc, #12]	@ (8002368 <HAL_GetTick+0x14>)
 800235a:	681b      	ldr	r3, [r3, #0]
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	20000328 	.word	0x20000328

0800236c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002374:	f7ff ffee 	bl	8002354 <HAL_GetTick>
 8002378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002384:	d005      	beq.n	8002392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <HAL_Delay+0x44>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4413      	add	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002392:	bf00      	nop
 8002394:	f7ff ffde 	bl	8002354 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d8f7      	bhi.n	8002394 <HAL_Delay+0x28>
  {
  }
}
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000008 	.word	0x20000008

080023b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023bc:	2300      	movs	r3, #0
 80023be:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e033      	b.n	8002432 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff fc14 	bl	8001c00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f003 0310 	and.w	r3, r3, #16
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d118      	bne.n	8002424 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023fa:	f023 0302 	bic.w	r3, r3, #2
 80023fe:	f043 0202 	orr.w	r2, r3, #2
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 faca 	bl	80029a0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	f023 0303 	bic.w	r3, r3, #3
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	641a      	str	r2, [r3, #64]	@ 0x40
 8002422:	e001      	b.n	8002428 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_ADC_Start+0x1a>
 8002452:	2302      	movs	r3, #2
 8002454:	e097      	b.n	8002586 <HAL_ADC_Start+0x14a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	2b01      	cmp	r3, #1
 800246a:	d018      	beq.n	800249e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f042 0201 	orr.w	r2, r2, #1
 800247a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800247c:	4b45      	ldr	r3, [pc, #276]	@ (8002594 <HAL_ADC_Start+0x158>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a45      	ldr	r2, [pc, #276]	@ (8002598 <HAL_ADC_Start+0x15c>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0c9a      	lsrs	r2, r3, #18
 8002488:	4613      	mov	r3, r2
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	4413      	add	r3, r2
 800248e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002490:	e002      	b.n	8002498 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	3b01      	subs	r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f9      	bne.n	8002492 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d15f      	bne.n	800256c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d007      	beq.n	80024de <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024d6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ea:	d106      	bne.n	80024fa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f0:	f023 0206 	bic.w	r2, r3, #6
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	645a      	str	r2, [r3, #68]	@ 0x44
 80024f8:	e002      	b.n	8002500 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002508:	4b24      	ldr	r3, [pc, #144]	@ (800259c <HAL_ADC_Start+0x160>)
 800250a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002514:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 031f 	and.w	r3, r3, #31
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10f      	bne.n	8002542 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d129      	bne.n	8002584 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	e020      	b.n	8002584 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a16      	ldr	r2, [pc, #88]	@ (80025a0 <HAL_ADC_Start+0x164>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d11b      	bne.n	8002584 <HAL_ADC_Start+0x148>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d114      	bne.n	8002584 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	e00b      	b.n	8002584 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002570:	f043 0210 	orr.w	r2, r3, #16
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	f043 0201 	orr.w	r2, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000000 	.word	0x20000000
 8002598:	431bde83 	.word	0x431bde83
 800259c:	40012300 	.word	0x40012300
 80025a0:	40012000 	.word	0x40012000

080025a4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_Stop+0x16>
 80025b6:	2302      	movs	r3, #2
 80025b8:	e021      	b.n	80025fe <HAL_ADC_Stop+0x5a>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0201 	bic.w	r2, r2, #1
 80025d0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b084      	sub	sp, #16
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002626:	d113      	bne.n	8002650 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002636:	d10b      	bne.n	8002650 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263c:	f043 0220 	orr.w	r2, r3, #32
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e063      	b.n	8002718 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002650:	f7ff fe80 	bl	8002354 <HAL_GetTick>
 8002654:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002656:	e021      	b.n	800269c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265e:	d01d      	beq.n	800269c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d007      	beq.n	8002676 <HAL_ADC_PollForConversion+0x6c>
 8002666:	f7ff fe75 	bl	8002354 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	d212      	bcs.n	800269c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b02      	cmp	r3, #2
 8002682:	d00b      	beq.n	800269c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	f043 0204 	orr.w	r2, r3, #4
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e03d      	b.n	8002718 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d1d6      	bne.n	8002658 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f06f 0212 	mvn.w	r2, #18
 80026b2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d123      	bne.n	8002716 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d11f      	bne.n	8002716 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026dc:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d006      	beq.n	80026f2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d111      	bne.n	8002716 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d105      	bne.n	8002716 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	f043 0201 	orr.w	r2, r3, #1
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800272e:	4618      	mov	r0, r3
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002746:	2300      	movs	r3, #0
 8002748:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x1c>
 8002754:	2302      	movs	r3, #2
 8002756:	e113      	b.n	8002980 <HAL_ADC_ConfigChannel+0x244>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b09      	cmp	r3, #9
 8002766:	d925      	bls.n	80027b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68d9      	ldr	r1, [r3, #12]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	b29b      	uxth	r3, r3
 8002774:	461a      	mov	r2, r3
 8002776:	4613      	mov	r3, r2
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	4413      	add	r3, r2
 800277c:	3b1e      	subs	r3, #30
 800277e:	2207      	movs	r2, #7
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43da      	mvns	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	400a      	ands	r2, r1
 800278c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68d9      	ldr	r1, [r3, #12]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	b29b      	uxth	r3, r3
 800279e:	4618      	mov	r0, r3
 80027a0:	4603      	mov	r3, r0
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	4403      	add	r3, r0
 80027a6:	3b1e      	subs	r3, #30
 80027a8:	409a      	lsls	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	e022      	b.n	80027fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6919      	ldr	r1, [r3, #16]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	b29b      	uxth	r3, r3
 80027c0:	461a      	mov	r2, r3
 80027c2:	4613      	mov	r3, r2
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	4413      	add	r3, r2
 80027c8:	2207      	movs	r2, #7
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	43da      	mvns	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	400a      	ands	r2, r1
 80027d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6919      	ldr	r1, [r3, #16]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	4618      	mov	r0, r3
 80027ea:	4603      	mov	r3, r0
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	4403      	add	r3, r0
 80027f0:	409a      	lsls	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b06      	cmp	r3, #6
 8002800:	d824      	bhi.n	800284c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	3b05      	subs	r3, #5
 8002814:	221f      	movs	r2, #31
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43da      	mvns	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	400a      	ands	r2, r1
 8002822:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	b29b      	uxth	r3, r3
 8002830:	4618      	mov	r0, r3
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	3b05      	subs	r3, #5
 800283e:	fa00 f203 	lsl.w	r2, r0, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	635a      	str	r2, [r3, #52]	@ 0x34
 800284a:	e04c      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b0c      	cmp	r3, #12
 8002852:	d824      	bhi.n	800289e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	3b23      	subs	r3, #35	@ 0x23
 8002866:	221f      	movs	r2, #31
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43da      	mvns	r2, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	400a      	ands	r2, r1
 8002874:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	b29b      	uxth	r3, r3
 8002882:	4618      	mov	r0, r3
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	3b23      	subs	r3, #35	@ 0x23
 8002890:	fa00 f203 	lsl.w	r2, r0, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	631a      	str	r2, [r3, #48]	@ 0x30
 800289c:	e023      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	4413      	add	r3, r2
 80028ae:	3b41      	subs	r3, #65	@ 0x41
 80028b0:	221f      	movs	r2, #31
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43da      	mvns	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	400a      	ands	r2, r1
 80028be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	4618      	mov	r0, r3
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685a      	ldr	r2, [r3, #4]
 80028d2:	4613      	mov	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	3b41      	subs	r3, #65	@ 0x41
 80028da:	fa00 f203 	lsl.w	r2, r0, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028e6:	4b29      	ldr	r3, [pc, #164]	@ (800298c <HAL_ADC_ConfigChannel+0x250>)
 80028e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a28      	ldr	r2, [pc, #160]	@ (8002990 <HAL_ADC_ConfigChannel+0x254>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d10f      	bne.n	8002914 <HAL_ADC_ConfigChannel+0x1d8>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b12      	cmp	r3, #18
 80028fa:	d10b      	bne.n	8002914 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a1d      	ldr	r2, [pc, #116]	@ (8002990 <HAL_ADC_ConfigChannel+0x254>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d12b      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x23a>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a1c      	ldr	r2, [pc, #112]	@ (8002994 <HAL_ADC_ConfigChannel+0x258>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d003      	beq.n	8002930 <HAL_ADC_ConfigChannel+0x1f4>
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2b11      	cmp	r3, #17
 800292e:	d122      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a11      	ldr	r2, [pc, #68]	@ (8002994 <HAL_ADC_ConfigChannel+0x258>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d111      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002952:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <HAL_ADC_ConfigChannel+0x25c>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_ADC_ConfigChannel+0x260>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	0c9a      	lsrs	r2, r3, #18
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002968:	e002      	b.n	8002970 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	3b01      	subs	r3, #1
 800296e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f9      	bne.n	800296a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	40012300 	.word	0x40012300
 8002990:	40012000 	.word	0x40012000
 8002994:	10000012 	.word	0x10000012
 8002998:	20000000 	.word	0x20000000
 800299c:	431bde83 	.word	0x431bde83

080029a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029a8:	4b79      	ldr	r3, [pc, #484]	@ (8002b90 <ADC_Init+0x1f0>)
 80029aa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	431a      	orrs	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6859      	ldr	r1, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	021a      	lsls	r2, r3, #8
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80029f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6859      	ldr	r1, [r3, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6899      	ldr	r1, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a32:	4a58      	ldr	r2, [pc, #352]	@ (8002b94 <ADC_Init+0x1f4>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d022      	beq.n	8002a7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6899      	ldr	r1, [r3, #8]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6899      	ldr	r1, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	e00f      	b.n	8002a9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a9c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0202 	bic.w	r2, r2, #2
 8002aac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	6899      	ldr	r1, [r3, #8]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	7e1b      	ldrb	r3, [r3, #24]
 8002ab8:	005a      	lsls	r2, r3, #1
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d01b      	beq.n	8002b04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ada:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002aea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	6859      	ldr	r1, [r3, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af6:	3b01      	subs	r3, #1
 8002af8:	035a      	lsls	r2, r3, #13
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	430a      	orrs	r2, r1
 8002b00:	605a      	str	r2, [r3, #4]
 8002b02:	e007      	b.n	8002b14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b12:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002b22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	051a      	lsls	r2, r3, #20
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6899      	ldr	r1, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002b56:	025a      	lsls	r2, r3, #9
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689a      	ldr	r2, [r3, #8]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6899      	ldr	r1, [r3, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	029a      	lsls	r2, r3, #10
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	430a      	orrs	r2, r1
 8002b82:	609a      	str	r2, [r3, #8]
}
 8002b84:	bf00      	nop
 8002b86:	3714      	adds	r7, #20
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	40012300 	.word	0x40012300
 8002b94:	0f000001 	.word	0x0f000001

08002b98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e0ed      	b.n	8002d86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d102      	bne.n	8002bbc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff f89e 	bl	8001cf8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bcc:	f7ff fbc2 	bl	8002354 <HAL_GetTick>
 8002bd0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bd2:	e012      	b.n	8002bfa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bd4:	f7ff fbbe 	bl	8002354 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b0a      	cmp	r3, #10
 8002be0:	d90b      	bls.n	8002bfa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2205      	movs	r2, #5
 8002bf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e0c5      	b.n	8002d86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0e5      	beq.n	8002bd4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0202 	bic.w	r2, r2, #2
 8002c16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c18:	f7ff fb9c 	bl	8002354 <HAL_GetTick>
 8002c1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c1e:	e012      	b.n	8002c46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c20:	f7ff fb98 	bl	8002354 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b0a      	cmp	r3, #10
 8002c2c:	d90b      	bls.n	8002c46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c32:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2205      	movs	r2, #5
 8002c3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e09f      	b.n	8002d86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1e5      	bne.n	8002c20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	7e1b      	ldrb	r3, [r3, #24]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d108      	bne.n	8002c6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	e007      	b.n	8002c7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	7e5b      	ldrb	r3, [r3, #25]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d108      	bne.n	8002c98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	e007      	b.n	8002ca8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ca6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	7e9b      	ldrb	r3, [r3, #26]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d108      	bne.n	8002cc2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0220 	orr.w	r2, r2, #32
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	e007      	b.n	8002cd2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0220 	bic.w	r2, r2, #32
 8002cd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7edb      	ldrb	r3, [r3, #27]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d108      	bne.n	8002cec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0210 	bic.w	r2, r2, #16
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	e007      	b.n	8002cfc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0210 	orr.w	r2, r2, #16
 8002cfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	7f1b      	ldrb	r3, [r3, #28]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d108      	bne.n	8002d16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f042 0208 	orr.w	r2, r2, #8
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	e007      	b.n	8002d26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0208 	bic.w	r2, r2, #8
 8002d24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	7f5b      	ldrb	r3, [r3, #29]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d108      	bne.n	8002d40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f042 0204 	orr.w	r2, r2, #4
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	e007      	b.n	8002d50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f022 0204 	bic.w	r2, r2, #4
 8002d4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	ea42 0103 	orr.w	r1, r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	1e5a      	subs	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d12e      	bne.n	8002e00 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2202      	movs	r2, #2
 8002da6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0201 	bic.w	r2, r2, #1
 8002db8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002dba:	f7ff facb 	bl	8002354 <HAL_GetTick>
 8002dbe:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002dc0:	e012      	b.n	8002de8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002dc2:	f7ff fac7 	bl	8002354 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b0a      	cmp	r3, #10
 8002dce:	d90b      	bls.n	8002de8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2205      	movs	r2, #5
 8002de0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e012      	b.n	8002e0e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1e5      	bne.n	8002dc2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	e006      	b.n	8002e0e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e04:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
  }
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b089      	sub	sp, #36	@ 0x24
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	60f8      	str	r0, [r7, #12]
 8002e1e:	60b9      	str	r1, [r7, #8]
 8002e20:	607a      	str	r2, [r7, #4]
 8002e22:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e34:	7ffb      	ldrb	r3, [r7, #31]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d003      	beq.n	8002e42 <HAL_CAN_AddTxMessage+0x2c>
 8002e3a:	7ffb      	ldrb	r3, [r7, #31]
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	f040 80ad 	bne.w	8002f9c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d105      	bne.n	8002e62 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 8095 	beq.w	8002f8c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	0e1b      	lsrs	r3, r3, #24
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	409a      	lsls	r2, r3
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d10d      	bne.n	8002e9a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e88:	68f9      	ldr	r1, [r7, #12]
 8002e8a:	6809      	ldr	r1, [r1, #0]
 8002e8c:	431a      	orrs	r2, r3
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	3318      	adds	r3, #24
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	440b      	add	r3, r1
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	e00f      	b.n	8002eba <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ea4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002eaa:	68f9      	ldr	r1, [r7, #12]
 8002eac:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002eae:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	3318      	adds	r3, #24
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	440b      	add	r3, r1
 8002eb8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6819      	ldr	r1, [r3, #0]
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	691a      	ldr	r2, [r3, #16]
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	3318      	adds	r3, #24
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	440b      	add	r3, r1
 8002eca:	3304      	adds	r3, #4
 8002ecc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	7d1b      	ldrb	r3, [r3, #20]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d111      	bne.n	8002efa <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	3318      	adds	r3, #24
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	6811      	ldr	r1, [r2, #0]
 8002eea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	3318      	adds	r3, #24
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	440b      	add	r3, r1
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3307      	adds	r3, #7
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	061a      	lsls	r2, r3, #24
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	3306      	adds	r3, #6
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	041b      	lsls	r3, r3, #16
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3305      	adds	r3, #5
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	021b      	lsls	r3, r3, #8
 8002f14:	4313      	orrs	r3, r2
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	3204      	adds	r2, #4
 8002f1a:	7812      	ldrb	r2, [r2, #0]
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	6811      	ldr	r1, [r2, #0]
 8002f22:	ea43 0200 	orr.w	r2, r3, r0
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	011b      	lsls	r3, r3, #4
 8002f2a:	440b      	add	r3, r1
 8002f2c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002f30:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	3303      	adds	r3, #3
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	061a      	lsls	r2, r3, #24
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	041b      	lsls	r3, r3, #16
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3301      	adds	r3, #1
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	021b      	lsls	r3, r3, #8
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	7812      	ldrb	r2, [r2, #0]
 8002f52:	4610      	mov	r0, r2
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	6811      	ldr	r1, [r2, #0]
 8002f58:	ea43 0200 	orr.w	r2, r3, r0
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	440b      	add	r3, r1
 8002f62:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002f66:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	3318      	adds	r3, #24
 8002f70:	011b      	lsls	r3, r3, #4
 8002f72:	4413      	add	r3, r2
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	6811      	ldr	r1, [r2, #0]
 8002f7a:	f043 0201 	orr.w	r2, r3, #1
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	3318      	adds	r3, #24
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	440b      	add	r3, r1
 8002f86:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	e00e      	b.n	8002faa <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e006      	b.n	8002faa <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
  }
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3724      	adds	r7, #36	@ 0x24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
	...

08002fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002ffc <__NVIC_SetPriorityGrouping+0x44>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fe0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fe4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fe8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fea:	4a04      	ldr	r2, [pc, #16]	@ (8002ffc <__NVIC_SetPriorityGrouping+0x44>)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	60d3      	str	r3, [r2, #12]
}
 8002ff0:	bf00      	nop
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000ed00 	.word	0xe000ed00

08003000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003004:	4b04      	ldr	r3, [pc, #16]	@ (8003018 <__NVIC_GetPriorityGrouping+0x18>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	0a1b      	lsrs	r3, r3, #8
 800300a:	f003 0307 	and.w	r3, r3, #7
}
 800300e:	4618      	mov	r0, r3
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	e000ed00 	.word	0xe000ed00

0800301c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302c:	2b00      	cmp	r3, #0
 800302e:	db0a      	blt.n	8003046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	b2da      	uxtb	r2, r3
 8003034:	490c      	ldr	r1, [pc, #48]	@ (8003068 <__NVIC_SetPriority+0x4c>)
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303a:	0112      	lsls	r2, r2, #4
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	440b      	add	r3, r1
 8003040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003044:	e00a      	b.n	800305c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	b2da      	uxtb	r2, r3
 800304a:	4908      	ldr	r1, [pc, #32]	@ (800306c <__NVIC_SetPriority+0x50>)
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	3b04      	subs	r3, #4
 8003054:	0112      	lsls	r2, r2, #4
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	440b      	add	r3, r1
 800305a:	761a      	strb	r2, [r3, #24]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	e000e100 	.word	0xe000e100
 800306c:	e000ed00 	.word	0xe000ed00

08003070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003070:	b480      	push	{r7}
 8003072:	b089      	sub	sp, #36	@ 0x24
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f1c3 0307 	rsb	r3, r3, #7
 800308a:	2b04      	cmp	r3, #4
 800308c:	bf28      	it	cs
 800308e:	2304      	movcs	r3, #4
 8003090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	3304      	adds	r3, #4
 8003096:	2b06      	cmp	r3, #6
 8003098:	d902      	bls.n	80030a0 <NVIC_EncodePriority+0x30>
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3b03      	subs	r3, #3
 800309e:	e000      	b.n	80030a2 <NVIC_EncodePriority+0x32>
 80030a0:	2300      	movs	r3, #0
 80030a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a4:	f04f 32ff 	mov.w	r2, #4294967295
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43da      	mvns	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	401a      	ands	r2, r3
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030b8:	f04f 31ff 	mov.w	r1, #4294967295
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	fa01 f303 	lsl.w	r3, r1, r3
 80030c2:	43d9      	mvns	r1, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c8:	4313      	orrs	r3, r2
         );
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3724      	adds	r7, #36	@ 0x24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
	...

080030d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030e8:	d301      	bcc.n	80030ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00f      	b.n	800310e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003118 <SysTick_Config+0x40>)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3b01      	subs	r3, #1
 80030f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030f6:	210f      	movs	r1, #15
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f7ff ff8e 	bl	800301c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003100:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <SysTick_Config+0x40>)
 8003102:	2200      	movs	r2, #0
 8003104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003106:	4b04      	ldr	r3, [pc, #16]	@ (8003118 <SysTick_Config+0x40>)
 8003108:	2207      	movs	r2, #7
 800310a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	e000e010 	.word	0xe000e010

0800311c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff ff47 	bl	8002fb8 <__NVIC_SetPriorityGrouping>
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
 800313e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003144:	f7ff ff5c 	bl	8003000 <__NVIC_GetPriorityGrouping>
 8003148:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	6978      	ldr	r0, [r7, #20]
 8003150:	f7ff ff8e 	bl	8003070 <NVIC_EncodePriority>
 8003154:	4602      	mov	r2, r0
 8003156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315a:	4611      	mov	r1, r2
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff5d 	bl	800301c <__NVIC_SetPriority>
}
 8003162:	bf00      	nop
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7ff ffb0 	bl	80030d8 <SysTick_Config>
 8003178:	4603      	mov	r3, r0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003184:	b480      	push	{r7}
 8003186:	b089      	sub	sp, #36	@ 0x24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003192:	2300      	movs	r3, #0
 8003194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800319a:	2300      	movs	r3, #0
 800319c:	61fb      	str	r3, [r7, #28]
 800319e:	e165      	b.n	800346c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031a0:	2201      	movs	r2, #1
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4013      	ands	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	f040 8154 	bne.w	8003466 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d005      	beq.n	80031d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d130      	bne.n	8003238 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	2203      	movs	r2, #3
 80031e2:	fa02 f303 	lsl.w	r3, r2, r3
 80031e6:	43db      	mvns	r3, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4013      	ands	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800320c:	2201      	movs	r2, #1
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	091b      	lsrs	r3, r3, #4
 8003222:	f003 0201 	and.w	r2, r3, #1
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	2b03      	cmp	r3, #3
 8003242:	d017      	beq.n	8003274 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	2203      	movs	r2, #3
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d123      	bne.n	80032c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	08da      	lsrs	r2, r3, #3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3208      	adds	r2, #8
 8003288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800328c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	220f      	movs	r2, #15
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	43db      	mvns	r3, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	08da      	lsrs	r2, r3, #3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3208      	adds	r2, #8
 80032c2:	69b9      	ldr	r1, [r7, #24]
 80032c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	2203      	movs	r2, #3
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0203 	and.w	r2, r3, #3
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 80ae 	beq.w	8003466 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	4b5d      	ldr	r3, [pc, #372]	@ (8003484 <HAL_GPIO_Init+0x300>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003312:	4a5c      	ldr	r2, [pc, #368]	@ (8003484 <HAL_GPIO_Init+0x300>)
 8003314:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003318:	6453      	str	r3, [r2, #68]	@ 0x44
 800331a:	4b5a      	ldr	r3, [pc, #360]	@ (8003484 <HAL_GPIO_Init+0x300>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003326:	4a58      	ldr	r2, [pc, #352]	@ (8003488 <HAL_GPIO_Init+0x304>)
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	089b      	lsrs	r3, r3, #2
 800332c:	3302      	adds	r3, #2
 800332e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003332:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	220f      	movs	r2, #15
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4013      	ands	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a4f      	ldr	r2, [pc, #316]	@ (800348c <HAL_GPIO_Init+0x308>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d025      	beq.n	800339e <HAL_GPIO_Init+0x21a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a4e      	ldr	r2, [pc, #312]	@ (8003490 <HAL_GPIO_Init+0x30c>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d01f      	beq.n	800339a <HAL_GPIO_Init+0x216>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a4d      	ldr	r2, [pc, #308]	@ (8003494 <HAL_GPIO_Init+0x310>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d019      	beq.n	8003396 <HAL_GPIO_Init+0x212>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a4c      	ldr	r2, [pc, #304]	@ (8003498 <HAL_GPIO_Init+0x314>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d013      	beq.n	8003392 <HAL_GPIO_Init+0x20e>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a4b      	ldr	r2, [pc, #300]	@ (800349c <HAL_GPIO_Init+0x318>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d00d      	beq.n	800338e <HAL_GPIO_Init+0x20a>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a4a      	ldr	r2, [pc, #296]	@ (80034a0 <HAL_GPIO_Init+0x31c>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d007      	beq.n	800338a <HAL_GPIO_Init+0x206>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a49      	ldr	r2, [pc, #292]	@ (80034a4 <HAL_GPIO_Init+0x320>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d101      	bne.n	8003386 <HAL_GPIO_Init+0x202>
 8003382:	2306      	movs	r3, #6
 8003384:	e00c      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 8003386:	2307      	movs	r3, #7
 8003388:	e00a      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 800338a:	2305      	movs	r3, #5
 800338c:	e008      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 800338e:	2304      	movs	r3, #4
 8003390:	e006      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 8003392:	2303      	movs	r3, #3
 8003394:	e004      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 8003396:	2302      	movs	r3, #2
 8003398:	e002      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <HAL_GPIO_Init+0x21c>
 800339e:	2300      	movs	r3, #0
 80033a0:	69fa      	ldr	r2, [r7, #28]
 80033a2:	f002 0203 	and.w	r2, r2, #3
 80033a6:	0092      	lsls	r2, r2, #2
 80033a8:	4093      	lsls	r3, r2
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033b0:	4935      	ldr	r1, [pc, #212]	@ (8003488 <HAL_GPIO_Init+0x304>)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	089b      	lsrs	r3, r3, #2
 80033b6:	3302      	adds	r3, #2
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033be:	4b3a      	ldr	r3, [pc, #232]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	43db      	mvns	r3, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4013      	ands	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033e2:	4a31      	ldr	r2, [pc, #196]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033e8:	4b2f      	ldr	r3, [pc, #188]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	43db      	mvns	r3, r3
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4013      	ands	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	4313      	orrs	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800340c:	4a26      	ldr	r2, [pc, #152]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003412:	4b25      	ldr	r3, [pc, #148]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	43db      	mvns	r3, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4013      	ands	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	4313      	orrs	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003436:	4a1c      	ldr	r2, [pc, #112]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800343c:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	4313      	orrs	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003460:	4a11      	ldr	r2, [pc, #68]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	3301      	adds	r3, #1
 800346a:	61fb      	str	r3, [r7, #28]
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	2b0f      	cmp	r3, #15
 8003470:	f67f ae96 	bls.w	80031a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3724      	adds	r7, #36	@ 0x24
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800
 8003488:	40013800 	.word	0x40013800
 800348c:	40020000 	.word	0x40020000
 8003490:	40020400 	.word	0x40020400
 8003494:	40020800 	.word	0x40020800
 8003498:	40020c00 	.word	0x40020c00
 800349c:	40021000 	.word	0x40021000
 80034a0:	40021400 	.word	0x40021400
 80034a4:	40021800 	.word	0x40021800
 80034a8:	40013c00 	.word	0x40013c00

080034ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	460b      	mov	r3, r1
 80034b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691a      	ldr	r2, [r3, #16]
 80034bc:	887b      	ldrh	r3, [r7, #2]
 80034be:	4013      	ands	r3, r2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034c4:	2301      	movs	r3, #1
 80034c6:	73fb      	strb	r3, [r7, #15]
 80034c8:	e001      	b.n	80034ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034ca:	2300      	movs	r3, #0
 80034cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	807b      	strh	r3, [r7, #2]
 80034e8:	4613      	mov	r3, r2
 80034ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034ec:	787b      	ldrb	r3, [r7, #1]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034f2:	887a      	ldrh	r2, [r7, #2]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034f8:	e003      	b.n	8003502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034fa:	887b      	ldrh	r3, [r7, #2]
 80034fc:	041a      	lsls	r2, r3, #16
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	619a      	str	r2, [r3, #24]
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800350e:	b480      	push	{r7}
 8003510:	b085      	sub	sp, #20
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	460b      	mov	r3, r1
 8003518:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003520:	887a      	ldrh	r2, [r7, #2]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	4013      	ands	r3, r2
 8003526:	041a      	lsls	r2, r3, #16
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	43d9      	mvns	r1, r3
 800352c:	887b      	ldrh	r3, [r7, #2]
 800352e:	400b      	ands	r3, r1
 8003530:	431a      	orrs	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	619a      	str	r2, [r3, #24]
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
	...

08003544 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800354e:	4b08      	ldr	r3, [pc, #32]	@ (8003570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003550:	695a      	ldr	r2, [r3, #20]
 8003552:	88fb      	ldrh	r3, [r7, #6]
 8003554:	4013      	ands	r3, r2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d006      	beq.n	8003568 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800355a:	4a05      	ldr	r2, [pc, #20]	@ (8003570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800355c:	88fb      	ldrh	r3, [r7, #6]
 800355e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003560:	88fb      	ldrh	r3, [r7, #6]
 8003562:	4618      	mov	r0, r3
 8003564:	f7fe fdc6 	bl	80020f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003568:	bf00      	nop
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40013c00 	.word	0x40013c00

08003574 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e12b      	b.n	80037de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fe fc4c 	bl	8001e38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2224      	movs	r2, #36	@ 0x24
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0201 	bic.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035d8:	f000 fc70 	bl	8003ebc <HAL_RCC_GetPCLK1Freq>
 80035dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	4a81      	ldr	r2, [pc, #516]	@ (80037e8 <HAL_I2C_Init+0x274>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d807      	bhi.n	80035f8 <HAL_I2C_Init+0x84>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4a80      	ldr	r2, [pc, #512]	@ (80037ec <HAL_I2C_Init+0x278>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	bf94      	ite	ls
 80035f0:	2301      	movls	r3, #1
 80035f2:	2300      	movhi	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	e006      	b.n	8003606 <HAL_I2C_Init+0x92>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4a7d      	ldr	r2, [pc, #500]	@ (80037f0 <HAL_I2C_Init+0x27c>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	bf94      	ite	ls
 8003600:	2301      	movls	r3, #1
 8003602:	2300      	movhi	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e0e7      	b.n	80037de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4a78      	ldr	r2, [pc, #480]	@ (80037f4 <HAL_I2C_Init+0x280>)
 8003612:	fba2 2303 	umull	r2, r3, r2, r3
 8003616:	0c9b      	lsrs	r3, r3, #18
 8003618:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	4a6a      	ldr	r2, [pc, #424]	@ (80037e8 <HAL_I2C_Init+0x274>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d802      	bhi.n	8003648 <HAL_I2C_Init+0xd4>
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	3301      	adds	r3, #1
 8003646:	e009      	b.n	800365c <HAL_I2C_Init+0xe8>
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800364e:	fb02 f303 	mul.w	r3, r2, r3
 8003652:	4a69      	ldr	r2, [pc, #420]	@ (80037f8 <HAL_I2C_Init+0x284>)
 8003654:	fba2 2303 	umull	r2, r3, r2, r3
 8003658:	099b      	lsrs	r3, r3, #6
 800365a:	3301      	adds	r3, #1
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6812      	ldr	r2, [r2, #0]
 8003660:	430b      	orrs	r3, r1
 8003662:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800366e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	495c      	ldr	r1, [pc, #368]	@ (80037e8 <HAL_I2C_Init+0x274>)
 8003678:	428b      	cmp	r3, r1
 800367a:	d819      	bhi.n	80036b0 <HAL_I2C_Init+0x13c>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	1e59      	subs	r1, r3, #1
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	fbb1 f3f3 	udiv	r3, r1, r3
 800368a:	1c59      	adds	r1, r3, #1
 800368c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003690:	400b      	ands	r3, r1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <HAL_I2C_Init+0x138>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1e59      	subs	r1, r3, #1
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036a4:	3301      	adds	r3, #1
 80036a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036aa:	e051      	b.n	8003750 <HAL_I2C_Init+0x1dc>
 80036ac:	2304      	movs	r3, #4
 80036ae:	e04f      	b.n	8003750 <HAL_I2C_Init+0x1dc>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d111      	bne.n	80036dc <HAL_I2C_Init+0x168>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1e58      	subs	r0, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	440b      	add	r3, r1
 80036c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	e012      	b.n	8003702 <HAL_I2C_Init+0x18e>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1e58      	subs	r0, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6859      	ldr	r1, [r3, #4]
 80036e4:	460b      	mov	r3, r1
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	0099      	lsls	r1, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f2:	3301      	adds	r3, #1
 80036f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Init+0x196>
 8003706:	2301      	movs	r3, #1
 8003708:	e022      	b.n	8003750 <HAL_I2C_Init+0x1dc>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10e      	bne.n	8003730 <HAL_I2C_Init+0x1bc>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	1e58      	subs	r0, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6859      	ldr	r1, [r3, #4]
 800371a:	460b      	mov	r3, r1
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	440b      	add	r3, r1
 8003720:	fbb0 f3f3 	udiv	r3, r0, r3
 8003724:	3301      	adds	r3, #1
 8003726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800372e:	e00f      	b.n	8003750 <HAL_I2C_Init+0x1dc>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1e58      	subs	r0, r3, #1
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	460b      	mov	r3, r1
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	440b      	add	r3, r1
 800373e:	0099      	lsls	r1, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	fbb0 f3f3 	udiv	r3, r0, r3
 8003746:	3301      	adds	r3, #1
 8003748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	6809      	ldr	r1, [r1, #0]
 8003754:	4313      	orrs	r3, r2
 8003756:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69da      	ldr	r2, [r3, #28]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	431a      	orrs	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800377e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6911      	ldr	r1, [r2, #16]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	68d2      	ldr	r2, [r2, #12]
 800378a:	4311      	orrs	r1, r2
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	430b      	orrs	r3, r1
 8003792:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695a      	ldr	r2, [r3, #20]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	000186a0 	.word	0x000186a0
 80037ec:	001e847f 	.word	0x001e847f
 80037f0:	003d08ff 	.word	0x003d08ff
 80037f4:	431bde83 	.word	0x431bde83
 80037f8:	10624dd3 	.word	0x10624dd3

080037fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b08a      	sub	sp, #40	@ 0x28
 8003800:	af02      	add	r7, sp, #8
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	607a      	str	r2, [r7, #4]
 8003806:	603b      	str	r3, [r7, #0]
 8003808:	460b      	mov	r3, r1
 800380a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800380c:	f7fe fda2 	bl	8002354 <HAL_GetTick>
 8003810:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003812:	2300      	movs	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b20      	cmp	r3, #32
 8003820:	f040 8111 	bne.w	8003a46 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	2319      	movs	r3, #25
 800382a:	2201      	movs	r2, #1
 800382c:	4988      	ldr	r1, [pc, #544]	@ (8003a50 <HAL_I2C_IsDeviceReady+0x254>)
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 f912 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800383a:	2302      	movs	r3, #2
 800383c:	e104      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003844:	2b01      	cmp	r3, #1
 8003846:	d101      	bne.n	800384c <HAL_I2C_IsDeviceReady+0x50>
 8003848:	2302      	movs	r3, #2
 800384a:	e0fd      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b01      	cmp	r3, #1
 8003860:	d007      	beq.n	8003872 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f042 0201 	orr.w	r2, r2, #1
 8003870:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003880:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2224      	movs	r2, #36	@ 0x24
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4a70      	ldr	r2, [pc, #448]	@ (8003a54 <HAL_I2C_IsDeviceReady+0x258>)
 8003894:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038a4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 f8d0 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00d      	beq.n	80038da <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038cc:	d103      	bne.n	80038d6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038d4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e0b6      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038da:	897b      	ldrh	r3, [r7, #10]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	461a      	mov	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038e8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80038ea:	f7fe fd33 	bl	8002354 <HAL_GetTick>
 80038ee:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	bf0c      	ite	eq
 80038fe:	2301      	moveq	r3, #1
 8003900:	2300      	movne	r3, #0
 8003902:	b2db      	uxtb	r3, r3
 8003904:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003910:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003914:	bf0c      	ite	eq
 8003916:	2301      	moveq	r3, #1
 8003918:	2300      	movne	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800391e:	e025      	b.n	800396c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003920:	f7fe fd18 	bl	8002354 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d302      	bcc.n	8003936 <HAL_I2C_IsDeviceReady+0x13a>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d103      	bne.n	800393e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	22a0      	movs	r2, #160	@ 0xa0
 800393a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b02      	cmp	r3, #2
 800394a:	bf0c      	ite	eq
 800394c:	2301      	moveq	r3, #1
 800394e:	2300      	movne	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800395e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003962:	bf0c      	ite	eq
 8003964:	2301      	moveq	r3, #1
 8003966:	2300      	movne	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2ba0      	cmp	r3, #160	@ 0xa0
 8003976:	d005      	beq.n	8003984 <HAL_I2C_IsDeviceReady+0x188>
 8003978:	7dfb      	ldrb	r3, [r7, #23]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <HAL_I2C_IsDeviceReady+0x188>
 800397e:	7dbb      	ldrb	r3, [r7, #22]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0cd      	beq.n	8003920 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2220      	movs	r2, #32
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b02      	cmp	r3, #2
 8003998:	d129      	bne.n	80039ee <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039a8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039aa:	2300      	movs	r3, #0
 80039ac:	613b      	str	r3, [r7, #16]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	613b      	str	r3, [r7, #16]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	613b      	str	r3, [r7, #16]
 80039be:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	2319      	movs	r3, #25
 80039c6:	2201      	movs	r2, #1
 80039c8:	4921      	ldr	r1, [pc, #132]	@ (8003a50 <HAL_I2C_IsDeviceReady+0x254>)
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f844 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e036      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2220      	movs	r2, #32
 80039de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80039ea:	2300      	movs	r3, #0
 80039ec:	e02c      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039fc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a06:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	2319      	movs	r3, #25
 8003a0e:	2201      	movs	r2, #1
 8003a10:	490f      	ldr	r1, [pc, #60]	@ (8003a50 <HAL_I2C_IsDeviceReady+0x254>)
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f820 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e012      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	3301      	adds	r3, #1
 8003a26:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	f4ff af32 	bcc.w	8003896 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2220      	movs	r2, #32
 8003a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e000      	b.n	8003a48 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003a46:	2302      	movs	r3, #2
  }
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3720      	adds	r7, #32
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	00100002 	.word	0x00100002
 8003a54:	ffff0000 	.word	0xffff0000

08003a58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	603b      	str	r3, [r7, #0]
 8003a64:	4613      	mov	r3, r2
 8003a66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a68:	e048      	b.n	8003afc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a70:	d044      	beq.n	8003afc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a72:	f7fe fc6f 	bl	8002354 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d302      	bcc.n	8003a88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d139      	bne.n	8003afc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	0c1b      	lsrs	r3, r3, #16
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d10d      	bne.n	8003aae <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	43da      	mvns	r2, r3
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf0c      	ite	eq
 8003aa4:	2301      	moveq	r3, #1
 8003aa6:	2300      	movne	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
 8003aac:	e00c      	b.n	8003ac8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	43da      	mvns	r2, r3
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bf0c      	ite	eq
 8003ac0:	2301      	moveq	r3, #1
 8003ac2:	2300      	movne	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d116      	bne.n	8003afc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae8:	f043 0220 	orr.w	r2, r3, #32
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e023      	b.n	8003b44 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	0c1b      	lsrs	r3, r3, #16
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d10d      	bne.n	8003b22 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	43da      	mvns	r2, r3
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	4013      	ands	r3, r2
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf0c      	ite	eq
 8003b18:	2301      	moveq	r3, #1
 8003b1a:	2300      	movne	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	461a      	mov	r2, r3
 8003b20:	e00c      	b.n	8003b3c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	43da      	mvns	r2, r3
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	bf0c      	ite	eq
 8003b34:	2301      	moveq	r3, #1
 8003b36:	2300      	movne	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	79fb      	ldrb	r3, [r7, #7]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d093      	beq.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e0cc      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b60:	4b68      	ldr	r3, [pc, #416]	@ (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d90c      	bls.n	8003b88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b6e:	4b65      	ldr	r3, [pc, #404]	@ (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	4b63      	ldr	r3, [pc, #396]	@ (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d001      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0b8      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d020      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ba0:	4b59      	ldr	r3, [pc, #356]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	4a58      	ldr	r2, [pc, #352]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003baa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0308 	and.w	r3, r3, #8
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d005      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bb8:	4b53      	ldr	r3, [pc, #332]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	4a52      	ldr	r2, [pc, #328]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc4:	4b50      	ldr	r3, [pc, #320]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	494d      	ldr	r1, [pc, #308]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d044      	beq.n	8003c6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d107      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bea:	4b47      	ldr	r3, [pc, #284]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d119      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e07f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d003      	beq.n	8003c0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d107      	bne.n	8003c1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d109      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e06f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e067      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c2a:	4b37      	ldr	r3, [pc, #220]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f023 0203 	bic.w	r2, r3, #3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	4934      	ldr	r1, [pc, #208]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c3c:	f7fe fb8a 	bl	8002354 <HAL_GetTick>
 8003c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c42:	e00a      	b.n	8003c5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c44:	f7fe fb86 	bl	8002354 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e04f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 020c 	and.w	r2, r3, #12
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d1eb      	bne.n	8003c44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c6c:	4b25      	ldr	r3, [pc, #148]	@ (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d20c      	bcs.n	8003c94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c7a:	4b22      	ldr	r3, [pc, #136]	@ (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c82:	4b20      	ldr	r3, [pc, #128]	@ (8003d04 <HAL_RCC_ClockConfig+0x1b8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e032      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ca0:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	4916      	ldr	r1, [pc, #88]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cbe:	4b12      	ldr	r3, [pc, #72]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	490e      	ldr	r1, [pc, #56]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cd2:	f000 f821 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	490a      	ldr	r1, [pc, #40]	@ (8003d0c <HAL_RCC_ClockConfig+0x1c0>)
 8003ce4:	5ccb      	ldrb	r3, [r1, r3]
 8003ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cea:	4a09      	ldr	r2, [pc, #36]	@ (8003d10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cee:	4b09      	ldr	r3, [pc, #36]	@ (8003d14 <HAL_RCC_ClockConfig+0x1c8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe faea 	bl	80022cc <HAL_InitTick>

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40023c00 	.word	0x40023c00
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	080066e8 	.word	0x080066e8
 8003d10:	20000000 	.word	0x20000000
 8003d14:	20000004 	.word	0x20000004

08003d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d1c:	b090      	sub	sp, #64	@ 0x40
 8003d1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d30:	4b59      	ldr	r3, [pc, #356]	@ (8003e98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f003 030c 	and.w	r3, r3, #12
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	d00d      	beq.n	8003d58 <HAL_RCC_GetSysClockFreq+0x40>
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	f200 80a1 	bhi.w	8003e84 <HAL_RCC_GetSysClockFreq+0x16c>
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d002      	beq.n	8003d4c <HAL_RCC_GetSysClockFreq+0x34>
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d003      	beq.n	8003d52 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d4a:	e09b      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d4c:	4b53      	ldr	r3, [pc, #332]	@ (8003e9c <HAL_RCC_GetSysClockFreq+0x184>)
 8003d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d50:	e09b      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d52:	4b53      	ldr	r3, [pc, #332]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d56:	e098      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d58:	4b4f      	ldr	r3, [pc, #316]	@ (8003e98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d62:	4b4d      	ldr	r3, [pc, #308]	@ (8003e98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d028      	beq.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	099b      	lsrs	r3, r3, #6
 8003d74:	2200      	movs	r2, #0
 8003d76:	623b      	str	r3, [r7, #32]
 8003d78:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d80:	2100      	movs	r1, #0
 8003d82:	4b47      	ldr	r3, [pc, #284]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d84:	fb03 f201 	mul.w	r2, r3, r1
 8003d88:	2300      	movs	r3, #0
 8003d8a:	fb00 f303 	mul.w	r3, r0, r3
 8003d8e:	4413      	add	r3, r2
 8003d90:	4a43      	ldr	r2, [pc, #268]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d92:	fba0 1202 	umull	r1, r2, r0, r2
 8003d96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d98:	460a      	mov	r2, r1
 8003d9a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d9e:	4413      	add	r3, r2
 8003da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003da4:	2200      	movs	r2, #0
 8003da6:	61bb      	str	r3, [r7, #24]
 8003da8:	61fa      	str	r2, [r7, #28]
 8003daa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003db2:	f7fc fa8d 	bl	80002d0 <__aeabi_uldivmod>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	4613      	mov	r3, r2
 8003dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dbe:	e053      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dc0:	4b35      	ldr	r3, [pc, #212]	@ (8003e98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	099b      	lsrs	r3, r3, #6
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	617a      	str	r2, [r7, #20]
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003dd2:	f04f 0b00 	mov.w	fp, #0
 8003dd6:	4652      	mov	r2, sl
 8003dd8:	465b      	mov	r3, fp
 8003dda:	f04f 0000 	mov.w	r0, #0
 8003dde:	f04f 0100 	mov.w	r1, #0
 8003de2:	0159      	lsls	r1, r3, #5
 8003de4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003de8:	0150      	lsls	r0, r2, #5
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	ebb2 080a 	subs.w	r8, r2, sl
 8003df2:	eb63 090b 	sbc.w	r9, r3, fp
 8003df6:	f04f 0200 	mov.w	r2, #0
 8003dfa:	f04f 0300 	mov.w	r3, #0
 8003dfe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e0a:	ebb2 0408 	subs.w	r4, r2, r8
 8003e0e:	eb63 0509 	sbc.w	r5, r3, r9
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	f04f 0300 	mov.w	r3, #0
 8003e1a:	00eb      	lsls	r3, r5, #3
 8003e1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e20:	00e2      	lsls	r2, r4, #3
 8003e22:	4614      	mov	r4, r2
 8003e24:	461d      	mov	r5, r3
 8003e26:	eb14 030a 	adds.w	r3, r4, sl
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	eb45 030b 	adc.w	r3, r5, fp
 8003e30:	607b      	str	r3, [r7, #4]
 8003e32:	f04f 0200 	mov.w	r2, #0
 8003e36:	f04f 0300 	mov.w	r3, #0
 8003e3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e3e:	4629      	mov	r1, r5
 8003e40:	028b      	lsls	r3, r1, #10
 8003e42:	4621      	mov	r1, r4
 8003e44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e48:	4621      	mov	r1, r4
 8003e4a:	028a      	lsls	r2, r1, #10
 8003e4c:	4610      	mov	r0, r2
 8003e4e:	4619      	mov	r1, r3
 8003e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e52:	2200      	movs	r2, #0
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	60fa      	str	r2, [r7, #12]
 8003e58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e5c:	f7fc fa38 	bl	80002d0 <__aeabi_uldivmod>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	4613      	mov	r3, r2
 8003e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e68:	4b0b      	ldr	r3, [pc, #44]	@ (8003e98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	0c1b      	lsrs	r3, r3, #16
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	3301      	adds	r3, #1
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003e78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e82:	e002      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e84:	4b05      	ldr	r3, [pc, #20]	@ (8003e9c <HAL_RCC_GetSysClockFreq+0x184>)
 8003e86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3740      	adds	r7, #64	@ 0x40
 8003e90:	46bd      	mov	sp, r7
 8003e92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e96:	bf00      	nop
 8003e98:	40023800 	.word	0x40023800
 8003e9c:	00f42400 	.word	0x00f42400
 8003ea0:	017d7840 	.word	0x017d7840

08003ea4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ea8:	4b03      	ldr	r3, [pc, #12]	@ (8003eb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	20000000 	.word	0x20000000

08003ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ec0:	f7ff fff0 	bl	8003ea4 <HAL_RCC_GetHCLKFreq>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	4b05      	ldr	r3, [pc, #20]	@ (8003edc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	0a9b      	lsrs	r3, r3, #10
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	4903      	ldr	r1, [pc, #12]	@ (8003ee0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ed2:	5ccb      	ldrb	r3, [r1, r3]
 8003ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	080066f8 	.word	0x080066f8

08003ee4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ee8:	f7ff ffdc 	bl	8003ea4 <HAL_RCC_GetHCLKFreq>
 8003eec:	4602      	mov	r2, r0
 8003eee:	4b05      	ldr	r3, [pc, #20]	@ (8003f04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	0b5b      	lsrs	r3, r3, #13
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	4903      	ldr	r1, [pc, #12]	@ (8003f08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003efa:	5ccb      	ldrb	r3, [r1, r3]
 8003efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40023800 	.word	0x40023800
 8003f08:	080066f8 	.word	0x080066f8

08003f0c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e273      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d075      	beq.n	8004016 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003f2a:	4b88      	ldr	r3, [pc, #544]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 030c 	and.w	r3, r3, #12
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d00c      	beq.n	8003f50 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f36:	4b85      	ldr	r3, [pc, #532]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d112      	bne.n	8003f68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f42:	4b82      	ldr	r3, [pc, #520]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f4e:	d10b      	bne.n	8003f68 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	4b7e      	ldr	r3, [pc, #504]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d05b      	beq.n	8004014 <HAL_RCC_OscConfig+0x108>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d157      	bne.n	8004014 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e24e      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f70:	d106      	bne.n	8003f80 <HAL_RCC_OscConfig+0x74>
 8003f72:	4b76      	ldr	r3, [pc, #472]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a75      	ldr	r2, [pc, #468]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e01d      	b.n	8003fbc <HAL_RCC_OscConfig+0xb0>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x98>
 8003f8a:	4b70      	ldr	r3, [pc, #448]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a6f      	ldr	r2, [pc, #444]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	4b6d      	ldr	r3, [pc, #436]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a6c      	ldr	r2, [pc, #432]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	e00b      	b.n	8003fbc <HAL_RCC_OscConfig+0xb0>
 8003fa4:	4b69      	ldr	r3, [pc, #420]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a68      	ldr	r2, [pc, #416]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fae:	6013      	str	r3, [r2, #0]
 8003fb0:	4b66      	ldr	r3, [pc, #408]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a65      	ldr	r2, [pc, #404]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d013      	beq.n	8003fec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7fe f9c6 	bl	8002354 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fcc:	f7fe f9c2 	bl	8002354 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	@ 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e213      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fde:	4b5b      	ldr	r3, [pc, #364]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCC_OscConfig+0xc0>
 8003fea:	e014      	b.n	8004016 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fec:	f7fe f9b2 	bl	8002354 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff4:	f7fe f9ae 	bl	8002354 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b64      	cmp	r3, #100	@ 0x64
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e1ff      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004006:	4b51      	ldr	r3, [pc, #324]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0xe8>
 8004012:	e000      	b.n	8004016 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d063      	beq.n	80040ea <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004022:	4b4a      	ldr	r3, [pc, #296]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 030c 	and.w	r3, r3, #12
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00b      	beq.n	8004046 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800402e:	4b47      	ldr	r3, [pc, #284]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
        || \
 8004036:	2b08      	cmp	r3, #8
 8004038:	d11c      	bne.n	8004074 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800403a:	4b44      	ldr	r3, [pc, #272]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d116      	bne.n	8004074 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004046:	4b41      	ldr	r3, [pc, #260]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_RCC_OscConfig+0x152>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d001      	beq.n	800405e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e1d3      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405e:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	4937      	ldr	r1, [pc, #220]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 800406e:	4313      	orrs	r3, r2
 8004070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004072:	e03a      	b.n	80040ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d020      	beq.n	80040be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800407c:	4b34      	ldr	r3, [pc, #208]	@ (8004150 <HAL_RCC_OscConfig+0x244>)
 800407e:	2201      	movs	r2, #1
 8004080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fe f967 	bl	8002354 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800408a:	f7fe f963 	bl	8002354 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e1b4      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800409c:	4b2b      	ldr	r3, [pc, #172]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a8:	4b28      	ldr	r3, [pc, #160]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	4925      	ldr	r1, [pc, #148]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	600b      	str	r3, [r1, #0]
 80040bc:	e015      	b.n	80040ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040be:	4b24      	ldr	r3, [pc, #144]	@ (8004150 <HAL_RCC_OscConfig+0x244>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c4:	f7fe f946 	bl	8002354 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040cc:	f7fe f942 	bl	8002354 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e193      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040de:	4b1b      	ldr	r3, [pc, #108]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d036      	beq.n	8004164 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d016      	beq.n	800412c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040fe:	4b15      	ldr	r3, [pc, #84]	@ (8004154 <HAL_RCC_OscConfig+0x248>)
 8004100:	2201      	movs	r2, #1
 8004102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004104:	f7fe f926 	bl	8002354 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800410c:	f7fe f922 	bl	8002354 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e173      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800411e:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0f0      	beq.n	800410c <HAL_RCC_OscConfig+0x200>
 800412a:	e01b      	b.n	8004164 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800412c:	4b09      	ldr	r3, [pc, #36]	@ (8004154 <HAL_RCC_OscConfig+0x248>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004132:	f7fe f90f 	bl	8002354 <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004138:	e00e      	b.n	8004158 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800413a:	f7fe f90b 	bl	8002354 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d907      	bls.n	8004158 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e15c      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
 800414c:	40023800 	.word	0x40023800
 8004150:	42470000 	.word	0x42470000
 8004154:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004158:	4b8a      	ldr	r3, [pc, #552]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800415a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1ea      	bne.n	800413a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 8097 	beq.w	80042a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004172:	2300      	movs	r3, #0
 8004174:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004176:	4b83      	ldr	r3, [pc, #524]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10f      	bne.n	80041a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	4b7f      	ldr	r3, [pc, #508]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418a:	4a7e      	ldr	r2, [pc, #504]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800418c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004190:	6413      	str	r3, [r2, #64]	@ 0x40
 8004192:	4b7c      	ldr	r3, [pc, #496]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800419e:	2301      	movs	r3, #1
 80041a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a2:	4b79      	ldr	r3, [pc, #484]	@ (8004388 <HAL_RCC_OscConfig+0x47c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d118      	bne.n	80041e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ae:	4b76      	ldr	r3, [pc, #472]	@ (8004388 <HAL_RCC_OscConfig+0x47c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a75      	ldr	r2, [pc, #468]	@ (8004388 <HAL_RCC_OscConfig+0x47c>)
 80041b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ba:	f7fe f8cb 	bl	8002354 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041c2:	f7fe f8c7 	bl	8002354 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e118      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d4:	4b6c      	ldr	r3, [pc, #432]	@ (8004388 <HAL_RCC_OscConfig+0x47c>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d0f0      	beq.n	80041c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d106      	bne.n	80041f6 <HAL_RCC_OscConfig+0x2ea>
 80041e8:	4b66      	ldr	r3, [pc, #408]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 80041ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ec:	4a65      	ldr	r2, [pc, #404]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041f4:	e01c      	b.n	8004230 <HAL_RCC_OscConfig+0x324>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	2b05      	cmp	r3, #5
 80041fc:	d10c      	bne.n	8004218 <HAL_RCC_OscConfig+0x30c>
 80041fe:	4b61      	ldr	r3, [pc, #388]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004202:	4a60      	ldr	r2, [pc, #384]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004204:	f043 0304 	orr.w	r3, r3, #4
 8004208:	6713      	str	r3, [r2, #112]	@ 0x70
 800420a:	4b5e      	ldr	r3, [pc, #376]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420e:	4a5d      	ldr	r2, [pc, #372]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004210:	f043 0301 	orr.w	r3, r3, #1
 8004214:	6713      	str	r3, [r2, #112]	@ 0x70
 8004216:	e00b      	b.n	8004230 <HAL_RCC_OscConfig+0x324>
 8004218:	4b5a      	ldr	r3, [pc, #360]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800421a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421c:	4a59      	ldr	r2, [pc, #356]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	6713      	str	r3, [r2, #112]	@ 0x70
 8004224:	4b57      	ldr	r3, [pc, #348]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004228:	4a56      	ldr	r2, [pc, #344]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800422a:	f023 0304 	bic.w	r3, r3, #4
 800422e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d015      	beq.n	8004264 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004238:	f7fe f88c 	bl	8002354 <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800423e:	e00a      	b.n	8004256 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004240:	f7fe f888 	bl	8002354 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800424e:	4293      	cmp	r3, r2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e0d7      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004256:	4b4b      	ldr	r3, [pc, #300]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0ee      	beq.n	8004240 <HAL_RCC_OscConfig+0x334>
 8004262:	e014      	b.n	800428e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004264:	f7fe f876 	bl	8002354 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800426a:	e00a      	b.n	8004282 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800426c:	f7fe f872 	bl	8002354 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800427a:	4293      	cmp	r3, r2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e0c1      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004282:	4b40      	ldr	r3, [pc, #256]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1ee      	bne.n	800426c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800428e:	7dfb      	ldrb	r3, [r7, #23]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d105      	bne.n	80042a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004294:	4b3b      	ldr	r3, [pc, #236]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	4a3a      	ldr	r2, [pc, #232]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800429a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800429e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 80ad 	beq.w	8004404 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042aa:	4b36      	ldr	r3, [pc, #216]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 030c 	and.w	r3, r3, #12
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d060      	beq.n	8004378 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d145      	bne.n	800434a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042be:	4b33      	ldr	r3, [pc, #204]	@ (800438c <HAL_RCC_OscConfig+0x480>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c4:	f7fe f846 	bl	8002354 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042cc:	f7fe f842 	bl	8002354 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e093      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042de:	4b29      	ldr	r3, [pc, #164]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f0      	bne.n	80042cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69da      	ldr	r2, [r3, #28]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	431a      	orrs	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	019b      	lsls	r3, r3, #6
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	085b      	lsrs	r3, r3, #1
 8004302:	3b01      	subs	r3, #1
 8004304:	041b      	lsls	r3, r3, #16
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430c:	061b      	lsls	r3, r3, #24
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004314:	071b      	lsls	r3, r3, #28
 8004316:	491b      	ldr	r1, [pc, #108]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004318:	4313      	orrs	r3, r2
 800431a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800431c:	4b1b      	ldr	r3, [pc, #108]	@ (800438c <HAL_RCC_OscConfig+0x480>)
 800431e:	2201      	movs	r2, #1
 8004320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004322:	f7fe f817 	bl	8002354 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004328:	e008      	b.n	800433c <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432a:	f7fe f813 	bl	8002354 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e064      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800433c:	4b11      	ldr	r3, [pc, #68]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <HAL_RCC_OscConfig+0x41e>
 8004348:	e05c      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434a:	4b10      	ldr	r3, [pc, #64]	@ (800438c <HAL_RCC_OscConfig+0x480>)
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004350:	f7fe f800 	bl	8002354 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004356:	e008      	b.n	800436a <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004358:	f7fd fffc 	bl	8002354 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b02      	cmp	r3, #2
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e04d      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436a:	4b06      	ldr	r3, [pc, #24]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1f0      	bne.n	8004358 <HAL_RCC_OscConfig+0x44c>
 8004376:	e045      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d107      	bne.n	8004390 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e040      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
 8004384:	40023800 	.word	0x40023800
 8004388:	40007000 	.word	0x40007000
 800438c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004390:	4b1f      	ldr	r3, [pc, #124]	@ (8004410 <HAL_RCC_OscConfig+0x504>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d030      	beq.n	8004400 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d129      	bne.n	8004400 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d122      	bne.n	8004400 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043c0:	4013      	ands	r3, r2
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d119      	bne.n	8004400 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d6:	085b      	lsrs	r3, r3, #1
 80043d8:	3b01      	subs	r3, #1
 80043da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043dc:	429a      	cmp	r2, r3
 80043de:	d10f      	bne.n	8004400 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d107      	bne.n	8004400 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d001      	beq.n	8004404 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	40023800 	.word	0x40023800

08004414 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e07b      	b.n	800451e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442a:	2b00      	cmp	r3, #0
 800442c:	d108      	bne.n	8004440 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004436:	d009      	beq.n	800444c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	61da      	str	r2, [r3, #28]
 800443e:	e005      	b.n	800444c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7fd fd2e 	bl	8001ec8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004482:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004494:	431a      	orrs	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d0:	ea42 0103 	orr.w	r1, r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	430a      	orrs	r2, r1
 80044e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	0c1b      	lsrs	r3, r3, #16
 80044ea:	f003 0104 	and.w	r1, r3, #4
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f2:	f003 0210 	and.w	r2, r3, #16
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	69da      	ldr	r2, [r3, #28]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800450c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b08a      	sub	sp, #40	@ 0x28
 800452a:	af00      	add	r7, sp, #0
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	607a      	str	r2, [r7, #4]
 8004532:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004534:	2301      	movs	r3, #1
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004538:	f7fd ff0c 	bl	8002354 <HAL_GetTick>
 800453c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004544:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800454c:	887b      	ldrh	r3, [r7, #2]
 800454e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004550:	7ffb      	ldrb	r3, [r7, #31]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d00c      	beq.n	8004570 <HAL_SPI_TransmitReceive+0x4a>
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800455c:	d106      	bne.n	800456c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d102      	bne.n	800456c <HAL_SPI_TransmitReceive+0x46>
 8004566:	7ffb      	ldrb	r3, [r7, #31]
 8004568:	2b04      	cmp	r3, #4
 800456a:	d001      	beq.n	8004570 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800456c:	2302      	movs	r3, #2
 800456e:	e17f      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <HAL_SPI_TransmitReceive+0x5c>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <HAL_SPI_TransmitReceive+0x5c>
 800457c:	887b      	ldrh	r3, [r7, #2]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e174      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800458c:	2b01      	cmp	r3, #1
 800458e:	d101      	bne.n	8004594 <HAL_SPI_TransmitReceive+0x6e>
 8004590:	2302      	movs	r3, #2
 8004592:	e16d      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b04      	cmp	r3, #4
 80045a6:	d003      	beq.n	80045b0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2205      	movs	r2, #5
 80045ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	887a      	ldrh	r2, [r7, #2]
 80045c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	887a      	ldrh	r2, [r7, #2]
 80045c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	887a      	ldrh	r2, [r7, #2]
 80045d2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	887a      	ldrh	r2, [r7, #2]
 80045d8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f0:	2b40      	cmp	r3, #64	@ 0x40
 80045f2:	d007      	beq.n	8004604 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004602:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800460c:	d17e      	bne.n	800470c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d002      	beq.n	800461c <HAL_SPI_TransmitReceive+0xf6>
 8004616:	8afb      	ldrh	r3, [r7, #22]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d16c      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004620:	881a      	ldrh	r2, [r3, #0]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462c:	1c9a      	adds	r2, r3, #2
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004636:	b29b      	uxth	r3, r3
 8004638:	3b01      	subs	r3, #1
 800463a:	b29a      	uxth	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004640:	e059      	b.n	80046f6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b02      	cmp	r3, #2
 800464e:	d11b      	bne.n	8004688 <HAL_SPI_TransmitReceive+0x162>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d016      	beq.n	8004688 <HAL_SPI_TransmitReceive+0x162>
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	2b01      	cmp	r3, #1
 800465e:	d113      	bne.n	8004688 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004664:	881a      	ldrh	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004670:	1c9a      	adds	r2, r3, #2
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800467a:	b29b      	uxth	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b29a      	uxth	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b01      	cmp	r3, #1
 8004694:	d119      	bne.n	80046ca <HAL_SPI_TransmitReceive+0x1a4>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d014      	beq.n	80046ca <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	b292      	uxth	r2, r2
 80046ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b2:	1c9a      	adds	r2, r3, #2
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046c6:	2301      	movs	r3, #1
 80046c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046ca:	f7fd fe43 	bl	8002354 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	6a3b      	ldr	r3, [r7, #32]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d80d      	bhi.n	80046f6 <HAL_SPI_TransmitReceive+0x1d0>
 80046da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e0:	d009      	beq.n	80046f6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e0bc      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1a0      	bne.n	8004642 <HAL_SPI_TransmitReceive+0x11c>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d19b      	bne.n	8004642 <HAL_SPI_TransmitReceive+0x11c>
 800470a:	e082      	b.n	8004812 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_SPI_TransmitReceive+0x1f4>
 8004714:	8afb      	ldrh	r3, [r7, #22]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d171      	bne.n	80047fe <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	330c      	adds	r3, #12
 8004724:	7812      	ldrb	r2, [r2, #0]
 8004726:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800472c:	1c5a      	adds	r2, r3, #1
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004736:	b29b      	uxth	r3, r3
 8004738:	3b01      	subs	r3, #1
 800473a:	b29a      	uxth	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004740:	e05d      	b.n	80047fe <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b02      	cmp	r3, #2
 800474e:	d11c      	bne.n	800478a <HAL_SPI_TransmitReceive+0x264>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004754:	b29b      	uxth	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d017      	beq.n	800478a <HAL_SPI_TransmitReceive+0x264>
 800475a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475c:	2b01      	cmp	r3, #1
 800475e:	d114      	bne.n	800478a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	330c      	adds	r3, #12
 800476a:	7812      	ldrb	r2, [r2, #0]
 800476c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004772:	1c5a      	adds	r2, r3, #1
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800477c:	b29b      	uxth	r3, r3
 800477e:	3b01      	subs	r3, #1
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004786:	2300      	movs	r3, #0
 8004788:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b01      	cmp	r3, #1
 8004796:	d119      	bne.n	80047cc <HAL_SPI_TransmitReceive+0x2a6>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800479c:	b29b      	uxth	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d014      	beq.n	80047cc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ac:	b2d2      	uxtb	r2, r2
 80047ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047be:	b29b      	uxth	r3, r3
 80047c0:	3b01      	subs	r3, #1
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047c8:	2301      	movs	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80047cc:	f7fd fdc2 	bl	8002354 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047d8:	429a      	cmp	r2, r3
 80047da:	d803      	bhi.n	80047e4 <HAL_SPI_TransmitReceive+0x2be>
 80047dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e2:	d102      	bne.n	80047ea <HAL_SPI_TransmitReceive+0x2c4>
 80047e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d109      	bne.n	80047fe <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e038      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004802:	b29b      	uxth	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d19c      	bne.n	8004742 <HAL_SPI_TransmitReceive+0x21c>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800480c:	b29b      	uxth	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d197      	bne.n	8004742 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004812:	6a3a      	ldr	r2, [r7, #32]
 8004814:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f000 f8b6 	bl	8004988 <SPI_EndRxTxTransaction>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d008      	beq.n	8004834 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2220      	movs	r2, #32
 8004826:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e01d      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10a      	bne.n	8004852 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	613b      	str	r3, [r7, #16]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e000      	b.n	8004870 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800486e:	2300      	movs	r3, #0
  }
}
 8004870:	4618      	mov	r0, r3
 8004872:	3728      	adds	r7, #40	@ 0x28
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	603b      	str	r3, [r7, #0]
 8004884:	4613      	mov	r3, r2
 8004886:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004888:	f7fd fd64 	bl	8002354 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	4413      	add	r3, r2
 8004896:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004898:	f7fd fd5c 	bl	8002354 <HAL_GetTick>
 800489c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800489e:	4b39      	ldr	r3, [pc, #228]	@ (8004984 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	015b      	lsls	r3, r3, #5
 80048a4:	0d1b      	lsrs	r3, r3, #20
 80048a6:	69fa      	ldr	r2, [r7, #28]
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048ae:	e055      	b.n	800495c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b6:	d051      	beq.n	800495c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048b8:	f7fd fd4c 	bl	8002354 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	69fa      	ldr	r2, [r7, #28]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d902      	bls.n	80048ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d13d      	bne.n	800494a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80048dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048e6:	d111      	bne.n	800490c <SPI_WaitFlagStateUntilTimeout+0x94>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048f0:	d004      	beq.n	80048fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048fa:	d107      	bne.n	800490c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800490a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004910:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004914:	d10f      	bne.n	8004936 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004924:	601a      	str	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004934:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e018      	b.n	800497c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d102      	bne.n	8004956 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004950:	2300      	movs	r3, #0
 8004952:	61fb      	str	r3, [r7, #28]
 8004954:	e002      	b.n	800495c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	3b01      	subs	r3, #1
 800495a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689a      	ldr	r2, [r3, #8]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	4013      	ands	r3, r2
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	429a      	cmp	r2, r3
 800496a:	bf0c      	ite	eq
 800496c:	2301      	moveq	r3, #1
 800496e:	2300      	movne	r3, #0
 8004970:	b2db      	uxtb	r3, r3
 8004972:	461a      	mov	r2, r3
 8004974:	79fb      	ldrb	r3, [r7, #7]
 8004976:	429a      	cmp	r2, r3
 8004978:	d19a      	bne.n	80048b0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3720      	adds	r7, #32
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20000000 	.word	0x20000000

08004988 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af02      	add	r7, sp, #8
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	2201      	movs	r2, #1
 800499c:	2102      	movs	r1, #2
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f7ff ff6a 	bl	8004878 <SPI_WaitFlagStateUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d007      	beq.n	80049ba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ae:	f043 0220 	orr.w	r2, r3, #32
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e032      	b.n	8004a20 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80049ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004a28 <SPI_EndRxTxTransaction+0xa0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a1b      	ldr	r2, [pc, #108]	@ (8004a2c <SPI_EndRxTxTransaction+0xa4>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	0d5b      	lsrs	r3, r3, #21
 80049c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80049ca:	fb02 f303 	mul.w	r3, r2, r3
 80049ce:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049d8:	d112      	bne.n	8004a00 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	9300      	str	r3, [sp, #0]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2200      	movs	r2, #0
 80049e2:	2180      	movs	r1, #128	@ 0x80
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f7ff ff47 	bl	8004878 <SPI_WaitFlagStateUntilTimeout>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d016      	beq.n	8004a1e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f4:	f043 0220 	orr.w	r2, r3, #32
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e00f      	b.n	8004a20 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a16:	2b80      	cmp	r3, #128	@ 0x80
 8004a18:	d0f2      	beq.n	8004a00 <SPI_EndRxTxTransaction+0x78>
 8004a1a:	e000      	b.n	8004a1e <SPI_EndRxTxTransaction+0x96>
        break;
 8004a1c:	bf00      	nop
  }

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	20000000 	.word	0x20000000
 8004a2c:	165e9f81 	.word	0x165e9f81

08004a30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e042      	b.n	8004ac8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d106      	bne.n	8004a5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7fd fa7e 	bl	8001f58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2224      	movs	r2, #36	@ 0x24
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f9d1 	bl	8004e1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	691a      	ldr	r2, [r3, #16]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	695a      	ldr	r2, [r3, #20]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08a      	sub	sp, #40	@ 0x28
 8004ad4:	af02      	add	r7, sp, #8
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	603b      	str	r3, [r7, #0]
 8004adc:	4613      	mov	r3, r2
 8004ade:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d175      	bne.n	8004bdc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d002      	beq.n	8004afc <HAL_UART_Transmit+0x2c>
 8004af6:	88fb      	ldrh	r3, [r7, #6]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e06e      	b.n	8004bde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2221      	movs	r2, #33	@ 0x21
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b0e:	f7fd fc21 	bl	8002354 <HAL_GetTick>
 8004b12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	88fa      	ldrh	r2, [r7, #6]
 8004b1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b28:	d108      	bne.n	8004b3c <HAL_UART_Transmit+0x6c>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d104      	bne.n	8004b3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	61bb      	str	r3, [r7, #24]
 8004b3a:	e003      	b.n	8004b44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b44:	e02e      	b.n	8004ba4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2180      	movs	r1, #128	@ 0x80
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f86d 	bl	8004c30 <UART_WaitOnFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e03a      	b.n	8004bde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	461a      	mov	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	3302      	adds	r3, #2
 8004b82:	61bb      	str	r3, [r7, #24]
 8004b84:	e007      	b.n	8004b96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	781a      	ldrb	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	3301      	adds	r3, #1
 8004b94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1cb      	bne.n	8004b46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	2140      	movs	r1, #64	@ 0x40
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 f839 	bl	8004c30 <UART_WaitOnFlagUntilTimeout>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e006      	b.n	8004bde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	e000      	b.n	8004bde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004bdc:	2302      	movs	r3, #2
  }
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3720      	adds	r7, #32
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b084      	sub	sp, #16
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d112      	bne.n	8004c26 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <HAL_UART_Receive_IT+0x26>
 8004c06:	88fb      	ldrh	r3, [r7, #6]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e00b      	b.n	8004c28 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c16:	88fb      	ldrh	r3, [r7, #6]
 8004c18:	461a      	mov	r2, r3
 8004c1a:	68b9      	ldr	r1, [r7, #8]
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 f860 	bl	8004ce2 <UART_Start_Receive_IT>
 8004c22:	4603      	mov	r3, r0
 8004c24:	e000      	b.n	8004c28 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c26:	2302      	movs	r3, #2
  }
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	603b      	str	r3, [r7, #0]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c40:	e03b      	b.n	8004cba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c42:	6a3b      	ldr	r3, [r7, #32]
 8004c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c48:	d037      	beq.n	8004cba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c4a:	f7fd fb83 	bl	8002354 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	6a3a      	ldr	r2, [r7, #32]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d302      	bcc.n	8004c60 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c5a:	6a3b      	ldr	r3, [r7, #32]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e03a      	b.n	8004cda <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f003 0304 	and.w	r3, r3, #4
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d023      	beq.n	8004cba <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	2b80      	cmp	r3, #128	@ 0x80
 8004c76:	d020      	beq.n	8004cba <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2b40      	cmp	r3, #64	@ 0x40
 8004c7c:	d01d      	beq.n	8004cba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0308 	and.w	r3, r3, #8
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	d116      	bne.n	8004cba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 f857 	bl	8004d56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2208      	movs	r2, #8
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e00f      	b.n	8004cda <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	bf0c      	ite	eq
 8004cca:	2301      	moveq	r3, #1
 8004ccc:	2300      	movne	r3, #0
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	79fb      	ldrb	r3, [r7, #7]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d0b4      	beq.n	8004c42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b085      	sub	sp, #20
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	4613      	mov	r3, r2
 8004cee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	88fa      	ldrh	r2, [r7, #6]
 8004cfa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	88fa      	ldrh	r2, [r7, #6]
 8004d00:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2222      	movs	r2, #34	@ 0x22
 8004d0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d007      	beq.n	8004d28 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d26:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695a      	ldr	r2, [r3, #20]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68da      	ldr	r2, [r3, #12]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0220 	orr.w	r2, r2, #32
 8004d46:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b095      	sub	sp, #84	@ 0x54
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	330c      	adds	r3, #12
 8004d64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	330c      	adds	r3, #12
 8004d7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d7e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d86:	e841 2300 	strex	r3, r2, [r1]
 8004d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e5      	bne.n	8004d5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	3314      	adds	r3, #20
 8004d98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	e853 3f00 	ldrex	r3, [r3]
 8004da0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	f023 0301 	bic.w	r3, r3, #1
 8004da8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	3314      	adds	r3, #20
 8004db0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004db2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004db4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004db8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dba:	e841 2300 	strex	r3, r2, [r1]
 8004dbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1e5      	bne.n	8004d92 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d119      	bne.n	8004e02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	330c      	adds	r3, #12
 8004dd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	e853 3f00 	ldrex	r3, [r3]
 8004ddc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	f023 0310 	bic.w	r3, r3, #16
 8004de4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	330c      	adds	r3, #12
 8004dec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dee:	61ba      	str	r2, [r7, #24]
 8004df0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df2:	6979      	ldr	r1, [r7, #20]
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	e841 2300 	strex	r3, r2, [r1]
 8004dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1e5      	bne.n	8004dce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2220      	movs	r2, #32
 8004e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e10:	bf00      	nop
 8004e12:	3754      	adds	r7, #84	@ 0x54
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e20:	b0c0      	sub	sp, #256	@ 0x100
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e38:	68d9      	ldr	r1, [r3, #12]
 8004e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	ea40 0301 	orr.w	r3, r0, r1
 8004e44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e74:	f021 010c 	bic.w	r1, r1, #12
 8004e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e82:	430b      	orrs	r3, r1
 8004e84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e96:	6999      	ldr	r1, [r3, #24]
 8004e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	ea40 0301 	orr.w	r3, r0, r1
 8004ea2:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8004ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	4b95      	ldr	r3, [pc, #596]	@ (8005100 <UART_SetConfig+0x2e4>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d011      	beq.n	8004ed4 <UART_SetConfig+0xb8>
 8004eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	4b93      	ldr	r3, [pc, #588]	@ (8005104 <UART_SetConfig+0x2e8>)
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d00b      	beq.n	8004ed4 <UART_SetConfig+0xb8>
 8004ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4b91      	ldr	r3, [pc, #580]	@ (8005108 <UART_SetConfig+0x2ec>)
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d005      	beq.n	8004ed4 <UART_SetConfig+0xb8>
 8004ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	4b8f      	ldr	r3, [pc, #572]	@ (800510c <UART_SetConfig+0x2f0>)
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d104      	bne.n	8004ede <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ed4:	f7ff f806 	bl	8003ee4 <HAL_RCC_GetPCLK2Freq>
 8004ed8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004edc:	e003      	b.n	8004ee6 <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ede:	f7fe ffed 	bl	8003ebc <HAL_RCC_GetPCLK1Freq>
 8004ee2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ef0:	f040 8110 	bne.w	8005114 <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ef4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004efe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f06:	4622      	mov	r2, r4
 8004f08:	462b      	mov	r3, r5
 8004f0a:	1891      	adds	r1, r2, r2
 8004f0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f0e:	415b      	adcs	r3, r3
 8004f10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f16:	4621      	mov	r1, r4
 8004f18:	eb12 0801 	adds.w	r8, r2, r1
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	eb43 0901 	adc.w	r9, r3, r1
 8004f22:	f04f 0200 	mov.w	r2, #0
 8004f26:	f04f 0300 	mov.w	r3, #0
 8004f2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f36:	4690      	mov	r8, r2
 8004f38:	4699      	mov	r9, r3
 8004f3a:	4623      	mov	r3, r4
 8004f3c:	eb18 0303 	adds.w	r3, r8, r3
 8004f40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f44:	462b      	mov	r3, r5
 8004f46:	eb49 0303 	adc.w	r3, r9, r3
 8004f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f62:	460b      	mov	r3, r1
 8004f64:	18db      	adds	r3, r3, r3
 8004f66:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f68:	4613      	mov	r3, r2
 8004f6a:	eb42 0303 	adc.w	r3, r2, r3
 8004f6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f78:	f7fb f9aa 	bl	80002d0 <__aeabi_uldivmod>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	4b63      	ldr	r3, [pc, #396]	@ (8005110 <UART_SetConfig+0x2f4>)
 8004f82:	fba3 2302 	umull	r2, r3, r3, r2
 8004f86:	095b      	lsrs	r3, r3, #5
 8004f88:	011c      	lsls	r4, r3, #4
 8004f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f9c:	4642      	mov	r2, r8
 8004f9e:	464b      	mov	r3, r9
 8004fa0:	1891      	adds	r1, r2, r2
 8004fa2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004fa4:	415b      	adcs	r3, r3
 8004fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fa8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004fac:	4641      	mov	r1, r8
 8004fae:	eb12 0a01 	adds.w	sl, r2, r1
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	eb43 0b01 	adc.w	fp, r3, r1
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fcc:	4692      	mov	sl, r2
 8004fce:	469b      	mov	fp, r3
 8004fd0:	4643      	mov	r3, r8
 8004fd2:	eb1a 0303 	adds.w	r3, sl, r3
 8004fd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004fda:	464b      	mov	r3, r9
 8004fdc:	eb4b 0303 	adc.w	r3, fp, r3
 8004fe0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ff0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ff4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	18db      	adds	r3, r3, r3
 8004ffc:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ffe:	4613      	mov	r3, r2
 8005000:	eb42 0303 	adc.w	r3, r2, r3
 8005004:	647b      	str	r3, [r7, #68]	@ 0x44
 8005006:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800500a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800500e:	f7fb f95f 	bl	80002d0 <__aeabi_uldivmod>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	4611      	mov	r1, r2
 8005018:	4b3d      	ldr	r3, [pc, #244]	@ (8005110 <UART_SetConfig+0x2f4>)
 800501a:	fba3 2301 	umull	r2, r3, r3, r1
 800501e:	095b      	lsrs	r3, r3, #5
 8005020:	2264      	movs	r2, #100	@ 0x64
 8005022:	fb02 f303 	mul.w	r3, r2, r3
 8005026:	1acb      	subs	r3, r1, r3
 8005028:	00db      	lsls	r3, r3, #3
 800502a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800502e:	4b38      	ldr	r3, [pc, #224]	@ (8005110 <UART_SetConfig+0x2f4>)
 8005030:	fba3 2302 	umull	r2, r3, r3, r2
 8005034:	095b      	lsrs	r3, r3, #5
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800503c:	441c      	add	r4, r3
 800503e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005042:	2200      	movs	r2, #0
 8005044:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005048:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800504c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005050:	4642      	mov	r2, r8
 8005052:	464b      	mov	r3, r9
 8005054:	1891      	adds	r1, r2, r2
 8005056:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005058:	415b      	adcs	r3, r3
 800505a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800505c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005060:	4641      	mov	r1, r8
 8005062:	1851      	adds	r1, r2, r1
 8005064:	6339      	str	r1, [r7, #48]	@ 0x30
 8005066:	4649      	mov	r1, r9
 8005068:	414b      	adcs	r3, r1
 800506a:	637b      	str	r3, [r7, #52]	@ 0x34
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005078:	4659      	mov	r1, fp
 800507a:	00cb      	lsls	r3, r1, #3
 800507c:	4651      	mov	r1, sl
 800507e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005082:	4651      	mov	r1, sl
 8005084:	00ca      	lsls	r2, r1, #3
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	4603      	mov	r3, r0
 800508c:	4642      	mov	r2, r8
 800508e:	189b      	adds	r3, r3, r2
 8005090:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005094:	464b      	mov	r3, r9
 8005096:	460a      	mov	r2, r1
 8005098:	eb42 0303 	adc.w	r3, r2, r3
 800509c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80050ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80050b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050b4:	460b      	mov	r3, r1
 80050b6:	18db      	adds	r3, r3, r3
 80050b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050ba:	4613      	mov	r3, r2
 80050bc:	eb42 0303 	adc.w	r3, r2, r3
 80050c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80050c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80050ca:	f7fb f901 	bl	80002d0 <__aeabi_uldivmod>
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005110 <UART_SetConfig+0x2f4>)
 80050d4:	fba3 1302 	umull	r1, r3, r3, r2
 80050d8:	095b      	lsrs	r3, r3, #5
 80050da:	2164      	movs	r1, #100	@ 0x64
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	3332      	adds	r3, #50	@ 0x32
 80050e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005110 <UART_SetConfig+0x2f4>)
 80050e8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	f003 0207 	and.w	r2, r3, #7
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4422      	add	r2, r4
 80050fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050fc:	e10a      	b.n	8005314 <UART_SetConfig+0x4f8>
 80050fe:	bf00      	nop
 8005100:	40011000 	.word	0x40011000
 8005104:	40011400 	.word	0x40011400
 8005108:	40011800 	.word	0x40011800
 800510c:	40011c00 	.word	0x40011c00
 8005110:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005114:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005118:	2200      	movs	r2, #0
 800511a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800511e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005122:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005126:	4642      	mov	r2, r8
 8005128:	464b      	mov	r3, r9
 800512a:	1891      	adds	r1, r2, r2
 800512c:	6239      	str	r1, [r7, #32]
 800512e:	415b      	adcs	r3, r3
 8005130:	627b      	str	r3, [r7, #36]	@ 0x24
 8005132:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005136:	4641      	mov	r1, r8
 8005138:	1854      	adds	r4, r2, r1
 800513a:	4649      	mov	r1, r9
 800513c:	eb43 0501 	adc.w	r5, r3, r1
 8005140:	f04f 0200 	mov.w	r2, #0
 8005144:	f04f 0300 	mov.w	r3, #0
 8005148:	00eb      	lsls	r3, r5, #3
 800514a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800514e:	00e2      	lsls	r2, r4, #3
 8005150:	4614      	mov	r4, r2
 8005152:	461d      	mov	r5, r3
 8005154:	4643      	mov	r3, r8
 8005156:	18e3      	adds	r3, r4, r3
 8005158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800515c:	464b      	mov	r3, r9
 800515e:	eb45 0303 	adc.w	r3, r5, r3
 8005162:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005172:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005176:	f04f 0200 	mov.w	r2, #0
 800517a:	f04f 0300 	mov.w	r3, #0
 800517e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005182:	4629      	mov	r1, r5
 8005184:	008b      	lsls	r3, r1, #2
 8005186:	4621      	mov	r1, r4
 8005188:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800518c:	4621      	mov	r1, r4
 800518e:	008a      	lsls	r2, r1, #2
 8005190:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005194:	f7fb f89c 	bl	80002d0 <__aeabi_uldivmod>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4b60      	ldr	r3, [pc, #384]	@ (8005320 <UART_SetConfig+0x504>)
 800519e:	fba3 2302 	umull	r2, r3, r3, r2
 80051a2:	095b      	lsrs	r3, r3, #5
 80051a4:	011c      	lsls	r4, r3, #4
 80051a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051aa:	2200      	movs	r2, #0
 80051ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80051b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80051b8:	4642      	mov	r2, r8
 80051ba:	464b      	mov	r3, r9
 80051bc:	1891      	adds	r1, r2, r2
 80051be:	61b9      	str	r1, [r7, #24]
 80051c0:	415b      	adcs	r3, r3
 80051c2:	61fb      	str	r3, [r7, #28]
 80051c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051c8:	4641      	mov	r1, r8
 80051ca:	1851      	adds	r1, r2, r1
 80051cc:	6139      	str	r1, [r7, #16]
 80051ce:	4649      	mov	r1, r9
 80051d0:	414b      	adcs	r3, r1
 80051d2:	617b      	str	r3, [r7, #20]
 80051d4:	f04f 0200 	mov.w	r2, #0
 80051d8:	f04f 0300 	mov.w	r3, #0
 80051dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051e0:	4659      	mov	r1, fp
 80051e2:	00cb      	lsls	r3, r1, #3
 80051e4:	4651      	mov	r1, sl
 80051e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051ea:	4651      	mov	r1, sl
 80051ec:	00ca      	lsls	r2, r1, #3
 80051ee:	4610      	mov	r0, r2
 80051f0:	4619      	mov	r1, r3
 80051f2:	4603      	mov	r3, r0
 80051f4:	4642      	mov	r2, r8
 80051f6:	189b      	adds	r3, r3, r2
 80051f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051fc:	464b      	mov	r3, r9
 80051fe:	460a      	mov	r2, r1
 8005200:	eb42 0303 	adc.w	r3, r2, r3
 8005204:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005212:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005220:	4649      	mov	r1, r9
 8005222:	008b      	lsls	r3, r1, #2
 8005224:	4641      	mov	r1, r8
 8005226:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800522a:	4641      	mov	r1, r8
 800522c:	008a      	lsls	r2, r1, #2
 800522e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005232:	f7fb f84d 	bl	80002d0 <__aeabi_uldivmod>
 8005236:	4602      	mov	r2, r0
 8005238:	460b      	mov	r3, r1
 800523a:	4611      	mov	r1, r2
 800523c:	4b38      	ldr	r3, [pc, #224]	@ (8005320 <UART_SetConfig+0x504>)
 800523e:	fba3 2301 	umull	r2, r3, r3, r1
 8005242:	095b      	lsrs	r3, r3, #5
 8005244:	2264      	movs	r2, #100	@ 0x64
 8005246:	fb02 f303 	mul.w	r3, r2, r3
 800524a:	1acb      	subs	r3, r1, r3
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	3332      	adds	r3, #50	@ 0x32
 8005250:	4a33      	ldr	r2, [pc, #204]	@ (8005320 <UART_SetConfig+0x504>)
 8005252:	fba2 2303 	umull	r2, r3, r2, r3
 8005256:	095b      	lsrs	r3, r3, #5
 8005258:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800525c:	441c      	add	r4, r3
 800525e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005262:	2200      	movs	r2, #0
 8005264:	673b      	str	r3, [r7, #112]	@ 0x70
 8005266:	677a      	str	r2, [r7, #116]	@ 0x74
 8005268:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800526c:	4642      	mov	r2, r8
 800526e:	464b      	mov	r3, r9
 8005270:	1891      	adds	r1, r2, r2
 8005272:	60b9      	str	r1, [r7, #8]
 8005274:	415b      	adcs	r3, r3
 8005276:	60fb      	str	r3, [r7, #12]
 8005278:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800527c:	4641      	mov	r1, r8
 800527e:	1851      	adds	r1, r2, r1
 8005280:	6039      	str	r1, [r7, #0]
 8005282:	4649      	mov	r1, r9
 8005284:	414b      	adcs	r3, r1
 8005286:	607b      	str	r3, [r7, #4]
 8005288:	f04f 0200 	mov.w	r2, #0
 800528c:	f04f 0300 	mov.w	r3, #0
 8005290:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005294:	4659      	mov	r1, fp
 8005296:	00cb      	lsls	r3, r1, #3
 8005298:	4651      	mov	r1, sl
 800529a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800529e:	4651      	mov	r1, sl
 80052a0:	00ca      	lsls	r2, r1, #3
 80052a2:	4610      	mov	r0, r2
 80052a4:	4619      	mov	r1, r3
 80052a6:	4603      	mov	r3, r0
 80052a8:	4642      	mov	r2, r8
 80052aa:	189b      	adds	r3, r3, r2
 80052ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ae:	464b      	mov	r3, r9
 80052b0:	460a      	mov	r2, r1
 80052b2:	eb42 0303 	adc.w	r3, r2, r3
 80052b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80052c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80052c4:	f04f 0200 	mov.w	r2, #0
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80052d0:	4649      	mov	r1, r9
 80052d2:	008b      	lsls	r3, r1, #2
 80052d4:	4641      	mov	r1, r8
 80052d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052da:	4641      	mov	r1, r8
 80052dc:	008a      	lsls	r2, r1, #2
 80052de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80052e2:	f7fa fff5 	bl	80002d0 <__aeabi_uldivmod>
 80052e6:	4602      	mov	r2, r0
 80052e8:	460b      	mov	r3, r1
 80052ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005320 <UART_SetConfig+0x504>)
 80052ec:	fba3 1302 	umull	r1, r3, r3, r2
 80052f0:	095b      	lsrs	r3, r3, #5
 80052f2:	2164      	movs	r1, #100	@ 0x64
 80052f4:	fb01 f303 	mul.w	r3, r1, r3
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	011b      	lsls	r3, r3, #4
 80052fc:	3332      	adds	r3, #50	@ 0x32
 80052fe:	4a08      	ldr	r2, [pc, #32]	@ (8005320 <UART_SetConfig+0x504>)
 8005300:	fba2 2303 	umull	r2, r3, r2, r3
 8005304:	095b      	lsrs	r3, r3, #5
 8005306:	f003 020f 	and.w	r2, r3, #15
 800530a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4422      	add	r2, r4
 8005312:	609a      	str	r2, [r3, #8]
}
 8005314:	bf00      	nop
 8005316:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800531a:	46bd      	mov	sp, r7
 800531c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005320:	51eb851f 	.word	0x51eb851f

08005324 <_vsniprintf_r>:
 8005324:	b530      	push	{r4, r5, lr}
 8005326:	4614      	mov	r4, r2
 8005328:	2c00      	cmp	r4, #0
 800532a:	b09b      	sub	sp, #108	@ 0x6c
 800532c:	4605      	mov	r5, r0
 800532e:	461a      	mov	r2, r3
 8005330:	da05      	bge.n	800533e <_vsniprintf_r+0x1a>
 8005332:	238b      	movs	r3, #139	@ 0x8b
 8005334:	6003      	str	r3, [r0, #0]
 8005336:	f04f 30ff 	mov.w	r0, #4294967295
 800533a:	b01b      	add	sp, #108	@ 0x6c
 800533c:	bd30      	pop	{r4, r5, pc}
 800533e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005342:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005346:	f04f 0300 	mov.w	r3, #0
 800534a:	9319      	str	r3, [sp, #100]	@ 0x64
 800534c:	bf14      	ite	ne
 800534e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005352:	4623      	moveq	r3, r4
 8005354:	9302      	str	r3, [sp, #8]
 8005356:	9305      	str	r3, [sp, #20]
 8005358:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800535c:	9100      	str	r1, [sp, #0]
 800535e:	9104      	str	r1, [sp, #16]
 8005360:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005364:	4669      	mov	r1, sp
 8005366:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005368:	f000 f9a0 	bl	80056ac <_svfiprintf_r>
 800536c:	1c43      	adds	r3, r0, #1
 800536e:	bfbc      	itt	lt
 8005370:	238b      	movlt	r3, #139	@ 0x8b
 8005372:	602b      	strlt	r3, [r5, #0]
 8005374:	2c00      	cmp	r4, #0
 8005376:	d0e0      	beq.n	800533a <_vsniprintf_r+0x16>
 8005378:	9b00      	ldr	r3, [sp, #0]
 800537a:	2200      	movs	r2, #0
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	e7dc      	b.n	800533a <_vsniprintf_r+0x16>

08005380 <vsniprintf>:
 8005380:	b507      	push	{r0, r1, r2, lr}
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	4613      	mov	r3, r2
 8005386:	460a      	mov	r2, r1
 8005388:	4601      	mov	r1, r0
 800538a:	4803      	ldr	r0, [pc, #12]	@ (8005398 <vsniprintf+0x18>)
 800538c:	6800      	ldr	r0, [r0, #0]
 800538e:	f7ff ffc9 	bl	8005324 <_vsniprintf_r>
 8005392:	b003      	add	sp, #12
 8005394:	f85d fb04 	ldr.w	pc, [sp], #4
 8005398:	2000000c 	.word	0x2000000c

0800539c <memset>:
 800539c:	4402      	add	r2, r0
 800539e:	4603      	mov	r3, r0
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d100      	bne.n	80053a6 <memset+0xa>
 80053a4:	4770      	bx	lr
 80053a6:	f803 1b01 	strb.w	r1, [r3], #1
 80053aa:	e7f9      	b.n	80053a0 <memset+0x4>

080053ac <__errno>:
 80053ac:	4b01      	ldr	r3, [pc, #4]	@ (80053b4 <__errno+0x8>)
 80053ae:	6818      	ldr	r0, [r3, #0]
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	2000000c 	.word	0x2000000c

080053b8 <__libc_init_array>:
 80053b8:	b570      	push	{r4, r5, r6, lr}
 80053ba:	4d0d      	ldr	r5, [pc, #52]	@ (80053f0 <__libc_init_array+0x38>)
 80053bc:	4c0d      	ldr	r4, [pc, #52]	@ (80053f4 <__libc_init_array+0x3c>)
 80053be:	1b64      	subs	r4, r4, r5
 80053c0:	10a4      	asrs	r4, r4, #2
 80053c2:	2600      	movs	r6, #0
 80053c4:	42a6      	cmp	r6, r4
 80053c6:	d109      	bne.n	80053dc <__libc_init_array+0x24>
 80053c8:	4d0b      	ldr	r5, [pc, #44]	@ (80053f8 <__libc_init_array+0x40>)
 80053ca:	4c0c      	ldr	r4, [pc, #48]	@ (80053fc <__libc_init_array+0x44>)
 80053cc:	f000 fc64 	bl	8005c98 <_init>
 80053d0:	1b64      	subs	r4, r4, r5
 80053d2:	10a4      	asrs	r4, r4, #2
 80053d4:	2600      	movs	r6, #0
 80053d6:	42a6      	cmp	r6, r4
 80053d8:	d105      	bne.n	80053e6 <__libc_init_array+0x2e>
 80053da:	bd70      	pop	{r4, r5, r6, pc}
 80053dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80053e0:	4798      	blx	r3
 80053e2:	3601      	adds	r6, #1
 80053e4:	e7ee      	b.n	80053c4 <__libc_init_array+0xc>
 80053e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053ea:	4798      	blx	r3
 80053ec:	3601      	adds	r6, #1
 80053ee:	e7f2      	b.n	80053d6 <__libc_init_array+0x1e>
 80053f0:	0800673c 	.word	0x0800673c
 80053f4:	0800673c 	.word	0x0800673c
 80053f8:	0800673c 	.word	0x0800673c
 80053fc:	08006740 	.word	0x08006740

08005400 <__retarget_lock_acquire_recursive>:
 8005400:	4770      	bx	lr

08005402 <__retarget_lock_release_recursive>:
 8005402:	4770      	bx	lr

08005404 <_free_r>:
 8005404:	b538      	push	{r3, r4, r5, lr}
 8005406:	4605      	mov	r5, r0
 8005408:	2900      	cmp	r1, #0
 800540a:	d041      	beq.n	8005490 <_free_r+0x8c>
 800540c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005410:	1f0c      	subs	r4, r1, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	bfb8      	it	lt
 8005416:	18e4      	addlt	r4, r4, r3
 8005418:	f000 f8e0 	bl	80055dc <__malloc_lock>
 800541c:	4a1d      	ldr	r2, [pc, #116]	@ (8005494 <_free_r+0x90>)
 800541e:	6813      	ldr	r3, [r2, #0]
 8005420:	b933      	cbnz	r3, 8005430 <_free_r+0x2c>
 8005422:	6063      	str	r3, [r4, #4]
 8005424:	6014      	str	r4, [r2, #0]
 8005426:	4628      	mov	r0, r5
 8005428:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800542c:	f000 b8dc 	b.w	80055e8 <__malloc_unlock>
 8005430:	42a3      	cmp	r3, r4
 8005432:	d908      	bls.n	8005446 <_free_r+0x42>
 8005434:	6820      	ldr	r0, [r4, #0]
 8005436:	1821      	adds	r1, r4, r0
 8005438:	428b      	cmp	r3, r1
 800543a:	bf01      	itttt	eq
 800543c:	6819      	ldreq	r1, [r3, #0]
 800543e:	685b      	ldreq	r3, [r3, #4]
 8005440:	1809      	addeq	r1, r1, r0
 8005442:	6021      	streq	r1, [r4, #0]
 8005444:	e7ed      	b.n	8005422 <_free_r+0x1e>
 8005446:	461a      	mov	r2, r3
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	b10b      	cbz	r3, 8005450 <_free_r+0x4c>
 800544c:	42a3      	cmp	r3, r4
 800544e:	d9fa      	bls.n	8005446 <_free_r+0x42>
 8005450:	6811      	ldr	r1, [r2, #0]
 8005452:	1850      	adds	r0, r2, r1
 8005454:	42a0      	cmp	r0, r4
 8005456:	d10b      	bne.n	8005470 <_free_r+0x6c>
 8005458:	6820      	ldr	r0, [r4, #0]
 800545a:	4401      	add	r1, r0
 800545c:	1850      	adds	r0, r2, r1
 800545e:	4283      	cmp	r3, r0
 8005460:	6011      	str	r1, [r2, #0]
 8005462:	d1e0      	bne.n	8005426 <_free_r+0x22>
 8005464:	6818      	ldr	r0, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	6053      	str	r3, [r2, #4]
 800546a:	4408      	add	r0, r1
 800546c:	6010      	str	r0, [r2, #0]
 800546e:	e7da      	b.n	8005426 <_free_r+0x22>
 8005470:	d902      	bls.n	8005478 <_free_r+0x74>
 8005472:	230c      	movs	r3, #12
 8005474:	602b      	str	r3, [r5, #0]
 8005476:	e7d6      	b.n	8005426 <_free_r+0x22>
 8005478:	6820      	ldr	r0, [r4, #0]
 800547a:	1821      	adds	r1, r4, r0
 800547c:	428b      	cmp	r3, r1
 800547e:	bf04      	itt	eq
 8005480:	6819      	ldreq	r1, [r3, #0]
 8005482:	685b      	ldreq	r3, [r3, #4]
 8005484:	6063      	str	r3, [r4, #4]
 8005486:	bf04      	itt	eq
 8005488:	1809      	addeq	r1, r1, r0
 800548a:	6021      	streq	r1, [r4, #0]
 800548c:	6054      	str	r4, [r2, #4]
 800548e:	e7ca      	b.n	8005426 <_free_r+0x22>
 8005490:	bd38      	pop	{r3, r4, r5, pc}
 8005492:	bf00      	nop
 8005494:	20000470 	.word	0x20000470

08005498 <sbrk_aligned>:
 8005498:	b570      	push	{r4, r5, r6, lr}
 800549a:	4e0f      	ldr	r6, [pc, #60]	@ (80054d8 <sbrk_aligned+0x40>)
 800549c:	460c      	mov	r4, r1
 800549e:	6831      	ldr	r1, [r6, #0]
 80054a0:	4605      	mov	r5, r0
 80054a2:	b911      	cbnz	r1, 80054aa <sbrk_aligned+0x12>
 80054a4:	f000 fba4 	bl	8005bf0 <_sbrk_r>
 80054a8:	6030      	str	r0, [r6, #0]
 80054aa:	4621      	mov	r1, r4
 80054ac:	4628      	mov	r0, r5
 80054ae:	f000 fb9f 	bl	8005bf0 <_sbrk_r>
 80054b2:	1c43      	adds	r3, r0, #1
 80054b4:	d103      	bne.n	80054be <sbrk_aligned+0x26>
 80054b6:	f04f 34ff 	mov.w	r4, #4294967295
 80054ba:	4620      	mov	r0, r4
 80054bc:	bd70      	pop	{r4, r5, r6, pc}
 80054be:	1cc4      	adds	r4, r0, #3
 80054c0:	f024 0403 	bic.w	r4, r4, #3
 80054c4:	42a0      	cmp	r0, r4
 80054c6:	d0f8      	beq.n	80054ba <sbrk_aligned+0x22>
 80054c8:	1a21      	subs	r1, r4, r0
 80054ca:	4628      	mov	r0, r5
 80054cc:	f000 fb90 	bl	8005bf0 <_sbrk_r>
 80054d0:	3001      	adds	r0, #1
 80054d2:	d1f2      	bne.n	80054ba <sbrk_aligned+0x22>
 80054d4:	e7ef      	b.n	80054b6 <sbrk_aligned+0x1e>
 80054d6:	bf00      	nop
 80054d8:	2000046c 	.word	0x2000046c

080054dc <_malloc_r>:
 80054dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054e0:	1ccd      	adds	r5, r1, #3
 80054e2:	f025 0503 	bic.w	r5, r5, #3
 80054e6:	3508      	adds	r5, #8
 80054e8:	2d0c      	cmp	r5, #12
 80054ea:	bf38      	it	cc
 80054ec:	250c      	movcc	r5, #12
 80054ee:	2d00      	cmp	r5, #0
 80054f0:	4606      	mov	r6, r0
 80054f2:	db01      	blt.n	80054f8 <_malloc_r+0x1c>
 80054f4:	42a9      	cmp	r1, r5
 80054f6:	d904      	bls.n	8005502 <_malloc_r+0x26>
 80054f8:	230c      	movs	r3, #12
 80054fa:	6033      	str	r3, [r6, #0]
 80054fc:	2000      	movs	r0, #0
 80054fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005502:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055d8 <_malloc_r+0xfc>
 8005506:	f000 f869 	bl	80055dc <__malloc_lock>
 800550a:	f8d8 3000 	ldr.w	r3, [r8]
 800550e:	461c      	mov	r4, r3
 8005510:	bb44      	cbnz	r4, 8005564 <_malloc_r+0x88>
 8005512:	4629      	mov	r1, r5
 8005514:	4630      	mov	r0, r6
 8005516:	f7ff ffbf 	bl	8005498 <sbrk_aligned>
 800551a:	1c43      	adds	r3, r0, #1
 800551c:	4604      	mov	r4, r0
 800551e:	d158      	bne.n	80055d2 <_malloc_r+0xf6>
 8005520:	f8d8 4000 	ldr.w	r4, [r8]
 8005524:	4627      	mov	r7, r4
 8005526:	2f00      	cmp	r7, #0
 8005528:	d143      	bne.n	80055b2 <_malloc_r+0xd6>
 800552a:	2c00      	cmp	r4, #0
 800552c:	d04b      	beq.n	80055c6 <_malloc_r+0xea>
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	4639      	mov	r1, r7
 8005532:	4630      	mov	r0, r6
 8005534:	eb04 0903 	add.w	r9, r4, r3
 8005538:	f000 fb5a 	bl	8005bf0 <_sbrk_r>
 800553c:	4581      	cmp	r9, r0
 800553e:	d142      	bne.n	80055c6 <_malloc_r+0xea>
 8005540:	6821      	ldr	r1, [r4, #0]
 8005542:	1a6d      	subs	r5, r5, r1
 8005544:	4629      	mov	r1, r5
 8005546:	4630      	mov	r0, r6
 8005548:	f7ff ffa6 	bl	8005498 <sbrk_aligned>
 800554c:	3001      	adds	r0, #1
 800554e:	d03a      	beq.n	80055c6 <_malloc_r+0xea>
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	442b      	add	r3, r5
 8005554:	6023      	str	r3, [r4, #0]
 8005556:	f8d8 3000 	ldr.w	r3, [r8]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	bb62      	cbnz	r2, 80055b8 <_malloc_r+0xdc>
 800555e:	f8c8 7000 	str.w	r7, [r8]
 8005562:	e00f      	b.n	8005584 <_malloc_r+0xa8>
 8005564:	6822      	ldr	r2, [r4, #0]
 8005566:	1b52      	subs	r2, r2, r5
 8005568:	d420      	bmi.n	80055ac <_malloc_r+0xd0>
 800556a:	2a0b      	cmp	r2, #11
 800556c:	d917      	bls.n	800559e <_malloc_r+0xc2>
 800556e:	1961      	adds	r1, r4, r5
 8005570:	42a3      	cmp	r3, r4
 8005572:	6025      	str	r5, [r4, #0]
 8005574:	bf18      	it	ne
 8005576:	6059      	strne	r1, [r3, #4]
 8005578:	6863      	ldr	r3, [r4, #4]
 800557a:	bf08      	it	eq
 800557c:	f8c8 1000 	streq.w	r1, [r8]
 8005580:	5162      	str	r2, [r4, r5]
 8005582:	604b      	str	r3, [r1, #4]
 8005584:	4630      	mov	r0, r6
 8005586:	f000 f82f 	bl	80055e8 <__malloc_unlock>
 800558a:	f104 000b 	add.w	r0, r4, #11
 800558e:	1d23      	adds	r3, r4, #4
 8005590:	f020 0007 	bic.w	r0, r0, #7
 8005594:	1ac2      	subs	r2, r0, r3
 8005596:	bf1c      	itt	ne
 8005598:	1a1b      	subne	r3, r3, r0
 800559a:	50a3      	strne	r3, [r4, r2]
 800559c:	e7af      	b.n	80054fe <_malloc_r+0x22>
 800559e:	6862      	ldr	r2, [r4, #4]
 80055a0:	42a3      	cmp	r3, r4
 80055a2:	bf0c      	ite	eq
 80055a4:	f8c8 2000 	streq.w	r2, [r8]
 80055a8:	605a      	strne	r2, [r3, #4]
 80055aa:	e7eb      	b.n	8005584 <_malloc_r+0xa8>
 80055ac:	4623      	mov	r3, r4
 80055ae:	6864      	ldr	r4, [r4, #4]
 80055b0:	e7ae      	b.n	8005510 <_malloc_r+0x34>
 80055b2:	463c      	mov	r4, r7
 80055b4:	687f      	ldr	r7, [r7, #4]
 80055b6:	e7b6      	b.n	8005526 <_malloc_r+0x4a>
 80055b8:	461a      	mov	r2, r3
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	42a3      	cmp	r3, r4
 80055be:	d1fb      	bne.n	80055b8 <_malloc_r+0xdc>
 80055c0:	2300      	movs	r3, #0
 80055c2:	6053      	str	r3, [r2, #4]
 80055c4:	e7de      	b.n	8005584 <_malloc_r+0xa8>
 80055c6:	230c      	movs	r3, #12
 80055c8:	6033      	str	r3, [r6, #0]
 80055ca:	4630      	mov	r0, r6
 80055cc:	f000 f80c 	bl	80055e8 <__malloc_unlock>
 80055d0:	e794      	b.n	80054fc <_malloc_r+0x20>
 80055d2:	6005      	str	r5, [r0, #0]
 80055d4:	e7d6      	b.n	8005584 <_malloc_r+0xa8>
 80055d6:	bf00      	nop
 80055d8:	20000470 	.word	0x20000470

080055dc <__malloc_lock>:
 80055dc:	4801      	ldr	r0, [pc, #4]	@ (80055e4 <__malloc_lock+0x8>)
 80055de:	f7ff bf0f 	b.w	8005400 <__retarget_lock_acquire_recursive>
 80055e2:	bf00      	nop
 80055e4:	20000468 	.word	0x20000468

080055e8 <__malloc_unlock>:
 80055e8:	4801      	ldr	r0, [pc, #4]	@ (80055f0 <__malloc_unlock+0x8>)
 80055ea:	f7ff bf0a 	b.w	8005402 <__retarget_lock_release_recursive>
 80055ee:	bf00      	nop
 80055f0:	20000468 	.word	0x20000468

080055f4 <__ssputs_r>:
 80055f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055f8:	688e      	ldr	r6, [r1, #8]
 80055fa:	461f      	mov	r7, r3
 80055fc:	42be      	cmp	r6, r7
 80055fe:	680b      	ldr	r3, [r1, #0]
 8005600:	4682      	mov	sl, r0
 8005602:	460c      	mov	r4, r1
 8005604:	4690      	mov	r8, r2
 8005606:	d82d      	bhi.n	8005664 <__ssputs_r+0x70>
 8005608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800560c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005610:	d026      	beq.n	8005660 <__ssputs_r+0x6c>
 8005612:	6965      	ldr	r5, [r4, #20]
 8005614:	6909      	ldr	r1, [r1, #16]
 8005616:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800561a:	eba3 0901 	sub.w	r9, r3, r1
 800561e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005622:	1c7b      	adds	r3, r7, #1
 8005624:	444b      	add	r3, r9
 8005626:	106d      	asrs	r5, r5, #1
 8005628:	429d      	cmp	r5, r3
 800562a:	bf38      	it	cc
 800562c:	461d      	movcc	r5, r3
 800562e:	0553      	lsls	r3, r2, #21
 8005630:	d527      	bpl.n	8005682 <__ssputs_r+0x8e>
 8005632:	4629      	mov	r1, r5
 8005634:	f7ff ff52 	bl	80054dc <_malloc_r>
 8005638:	4606      	mov	r6, r0
 800563a:	b360      	cbz	r0, 8005696 <__ssputs_r+0xa2>
 800563c:	6921      	ldr	r1, [r4, #16]
 800563e:	464a      	mov	r2, r9
 8005640:	f000 fae6 	bl	8005c10 <memcpy>
 8005644:	89a3      	ldrh	r3, [r4, #12]
 8005646:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800564a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800564e:	81a3      	strh	r3, [r4, #12]
 8005650:	6126      	str	r6, [r4, #16]
 8005652:	6165      	str	r5, [r4, #20]
 8005654:	444e      	add	r6, r9
 8005656:	eba5 0509 	sub.w	r5, r5, r9
 800565a:	6026      	str	r6, [r4, #0]
 800565c:	60a5      	str	r5, [r4, #8]
 800565e:	463e      	mov	r6, r7
 8005660:	42be      	cmp	r6, r7
 8005662:	d900      	bls.n	8005666 <__ssputs_r+0x72>
 8005664:	463e      	mov	r6, r7
 8005666:	6820      	ldr	r0, [r4, #0]
 8005668:	4632      	mov	r2, r6
 800566a:	4641      	mov	r1, r8
 800566c:	f000 faa6 	bl	8005bbc <memmove>
 8005670:	68a3      	ldr	r3, [r4, #8]
 8005672:	1b9b      	subs	r3, r3, r6
 8005674:	60a3      	str	r3, [r4, #8]
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	4433      	add	r3, r6
 800567a:	6023      	str	r3, [r4, #0]
 800567c:	2000      	movs	r0, #0
 800567e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005682:	462a      	mov	r2, r5
 8005684:	f000 fad2 	bl	8005c2c <_realloc_r>
 8005688:	4606      	mov	r6, r0
 800568a:	2800      	cmp	r0, #0
 800568c:	d1e0      	bne.n	8005650 <__ssputs_r+0x5c>
 800568e:	6921      	ldr	r1, [r4, #16]
 8005690:	4650      	mov	r0, sl
 8005692:	f7ff feb7 	bl	8005404 <_free_r>
 8005696:	230c      	movs	r3, #12
 8005698:	f8ca 3000 	str.w	r3, [sl]
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056a2:	81a3      	strh	r3, [r4, #12]
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	e7e9      	b.n	800567e <__ssputs_r+0x8a>
	...

080056ac <_svfiprintf_r>:
 80056ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056b0:	4698      	mov	r8, r3
 80056b2:	898b      	ldrh	r3, [r1, #12]
 80056b4:	061b      	lsls	r3, r3, #24
 80056b6:	b09d      	sub	sp, #116	@ 0x74
 80056b8:	4607      	mov	r7, r0
 80056ba:	460d      	mov	r5, r1
 80056bc:	4614      	mov	r4, r2
 80056be:	d510      	bpl.n	80056e2 <_svfiprintf_r+0x36>
 80056c0:	690b      	ldr	r3, [r1, #16]
 80056c2:	b973      	cbnz	r3, 80056e2 <_svfiprintf_r+0x36>
 80056c4:	2140      	movs	r1, #64	@ 0x40
 80056c6:	f7ff ff09 	bl	80054dc <_malloc_r>
 80056ca:	6028      	str	r0, [r5, #0]
 80056cc:	6128      	str	r0, [r5, #16]
 80056ce:	b930      	cbnz	r0, 80056de <_svfiprintf_r+0x32>
 80056d0:	230c      	movs	r3, #12
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	f04f 30ff 	mov.w	r0, #4294967295
 80056d8:	b01d      	add	sp, #116	@ 0x74
 80056da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056de:	2340      	movs	r3, #64	@ 0x40
 80056e0:	616b      	str	r3, [r5, #20]
 80056e2:	2300      	movs	r3, #0
 80056e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80056e6:	2320      	movs	r3, #32
 80056e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80056f0:	2330      	movs	r3, #48	@ 0x30
 80056f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005890 <_svfiprintf_r+0x1e4>
 80056f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056fa:	f04f 0901 	mov.w	r9, #1
 80056fe:	4623      	mov	r3, r4
 8005700:	469a      	mov	sl, r3
 8005702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005706:	b10a      	cbz	r2, 800570c <_svfiprintf_r+0x60>
 8005708:	2a25      	cmp	r2, #37	@ 0x25
 800570a:	d1f9      	bne.n	8005700 <_svfiprintf_r+0x54>
 800570c:	ebba 0b04 	subs.w	fp, sl, r4
 8005710:	d00b      	beq.n	800572a <_svfiprintf_r+0x7e>
 8005712:	465b      	mov	r3, fp
 8005714:	4622      	mov	r2, r4
 8005716:	4629      	mov	r1, r5
 8005718:	4638      	mov	r0, r7
 800571a:	f7ff ff6b 	bl	80055f4 <__ssputs_r>
 800571e:	3001      	adds	r0, #1
 8005720:	f000 80a7 	beq.w	8005872 <_svfiprintf_r+0x1c6>
 8005724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005726:	445a      	add	r2, fp
 8005728:	9209      	str	r2, [sp, #36]	@ 0x24
 800572a:	f89a 3000 	ldrb.w	r3, [sl]
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 809f 	beq.w	8005872 <_svfiprintf_r+0x1c6>
 8005734:	2300      	movs	r3, #0
 8005736:	f04f 32ff 	mov.w	r2, #4294967295
 800573a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800573e:	f10a 0a01 	add.w	sl, sl, #1
 8005742:	9304      	str	r3, [sp, #16]
 8005744:	9307      	str	r3, [sp, #28]
 8005746:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800574a:	931a      	str	r3, [sp, #104]	@ 0x68
 800574c:	4654      	mov	r4, sl
 800574e:	2205      	movs	r2, #5
 8005750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005754:	484e      	ldr	r0, [pc, #312]	@ (8005890 <_svfiprintf_r+0x1e4>)
 8005756:	f7fa fd6b 	bl	8000230 <memchr>
 800575a:	9a04      	ldr	r2, [sp, #16]
 800575c:	b9d8      	cbnz	r0, 8005796 <_svfiprintf_r+0xea>
 800575e:	06d0      	lsls	r0, r2, #27
 8005760:	bf44      	itt	mi
 8005762:	2320      	movmi	r3, #32
 8005764:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005768:	0711      	lsls	r1, r2, #28
 800576a:	bf44      	itt	mi
 800576c:	232b      	movmi	r3, #43	@ 0x2b
 800576e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005772:	f89a 3000 	ldrb.w	r3, [sl]
 8005776:	2b2a      	cmp	r3, #42	@ 0x2a
 8005778:	d015      	beq.n	80057a6 <_svfiprintf_r+0xfa>
 800577a:	9a07      	ldr	r2, [sp, #28]
 800577c:	4654      	mov	r4, sl
 800577e:	2000      	movs	r0, #0
 8005780:	f04f 0c0a 	mov.w	ip, #10
 8005784:	4621      	mov	r1, r4
 8005786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800578a:	3b30      	subs	r3, #48	@ 0x30
 800578c:	2b09      	cmp	r3, #9
 800578e:	d94b      	bls.n	8005828 <_svfiprintf_r+0x17c>
 8005790:	b1b0      	cbz	r0, 80057c0 <_svfiprintf_r+0x114>
 8005792:	9207      	str	r2, [sp, #28]
 8005794:	e014      	b.n	80057c0 <_svfiprintf_r+0x114>
 8005796:	eba0 0308 	sub.w	r3, r0, r8
 800579a:	fa09 f303 	lsl.w	r3, r9, r3
 800579e:	4313      	orrs	r3, r2
 80057a0:	9304      	str	r3, [sp, #16]
 80057a2:	46a2      	mov	sl, r4
 80057a4:	e7d2      	b.n	800574c <_svfiprintf_r+0xa0>
 80057a6:	9b03      	ldr	r3, [sp, #12]
 80057a8:	1d19      	adds	r1, r3, #4
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	9103      	str	r1, [sp, #12]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	bfbb      	ittet	lt
 80057b2:	425b      	neglt	r3, r3
 80057b4:	f042 0202 	orrlt.w	r2, r2, #2
 80057b8:	9307      	strge	r3, [sp, #28]
 80057ba:	9307      	strlt	r3, [sp, #28]
 80057bc:	bfb8      	it	lt
 80057be:	9204      	strlt	r2, [sp, #16]
 80057c0:	7823      	ldrb	r3, [r4, #0]
 80057c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80057c4:	d10a      	bne.n	80057dc <_svfiprintf_r+0x130>
 80057c6:	7863      	ldrb	r3, [r4, #1]
 80057c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80057ca:	d132      	bne.n	8005832 <_svfiprintf_r+0x186>
 80057cc:	9b03      	ldr	r3, [sp, #12]
 80057ce:	1d1a      	adds	r2, r3, #4
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	9203      	str	r2, [sp, #12]
 80057d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057d8:	3402      	adds	r4, #2
 80057da:	9305      	str	r3, [sp, #20]
 80057dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80058a0 <_svfiprintf_r+0x1f4>
 80057e0:	7821      	ldrb	r1, [r4, #0]
 80057e2:	2203      	movs	r2, #3
 80057e4:	4650      	mov	r0, sl
 80057e6:	f7fa fd23 	bl	8000230 <memchr>
 80057ea:	b138      	cbz	r0, 80057fc <_svfiprintf_r+0x150>
 80057ec:	9b04      	ldr	r3, [sp, #16]
 80057ee:	eba0 000a 	sub.w	r0, r0, sl
 80057f2:	2240      	movs	r2, #64	@ 0x40
 80057f4:	4082      	lsls	r2, r0
 80057f6:	4313      	orrs	r3, r2
 80057f8:	3401      	adds	r4, #1
 80057fa:	9304      	str	r3, [sp, #16]
 80057fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005800:	4824      	ldr	r0, [pc, #144]	@ (8005894 <_svfiprintf_r+0x1e8>)
 8005802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005806:	2206      	movs	r2, #6
 8005808:	f7fa fd12 	bl	8000230 <memchr>
 800580c:	2800      	cmp	r0, #0
 800580e:	d036      	beq.n	800587e <_svfiprintf_r+0x1d2>
 8005810:	4b21      	ldr	r3, [pc, #132]	@ (8005898 <_svfiprintf_r+0x1ec>)
 8005812:	bb1b      	cbnz	r3, 800585c <_svfiprintf_r+0x1b0>
 8005814:	9b03      	ldr	r3, [sp, #12]
 8005816:	3307      	adds	r3, #7
 8005818:	f023 0307 	bic.w	r3, r3, #7
 800581c:	3308      	adds	r3, #8
 800581e:	9303      	str	r3, [sp, #12]
 8005820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005822:	4433      	add	r3, r6
 8005824:	9309      	str	r3, [sp, #36]	@ 0x24
 8005826:	e76a      	b.n	80056fe <_svfiprintf_r+0x52>
 8005828:	fb0c 3202 	mla	r2, ip, r2, r3
 800582c:	460c      	mov	r4, r1
 800582e:	2001      	movs	r0, #1
 8005830:	e7a8      	b.n	8005784 <_svfiprintf_r+0xd8>
 8005832:	2300      	movs	r3, #0
 8005834:	3401      	adds	r4, #1
 8005836:	9305      	str	r3, [sp, #20]
 8005838:	4619      	mov	r1, r3
 800583a:	f04f 0c0a 	mov.w	ip, #10
 800583e:	4620      	mov	r0, r4
 8005840:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005844:	3a30      	subs	r2, #48	@ 0x30
 8005846:	2a09      	cmp	r2, #9
 8005848:	d903      	bls.n	8005852 <_svfiprintf_r+0x1a6>
 800584a:	2b00      	cmp	r3, #0
 800584c:	d0c6      	beq.n	80057dc <_svfiprintf_r+0x130>
 800584e:	9105      	str	r1, [sp, #20]
 8005850:	e7c4      	b.n	80057dc <_svfiprintf_r+0x130>
 8005852:	fb0c 2101 	mla	r1, ip, r1, r2
 8005856:	4604      	mov	r4, r0
 8005858:	2301      	movs	r3, #1
 800585a:	e7f0      	b.n	800583e <_svfiprintf_r+0x192>
 800585c:	ab03      	add	r3, sp, #12
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	462a      	mov	r2, r5
 8005862:	4b0e      	ldr	r3, [pc, #56]	@ (800589c <_svfiprintf_r+0x1f0>)
 8005864:	a904      	add	r1, sp, #16
 8005866:	4638      	mov	r0, r7
 8005868:	f3af 8000 	nop.w
 800586c:	1c42      	adds	r2, r0, #1
 800586e:	4606      	mov	r6, r0
 8005870:	d1d6      	bne.n	8005820 <_svfiprintf_r+0x174>
 8005872:	89ab      	ldrh	r3, [r5, #12]
 8005874:	065b      	lsls	r3, r3, #25
 8005876:	f53f af2d 	bmi.w	80056d4 <_svfiprintf_r+0x28>
 800587a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800587c:	e72c      	b.n	80056d8 <_svfiprintf_r+0x2c>
 800587e:	ab03      	add	r3, sp, #12
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	462a      	mov	r2, r5
 8005884:	4b05      	ldr	r3, [pc, #20]	@ (800589c <_svfiprintf_r+0x1f0>)
 8005886:	a904      	add	r1, sp, #16
 8005888:	4638      	mov	r0, r7
 800588a:	f000 f879 	bl	8005980 <_printf_i>
 800588e:	e7ed      	b.n	800586c <_svfiprintf_r+0x1c0>
 8005890:	08006700 	.word	0x08006700
 8005894:	0800670a 	.word	0x0800670a
 8005898:	00000000 	.word	0x00000000
 800589c:	080055f5 	.word	0x080055f5
 80058a0:	08006706 	.word	0x08006706

080058a4 <_printf_common>:
 80058a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a8:	4616      	mov	r6, r2
 80058aa:	4698      	mov	r8, r3
 80058ac:	688a      	ldr	r2, [r1, #8]
 80058ae:	690b      	ldr	r3, [r1, #16]
 80058b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058b4:	4293      	cmp	r3, r2
 80058b6:	bfb8      	it	lt
 80058b8:	4613      	movlt	r3, r2
 80058ba:	6033      	str	r3, [r6, #0]
 80058bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058c0:	4607      	mov	r7, r0
 80058c2:	460c      	mov	r4, r1
 80058c4:	b10a      	cbz	r2, 80058ca <_printf_common+0x26>
 80058c6:	3301      	adds	r3, #1
 80058c8:	6033      	str	r3, [r6, #0]
 80058ca:	6823      	ldr	r3, [r4, #0]
 80058cc:	0699      	lsls	r1, r3, #26
 80058ce:	bf42      	ittt	mi
 80058d0:	6833      	ldrmi	r3, [r6, #0]
 80058d2:	3302      	addmi	r3, #2
 80058d4:	6033      	strmi	r3, [r6, #0]
 80058d6:	6825      	ldr	r5, [r4, #0]
 80058d8:	f015 0506 	ands.w	r5, r5, #6
 80058dc:	d106      	bne.n	80058ec <_printf_common+0x48>
 80058de:	f104 0a19 	add.w	sl, r4, #25
 80058e2:	68e3      	ldr	r3, [r4, #12]
 80058e4:	6832      	ldr	r2, [r6, #0]
 80058e6:	1a9b      	subs	r3, r3, r2
 80058e8:	42ab      	cmp	r3, r5
 80058ea:	dc26      	bgt.n	800593a <_printf_common+0x96>
 80058ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058f0:	6822      	ldr	r2, [r4, #0]
 80058f2:	3b00      	subs	r3, #0
 80058f4:	bf18      	it	ne
 80058f6:	2301      	movne	r3, #1
 80058f8:	0692      	lsls	r2, r2, #26
 80058fa:	d42b      	bmi.n	8005954 <_printf_common+0xb0>
 80058fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005900:	4641      	mov	r1, r8
 8005902:	4638      	mov	r0, r7
 8005904:	47c8      	blx	r9
 8005906:	3001      	adds	r0, #1
 8005908:	d01e      	beq.n	8005948 <_printf_common+0xa4>
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	6922      	ldr	r2, [r4, #16]
 800590e:	f003 0306 	and.w	r3, r3, #6
 8005912:	2b04      	cmp	r3, #4
 8005914:	bf02      	ittt	eq
 8005916:	68e5      	ldreq	r5, [r4, #12]
 8005918:	6833      	ldreq	r3, [r6, #0]
 800591a:	1aed      	subeq	r5, r5, r3
 800591c:	68a3      	ldr	r3, [r4, #8]
 800591e:	bf0c      	ite	eq
 8005920:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005924:	2500      	movne	r5, #0
 8005926:	4293      	cmp	r3, r2
 8005928:	bfc4      	itt	gt
 800592a:	1a9b      	subgt	r3, r3, r2
 800592c:	18ed      	addgt	r5, r5, r3
 800592e:	2600      	movs	r6, #0
 8005930:	341a      	adds	r4, #26
 8005932:	42b5      	cmp	r5, r6
 8005934:	d11a      	bne.n	800596c <_printf_common+0xc8>
 8005936:	2000      	movs	r0, #0
 8005938:	e008      	b.n	800594c <_printf_common+0xa8>
 800593a:	2301      	movs	r3, #1
 800593c:	4652      	mov	r2, sl
 800593e:	4641      	mov	r1, r8
 8005940:	4638      	mov	r0, r7
 8005942:	47c8      	blx	r9
 8005944:	3001      	adds	r0, #1
 8005946:	d103      	bne.n	8005950 <_printf_common+0xac>
 8005948:	f04f 30ff 	mov.w	r0, #4294967295
 800594c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005950:	3501      	adds	r5, #1
 8005952:	e7c6      	b.n	80058e2 <_printf_common+0x3e>
 8005954:	18e1      	adds	r1, r4, r3
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	2030      	movs	r0, #48	@ 0x30
 800595a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800595e:	4422      	add	r2, r4
 8005960:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005964:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005968:	3302      	adds	r3, #2
 800596a:	e7c7      	b.n	80058fc <_printf_common+0x58>
 800596c:	2301      	movs	r3, #1
 800596e:	4622      	mov	r2, r4
 8005970:	4641      	mov	r1, r8
 8005972:	4638      	mov	r0, r7
 8005974:	47c8      	blx	r9
 8005976:	3001      	adds	r0, #1
 8005978:	d0e6      	beq.n	8005948 <_printf_common+0xa4>
 800597a:	3601      	adds	r6, #1
 800597c:	e7d9      	b.n	8005932 <_printf_common+0x8e>
	...

08005980 <_printf_i>:
 8005980:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005984:	7e0f      	ldrb	r7, [r1, #24]
 8005986:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005988:	2f78      	cmp	r7, #120	@ 0x78
 800598a:	4691      	mov	r9, r2
 800598c:	4680      	mov	r8, r0
 800598e:	460c      	mov	r4, r1
 8005990:	469a      	mov	sl, r3
 8005992:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005996:	d807      	bhi.n	80059a8 <_printf_i+0x28>
 8005998:	2f62      	cmp	r7, #98	@ 0x62
 800599a:	d80a      	bhi.n	80059b2 <_printf_i+0x32>
 800599c:	2f00      	cmp	r7, #0
 800599e:	f000 80d1 	beq.w	8005b44 <_printf_i+0x1c4>
 80059a2:	2f58      	cmp	r7, #88	@ 0x58
 80059a4:	f000 80b8 	beq.w	8005b18 <_printf_i+0x198>
 80059a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059b0:	e03a      	b.n	8005a28 <_printf_i+0xa8>
 80059b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059b6:	2b15      	cmp	r3, #21
 80059b8:	d8f6      	bhi.n	80059a8 <_printf_i+0x28>
 80059ba:	a101      	add	r1, pc, #4	@ (adr r1, 80059c0 <_printf_i+0x40>)
 80059bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059c0:	08005a19 	.word	0x08005a19
 80059c4:	08005a2d 	.word	0x08005a2d
 80059c8:	080059a9 	.word	0x080059a9
 80059cc:	080059a9 	.word	0x080059a9
 80059d0:	080059a9 	.word	0x080059a9
 80059d4:	080059a9 	.word	0x080059a9
 80059d8:	08005a2d 	.word	0x08005a2d
 80059dc:	080059a9 	.word	0x080059a9
 80059e0:	080059a9 	.word	0x080059a9
 80059e4:	080059a9 	.word	0x080059a9
 80059e8:	080059a9 	.word	0x080059a9
 80059ec:	08005b2b 	.word	0x08005b2b
 80059f0:	08005a57 	.word	0x08005a57
 80059f4:	08005ae5 	.word	0x08005ae5
 80059f8:	080059a9 	.word	0x080059a9
 80059fc:	080059a9 	.word	0x080059a9
 8005a00:	08005b4d 	.word	0x08005b4d
 8005a04:	080059a9 	.word	0x080059a9
 8005a08:	08005a57 	.word	0x08005a57
 8005a0c:	080059a9 	.word	0x080059a9
 8005a10:	080059a9 	.word	0x080059a9
 8005a14:	08005aed 	.word	0x08005aed
 8005a18:	6833      	ldr	r3, [r6, #0]
 8005a1a:	1d1a      	adds	r2, r3, #4
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6032      	str	r2, [r6, #0]
 8005a20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e09c      	b.n	8005b66 <_printf_i+0x1e6>
 8005a2c:	6833      	ldr	r3, [r6, #0]
 8005a2e:	6820      	ldr	r0, [r4, #0]
 8005a30:	1d19      	adds	r1, r3, #4
 8005a32:	6031      	str	r1, [r6, #0]
 8005a34:	0606      	lsls	r6, r0, #24
 8005a36:	d501      	bpl.n	8005a3c <_printf_i+0xbc>
 8005a38:	681d      	ldr	r5, [r3, #0]
 8005a3a:	e003      	b.n	8005a44 <_printf_i+0xc4>
 8005a3c:	0645      	lsls	r5, r0, #25
 8005a3e:	d5fb      	bpl.n	8005a38 <_printf_i+0xb8>
 8005a40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a44:	2d00      	cmp	r5, #0
 8005a46:	da03      	bge.n	8005a50 <_printf_i+0xd0>
 8005a48:	232d      	movs	r3, #45	@ 0x2d
 8005a4a:	426d      	negs	r5, r5
 8005a4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a50:	4858      	ldr	r0, [pc, #352]	@ (8005bb4 <_printf_i+0x234>)
 8005a52:	230a      	movs	r3, #10
 8005a54:	e011      	b.n	8005a7a <_printf_i+0xfa>
 8005a56:	6821      	ldr	r1, [r4, #0]
 8005a58:	6833      	ldr	r3, [r6, #0]
 8005a5a:	0608      	lsls	r0, r1, #24
 8005a5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a60:	d402      	bmi.n	8005a68 <_printf_i+0xe8>
 8005a62:	0649      	lsls	r1, r1, #25
 8005a64:	bf48      	it	mi
 8005a66:	b2ad      	uxthmi	r5, r5
 8005a68:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a6a:	4852      	ldr	r0, [pc, #328]	@ (8005bb4 <_printf_i+0x234>)
 8005a6c:	6033      	str	r3, [r6, #0]
 8005a6e:	bf14      	ite	ne
 8005a70:	230a      	movne	r3, #10
 8005a72:	2308      	moveq	r3, #8
 8005a74:	2100      	movs	r1, #0
 8005a76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a7a:	6866      	ldr	r6, [r4, #4]
 8005a7c:	60a6      	str	r6, [r4, #8]
 8005a7e:	2e00      	cmp	r6, #0
 8005a80:	db05      	blt.n	8005a8e <_printf_i+0x10e>
 8005a82:	6821      	ldr	r1, [r4, #0]
 8005a84:	432e      	orrs	r6, r5
 8005a86:	f021 0104 	bic.w	r1, r1, #4
 8005a8a:	6021      	str	r1, [r4, #0]
 8005a8c:	d04b      	beq.n	8005b26 <_printf_i+0x1a6>
 8005a8e:	4616      	mov	r6, r2
 8005a90:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a94:	fb03 5711 	mls	r7, r3, r1, r5
 8005a98:	5dc7      	ldrb	r7, [r0, r7]
 8005a9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a9e:	462f      	mov	r7, r5
 8005aa0:	42bb      	cmp	r3, r7
 8005aa2:	460d      	mov	r5, r1
 8005aa4:	d9f4      	bls.n	8005a90 <_printf_i+0x110>
 8005aa6:	2b08      	cmp	r3, #8
 8005aa8:	d10b      	bne.n	8005ac2 <_printf_i+0x142>
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	07df      	lsls	r7, r3, #31
 8005aae:	d508      	bpl.n	8005ac2 <_printf_i+0x142>
 8005ab0:	6923      	ldr	r3, [r4, #16]
 8005ab2:	6861      	ldr	r1, [r4, #4]
 8005ab4:	4299      	cmp	r1, r3
 8005ab6:	bfde      	ittt	le
 8005ab8:	2330      	movle	r3, #48	@ 0x30
 8005aba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005abe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ac2:	1b92      	subs	r2, r2, r6
 8005ac4:	6122      	str	r2, [r4, #16]
 8005ac6:	f8cd a000 	str.w	sl, [sp]
 8005aca:	464b      	mov	r3, r9
 8005acc:	aa03      	add	r2, sp, #12
 8005ace:	4621      	mov	r1, r4
 8005ad0:	4640      	mov	r0, r8
 8005ad2:	f7ff fee7 	bl	80058a4 <_printf_common>
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d14a      	bne.n	8005b70 <_printf_i+0x1f0>
 8005ada:	f04f 30ff 	mov.w	r0, #4294967295
 8005ade:	b004      	add	sp, #16
 8005ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae4:	6823      	ldr	r3, [r4, #0]
 8005ae6:	f043 0320 	orr.w	r3, r3, #32
 8005aea:	6023      	str	r3, [r4, #0]
 8005aec:	4832      	ldr	r0, [pc, #200]	@ (8005bb8 <_printf_i+0x238>)
 8005aee:	2778      	movs	r7, #120	@ 0x78
 8005af0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	6831      	ldr	r1, [r6, #0]
 8005af8:	061f      	lsls	r7, r3, #24
 8005afa:	f851 5b04 	ldr.w	r5, [r1], #4
 8005afe:	d402      	bmi.n	8005b06 <_printf_i+0x186>
 8005b00:	065f      	lsls	r7, r3, #25
 8005b02:	bf48      	it	mi
 8005b04:	b2ad      	uxthmi	r5, r5
 8005b06:	6031      	str	r1, [r6, #0]
 8005b08:	07d9      	lsls	r1, r3, #31
 8005b0a:	bf44      	itt	mi
 8005b0c:	f043 0320 	orrmi.w	r3, r3, #32
 8005b10:	6023      	strmi	r3, [r4, #0]
 8005b12:	b11d      	cbz	r5, 8005b1c <_printf_i+0x19c>
 8005b14:	2310      	movs	r3, #16
 8005b16:	e7ad      	b.n	8005a74 <_printf_i+0xf4>
 8005b18:	4826      	ldr	r0, [pc, #152]	@ (8005bb4 <_printf_i+0x234>)
 8005b1a:	e7e9      	b.n	8005af0 <_printf_i+0x170>
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	f023 0320 	bic.w	r3, r3, #32
 8005b22:	6023      	str	r3, [r4, #0]
 8005b24:	e7f6      	b.n	8005b14 <_printf_i+0x194>
 8005b26:	4616      	mov	r6, r2
 8005b28:	e7bd      	b.n	8005aa6 <_printf_i+0x126>
 8005b2a:	6833      	ldr	r3, [r6, #0]
 8005b2c:	6825      	ldr	r5, [r4, #0]
 8005b2e:	6961      	ldr	r1, [r4, #20]
 8005b30:	1d18      	adds	r0, r3, #4
 8005b32:	6030      	str	r0, [r6, #0]
 8005b34:	062e      	lsls	r6, r5, #24
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	d501      	bpl.n	8005b3e <_printf_i+0x1be>
 8005b3a:	6019      	str	r1, [r3, #0]
 8005b3c:	e002      	b.n	8005b44 <_printf_i+0x1c4>
 8005b3e:	0668      	lsls	r0, r5, #25
 8005b40:	d5fb      	bpl.n	8005b3a <_printf_i+0x1ba>
 8005b42:	8019      	strh	r1, [r3, #0]
 8005b44:	2300      	movs	r3, #0
 8005b46:	6123      	str	r3, [r4, #16]
 8005b48:	4616      	mov	r6, r2
 8005b4a:	e7bc      	b.n	8005ac6 <_printf_i+0x146>
 8005b4c:	6833      	ldr	r3, [r6, #0]
 8005b4e:	1d1a      	adds	r2, r3, #4
 8005b50:	6032      	str	r2, [r6, #0]
 8005b52:	681e      	ldr	r6, [r3, #0]
 8005b54:	6862      	ldr	r2, [r4, #4]
 8005b56:	2100      	movs	r1, #0
 8005b58:	4630      	mov	r0, r6
 8005b5a:	f7fa fb69 	bl	8000230 <memchr>
 8005b5e:	b108      	cbz	r0, 8005b64 <_printf_i+0x1e4>
 8005b60:	1b80      	subs	r0, r0, r6
 8005b62:	6060      	str	r0, [r4, #4]
 8005b64:	6863      	ldr	r3, [r4, #4]
 8005b66:	6123      	str	r3, [r4, #16]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b6e:	e7aa      	b.n	8005ac6 <_printf_i+0x146>
 8005b70:	6923      	ldr	r3, [r4, #16]
 8005b72:	4632      	mov	r2, r6
 8005b74:	4649      	mov	r1, r9
 8005b76:	4640      	mov	r0, r8
 8005b78:	47d0      	blx	sl
 8005b7a:	3001      	adds	r0, #1
 8005b7c:	d0ad      	beq.n	8005ada <_printf_i+0x15a>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	079b      	lsls	r3, r3, #30
 8005b82:	d413      	bmi.n	8005bac <_printf_i+0x22c>
 8005b84:	68e0      	ldr	r0, [r4, #12]
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	4298      	cmp	r0, r3
 8005b8a:	bfb8      	it	lt
 8005b8c:	4618      	movlt	r0, r3
 8005b8e:	e7a6      	b.n	8005ade <_printf_i+0x15e>
 8005b90:	2301      	movs	r3, #1
 8005b92:	4632      	mov	r2, r6
 8005b94:	4649      	mov	r1, r9
 8005b96:	4640      	mov	r0, r8
 8005b98:	47d0      	blx	sl
 8005b9a:	3001      	adds	r0, #1
 8005b9c:	d09d      	beq.n	8005ada <_printf_i+0x15a>
 8005b9e:	3501      	adds	r5, #1
 8005ba0:	68e3      	ldr	r3, [r4, #12]
 8005ba2:	9903      	ldr	r1, [sp, #12]
 8005ba4:	1a5b      	subs	r3, r3, r1
 8005ba6:	42ab      	cmp	r3, r5
 8005ba8:	dcf2      	bgt.n	8005b90 <_printf_i+0x210>
 8005baa:	e7eb      	b.n	8005b84 <_printf_i+0x204>
 8005bac:	2500      	movs	r5, #0
 8005bae:	f104 0619 	add.w	r6, r4, #25
 8005bb2:	e7f5      	b.n	8005ba0 <_printf_i+0x220>
 8005bb4:	08006711 	.word	0x08006711
 8005bb8:	08006722 	.word	0x08006722

08005bbc <memmove>:
 8005bbc:	4288      	cmp	r0, r1
 8005bbe:	b510      	push	{r4, lr}
 8005bc0:	eb01 0402 	add.w	r4, r1, r2
 8005bc4:	d902      	bls.n	8005bcc <memmove+0x10>
 8005bc6:	4284      	cmp	r4, r0
 8005bc8:	4623      	mov	r3, r4
 8005bca:	d807      	bhi.n	8005bdc <memmove+0x20>
 8005bcc:	1e43      	subs	r3, r0, #1
 8005bce:	42a1      	cmp	r1, r4
 8005bd0:	d008      	beq.n	8005be4 <memmove+0x28>
 8005bd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bda:	e7f8      	b.n	8005bce <memmove+0x12>
 8005bdc:	4402      	add	r2, r0
 8005bde:	4601      	mov	r1, r0
 8005be0:	428a      	cmp	r2, r1
 8005be2:	d100      	bne.n	8005be6 <memmove+0x2a>
 8005be4:	bd10      	pop	{r4, pc}
 8005be6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bee:	e7f7      	b.n	8005be0 <memmove+0x24>

08005bf0 <_sbrk_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4d06      	ldr	r5, [pc, #24]	@ (8005c0c <_sbrk_r+0x1c>)
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	4604      	mov	r4, r0
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	602b      	str	r3, [r5, #0]
 8005bfc:	f7fc fad2 	bl	80021a4 <_sbrk>
 8005c00:	1c43      	adds	r3, r0, #1
 8005c02:	d102      	bne.n	8005c0a <_sbrk_r+0x1a>
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	b103      	cbz	r3, 8005c0a <_sbrk_r+0x1a>
 8005c08:	6023      	str	r3, [r4, #0]
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	20000464 	.word	0x20000464

08005c10 <memcpy>:
 8005c10:	440a      	add	r2, r1
 8005c12:	4291      	cmp	r1, r2
 8005c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c18:	d100      	bne.n	8005c1c <memcpy+0xc>
 8005c1a:	4770      	bx	lr
 8005c1c:	b510      	push	{r4, lr}
 8005c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c26:	4291      	cmp	r1, r2
 8005c28:	d1f9      	bne.n	8005c1e <memcpy+0xe>
 8005c2a:	bd10      	pop	{r4, pc}

08005c2c <_realloc_r>:
 8005c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c30:	4607      	mov	r7, r0
 8005c32:	4614      	mov	r4, r2
 8005c34:	460d      	mov	r5, r1
 8005c36:	b921      	cbnz	r1, 8005c42 <_realloc_r+0x16>
 8005c38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	f7ff bc4d 	b.w	80054dc <_malloc_r>
 8005c42:	b92a      	cbnz	r2, 8005c50 <_realloc_r+0x24>
 8005c44:	f7ff fbde 	bl	8005404 <_free_r>
 8005c48:	4625      	mov	r5, r4
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c50:	f000 f81a 	bl	8005c88 <_malloc_usable_size_r>
 8005c54:	4284      	cmp	r4, r0
 8005c56:	4606      	mov	r6, r0
 8005c58:	d802      	bhi.n	8005c60 <_realloc_r+0x34>
 8005c5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c5e:	d8f4      	bhi.n	8005c4a <_realloc_r+0x1e>
 8005c60:	4621      	mov	r1, r4
 8005c62:	4638      	mov	r0, r7
 8005c64:	f7ff fc3a 	bl	80054dc <_malloc_r>
 8005c68:	4680      	mov	r8, r0
 8005c6a:	b908      	cbnz	r0, 8005c70 <_realloc_r+0x44>
 8005c6c:	4645      	mov	r5, r8
 8005c6e:	e7ec      	b.n	8005c4a <_realloc_r+0x1e>
 8005c70:	42b4      	cmp	r4, r6
 8005c72:	4622      	mov	r2, r4
 8005c74:	4629      	mov	r1, r5
 8005c76:	bf28      	it	cs
 8005c78:	4632      	movcs	r2, r6
 8005c7a:	f7ff ffc9 	bl	8005c10 <memcpy>
 8005c7e:	4629      	mov	r1, r5
 8005c80:	4638      	mov	r0, r7
 8005c82:	f7ff fbbf 	bl	8005404 <_free_r>
 8005c86:	e7f1      	b.n	8005c6c <_realloc_r+0x40>

08005c88 <_malloc_usable_size_r>:
 8005c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c8c:	1f18      	subs	r0, r3, #4
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	bfbc      	itt	lt
 8005c92:	580b      	ldrlt	r3, [r1, r0]
 8005c94:	18c0      	addlt	r0, r0, r3
 8005c96:	4770      	bx	lr

08005c98 <_init>:
 8005c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c9a:	bf00      	nop
 8005c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c9e:	bc08      	pop	{r3}
 8005ca0:	469e      	mov	lr, r3
 8005ca2:	4770      	bx	lr

08005ca4 <_fini>:
 8005ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ca6:	bf00      	nop
 8005ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005caa:	bc08      	pop	{r3}
 8005cac:	469e      	mov	lr, r3
 8005cae:	4770      	bx	lr
