INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector_Sim
