
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.336 ; gain = 150.074 ; free physical = 1139 ; free virtual = 2566
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0.dcp' for cell 'design_1_i/encoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_1_0/design_1_encoder_1_0.dcp' for cell 'design_1_i/encoder_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_2_0/design_1_encoder_2_0.dcp' for cell 'design_1_i/encoder_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_image_gen_0_0/design_1_image_gen_0_0.dcp' for cell 'design_1_i/image_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.dcp' for cell 'design_1_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_timing_0_0/design_1_timing_0_0.dcp' for cell 'design_1_i/timing_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2077.859 ; gain = 535.594 ; free physical = 430 ; free virtual = 1876
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2077.859 ; gain = 753.523 ; free physical = 442 ; free virtual = 1888
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2141.891 ; gain = 64.031 ; free physical = 444 ; free virtual = 1899
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9ddc1d5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: f68d60fa

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Opt 31-389] Phase Constant propagation created 32 cells and removed 100 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14f4e5b9b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14f4e5b9b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14f4e5b9b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14f4e5b9b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
Ending Logic Optimization Task | Checksum: 14f4e5b9b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 105646db5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 444 ; free virtual = 1899
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2141.891 ; gain = 0.000 ; free physical = 440 ; free virtual = 1897
INFO: [Common 17-1381] The checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 446 ; free virtual = 1885
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 926fee86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 446 ; free virtual = 1885
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 446 ; free virtual = 1885

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a3aa496

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 440 ; free virtual = 1883

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 165ed5f50

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 438 ; free virtual = 1882

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 165ed5f50

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 438 ; free virtual = 1882
Phase 1 Placer Initialization | Checksum: 165ed5f50

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2160.891 ; gain = 0.000 ; free physical = 438 ; free virtual = 1882

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20d178174

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 425 ; free virtual = 1870

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20d178174

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 425 ; free virtual = 1870

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15e39db87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 425 ; free virtual = 1869

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a17c3256

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 425 ; free virtual = 1869

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1353139b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 425 ; free virtual = 1869

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26ff68171

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1867

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 214741637

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1867

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 214741637

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1867
Phase 3 Detail Placement | Checksum: 214741637

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1867

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1af6c27da

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1af6c27da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 421 ; free virtual = 1867
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.033. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d3096e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 421 ; free virtual = 1867
Phase 4.1 Post Commit Optimization | Checksum: 1d3096e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 421 ; free virtual = 1867

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d3096e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1868

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d3096e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1868

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 122236ea5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1868
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 122236ea5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 422 ; free virtual = 1868
Ending Placer Task | Checksum: a2505a54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.938 ; gain = 96.047 ; free physical = 438 ; free virtual = 1883
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 434 ; free virtual = 1882
INFO: [Common 17-1381] The checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 428 ; free virtual = 1874
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 436 ; free virtual = 1882
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 436 ; free virtual = 1882
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6ac9cde7 ConstDB: 0 ShapeSum: 37868c6d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ade72e2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 342 ; free virtual = 1790
Post Restoration Checksum: NetGraph: 7a90965d NumContArr: 335697ce Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ade72e2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 341 ; free virtual = 1789

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ade72e2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 309 ; free virtual = 1757

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ade72e2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.938 ; gain = 0.000 ; free physical = 309 ; free virtual = 1757
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c11290d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 314 ; free virtual = 1763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.978  | TNS=0.000  | WHS=-0.274 | THS=-15.464|

Phase 2 Router Initialization | Checksum: 1ca060d0a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 314 ; free virtual = 1763

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1463e8205

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 315 ; free virtual = 1764

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.643  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 187d3ae12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765
Phase 4 Rip-up And Reroute | Checksum: 187d3ae12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 187d3ae12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187d3ae12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765
Phase 5 Delay and Skew Optimization | Checksum: 187d3ae12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae39166a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.815  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ae39166a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765
Phase 6 Post Hold Fix | Checksum: 1ae39166a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.031428 %
  Global Horizontal Routing Utilization  = 0.0267918 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21ba55a01

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 316 ; free virtual = 1765

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21ba55a01

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 315 ; free virtual = 1764

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28dfd569f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 315 ; free virtual = 1764

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.815  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28dfd569f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 315 ; free virtual = 1765
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 349 ; free virtual = 1798

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.605 ; gain = 15.668 ; free physical = 349 ; free virtual = 1798
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2272.605 ; gain = 0.000 ; free physical = 346 ; free virtual = 1797
INFO: [Common 17-1381] The checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jul 14 13:06:15 2018...
