# compile vhdl design source files
vhdl xil_defaultlib  "../../../generic_sayac.srcs/sources_1/new/generic_sayac.vhd"
vhdl xil_defaultlib  "../../../generic_sayac.srcs/sim_1/new/tb_generic_sayac.vhd"
