$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_Testcase1 $end
   $var wire 1 q i_clk $end
   $var wire 1 r i_rst_n $end
   $var wire 1 s i_start $end
   $var wire 16 t i_data [15:0] $end
   $var wire 8 . o_data [7:0] $end
   $var wire 1 / o_valid $end
   $scope module dut $end
    $var wire 32 w SIZE_DATA_IN [31:0] $end
    $var wire 32 x SIZE_DATA_OUT [31:0] $end
    $var wire 32 y SIZE_PISO [31:0] $end
    $var wire 32 z SIZE_SIPO [31:0] $end
    $var wire 1 q i_clk $end
    $var wire 1 r i_rst_n $end
    $var wire 1 s i_start $end
    $var wire 16 t i_data [15:0] $end
    $var wire 8 . o_data [7:0] $end
    $var wire 1 / o_done $end
    $var wire 2 0 w_data_PISO [1:0] $end
    $var wire 1 1 w_valid_PISO $end
    $var wire 1 2 w_valid_VD $end
    $var wire 1 3 w_data_SIPO [0:0] $end
    $var wire 1 / w_done_SIPO $end
    $scope module PISO_unit $end
     $var wire 32 w SIZE_DATA_IN [31:0] $end
     $var wire 32 y SIZE_DATA_OUT [31:0] $end
     $var wire 1 q i_clk $end
     $var wire 1 r i_rst_n $end
     $var wire 1 s i_start $end
     $var wire 16 t i_data [15:0] $end
     $var wire 2 0 o_data [1:0] $end
     $var wire 1 1 o_valid $end
     $var wire 1 4 o_done $end
     $var wire 32 x DEPTH [31:0] $end
     $var wire 32 { SIZE_DEPTH [31:0] $end
     $var wire 2 # shift_reg[0] [1:0] $end
     $var wire 2 $ shift_reg[1] [1:0] $end
     $var wire 2 % shift_reg[2] [1:0] $end
     $var wire 2 & shift_reg[3] [1:0] $end
     $var wire 2 ' shift_reg[4] [1:0] $end
     $var wire 2 ( shift_reg[5] [1:0] $end
     $var wire 2 ) shift_reg[6] [1:0] $end
     $var wire 2 * shift_reg[7] [1:0] $end
     $var wire 3 5 count [2:0] $end
     $var wire 3 u ncount [2:0] $end
     $var wire 1 + w_update_count $end
     $var wire 1 6 w_count $end
     $var wire 1 , w_count_next $end
     $var wire 16 - w_idata [15:0] $end
     $var wire 16 7 w_idata_next [15:0] $end
     $var wire 1 v w_update_idata $end
     $var wire 2 8 w_output [1:0] $end
     $var wire 1 , w_ovalid $end
     $var wire 1 9 w_done $end
    $upscope $end
    $scope module SIPO_unit $end
     $var wire 32 z SIZE_DATA_IN [31:0] $end
     $var wire 32 x SIZE_DATA_OUT [31:0] $end
     $var wire 1 q i_clk $end
     $var wire 1 r i_rst_n $end
     $var wire 1 2 i_start $end
     $var wire 1 3 i_data [0:0] $end
     $var wire 8 . o_data [7:0] $end
     $var wire 1 / o_done $end
     $var wire 32 x SIZE_DEPTH [31:0] $end
     $var wire 1 : shift_reg[0] [0:0] $end
     $var wire 1 ; shift_reg[1] [0:0] $end
     $var wire 1 < shift_reg[2] [0:0] $end
     $var wire 1 = shift_reg[3] [0:0] $end
     $var wire 1 > shift_reg[4] [0:0] $end
     $var wire 1 ? shift_reg[5] [0:0] $end
     $var wire 1 @ shift_reg[6] [0:0] $end
     $var wire 1 A shift_reg[7] [0:0] $end
     $var wire 8 B count [7:0] $end
     $var wire 8 C w_odata [7:0] $end
     $var wire 8 D w_odata_next [7:0] $end
     $scope module unnamedblk1 $end
      $var wire 32 E i [31:0] $end
     $upscope $end
     $scope module unnamedblk2 $end
      $var wire 32 F i [31:0] $end
     $upscope $end
     $scope module unnamedblk3 $end
      $var wire 32 G i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module VD_unit $end
     $var wire 1 q i_clk $end
     $var wire 1 r i_rst_n $end
     $var wire 1 1 i_valid $end
     $var wire 2 0 i_data [1:0] $end
     $var wire 1 3 o_decision $end
     $var wire 1 2 o_valid $end
     $var wire 2 H w_oBM_0 [1:0] $end
     $var wire 2 I w_oBM_1 [1:0] $end
     $var wire 2 J w_oBM_2 [1:0] $end
     $var wire 2 K w_oBM_3 [1:0] $end
     $var wire 2 L w_iPM_0 [1:0] $end
     $var wire 2 M w_iPM_1 [1:0] $end
     $var wire 2 N w_iPM_2 [1:0] $end
     $var wire 2 O w_iPM_3 [1:0] $end
     $var wire 2 P w_oPM_0 [1:0] $end
     $var wire 2 Q w_oPM_1 [1:0] $end
     $var wire 2 R w_oPM_2 [1:0] $end
     $var wire 2 S w_oPM_3 [1:0] $end
     $scope module ACSU $end
      $var wire 2 H i_BM_0 [1:0] $end
      $var wire 2 I i_BM_1 [1:0] $end
      $var wire 2 J i_BM_2 [1:0] $end
      $var wire 2 K i_BM_3 [1:0] $end
      $var wire 2 L i_PM_0 [1:0] $end
      $var wire 2 M i_PM_1 [1:0] $end
      $var wire 2 N i_PM_2 [1:0] $end
      $var wire 2 O i_PM_3 [1:0] $end
      $var wire 2 P o_PM_0 [1:0] $end
      $var wire 2 Q o_PM_1 [1:0] $end
      $var wire 2 R o_PM_2 [1:0] $end
      $var wire 2 S o_PM_3 [1:0] $end
      $var wire 2 P w_PM_0 [1:0] $end
      $var wire 2 Q w_PM_1 [1:0] $end
      $var wire 2 R w_PM_2 [1:0] $end
      $var wire 2 S w_PM_3 [1:0] $end
      $scope module ACS_0 $end
       $var wire 2 H i_BM_0 [1:0] $end
       $var wire 2 K i_BM_1 [1:0] $end
       $var wire 2 L i_PM_0 [1:0] $end
       $var wire 2 M i_PM_1 [1:0] $end
       $var wire 2 P o_PM [1:0] $end
       $var wire 2 T w_metric_path_0 [1:0] $end
       $var wire 2 U w_metric_path_1 [1:0] $end
       $var wire 1 V w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 H i_BM [1:0] $end
        $var wire 2 L i_PM [1:0] $end
        $var wire 2 T o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 K i_BM [1:0] $end
        $var wire 2 M i_PM [1:0] $end
        $var wire 2 U o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 T i_metric_path_0 [1:0] $end
        $var wire 2 U i_metric_path_1 [1:0] $end
        $var wire 1 V o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_1 $end
       $var wire 2 J i_BM_0 [1:0] $end
       $var wire 2 I i_BM_1 [1:0] $end
       $var wire 2 N i_PM_0 [1:0] $end
       $var wire 2 O i_PM_1 [1:0] $end
       $var wire 2 Q o_PM [1:0] $end
       $var wire 2 W w_metric_path_0 [1:0] $end
       $var wire 2 X w_metric_path_1 [1:0] $end
       $var wire 1 Y w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 J i_BM [1:0] $end
        $var wire 2 N i_PM [1:0] $end
        $var wire 2 W o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 I i_BM [1:0] $end
        $var wire 2 O i_PM [1:0] $end
        $var wire 2 X o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 W i_metric_path_0 [1:0] $end
        $var wire 2 X i_metric_path_1 [1:0] $end
        $var wire 1 Y o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_2 $end
       $var wire 2 K i_BM_0 [1:0] $end
       $var wire 2 H i_BM_1 [1:0] $end
       $var wire 2 L i_PM_0 [1:0] $end
       $var wire 2 M i_PM_1 [1:0] $end
       $var wire 2 R o_PM [1:0] $end
       $var wire 2 Z w_metric_path_0 [1:0] $end
       $var wire 2 [ w_metric_path_1 [1:0] $end
       $var wire 1 \ w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 K i_BM [1:0] $end
        $var wire 2 L i_PM [1:0] $end
        $var wire 2 Z o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 H i_BM [1:0] $end
        $var wire 2 M i_PM [1:0] $end
        $var wire 2 [ o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 Z i_metric_path_0 [1:0] $end
        $var wire 2 [ i_metric_path_1 [1:0] $end
        $var wire 1 \ o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_3 $end
       $var wire 2 I i_BM_0 [1:0] $end
       $var wire 2 J i_BM_1 [1:0] $end
       $var wire 2 N i_PM_0 [1:0] $end
       $var wire 2 O i_PM_1 [1:0] $end
       $var wire 2 S o_PM [1:0] $end
       $var wire 2 ] w_metric_path_0 [1:0] $end
       $var wire 2 ^ w_metric_path_1 [1:0] $end
       $var wire 1 _ w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 I i_BM [1:0] $end
        $var wire 2 N i_PM [1:0] $end
        $var wire 2 ] o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 J i_BM [1:0] $end
        $var wire 2 O i_PM [1:0] $end
        $var wire 2 ^ o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 ] i_metric_path_0 [1:0] $end
        $var wire 2 ^ i_metric_path_1 [1:0] $end
        $var wire 1 _ o_compare_less $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module BMU $end
      $var wire 32 y SIZE_DATA [31:0] $end
      $var wire 2 0 i_data [1:0] $end
      $var wire 2 H o_BM_0 [1:0] $end
      $var wire 2 I o_BM_1 [1:0] $end
      $var wire 2 J o_BM_2 [1:0] $end
      $var wire 2 K o_BM_3 [1:0] $end
      $var wire 2 H w_BM_0 [1:0] $end
      $var wire 2 I w_BM_1 [1:0] $end
      $var wire 2 J w_BM_2 [1:0] $end
      $var wire 2 K w_BM_3 [1:0] $end
      $scope module HD0 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 | i_exp_code [1:0] $end
       $var wire 2 H o_hamming_distance [1:0] $end
       $var wire 1 ` w_data_0 $end
       $var wire 1 a w_data_1 $end
       $scope module FA $end
        $var wire 1 ` i_a $end
        $var wire 1 a i_b $end
        $var wire 1 } i_c $end
        $var wire 1 b o_s $end
        $var wire 1 c o_c $end
       $upscope $end
      $upscope $end
      $scope module HD1 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 ~ i_exp_code [1:0] $end
       $var wire 2 I o_hamming_distance [1:0] $end
       $var wire 1 d w_data_0 $end
       $var wire 1 a w_data_1 $end
       $scope module FA $end
        $var wire 1 d i_a $end
        $var wire 1 a i_b $end
        $var wire 1 } i_c $end
        $var wire 1 e o_s $end
        $var wire 1 f o_c $end
       $upscope $end
      $upscope $end
      $scope module HD2 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 !! i_exp_code [1:0] $end
       $var wire 2 J o_hamming_distance [1:0] $end
       $var wire 1 ` w_data_0 $end
       $var wire 1 g w_data_1 $end
       $scope module FA $end
        $var wire 1 ` i_a $end
        $var wire 1 g i_b $end
        $var wire 1 } i_c $end
        $var wire 1 h o_s $end
        $var wire 1 i o_c $end
       $upscope $end
      $upscope $end
      $scope module HD3 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 "! i_exp_code [1:0] $end
       $var wire 2 K o_hamming_distance [1:0] $end
       $var wire 1 d w_data_0 $end
       $var wire 1 g w_data_1 $end
       $scope module FA $end
        $var wire 1 d i_a $end
        $var wire 1 g i_b $end
        $var wire 1 } i_c $end
        $var wire 1 j o_s $end
        $var wire 1 k o_c $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module PMU $end
      $var wire 32 y SIZE_DATA [31:0] $end
      $var wire 1 q i_clk $end
      $var wire 1 r i_rst_n $end
      $var wire 1 1 i_valid $end
      $var wire 2 P i_PM_0 [1:0] $end
      $var wire 2 Q i_PM_1 [1:0] $end
      $var wire 2 R i_PM_2 [1:0] $end
      $var wire 2 S i_PM_3 [1:0] $end
      $var wire 2 L o_PM_0 [1:0] $end
      $var wire 2 M o_PM_1 [1:0] $end
      $var wire 2 N o_PM_2 [1:0] $end
      $var wire 2 O o_PM_3 [1:0] $end
     $upscope $end
     $scope module SPMU $end
      $var wire 1 q i_clk $end
      $var wire 1 r i_rst_n $end
      $var wire 1 1 i_valid $end
      $var wire 2 P i_PM_0 [1:0] $end
      $var wire 2 Q i_PM_1 [1:0] $end
      $var wire 2 R i_PM_2 [1:0] $end
      $var wire 2 S i_PM_3 [1:0] $end
      $var wire 1 3 o_decision $end
      $var wire 1 2 o_valid $end
      $var wire 1 l w_compare_0 $end
      $var wire 1 m w_compare_1 $end
      $scope module CP0 $end
       $var wire 2 P i_metric_path_0 [1:0] $end
       $var wire 2 R i_metric_path_1 [1:0] $end
       $var wire 1 l o_compare_less $end
      $upscope $end
      $scope module CP1 $end
       $var wire 2 Q i_metric_path_0 [1:0] $end
       $var wire 2 S i_metric_path_1 [1:0] $end
       $var wire 1 m o_compare_less $end
      $upscope $end
      $scope module u_state_machine $end
       $var wire 1 q i_clk $end
       $var wire 1 r i_rst_n $end
       $var wire 1 1 i_valid $end
       $var wire 1 l i_compare_0 $end
       $var wire 1 m i_compare_1 $end
       $var wire 1 3 o_decision $end
       $var wire 1 2 o_valid $end
       $var wire 2 n state [1:0] $end
       $var wire 2 o nstate [1:0] $end
       $var wire 1 p w_valid $end
       $scope module NSL $end
        $var wire 1 1 i_valid $end
        $var wire 1 l i_compare_0 $end
        $var wire 1 m i_compare_1 $end
        $var wire 2 n i_pre_state [1:0] $end
        $var wire 2 o o_next_state [1:0] $end
        $var wire 1 p o_valid $end
        $var wire 2 | S0 [1:0] $end
        $var wire 2 ~ S1 [1:0] $end
        $var wire 2 !! S2 [1:0] $end
        $var wire 2 "! S3 [1:0] $end
       $upscope $end
       $scope module OL $end
        $var wire 2 n i_curr_state [1:0] $end
        $var wire 1 3 o_decision_bit $end
        $var wire 2 | S0 [1:0] $end
        $var wire 2 ~ S1 [1:0] $end
        $var wire 2 !! S2 [1:0] $end
        $var wire 2 "! S3 [1:0] $end
       $upscope $end
       $scope module SM $end
        $var wire 1 q i_clk $end
        $var wire 1 r i_rst_n $end
        $var wire 1 p i_valid $end
        $var wire 2 o i_next_state [1:0] $end
        $var wire 2 n o_curr_state [1:0] $end
        $var wire 1 2 o_valid $end
        $var wire 2 | S0 [1:0] $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
b00 )
b00 *
0+
0,
b0000000000000000 -
b00000000 .
0/
b00 0
01
02
03
04
b000 5
06
b0000000000000000 7
b00 8
09
0:
0;
0<
0=
0>
0?
0@
0A
b00000000 B
b00000000 C
b00000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
b00 H
b01 I
b01 J
b10 K
b00 L
b00 M
b00 N
b00 O
b00 P
b01 Q
b00 R
b01 S
b00 T
b10 U
1V
b01 W
b01 X
1Y
b10 Z
b00 [
0\
b01 ]
b01 ^
1_
0`
0a
0b
0c
1d
1e
0f
1g
1h
0i
0j
1k
1l
1m
b00 n
b00 o
0p
0q
0r
0s
b0000000000000000 t
b000 u
0v
b00000000000000000000000000010000 w
b00000000000000000000000000001000 x
b00000000000000000000000000000010 y
b00000000000000000000000000000001 z
b00000000000000000000000000000011 {
b00 |
0}
b01 ~
b10 !!
b11 "!
#10000
b00000000000000000000000000001000 E
b11 M
b11 N
b11 O
b11 Q
b10 R
b11 S
b11 U
b11 W
b11 X
b11 [
1\
b11 ]
b11 ^
1q
#20000
1+
0q
1s
1v
#30000
1q
#40000
0q
1r
#50000
b11 #
b01 $
b01 %
b01 '
b01 (
b10 *
1,
b1101010001010010 -
16
b1101010001010010 7
b11 8
b00000000000000000000000000001000 G
1q
b1101010001010010 t
b001 u
0v
#60000
0q
#70000
b11 0
11
b001 5
b10 H
b00 K
b10 P
b00 R
b10 T
b00 Z
1`
1a
1c
0d
0g
0k
0l
b10 o
1p
1q
b010 u
#80000
0q
#90000
b01 0
12
13
b010 5
b01 8
b01 H
b00 I
b10 J
b01 K
b10 L
b00 N
b11 P
b10 Q
b11 R
b00 S
b11 T
b10 W
b11 Z
b00 ]
0a
1b
0c
0e
1g
0h
1i
1j
1l
0m
b10 n
b11 o
1q
b011 u
#100000
0q
#110000
b011 5
1:
b00000001 B
b00000001 C
b00000000000000000000000000001000 F
b11 L
b10 M
b11 N
b00 O
b00 Q
b10 S
b11 W
b00 X
0Y
b11 ]
b10 ^
0_
1m
b11 n
b01 o
1q
b100 u
#120000
0q
#130000
b00 0
03
b100 5
b00 8
1;
b00000010 B
b00000011 C
b00 H
b01 I
b01 J
b10 K
b00 M
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 X
1Y
b00 [
0\
b11 ^
1_
0`
0b
1d
1e
1h
0i
0j
1k
0l
b01 n
b10 o
1q
b101 u
#140000
0q
#150000
b01 0
13
b101 5
b01 8
0:
1<
b00000011 B
b00000110 C
b01 H
b00 I
b10 J
b01 K
b10 L
b11 M
b00 N
b11 O
b11 P
b10 Q
b11 R
b00 S
b11 U
1V
b10 W
b11 [
1\
b00 ]
1`
1b
0d
0e
0h
1i
1j
0k
1l
0m
b10 n
b11 o
1q
b110 u
#160000
0q
#170000
b110 5
1:
0;
1=
b00000100 B
b00001101 C
b11 L
b10 M
b11 N
b00 O
b00 Q
b10 S
b11 W
b00 X
0Y
b11 ]
b10 ^
0_
1m
b11 n
b01 o
1q
b111 u
#180000
0q
#190000
b00 0
03
b111 5
b00 8
19
1;
0<
1>
b00000101 B
b00011011 C
b00 H
b01 I
b01 J
b10 K
b00 M
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 X
1Y
b00 [
0\
b11 ^
1_
0`
0b
1d
1e
1h
0i
0j
1k
0l
b01 n
b10 o
1q
b000 u
#200000
0q
#210000
0+
0,
b10 0
13
14
b000 5
b10 8
09
0:
1<
0=
1?
b00000110 B
b00110110 C
b01 H
b10 I
b00 J
b01 K
b10 L
b11 M
b00 N
b11 O
b11 P
b00 Q
b11 R
b10 S
b11 U
1V
b00 W
b11 [
1\
b10 ]
1a
1b
0e
1f
0g
0h
1j
0k
1l
b10 n
b01 o
1q
1v
#220000
0q
#230000
1+
b00 0
01
03
04
06
b11 8
1:
0;
1=
0>
1@
b00000111 B
b01101101 C
b00 H
b01 I
b01 J
b10 K
b11 L
b00 M
b11 N
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 W
b00 [
0\
b11 ]
0a
0b
1e
0f
1g
1h
0j
1k
0l
b01 n
0p
1q
#240000
0q
#250000
1,
b11011010 .
1/
02
16
0:
1;
0<
1>
0?
1A
b00001000 B
b11011010 C
1q
b001 u
0v
#260000
0q
#270000
b11 0
11
b001 5
b11011010 D
b10 H
b00 K
b00 P
b10 R
b00 U
b10 [
1`
1a
1c
0d
0g
0k
1l
b00 o
1p
1q
b010 u
#271000
#280000
0q
#290000
b01 0
12
b010 5
b01 8
b01 H
b00 I
b10 J
b01 K
b00 L
b11 M
b10 N
b11 O
b01 P
b01 R
b10 S
b01 T
b11 U
1V
b01 Z
b11 [
1\
b10 ]
0a
1b
0c
0e
1g
0h
1i
1j
0m
b00 n
1q
b011 u
#300000
0q
#310000
0/
b011 5
0;
1<
0=
1?
0@
b00000000 B
b10110100 C
b01 L
b01 N
b10 O
b10 P
b10 Q
b10 R
b01 S
b10 T
b10 X
0Y
b10 Z
b01 ]
1q
b100 u
#320000
0q
#330000
b00 0
b100 5
b00 8
0<
1=
0>
1@
0A
b00000001 B
b01101000 C
b00 H
b01 I
b01 J
b10 K
b10 L
b10 M
b10 N
b01 O
b10 S
b11 Z
b10 [
0\
b11 ]
b10 ^
0_
0`
0b
1d
1e
1h
0i
0j
1k
1m
1q
b101 u
#340000
0q
#350000
b01 0
b101 5
b01 8
0=
1>
0?
1A
b00000010 B
b11010000 C
b01 H
b00 I
b10 J
b01 K
b10 O
b11 P
b11 R
b11 T
b11 [
1\
b10 ]
b11 ^
1_
1`
1b
0d
0e
0h
1i
1j
0k
1q
b110 u
#360000
0q
#370000
b110 5
0>
1?
0@
b00000011 B
b10100000 C
b11 L
b11 N
b11 S
b11 ]
1q
b111 u
#371000
0,
b00000000 .
b00 0
01
02
b000 5
06
b0000000000000000 7
b00 8
0?
0A
b00000000 B
b00000000 C
b00000000 D
b00 H
b01 I
b01 J
b10 K
b00 L
b11 M
b11 O
b00 P
b11 Q
b10 R
b00 T
b11 X
1Y
b10 Z
0`
0b
1d
1e
1h
0i
0j
1k
0p
0r
b000 u
1v
#380000
0q
#381000
1r
#390000
b10 $
b00 %
b10 &
b00 '
b10 (
1,
b1110001000100010 -
16
b1110001000100010 7
b11 8
1q
b1110001000100010 t
b001 u
0v
#400000
0q
#410000
b11 0
11
b001 5
b10 H
b00 K
b10 P
b00 R
b10 T
b00 Z
1`
1a
1c
0d
0g
0k
0l
b10 o
1p
1q
b010 u
#420000
0q
#430000
b10 0
12
13
b010 5
b10 8
b01 H
b10 I
b00 J
b01 K
b10 L
b00 N
b11 P
b00 Q
b11 R
b10 S
b11 T
b00 W
b11 Z
b10 ]
0`
1b
0c
1d
0e
1f
0h
1j
1l
b10 n
b01 o
1q
b011 u
#440000
0q
#450000
b00 0
03
b011 5
b00 8
1:
b00000001 B
b00000001 C
b00 H
b01 I
b01 J
b10 K
b11 L
b00 M
b11 N
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 W
b00 [
0\
b11 ]
0a
0b
1e
0f
1g
1h
0j
1k
0l
b01 n
b10 o
1q
b100 u
#460000
0q
#470000
b10 0
13
b100 5
b10 8
0:
1;
b00000010 B
b00000010 C
b01 H
b10 I
b00 J
b01 K
b10 L
b11 M
b00 N
b11 O
b11 P
b00 Q
b11 R
b10 S
b11 U
1V
b00 W
b11 [
1\
b10 ]
1a
1b
0e
1f
0g
0h
1j
0k
1l
b10 n
b01 o
1q
b101 u
#480000
0q
#490000
b00 0
03
b101 5
b00 8
1:
0;
1<
b00000011 B
b00000101 C
b00 H
b01 I
b01 J
b10 K
b11 L
b00 M
b11 N
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 W
b00 [
0\
b11 ]
0a
0b
1e
0f
1g
1h
0j
1k
0l
b01 n
b10 o
1q
b110 u
#500000
0q
#510000
b10 0
13
b110 5
b10 8
0:
1;
0<
1=
b00000100 B
b00001010 C
b01 H
b10 I
b00 J
b01 K
b10 L
b11 M
b00 N
b11 O
b11 P
b00 Q
b11 R
b10 S
b11 U
1V
b00 W
b11 [
1\
b10 ]
1a
1b
0e
1f
0g
0h
1j
0k
1l
b10 n
b01 o
1q
b111 u
#520000
0q
#530000
b00 0
03
b111 5
b00 8
19
1:
0;
1<
0=
1>
b00000101 B
b00010101 C
b00 H
b01 I
b01 J
b10 K
b11 L
b00 M
b11 N
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 W
b00 [
0\
b11 ]
0a
0b
1e
0f
1g
1h
0j
1k
0l
b01 n
b10 o
1q
b000 u
#540000
0q
#550000
0+
0,
b10 0
13
14
b000 5
b10 8
09
0:
1;
0<
1=
0>
1?
b00000110 B
b00101010 C
b01 H
b10 I
b00 J
b01 K
b10 L
b11 M
b00 N
b11 O
b11 P
b00 Q
b11 R
b10 S
b11 U
1V
b00 W
b11 [
1\
b10 ]
1a
1b
0e
1f
0g
0h
1j
0k
1l
b10 n
b01 o
1q
1v
#560000
0q
#570000
1+
b00 0
01
03
04
06
b11 8
1:
0;
1<
0=
1>
0?
1@
b00000111 B
b01010101 C
b00 H
b01 I
b01 J
b10 K
b11 L
b00 M
b11 N
b10 O
b10 P
b11 Q
b00 R
b11 S
b10 U
0V
b11 W
b00 [
0\
b11 ]
0a
0b
1e
0f
1g
1h
0j
1k
0l
b01 n
0p
1q
#580000
0q
#590000
1,
b10101010 .
1/
02
16
0:
1;
0<
1=
0>
1?
0@
1A
b00001000 B
b10101010 C
1q
b001 u
0v
#600000
0q
#610000
b11 0
11
b001 5
b10101010 D
b10 H
b00 K
b00 P
b10 R
b00 U
b10 [
1`
1a
1c
0d
0g
0k
1l
b00 o
1p
1q
b010 u
#620000
0q
#630000
b10 0
12
b010 5
b10 8
b01 H
b10 I
b00 J
b01 K
b00 L
b11 M
b10 N
b11 O
b01 P
b10 Q
b01 R
b01 T
b11 U
1V
b10 W
b01 Z
b11 [
1\
0`
1b
0c
1d
0e
1f
0h
1j
b00 n
1q
b011 u
#640000
0q
#650000
0/
b00 0
b011 5
b00 8
0;
1<
0=
1>
0?
1@
0A
b00000000 B
b01010100 C
b00 H
b01 I
b01 J
b10 K
b01 L
b10 M
b01 N
b10 R
b10 S
b11 Z
b10 [
0\
b10 ]
0a
0b
1e
0f
1g
1h
0j
1k
1q
b100 u
#660000
0q
#670000
b10 0
b100 5
b10 8
0<
1=
0>
1?
0@
1A
b00000001 B
b10101000 C
b01 H
b10 I
b00 J
b01 K
b10 N
b10 O
b10 P
b10 T
b10 Z
b11 [
1\
b11 ]
b10 ^
0_
1a
1b
0e
1f
0g
0h
1j
0k
1q
b101 u
#680000
0q
#690000
0,
b00000000 .
b00 0
01
02
b000 5
06
b0000000000000000 7
b00 8
0=
0?
0A
b00000000 B
b00000000 C
b00000000 D
b00 H
b01 I
b01 J
b10 K
b00 L
b11 M
b11 N
b11 O
b00 P
b11 Q
b11 S
b00 T
b11 W
b11 ^
1_
0a
0b
1e
0f
1g
1h
0j
1k
0p
1q
0r
b000 u
1v
#700000
0q
1r
#710000
b00 #
b00 $
b00 &
b00 (
b11 *
1,
b0000000000000011 -
16
b0000000000000011 7
1q
b0000000000000011 t
b001 u
0v
#720000
0q
#730000
11
b001 5
1p
1q
b010 u
#740000
0q
#750000
12
b010 5
b10 N
1q
b011 u
#760000
0q
#770000
b011 5
b00000001 B
1q
b100 u
#780000
0q
#790000
b100 5
b00000010 B
1q
b101 u
#800000
0q
#810000
b101 5
b00000011 B
1q
b110 u
#820000
0q
#830000
b110 5
b00000100 B
1q
b111 u
#840000
0q
#850000
b111 5
19
b00000101 B
1q
b000 u
#860000
0q
#870000
0+
0,
b11 0
14
b000 5
b11 8
09
b00000110 B
b10 H
b00 K
b10 P
b00 R
b10 T
b00 Z
1`
1a
1c
0d
0g
0k
0l
b10 o
1q
1v
#880000
0q
#890000
1+
b00 0
01
13
04
06
b00 8
b00000111 B
b00 H
b10 K
b10 L
b00 N
b01 Q
b11 R
b01 S
b01 W
b11 Z
b01 ]
0`
0a
0c
1d
1g
1k
1l
b10 n
0p
1q
#900000
0q
#910000
1,
b00000001 .
1/
02
16
1:
b00001000 B
b00000001 C
1q
b001 u
0v
#920000
0q
#930000
11
b001 5
b00000001 D
b01 o
1p
1q
b010 u
#940000
0q
#950000
12
03
b010 5
b01 M
b11 N
b01 O
b10 Q
b01 R
b10 S
b11 W
b10 X
0Y
b01 [
0\
b11 ]
b10 ^
0_
0l
b01 n
b10 o
1q
b011 u
#960000
0q
#970000
0/
13
b011 5
0:
1;
b00000000 B
b00000010 C
b10 M
b01 N
b10 O
b10 R
b10 W
b11 X
1Y
b10 [
b10 ]
b11 ^
1_
1l
b10 n
b01 o
1q
b100 u
#980000
0q
#990000
03
b100 5
1:
0;
1<
b00000001 B
b00000101 C
b10 N
b11 Q
b11 S
b11 W
b11 ]
b01 n
b00 o
1q
b101 u
#1000000
0q
#1010000
0,
b00000000 .
01
02
b000 5
06
b0000000000000000 7
0:
0<
b00000000 B
b00000000 C
b00000000 D
b00 L
b11 M
b11 N
b11 O
b00 P
b00 T
b10 Z
b11 [
1\
b00 n
0p
1q
0r
b000 u
1v
#1020000
0q
1r
#1030000
b11 %
b01 &
b01 '
b11 (
b11 )
b01 *
1,
b0000110101111101 -
16
b0000110101111101 7
1q
b0000110101111101 t
b001 u
0v
#1040000
0q
#1050000
11
b001 5
1p
1q
b010 u
#1060000
0q
#1070000
12
b010 5
b10 N
1q
b011 u
#1080000
0q
#1090000
b11 0
b011 5
b11 8
b00000001 B
b10 H
b00 K
b10 P
b00 R
b10 T
b00 Z
1`
1a
1c
0d
0g
0k
0l
b10 o
1q
b100 u
#1100000
0q
#1110000
b01 0
13
b100 5
b01 8
b00000010 B
b01 H
b00 I
b10 J
b01 K
b10 L
b00 N
b11 P
b10 Q
b11 R
b00 S
b11 T
b10 W
b11 Z
b00 ]
0a
1b
0c
0e
1g
0h
1i
1j
1l
0m
b10 n
b11 o
1q
b101 u
#1120000
0q
#1130000
b101 5
1:
b00000011 B
b00000001 C
b11 L
b10 M
b11 N
b00 O
b00 Q
b10 S
b11 W
b00 X
0Y
b11 ]
b10 ^
0_
1m
b11 n
b01 o
1q
b110 u
#1140000
0q
#1150000
b11 0
03
b110 5
b11 8
1;
b00000100 B
b00000011 C
b10 H
b01 I
b01 J
b00 K
b00 M
b10 O
b00 P
b11 Q
b10 R
b11 S
b00 U
0V
b11 X
1Y
b10 [
0\
b11 ^
1_
1a
0b
1c
1e
0g
1h
0i
0j
b01 n
b00 o
1q
b111 u
#1160000
0q
#1170000
b111 5
19
0:
1<
b00000101 B
b00000110 C
b00 L
b11 M
b10 N
b11 O
b10 P
b00 R
b10 T
b11 U
1V
b00 Z
b11 [
1\
0l
b00 n
b10 o
1q
b000 u
#1180000
0q
#1190000
0+
0,
b01 0
13
14
b000 5
b01 8
09
0;
1=
b00000110 B
b00001100 C
b01 H
b00 I
b10 J
b01 K
b10 L
b00 N
b11 P
b10 Q
b11 R
b00 S
b11 T
b10 W
b11 Z
b00 ]
0a
1b
0c
0e
1g
0h
1i
1j
1l
0m
b10 n
b11 o
1q
1v
#1200000
0q
#1210000
1+
b00 0
01
04
06
b00 8
1:
0<
1>
b00000111 B
b00011001 C
b00 H
b01 I
b01 J
b10 K
b11 L
b10 M
b11 N
b00 O
b01 Q
b10 R
b01 S
b11 W
b01 X
0Y
b10 [
0\
b11 ]
b01 ^
0_
0`
0b
1d
1e
1h
0i
0j
1k
0l
1m
b11 n
0p
1q
#1220000
0q
#1230000
1,
b00110011 .
1/
02
16
1;
0=
1?
b00001000 B
b00110011 C
1q
b001 u
0v
#1240000
0q
#1250000
11
b001 5
b00110011 D
b01 o
1p
1q
b010 u
#1260000
0q
#1270000
12
03
b010 5
b01 M
b10 N
b01 O
b10 Q
b01 R
b10 S
b10 X
b01 [
b10 ^
b01 n
b10 o
1q
b011 u
#1280000
0q
#1290000
0/
b11 0
13
b011 5
b11 8
0:
1<
0>
1@
b00000000 B
b01100110 C
b10 H
b00 K
b10 M
b01 N
b10 O
b10 P
b11 R
b10 U
0V
b10 W
b11 X
1Y
b11 [
1\
b10 ]
b11 ^
1_
1`
1a
1c
0d
0g
0k
1l
b10 n
b01 o
1q
b100 u
#1300000
0q
#1310000
b01 0
03
b100 5
b01 8
1:
0;
1=
0?
1A
b00000001 B
b11001101 C
b01 H
b00 I
b10 J
b01 K
b10 L
b11 N
b11 P
b11 S
b11 U
1V
b11 W
b10 X
0Y
b11 ]
0a
1b
0c
0e
1g
0h
1i
1j
b01 n
b00 o
1q
b101 u
#1320000
0q
#1330000
b101 5
0:
1;
0<
1>
0@
b00000010 B
b10011010 C
b11 L
b11 O
b11 Q
b11 X
1Y
b00 n
1q
b110 u
