// Seed: 1491939686
module automatic module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21[1 : 1],
    id_22
);
  inout reg id_22;
  inout logic [7:0] id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire _id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout supply1 id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_7
  );
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : id_17  ==  -1] id_23, id_24;
  for (id_25 = id_11; 1; id_22 = 1) assign id_12 = -1;
  assign id_5 = id_19;
endmodule
