// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_HH_
#define _compute_output_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute4.h"
#include "store_output.h"
#include "load_weight.h"
#include "compute_output_wtg8j.h"
#include "compute_output_fmhbi.h"

namespace ap_rtl {

struct compute_output : public sc_module {
    // Port declarations 173
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_weight_V_AWVALID;
    sc_in< sc_logic > m_axi_weight_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_weight_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_weight_V_AWID;
    sc_out< sc_lv<32> > m_axi_weight_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_weight_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_weight_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_weight_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_weight_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_weight_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_weight_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_weight_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_weight_V_AWUSER;
    sc_out< sc_logic > m_axi_weight_V_WVALID;
    sc_in< sc_logic > m_axi_weight_V_WREADY;
    sc_out< sc_lv<16> > m_axi_weight_V_WDATA;
    sc_out< sc_lv<2> > m_axi_weight_V_WSTRB;
    sc_out< sc_logic > m_axi_weight_V_WLAST;
    sc_out< sc_lv<1> > m_axi_weight_V_WID;
    sc_out< sc_lv<1> > m_axi_weight_V_WUSER;
    sc_out< sc_logic > m_axi_weight_V_ARVALID;
    sc_in< sc_logic > m_axi_weight_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_weight_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_weight_V_ARID;
    sc_out< sc_lv<32> > m_axi_weight_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_weight_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_weight_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_weight_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_weight_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_weight_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_weight_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_weight_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_weight_V_ARUSER;
    sc_in< sc_logic > m_axi_weight_V_RVALID;
    sc_out< sc_logic > m_axi_weight_V_RREADY;
    sc_in< sc_lv<16> > m_axi_weight_V_RDATA;
    sc_in< sc_logic > m_axi_weight_V_RLAST;
    sc_in< sc_lv<1> > m_axi_weight_V_RID;
    sc_in< sc_lv<1> > m_axi_weight_V_RUSER;
    sc_in< sc_lv<2> > m_axi_weight_V_RRESP;
    sc_in< sc_logic > m_axi_weight_V_BVALID;
    sc_out< sc_logic > m_axi_weight_V_BREADY;
    sc_in< sc_lv<2> > m_axi_weight_V_BRESP;
    sc_in< sc_lv<1> > m_axi_weight_V_BID;
    sc_in< sc_lv<1> > m_axi_weight_V_BUSER;
    sc_in< sc_lv<31> > weight_V_offset;
    sc_out< sc_logic > m_axi_out_V_AWVALID;
    sc_in< sc_logic > m_axi_out_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_out_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_out_V_AWID;
    sc_out< sc_lv<32> > m_axi_out_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_out_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_out_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_out_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_out_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_out_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_out_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_out_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_out_V_AWUSER;
    sc_out< sc_logic > m_axi_out_V_WVALID;
    sc_in< sc_logic > m_axi_out_V_WREADY;
    sc_out< sc_lv<64> > m_axi_out_V_WDATA;
    sc_out< sc_lv<8> > m_axi_out_V_WSTRB;
    sc_out< sc_logic > m_axi_out_V_WLAST;
    sc_out< sc_lv<1> > m_axi_out_V_WID;
    sc_out< sc_lv<1> > m_axi_out_V_WUSER;
    sc_out< sc_logic > m_axi_out_V_ARVALID;
    sc_in< sc_logic > m_axi_out_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_out_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_out_V_ARID;
    sc_out< sc_lv<32> > m_axi_out_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_out_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_out_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_out_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_out_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_out_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_out_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_out_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_out_V_ARUSER;
    sc_in< sc_logic > m_axi_out_V_RVALID;
    sc_out< sc_logic > m_axi_out_V_RREADY;
    sc_in< sc_lv<64> > m_axi_out_V_RDATA;
    sc_in< sc_logic > m_axi_out_V_RLAST;
    sc_in< sc_lv<1> > m_axi_out_V_RID;
    sc_in< sc_lv<1> > m_axi_out_V_RUSER;
    sc_in< sc_lv<2> > m_axi_out_V_RRESP;
    sc_in< sc_logic > m_axi_out_V_BVALID;
    sc_out< sc_logic > m_axi_out_V_BREADY;
    sc_in< sc_lv<2> > m_axi_out_V_BRESP;
    sc_in< sc_lv<1> > m_axi_out_V_BID;
    sc_in< sc_lv<1> > m_axi_out_V_BUSER;
    sc_in< sc_lv<29> > out_V_offset;
    sc_out< sc_lv<12> > fm_in_buff_0_V_address0;
    sc_out< sc_logic > fm_in_buff_0_V_ce0;
    sc_in< sc_lv<16> > fm_in_buff_0_V_q0;
    sc_out< sc_lv<12> > fm_in_buff_1_V_address0;
    sc_out< sc_logic > fm_in_buff_1_V_ce0;
    sc_in< sc_lv<16> > fm_in_buff_1_V_q0;
    sc_out< sc_lv<12> > fm_in_buff_2_V_address0;
    sc_out< sc_logic > fm_in_buff_2_V_ce0;
    sc_in< sc_lv<16> > fm_in_buff_2_V_q0;
    sc_in< sc_lv<16> > bias_buff_0_V_read;
    sc_in< sc_lv<16> > bias_buff_1_V_read;
    sc_in< sc_lv<16> > bias_buff_2_V_read;
    sc_in< sc_lv<16> > bias_buff_3_V_read;
    sc_in< sc_lv<16> > bias_buff_4_V_read;
    sc_in< sc_lv<16> > bias_buff_5_V_read;
    sc_in< sc_lv<16> > bias_buff_6_V_read;
    sc_in< sc_lv<16> > bias_buff_7_V_read;
    sc_in< sc_lv<16> > bias_buff_8_V_read;
    sc_in< sc_lv<16> > bias_buff_9_V_read;
    sc_in< sc_lv<16> > bias_buff_10_V_read;
    sc_in< sc_lv<16> > bias_buff_11_V_read;
    sc_in< sc_lv<16> > bias_buff_12_V_read;
    sc_in< sc_lv<16> > bias_buff_13_V_read;
    sc_in< sc_lv<16> > bias_buff_14_V_read;
    sc_in< sc_lv<16> > bias_buff_15_V_read;
    sc_in< sc_lv<16> > bias_buff_16_V_read;
    sc_in< sc_lv<16> > bias_buff_17_V_read;
    sc_in< sc_lv<16> > bias_buff_18_V_read;
    sc_in< sc_lv<16> > bias_buff_19_V_read;
    sc_in< sc_lv<16> > bias_buff_20_V_read;
    sc_in< sc_lv<16> > bias_buff_21_V_read;
    sc_in< sc_lv<16> > bias_buff_22_V_read;
    sc_in< sc_lv<16> > bias_buff_23_V_read;
    sc_in< sc_lv<16> > bias_buff_24_V_read;
    sc_in< sc_lv<16> > bias_buff_25_V_read;
    sc_in< sc_lv<16> > bias_buff_26_V_read;
    sc_in< sc_lv<16> > bias_buff_27_V_read;
    sc_in< sc_lv<16> > bias_buff_28_V_read;
    sc_in< sc_lv<16> > bias_buff_29_V_read;
    sc_in< sc_lv<16> > bias_buff_30_V_read;
    sc_in< sc_lv<16> > bias_buff_31_V_read;
    sc_in< sc_lv<16> > bias_buff_32_V_read;
    sc_in< sc_lv<16> > bias_buff_33_V_read;
    sc_in< sc_lv<16> > bias_buff_34_V_read;
    sc_in< sc_lv<16> > bias_buff_35_V_read;
    sc_in< sc_lv<16> > bias_buff_36_V_read;
    sc_in< sc_lv<16> > bias_buff_37_V_read;
    sc_in< sc_lv<16> > bias_buff_38_V_read;
    sc_in< sc_lv<16> > bias_buff_39_V_read;
    sc_in< sc_lv<16> > bias_buff_40_V_read;
    sc_in< sc_lv<16> > bias_buff_41_V_read;
    sc_in< sc_lv<16> > bias_buff_42_V_read;
    sc_in< sc_lv<16> > bias_buff_43_V_read;
    sc_in< sc_lv<16> > bias_buff_44_V_read;
    sc_in< sc_lv<16> > bias_buff_45_V_read;
    sc_in< sc_lv<16> > bias_buff_46_V_read;
    sc_in< sc_lv<16> > bias_buff_47_V_read;
    sc_in< sc_lv<16> > bias_buff_48_V_read;
    sc_in< sc_lv<16> > bias_buff_49_V_read;
    sc_in< sc_lv<16> > bias_buff_50_V_read;
    sc_in< sc_lv<16> > bias_buff_51_V_read;
    sc_in< sc_lv<16> > bias_buff_52_V_read;
    sc_in< sc_lv<16> > bias_buff_53_V_read;
    sc_in< sc_lv<16> > bias_buff_54_V_read;
    sc_in< sc_lv<16> > bias_buff_55_V_read;
    sc_in< sc_lv<16> > bias_buff_56_V_read;
    sc_in< sc_lv<16> > bias_buff_57_V_read;
    sc_in< sc_lv<16> > bias_buff_58_V_read;
    sc_in< sc_lv<16> > bias_buff_59_V_read;
    sc_in< sc_lv<16> > bias_buff_60_V_read;
    sc_in< sc_lv<16> > bias_buff_61_V_read;
    sc_in< sc_lv<16> > bias_buff_62_V_read;
    sc_in< sc_lv<16> > bias_buff_63_V_read;
    sc_in< sc_lv<32> > row;
    sc_in< sc_lv<32> > col;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    compute_output(sc_module_name name);
    SC_HAS_PROCESS(compute_output);

    ~compute_output();

    sc_trace_file* mVcdFile;

    compute_output_wtg8j* wt_buff_V_U;
    compute_output_fmhbi* fm_out_buff_V_U;
    compute4* grp_compute4_fu_624;
    store_output* grp_store_output_fu_702;
    load_weight* grp_load_weight_fu_714;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > trunc_ln124_fu_724_p1;
    sc_signal< sc_lv<16> > trunc_ln124_reg_1076;
    sc_signal< sc_lv<16> > trunc_ln124_1_fu_728_p1;
    sc_signal< sc_lv<16> > trunc_ln124_1_reg_1081;
    sc_signal< sc_lv<7> > ch_fu_740_p2;
    sc_signal< sc_lv<7> > ch_reg_1089;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<12> > wt_buff_V_address0;
    sc_signal< sc_logic > wt_buff_V_ce0;
    sc_signal< sc_logic > wt_buff_V_we0;
    sc_signal< sc_lv<16> > wt_buff_V_q0;
    sc_signal< sc_logic > wt_buff_V_ce1;
    sc_signal< sc_lv<16> > wt_buff_V_q1;
    sc_signal< sc_lv<14> > fm_out_buff_V_address0;
    sc_signal< sc_logic > fm_out_buff_V_ce0;
    sc_signal< sc_logic > fm_out_buff_V_we0;
    sc_signal< sc_lv<16> > fm_out_buff_V_q0;
    sc_signal< sc_logic > fm_out_buff_V_ce1;
    sc_signal< sc_logic > fm_out_buff_V_we1;
    sc_signal< sc_lv<16> > fm_out_buff_V_q1;
    sc_signal< sc_logic > grp_compute4_fu_624_ap_start;
    sc_signal< sc_logic > grp_compute4_fu_624_ap_done;
    sc_signal< sc_logic > grp_compute4_fu_624_ap_idle;
    sc_signal< sc_logic > grp_compute4_fu_624_ap_ready;
    sc_signal< sc_lv<12> > grp_compute4_fu_624_fm_in_buff_0_V_address0;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_in_buff_0_V_ce0;
    sc_signal< sc_lv<12> > grp_compute4_fu_624_fm_in_buff_1_V_address0;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_in_buff_1_V_ce0;
    sc_signal< sc_lv<12> > grp_compute4_fu_624_fm_in_buff_2_V_address0;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_in_buff_2_V_ce0;
    sc_signal< sc_lv<12> > grp_compute4_fu_624_wt_buff_V_address0;
    sc_signal< sc_logic > grp_compute4_fu_624_wt_buff_V_ce0;
    sc_signal< sc_lv<12> > grp_compute4_fu_624_wt_buff_V_address1;
    sc_signal< sc_logic > grp_compute4_fu_624_wt_buff_V_ce1;
    sc_signal< sc_lv<14> > grp_compute4_fu_624_fm_out_buff_V_address0;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_out_buff_V_ce0;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_out_buff_V_we0;
    sc_signal< sc_lv<16> > grp_compute4_fu_624_fm_out_buff_V_d0;
    sc_signal< sc_lv<14> > grp_compute4_fu_624_fm_out_buff_V_address1;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_out_buff_V_ce1;
    sc_signal< sc_logic > grp_compute4_fu_624_fm_out_buff_V_we1;
    sc_signal< sc_lv<16> > grp_compute4_fu_624_fm_out_buff_V_d1;
    sc_signal< sc_logic > grp_store_output_fu_702_ap_start;
    sc_signal< sc_logic > grp_store_output_fu_702_ap_done;
    sc_signal< sc_logic > grp_store_output_fu_702_ap_idle;
    sc_signal< sc_logic > grp_store_output_fu_702_ap_ready;
    sc_signal< sc_logic > grp_store_output_fu_702_m_axi_out_V_AWVALID;
    sc_signal< sc_lv<32> > grp_store_output_fu_702_m_axi_out_V_AWADDR;
    sc_signal< sc_lv<1> > grp_store_output_fu_702_m_axi_out_V_AWID;
    sc_signal< sc_lv<32> > grp_store_output_fu_702_m_axi_out_V_AWLEN;
    sc_signal< sc_lv<3> > grp_store_output_fu_702_m_axi_out_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_store_output_fu_702_m_axi_out_V_AWBURST;
    sc_signal< sc_lv<2> > grp_store_output_fu_702_m_axi_out_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_store_output_fu_702_m_axi_out_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_store_output_fu_702_m_axi_out_V_AWPROT;
    sc_signal< sc_lv<4> > grp_store_output_fu_702_m_axi_out_V_AWQOS;
    sc_signal< sc_lv<4> > grp_store_output_fu_702_m_axi_out_V_AWREGION;
    sc_signal< sc_lv<1> > grp_store_output_fu_702_m_axi_out_V_AWUSER;
    sc_signal< sc_logic > grp_store_output_fu_702_m_axi_out_V_WVALID;
    sc_signal< sc_lv<64> > grp_store_output_fu_702_m_axi_out_V_WDATA;
    sc_signal< sc_lv<8> > grp_store_output_fu_702_m_axi_out_V_WSTRB;
    sc_signal< sc_logic > grp_store_output_fu_702_m_axi_out_V_WLAST;
    sc_signal< sc_lv<1> > grp_store_output_fu_702_m_axi_out_V_WID;
    sc_signal< sc_lv<1> > grp_store_output_fu_702_m_axi_out_V_WUSER;
    sc_signal< sc_logic > grp_store_output_fu_702_m_axi_out_V_ARVALID;
    sc_signal< sc_lv<32> > grp_store_output_fu_702_m_axi_out_V_ARADDR;
    sc_signal< sc_lv<1> > grp_store_output_fu_702_m_axi_out_V_ARID;
    sc_signal< sc_lv<32> > grp_store_output_fu_702_m_axi_out_V_ARLEN;
    sc_signal< sc_lv<3> > grp_store_output_fu_702_m_axi_out_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_store_output_fu_702_m_axi_out_V_ARBURST;
    sc_signal< sc_lv<2> > grp_store_output_fu_702_m_axi_out_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_store_output_fu_702_m_axi_out_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_store_output_fu_702_m_axi_out_V_ARPROT;
    sc_signal< sc_lv<4> > grp_store_output_fu_702_m_axi_out_V_ARQOS;
    sc_signal< sc_lv<4> > grp_store_output_fu_702_m_axi_out_V_ARREGION;
    sc_signal< sc_lv<1> > grp_store_output_fu_702_m_axi_out_V_ARUSER;
    sc_signal< sc_logic > grp_store_output_fu_702_m_axi_out_V_RREADY;
    sc_signal< sc_logic > grp_store_output_fu_702_m_axi_out_V_BREADY;
    sc_signal< sc_lv<14> > grp_store_output_fu_702_fm_out_buff_V_address0;
    sc_signal< sc_logic > grp_store_output_fu_702_fm_out_buff_V_ce0;
    sc_signal< sc_logic > grp_load_weight_fu_714_ap_start;
    sc_signal< sc_logic > grp_load_weight_fu_714_ap_done;
    sc_signal< sc_logic > grp_load_weight_fu_714_ap_idle;
    sc_signal< sc_logic > grp_load_weight_fu_714_ap_ready;
    sc_signal< sc_logic > grp_load_weight_fu_714_m_axi_weight_V_AWVALID;
    sc_signal< sc_lv<32> > grp_load_weight_fu_714_m_axi_weight_V_AWADDR;
    sc_signal< sc_lv<1> > grp_load_weight_fu_714_m_axi_weight_V_AWID;
    sc_signal< sc_lv<32> > grp_load_weight_fu_714_m_axi_weight_V_AWLEN;
    sc_signal< sc_lv<3> > grp_load_weight_fu_714_m_axi_weight_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_load_weight_fu_714_m_axi_weight_V_AWBURST;
    sc_signal< sc_lv<2> > grp_load_weight_fu_714_m_axi_weight_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_load_weight_fu_714_m_axi_weight_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_load_weight_fu_714_m_axi_weight_V_AWPROT;
    sc_signal< sc_lv<4> > grp_load_weight_fu_714_m_axi_weight_V_AWQOS;
    sc_signal< sc_lv<4> > grp_load_weight_fu_714_m_axi_weight_V_AWREGION;
    sc_signal< sc_lv<1> > grp_load_weight_fu_714_m_axi_weight_V_AWUSER;
    sc_signal< sc_logic > grp_load_weight_fu_714_m_axi_weight_V_WVALID;
    sc_signal< sc_lv<16> > grp_load_weight_fu_714_m_axi_weight_V_WDATA;
    sc_signal< sc_lv<2> > grp_load_weight_fu_714_m_axi_weight_V_WSTRB;
    sc_signal< sc_logic > grp_load_weight_fu_714_m_axi_weight_V_WLAST;
    sc_signal< sc_lv<1> > grp_load_weight_fu_714_m_axi_weight_V_WID;
    sc_signal< sc_lv<1> > grp_load_weight_fu_714_m_axi_weight_V_WUSER;
    sc_signal< sc_logic > grp_load_weight_fu_714_m_axi_weight_V_ARVALID;
    sc_signal< sc_lv<32> > grp_load_weight_fu_714_m_axi_weight_V_ARADDR;
    sc_signal< sc_lv<1> > grp_load_weight_fu_714_m_axi_weight_V_ARID;
    sc_signal< sc_lv<32> > grp_load_weight_fu_714_m_axi_weight_V_ARLEN;
    sc_signal< sc_lv<3> > grp_load_weight_fu_714_m_axi_weight_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_load_weight_fu_714_m_axi_weight_V_ARBURST;
    sc_signal< sc_lv<2> > grp_load_weight_fu_714_m_axi_weight_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_load_weight_fu_714_m_axi_weight_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_load_weight_fu_714_m_axi_weight_V_ARPROT;
    sc_signal< sc_lv<4> > grp_load_weight_fu_714_m_axi_weight_V_ARQOS;
    sc_signal< sc_lv<4> > grp_load_weight_fu_714_m_axi_weight_V_ARREGION;
    sc_signal< sc_lv<1> > grp_load_weight_fu_714_m_axi_weight_V_ARUSER;
    sc_signal< sc_logic > grp_load_weight_fu_714_m_axi_weight_V_RREADY;
    sc_signal< sc_logic > grp_load_weight_fu_714_m_axi_weight_V_BREADY;
    sc_signal< sc_lv<12> > grp_load_weight_fu_714_wt_buff_V_address0;
    sc_signal< sc_logic > grp_load_weight_fu_714_wt_buff_V_ce0;
    sc_signal< sc_logic > grp_load_weight_fu_714_wt_buff_V_we0;
    sc_signal< sc_lv<16> > grp_load_weight_fu_714_wt_buff_V_d0;
    sc_signal< sc_lv<7> > ch_0_reg_612;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_compute4_fu_624_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_store_output_fu_702_ap_start_reg;
    sc_signal< sc_logic > grp_load_weight_fu_714_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_732_p3;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ch_fu_740_p2();
    void thread_fm_in_buff_0_V_address0();
    void thread_fm_in_buff_0_V_ce0();
    void thread_fm_in_buff_1_V_address0();
    void thread_fm_in_buff_1_V_ce0();
    void thread_fm_in_buff_2_V_address0();
    void thread_fm_in_buff_2_V_ce0();
    void thread_fm_out_buff_V_address0();
    void thread_fm_out_buff_V_ce0();
    void thread_fm_out_buff_V_ce1();
    void thread_fm_out_buff_V_we0();
    void thread_fm_out_buff_V_we1();
    void thread_grp_compute4_fu_624_ap_start();
    void thread_grp_load_weight_fu_714_ap_start();
    void thread_grp_store_output_fu_702_ap_start();
    void thread_m_axi_out_V_ARADDR();
    void thread_m_axi_out_V_ARBURST();
    void thread_m_axi_out_V_ARCACHE();
    void thread_m_axi_out_V_ARID();
    void thread_m_axi_out_V_ARLEN();
    void thread_m_axi_out_V_ARLOCK();
    void thread_m_axi_out_V_ARPROT();
    void thread_m_axi_out_V_ARQOS();
    void thread_m_axi_out_V_ARREGION();
    void thread_m_axi_out_V_ARSIZE();
    void thread_m_axi_out_V_ARUSER();
    void thread_m_axi_out_V_ARVALID();
    void thread_m_axi_out_V_AWADDR();
    void thread_m_axi_out_V_AWBURST();
    void thread_m_axi_out_V_AWCACHE();
    void thread_m_axi_out_V_AWID();
    void thread_m_axi_out_V_AWLEN();
    void thread_m_axi_out_V_AWLOCK();
    void thread_m_axi_out_V_AWPROT();
    void thread_m_axi_out_V_AWQOS();
    void thread_m_axi_out_V_AWREGION();
    void thread_m_axi_out_V_AWSIZE();
    void thread_m_axi_out_V_AWUSER();
    void thread_m_axi_out_V_AWVALID();
    void thread_m_axi_out_V_BREADY();
    void thread_m_axi_out_V_RREADY();
    void thread_m_axi_out_V_WDATA();
    void thread_m_axi_out_V_WID();
    void thread_m_axi_out_V_WLAST();
    void thread_m_axi_out_V_WSTRB();
    void thread_m_axi_out_V_WUSER();
    void thread_m_axi_out_V_WVALID();
    void thread_m_axi_weight_V_ARADDR();
    void thread_m_axi_weight_V_ARBURST();
    void thread_m_axi_weight_V_ARCACHE();
    void thread_m_axi_weight_V_ARID();
    void thread_m_axi_weight_V_ARLEN();
    void thread_m_axi_weight_V_ARLOCK();
    void thread_m_axi_weight_V_ARPROT();
    void thread_m_axi_weight_V_ARQOS();
    void thread_m_axi_weight_V_ARREGION();
    void thread_m_axi_weight_V_ARSIZE();
    void thread_m_axi_weight_V_ARUSER();
    void thread_m_axi_weight_V_ARVALID();
    void thread_m_axi_weight_V_AWADDR();
    void thread_m_axi_weight_V_AWBURST();
    void thread_m_axi_weight_V_AWCACHE();
    void thread_m_axi_weight_V_AWID();
    void thread_m_axi_weight_V_AWLEN();
    void thread_m_axi_weight_V_AWLOCK();
    void thread_m_axi_weight_V_AWPROT();
    void thread_m_axi_weight_V_AWQOS();
    void thread_m_axi_weight_V_AWREGION();
    void thread_m_axi_weight_V_AWSIZE();
    void thread_m_axi_weight_V_AWUSER();
    void thread_m_axi_weight_V_AWVALID();
    void thread_m_axi_weight_V_BREADY();
    void thread_m_axi_weight_V_RREADY();
    void thread_m_axi_weight_V_WDATA();
    void thread_m_axi_weight_V_WID();
    void thread_m_axi_weight_V_WLAST();
    void thread_m_axi_weight_V_WSTRB();
    void thread_m_axi_weight_V_WUSER();
    void thread_m_axi_weight_V_WVALID();
    void thread_tmp_fu_732_p3();
    void thread_trunc_ln124_1_fu_728_p1();
    void thread_trunc_ln124_fu_724_p1();
    void thread_wt_buff_V_address0();
    void thread_wt_buff_V_ce0();
    void thread_wt_buff_V_ce1();
    void thread_wt_buff_V_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
