Analysis & Synthesis report for top_ADCinterface
Thu Aug 20 20:34:31 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 13. State Machine - |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 14. State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state
 15. State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state
 16. State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state
 17. State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state
 18. Registers Protected by Synthesis
 19. Registers Duplicated to Honor Maximum Fanout Requirements
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 27. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 28. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 29. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 30. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 31. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 32. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 33. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 34. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 35. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 36. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux
 40. Source assignments for ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component
 43. Source assignments for ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component|ddio_in_1af:auto_generated
 44. Source assignments for sld_signaltap:auto_signaltap_0
 45. Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 46. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0
 47. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 48. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 49. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 50. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 51. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 52. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 53. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 54. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 55. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 56. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 57. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 58. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 59. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 60. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 61. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 62. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 63. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 64. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo
 65. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 66. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 67. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto
 68. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 69. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller
 70. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 73. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator
 74. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 75. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent
 76. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter
 81. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 82. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter
 83. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter
 85. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 86. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller
 87. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Parameter Settings for User Entity Instance: ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component
 90. Parameter Settings for User Entity Instance: AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0
 91. Parameter Settings for User Entity Instance: AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0
 92. Parameter Settings for User Entity Instance: AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0
 93. Parameter Settings for User Entity Instance: LO:sig_gen|LO_nco_ii_0:nco_ii_0
 94. Parameter Settings for User Entity Instance: LO:AM_gen|LO_nco_ii_0:nco_ii_0
 95. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 96. Parameter Settings for Inferred Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
 97. altsyncram Parameter Settings by Entity Instance
 98. Port Connectivity Checks: "LO:AM_gen"
 99. Port Connectivity Checks: "LO:sig_gen"
100. Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_2"
101. Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core"
102. Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0"
103. Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_1"
104. Port Connectivity Checks: "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45"
105. Port Connectivity Checks: "AMdemod:AMdemod|LO:LO"
106. Port Connectivity Checks: "AMdemod:AMdemod"
107. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller"
108. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter"
109. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
110. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"
111. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
112. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
113. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo"
114. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent"
115. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
116. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator"
117. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
118. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
119. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller"
120. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
121. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
122. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
123. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
124. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
125. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
126. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
127. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
128. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
129. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
130. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
131. Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
132. SignalTap II Logic Analyzer Settings
133. Post-Synthesis Netlist Statistics for Top Partition
134. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
135. Elapsed Time Per Partition
136. Connections to In-System Debugging Instance "auto_signaltap_0"
137. Analysis & Synthesis Messages
138. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 20 20:34:30 2015      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; top_ADCinterface                           ;
; Top-level Entity Name           ; top_ADCinterface                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 12628                                      ;
; Total pins                      ; 44                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 1,213,428                                  ;
; Total DSP Blocks                ; 4                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; top_ADCinterface   ; top_ADCinterface   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                               ; Library           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; AMdemodulator/AMdemod.v                                                                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v                                                                                         ;                   ;
; IP/LO/synthesis/LO.v                                                                                            ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/LO.v                                                                                            ; LO                ;
; IP/LO/synthesis/submodules/LO_nco_ii_0.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v                                                                        ; LO                ;
; IP/LO/synthesis/submodules/asj_nco_apr_dxx.v                                                                    ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v                                                                    ; LO                ;
; IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v                                                                 ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v                                                                 ; LO                ;
; IP/LO/synthesis/submodules/dop_reg.v                                                                            ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v                                                                            ; LO                ;
; IP/LO/synthesis/submodules/cord_seg_sel.v                                                                       ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v                                                                       ; LO                ;
; IP/LO/synthesis/submodules/asj_dxx_g.v                                                                          ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v                                                                          ; LO                ;
; IP/LO/synthesis/submodules/cord_init.v                                                                          ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v                                                                          ; LO                ;
; IP/LO/synthesis/submodules/cord_2c.v                                                                            ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v                                                                            ; LO                ;
; IP/LO/synthesis/submodules/asj_altqmcpipe.v                                                                     ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v                                                                     ; LO                ;
; IP/LO/synthesis/submodules/asj_nco_isdr.v                                                                       ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v                                                                       ; LO                ;
; IP/LO/synthesis/submodules/cord_fs.v                                                                            ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v                                                                            ; LO                ;
; IP/LO/synthesis/submodules/asj_dxx.v                                                                            ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v                                                                            ; LO                ;
; IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v                                                                 ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v                                                                 ; LO                ;
; IP/LO/synthesis/submodules/asj_crd_par.v                                                                        ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v                                                                        ; LO                ;
; IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v                                                                 ; yes             ; Encrypted User Verilog HDL File              ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v                                                                 ; LO                ;
; IP/CIC/cic/synthesis/cic.v                                                                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v                                                                                      ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd                                                          ; yes             ; User VHDL File                               ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd                                                          ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                           ; yes             ; User VHDL File                               ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                           ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                                       ; yes             ; User VHDL File                               ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                                       ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                                             ; yes             ; User VHDL File                               ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                                             ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                                           ; yes             ; User VHDL File                               ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                                           ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd                                                             ; yes             ; User VHDL File                               ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd                                                             ; cic               ;
; IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                                       ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                                       ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd                                                    ; yes             ; Encrypted User VHDL File                     ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd                                                    ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd                                                        ; yes             ; Encrypted User VHDL File                     ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd                                                        ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd                                                        ; yes             ; Encrypted User VHDL File                     ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd                                                        ; cic               ;
; IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd                                                    ; yes             ; Encrypted User VHDL File                     ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd                                                    ; cic               ;
; IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv                                                             ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv                                                             ; cic               ;
; IP/CIC/cic/synthesis/submodules/alt_cic_core.sv                                                                 ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv                                                                 ; cic               ;
; IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv                                                                 ; cic               ;
; top_ADCinterface.v                                                                                              ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v                                                                                              ;                   ;
; ADCinterface_qsys/synthesis/ADCinterface_qsys.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v                                                                 ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v                                                ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v                                              ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v                                    ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                           ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv                           ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv                           ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv                         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                           ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                         ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv                        ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv                            ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                            ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                       ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v                                             ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v                                             ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv                                ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv                                ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                                        ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                                        ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                      ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                      ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv                                 ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                        ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                        ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                               ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                               ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v                                                   ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v                                                   ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v                                                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v                                                  ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                          ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                          ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                         ; ADCinterface_qsys ;
; ADCinterface_qsys/synthesis/submodules/ADCinterface.v                                                           ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v                                                           ; ADCinterface_qsys ;
; IP/ADCstream.v                                                                                                  ; yes             ; User Wizard-Generated File                   ; /home/eric/Documents/Verilog_stuff/AMdemod/IP/ADCstream.v                                                                                                  ;                   ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                            ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                       ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                   ;                   ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                           ;                   ;
; altddio_in.tdf                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf                                                                                      ;                   ;
; aglobal150.inc                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                      ;                   ;
; stratix_ddio.inc                                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                    ;                   ;
; cyclone_ddio.inc                                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                    ;                   ;
; db/ddio_in_1af.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ddio_in_1af.tdf                                                                                              ;                   ;
; lpm_add_sub.tdf                                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                     ;                   ;
; addcore.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                                         ;                   ;
; look_add.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                                        ;                   ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                        ;                   ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                        ;                   ;
; alt_stratix_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                             ;                   ;
; db/add_sub_hth.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_hth.tdf                                                                                              ;                   ;
; db/add_sub_cmh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_cmh.tdf                                                                                              ;                   ;
; db/add_sub_fkg.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_fkg.tdf                                                                                              ;                   ;
; db/add_sub_s0h.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_s0h.tdf                                                                                              ;                   ;
; lpm_counter.tdf                                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                     ;                   ;
; lpm_constant.inc                                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                    ;                   ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;                   ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                     ;                   ;
; cmpconst.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                        ;                   ;
; lpm_compare.inc                                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                     ;                   ;
; lpm_counter.inc                                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                     ;                   ;
; dffeea.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                          ;                   ;
; alt_counter_stratix.inc                                                                                         ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                             ;                   ;
; db/cntr_cki.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_cki.tdf                                                                                                 ;                   ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                          ;                   ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                       ;                   ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                        ;                   ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                        ;                   ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                        ;                   ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                        ;                   ;
; db/scfifo_agn1.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf                                                                                              ;                   ;
; db/a_dpfifo_3re1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf                                                                                            ;                   ;
; db/altsyncram_03m1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_03m1.tdf                                                                                          ;                   ;
; db/cmpr_2l8.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_2l8.tdf                                                                                                 ;                   ;
; db/cntr_fgb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_fgb.tdf                                                                                                 ;                   ;
; db/cntr_sg7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_sg7.tdf                                                                                                 ;                   ;
; db/cntr_ggb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_ggb.tdf                                                                                                 ;                   ;
; db/add_sub_6oi.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_6oi.tdf                                                                                              ;                   ;
; db/add_sub_7pi.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_7pi.tdf                                                                                              ;                   ;
; pzdyqx.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                          ;                   ;
; sld_signaltap.vhd                                                                                               ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                   ;                   ;
; sld_signaltap_impl.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                              ;                   ;
; sld_ela_control.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                 ;                   ;
; lpm_shiftreg.tdf                                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                    ;                   ;
; sld_mbpmg.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                       ;                   ;
; sld_ela_trigger_flow_mgr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                        ;                   ;
; sld_buffer_manager.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                              ;                   ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;                   ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;                   ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;                   ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;                   ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                          ;                   ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                          ;                   ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;                   ;
; db/altsyncram_4b84.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_4b84.tdf                                                                                          ;                   ;
; altdpram.tdf                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                        ;                   ;
; memmodes.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                      ;                   ;
; a_hdffe.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                         ;                   ;
; alt_le_rden_reg.inc                                                                                             ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                 ;                   ;
; altsyncram.inc                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                      ;                   ;
; lpm_mux.tdf                                                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                         ;                   ;
; muxlut.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                          ;                   ;
; db/mux_hlc.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/mux_hlc.tdf                                                                                                  ;                   ;
; lpm_decode.tdf                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                      ;                   ;
; declut.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                          ;                   ;
; db/decode_vnf.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/decode_vnf.tdf                                                                                               ;                   ;
; db/cntr_rai.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_rai.tdf                                                                                                 ;                   ;
; db/cmpr_g9c.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_g9c.tdf                                                                                                 ;                   ;
; db/cntr_a2j.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_a2j.tdf                                                                                                 ;                   ;
; db/cntr_a9i.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_a9i.tdf                                                                                                 ;                   ;
; db/cmpr_d9c.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_d9c.tdf                                                                                                 ;                   ;
; db/cntr_kri.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_kri.tdf                                                                                                 ;                   ;
; db/cmpr_99c.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_99c.tdf                                                                                                 ;                   ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                      ;                   ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                         ; altera_sld        ;
; db/ip/sldc8f641fe/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/alt_sld_fab.v                                                                                 ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab       ;
; db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                    ;                   ;
; db/altsyncram_g0n1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_g0n1.tdf                                                                                          ;                   ;
; db/altsyncram_osp1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_osp1.tdf                                                                                          ;                   ;
; db/altsyncram_esp1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_esp1.tdf                                                                                          ;                   ;
; altshift_taps.tdf                                                                                               ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                   ;                   ;
; db/shift_taps_vuu.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/shift_taps_vuu.tdf                                                                                           ;                   ;
; db/altsyncram_vr91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_vr91.tdf                                                                                          ;                   ;
; db/cntr_hjf.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_hjf.tdf                                                                                                 ;                   ;
; db/cmpr_e9c.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_e9c.tdf                                                                                                 ;                   ;
; db/shift_taps_tuu.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/shift_taps_tuu.tdf                                                                                           ;                   ;
; db/altsyncram_rr91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_rr91.tdf                                                                                          ;                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6546                           ;
;                                             ;                                ;
; Combinational ALUT usage for logic          ; 9323                           ;
;     -- 7 input functions                    ; 14                             ;
;     -- 6 input functions                    ; 355                            ;
;     -- 5 input functions                    ; 375                            ;
;     -- 4 input functions                    ; 173                            ;
;     -- <=3 input functions                  ; 8406                           ;
;                                             ;                                ;
; Dedicated logic registers                   ; 12612                          ;
;                                             ;                                ;
; I/O pins                                    ; 44                             ;
; I/O registers                               ; 16                             ;
; Total MLAB memory bits                      ; 0                              ;
; Total block memory bits                     ; 1213428                        ;
;                                             ;                                ;
; Total DSP Blocks                            ; 4                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; adc_dataandclock_adc_clk~input ;
; Maximum fan-out                             ; 11691                          ;
; Total fan-out                               ; 64769                          ;
; Average fan-out                             ; 2.90                           ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; |top_ADCinterface                                                                                       ; 9323 (33)         ; 12612 (0)    ; 1213428           ; 4          ; 44   ; 0            ; |top_ADCinterface                                                                                                                                                                                                                                                                                                                                       ; work              ;
;    |ADCinterface_qsys:ADCinterface|                                                                     ; 666 (0)           ; 578 (0)      ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface                                                                                                                                                                                                                                                                                                        ; ADCinterface_qsys ;
;       |ADCinterface:adcinterface_0|                                                                     ; 78 (78)           ; 112 (112)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0                                                                                                                                                                                                                                                                            ; ADCinterface_qsys ;
;       |ADCinterface_qsys_master_0:master_0|                                                             ; 524 (0)           ; 412 (0)      ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0                                                                                                                                                                                                                                                                    ; ADCinterface_qsys ;
;          |altera_avalon_packets_to_master:transacto|                                                    ; 171 (0)           ; 94 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                          ; ADCinterface_qsys ;
;             |packets_to_master:p2m|                                                                     ; 171 (171)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                    ; ADCinterface_qsys ;
;          |altera_avalon_sc_fifo:fifo|                                                                   ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                         ; ADCinterface_qsys ;
;             |altsyncram:mem_rtl_0|                                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                    ; work              ;
;                |altsyncram_g0n1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                     ; work              ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                        ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                              ; ADCinterface_qsys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                             ; 288 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                   ; ADCinterface_qsys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                         ; 285 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                 ; ADCinterface_qsys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                            ; 7 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                     ; ADCinterface_qsys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                         ; 3 (3)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                         ; ADCinterface_qsys ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                      ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                      ; work              ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                      ; work              ;
;                |altera_jtag_src_crosser:source_crosser|                                                 ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                          ; ADCinterface_qsys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                          ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                               ; ADCinterface_qsys ;
;                      |altera_std_synchronizer:synchronizer|                                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                          ; work              ;
;                |altera_jtag_streaming:jtag_streaming|                                                   ; 277 (268)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                            ; ADCinterface_qsys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                        ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                               ; ADCinterface_qsys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                          ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                 ; ADCinterface_qsys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                            ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                   ; work              ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                          ; work              ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                           ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                  ; work              ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                       ; work              ;
;                |altera_std_synchronizer:synchronizer|                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                            ; work              ;
;             |altera_jtag_sld_node:node|                                                                 ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                         ; ADCinterface_qsys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                      ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                       ; work              ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                        ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                              ; ADCinterface_qsys ;
;          |altera_reset_controller:rst_controller|                                                       ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                             ; ADCinterface_qsys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                  ; ADCinterface_qsys ;
;       |ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|                                           ; 64 (0)            ; 51 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                  ; ADCinterface_qsys ;
;          |altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|                             ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo                                                                                                                                                                                 ; ADCinterface_qsys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                             ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                 ; ADCinterface_qsys ;
;          |altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|                                  ; 11 (8)            ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent                                                                                                                                                                                      ; ADCinterface_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                             ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                        ; ADCinterface_qsys ;
;          |altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|                        ; 5 (5)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator                                                                                                                                                                            ; ADCinterface_qsys ;
;          |altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|                    ; 17 (17)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter                                                                                                                                                                        ; ADCinterface_qsys ;
;          |altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|                    ; 18 (18)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter                                                                                                                                                                        ; ADCinterface_qsys ;
;       |altera_reset_controller:rst_controller|                                                          ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                 ; ADCinterface_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                      ; ADCinterface_qsys ;
;    |ADCstream:ADCstream|                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCstream:ADCstream                                                                                                                                                                                                                                                                                                                   ; work              ;
;       |altddio_in:ALTDDIO_IN_component|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                                                   ; work              ;
;          |ddio_in_1af:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component|ddio_in_1af:auto_generated                                                                                                                                                                                                                                                        ; work              ;
;    |AMdemod:AMdemod|                                                                                    ; 4625 (0)          ; 6269 (100)   ; 360               ; 3          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod                                                                                                                                                                                                                                                                                                                       ; work              ;
;       |LO:LO|                                                                                           ; 1681 (0)          ; 1801 (0)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO                                                                                                                                                                                                                                                                                                                 ; LO                ;
;          |LO_nco_ii_0:nco_ii_0|                                                                         ; 1681 (0)          ; 1801 (0)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                            ; LO                ;
;             |asj_altqmcpipe:ux000|                                                                      ; 29 (0)            ; 29 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                       ; LO                ;
;                |lpm_add_sub:acc|                                                                        ; 29 (0)            ; 29 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_hth:auto_generated|                                                          ; 29 (29)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |asj_crd_par:ux005|                                                                         ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005                                                                                                                                                                                                                                                                          ; LO                ;
;             |asj_dxx:ux002|                                                                             ; 21 (0)            ; 32 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                              ; LO                ;
;                |lpm_add_sub:ux014|                                                                      ; 21 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                            ; work              ;
;                   |add_sub_cmh:auto_generated|                                                          ; 21 (21)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                                                 ; work              ;
;             |asj_dxx_g:ux001|                                                                           ; 9 (9)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                            ; LO                ;
;             |cord_2c:cordinv|                                                                           ; 30 (30)           ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                                                            ; LO                ;
;             |cord_init:ci|                                                                              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci                                                                                                                                                                                                                                                                               ; LO                ;
;             |cordic_axor_1p_lpm:u11|                                                                    ; 45 (29)           ; 45 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u14|                                                                    ; 44 (28)           ; 44 (28)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u17|                                                                    ; 43 (27)           ; 43 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u20|                                                                    ; 42 (26)           ; 42 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u23|                                                                    ; 41 (25)           ; 41 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u26|                                                                    ; 40 (24)           ; 40 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u29|                                                                    ; 39 (23)           ; 39 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u32|                                                                    ; 38 (22)           ; 38 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u35|                                                                    ; 37 (21)           ; 37 (21)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u38|                                                                    ; 36 (20)           ; 36 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u41|                                                                    ; 35 (19)           ; 35 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u44|                                                                    ; 34 (18)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u47|                                                                    ; 33 (17)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_axor_1p_lpm:u5|                                                                     ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |cordic_axor_1p_lpm:u8|                                                                     ; 33 (17)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_s0h:auto_generated|                                                          ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |cordic_sxor_1p_lpm:u10|                                                                    ; 46 (29)           ; 45 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u13|                                                                    ; 45 (28)           ; 44 (28)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u16|                                                                    ; 44 (27)           ; 43 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u19|                                                                    ; 43 (26)           ; 42 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u22|                                                                    ; 42 (25)           ; 41 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u25|                                                                    ; 41 (24)           ; 40 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u28|                                                                    ; 40 (23)           ; 39 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u31|                                                                    ; 39 (22)           ; 38 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u34|                                                                    ; 38 (21)           ; 37 (21)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u37|                                                                    ; 37 (20)           ; 36 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u40|                                                                    ; 36 (19)           ; 35 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u43|                                                                    ; 35 (18)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u46|                                                                    ; 34 (17)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_sxor_1p_lpm:u4|                                                                     ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |cordic_sxor_1p_lpm:u7|                                                                     ; 33 (16)           ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |cordic_zxor_1p_lpm:u12|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u15|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u18|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u21|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u24|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u27|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u30|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u33|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u36|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u39|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u3|                                                                     ; 17 (0)            ; 31 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |cordic_zxor_1p_lpm:u42|                                                                    ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u45|                                                                    ; 33 (16)           ; 18 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45                                                                                                                                                                                                                                                                     ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0                                                                                                                                                                                                                                                      ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                           ; work              ;
;             |cordic_zxor_1p_lpm:u6|                                                                     ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |cordic_zxor_1p_lpm:u9|                                                                     ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                                                      ; LO                ;
;                |lpm_add_sub:u0|                                                                         ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                                                       ; work              ;
;                   |add_sub_fkg:auto_generated|                                                          ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                            ; work              ;
;             |dop_reg:dop|                                                                               ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|dop_reg:dop                                                                                                                                                                                                                                                                                ; LO                ;
;       |cic:cic_1|                                                                                       ; 1398 (0)          ; 2036 (0)     ; 176               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1                                                                                                                                                                                                                                                                                                             ; cic               ;
;          |cic_cic_ii_0:cic_ii_0|                                                                        ; 1398 (8)          ; 2036 (0)     ; 176               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                       ; cic               ;
;             |alt_cic_core:core|                                                                         ; 1390 (0)          ; 2036 (0)     ; 176               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                     ; cic               ;
;                |alt_cic_dec_siso:dec_one|                                                               ; 1366 (15)         ; 1989 (14)    ; 112               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                            ; cic               ;
;                   |auk_dspip_channel_buffer:fifo_regulator|                                             ; 2 (2)             ; 2 (2)        ; 112               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                    ; cic               ;
;                      |altsyncram:ram_rtl_0|                                                             ; 0 (0)             ; 0 (0)        ; 112               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0                                                                                                                                                                               ; work              ;
;                         |altsyncram_osp1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 112               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0|altsyncram_osp1:auto_generated                                                                                                                                                ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|                      ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                              ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                   ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|                      ; 56 (0)            ; 64 (8)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                              ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                   ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|                       ; 56 (0)            ; 112 (56)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_downsample:first_dsample|                                                  ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample                                                                                                                                                                                                         ; cic               ;
;                   |auk_dspip_integrator:integrator[0].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[10].integration|                                     ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration                                                                                                                                                                                            ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                      ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                           ; work              ;
;                   |auk_dspip_integrator:integrator[11].integration|                                     ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration                                                                                                                                                                                            ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                      ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                           ; work              ;
;                   |auk_dspip_integrator:integrator[1].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[2].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[3].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[4].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[5].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[6].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[7].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[8].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[9].integration|                                      ; 56 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                |auk_dspip_avalon_streaming_controller:avalon_controller|                                ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                             ; cic               ;
;                |auk_dspip_avalon_streaming_sink:input_sink|                                             ; 20 (2)            ; 26 (10)      ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                          ; cic               ;
;                   |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                             ; 18 (0)            ; 16 (0)       ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                  ; work              ;
;                      |scfifo_agn1:auto_generated|                                                       ; 18 (1)            ; 16 (1)       ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated                                                                                                                                                       ; work              ;
;                         |a_dpfifo_3re1:dpfifo|                                                          ; 17 (9)            ; 15 (7)       ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo                                                                                                                                  ; work              ;
;                            |altsyncram_03m1:FIFOram|                                                    ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram                                                                                                          ; work              ;
;                            |cntr_fgb:rd_ptr_msb|                                                        ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                              ; work              ;
;                            |cntr_ggb:wr_ptr|                                                            ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_ggb:wr_ptr                                                                                                                  ; work              ;
;                            |cntr_sg7:usedw_counter|                                                     ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_sg7:usedw_counter                                                                                                           ; work              ;
;                |auk_dspip_avalon_streaming_source:output_source_0|                                      ; 1 (1)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                   ; cic               ;
;       |cic:cic_2|                                                                                       ; 1546 (0)          ; 2332 (0)     ; 184               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2                                                                                                                                                                                                                                                                                                             ; cic               ;
;          |cic_cic_ii_0:cic_ii_0|                                                                        ; 1546 (60)         ; 2332 (0)     ; 184               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                       ; cic               ;
;             |alt_cic_core:core|                                                                         ; 1486 (0)          ; 2332 (0)     ; 184               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                     ; cic               ;
;                |alt_cic_dec_siso:dec_one|                                                               ; 1462 (15)         ; 2181 (14)    ; 120               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                            ; cic               ;
;                   |auk_dspip_channel_buffer:fifo_regulator|                                             ; 2 (2)             ; 2 (2)        ; 120               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                    ; cic               ;
;                      |altsyncram:ram_rtl_0|                                                             ; 0 (0)             ; 0 (0)        ; 120               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0                                                                                                                                                                               ; work              ;
;                         |altsyncram_esp1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 120               ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0|altsyncram_esp1:auto_generated                                                                                                                                                ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|                      ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                              ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                   ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|                      ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                              ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                   ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|                       ; 60 (0)            ; 120 (60)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff                                                                                                                                                                              ; cic               ;
;                      |auk_dspip_delay:\glogic:u0|                                                       ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:u0|                                                                   ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|lpm_add_sub:u0                                                                                                                                                               ; work              ;
;                         |add_sub_7pi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated                                                                                                                                    ; work              ;
;                   |auk_dspip_downsample:first_dsample|                                                  ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample                                                                                                                                                                                                         ; cic               ;
;                   |auk_dspip_integrator:integrator[0].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[10].integration|                                     ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration                                                                                                                                                                                            ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                      ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                           ; work              ;
;                   |auk_dspip_integrator:integrator[11].integration|                                     ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration                                                                                                                                                                                            ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                  ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                      ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                           ; work              ;
;                   |auk_dspip_integrator:integrator[1].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[2].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[3].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[4].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[5].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[6].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[7].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[8].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                   |auk_dspip_integrator:integrator[9].integration|                                      ; 60 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration                                                                                                                                                                                             ; cic               ;
;                      |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                        ; 0 (0)             ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                   ; cic               ;
;                      |lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0                                                                                                                                       ; work              ;
;                         |add_sub_6oi:auto_generated|                                                    ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated                                                                                                            ; work              ;
;                |auk_dspip_avalon_streaming_controller:avalon_controller|                                ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                             ; cic               ;
;                |auk_dspip_avalon_streaming_sink:input_sink|                                             ; 20 (2)            ; 26 (10)      ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                          ; cic               ;
;                   |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                             ; 18 (0)            ; 16 (0)       ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                  ; work              ;
;                      |scfifo_agn1:auto_generated|                                                       ; 18 (1)            ; 16 (1)       ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated                                                                                                                                                       ; work              ;
;                         |a_dpfifo_3re1:dpfifo|                                                          ; 17 (9)            ; 15 (7)       ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo                                                                                                                                  ; work              ;
;                            |altsyncram_03m1:FIFOram|                                                    ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram                                                                                                          ; work              ;
;                            |cntr_fgb:rd_ptr_msb|                                                        ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                              ; work              ;
;                            |cntr_ggb:wr_ptr|                                                            ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_ggb:wr_ptr                                                                                                                  ; work              ;
;                            |cntr_sg7:usedw_counter|                                                     ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_sg7:usedw_counter                                                                                                           ; work              ;
;                |auk_dspip_avalon_streaming_source:output_source_0|                                      ; 1 (1)             ; 122 (122)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                   ; cic               ;
;    |LO:AM_gen|                                                                                          ; 1707 (0)          ; 1759 (0)     ; 140               ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen                                                                                                                                                                                                                                                                                                                             ; LO                ;
;       |LO_nco_ii_0:nco_ii_0|                                                                            ; 1707 (0)          ; 1759 (0)     ; 140               ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                        ; LO                ;
;          |asj_altqmcpipe:ux000|                                                                         ; 31 (0)            ; 31 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                   ; LO                ;
;             |lpm_add_sub:acc|                                                                           ; 31 (0)            ; 31 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_hth:auto_generated|                                                             ; 31 (31)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |asj_crd_par:ux005|                                                                            ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005                                                                                                                                                                                                                                                                                      ; LO                ;
;          |asj_dxx:ux002|                                                                                ; 40 (0)            ; 44 (15)      ; 140               ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                          ; LO                ;
;             |altshift_taps:dxxpdo_rtl_0|                                                                ; 19 (0)            ; 12 (0)       ; 140               ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0                                                                                                                                                                                                                                                               ; work              ;
;                |shift_taps_vuu:auto_generated|                                                          ; 19 (11)           ; 12 (6)       ; 140               ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                                                                                                                 ; work              ;
;                   |altsyncram_vr91:altsyncram5|                                                         ; 0 (0)             ; 0 (0)        ; 140               ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_vuu:auto_generated|altsyncram_vr91:altsyncram5                                                                                                                                                                                                     ; work              ;
;                   |cntr_hjf:cntr1|                                                                      ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_vuu:auto_generated|cntr_hjf:cntr1                                                                                                                                                                                                                  ; work              ;
;             |lpm_add_sub:ux014|                                                                         ; 21 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                                        ; work              ;
;                |add_sub_cmh:auto_generated|                                                             ; 21 (21)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                                                             ; work              ;
;          |cord_2c:cordinv|                                                                              ; 30 (30)           ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                                                                        ; LO                ;
;          |cord_init:ci|                                                                                 ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci                                                                                                                                                                                                                                                                                           ; LO                ;
;          |cordic_axor_1p_lpm:u11|                                                                       ; 45 (29)           ; 45 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u14|                                                                       ; 44 (28)           ; 44 (28)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u17|                                                                       ; 43 (27)           ; 43 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u20|                                                                       ; 42 (26)           ; 42 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u23|                                                                       ; 41 (25)           ; 41 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u26|                                                                       ; 40 (24)           ; 40 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u29|                                                                       ; 39 (23)           ; 39 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u32|                                                                       ; 38 (22)           ; 38 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u35|                                                                       ; 37 (21)           ; 37 (21)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u38|                                                                       ; 36 (20)           ; 36 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u41|                                                                       ; 35 (19)           ; 35 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u44|                                                                       ; 34 (18)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u47|                                                                       ; 33 (17)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u5|                                                                        ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |cordic_axor_1p_lpm:u8|                                                                        ; 33 (17)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |cordic_sxor_1p_lpm:u10|                                                                       ; 46 (29)           ; 45 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u13|                                                                       ; 45 (28)           ; 44 (28)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u16|                                                                       ; 44 (27)           ; 43 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u19|                                                                       ; 43 (26)           ; 42 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u22|                                                                       ; 42 (25)           ; 41 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u25|                                                                       ; 41 (24)           ; 40 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u28|                                                                       ; 40 (23)           ; 39 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u31|                                                                       ; 39 (22)           ; 38 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u34|                                                                       ; 38 (21)           ; 37 (21)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u37|                                                                       ; 37 (20)           ; 36 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u40|                                                                       ; 36 (19)           ; 35 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u43|                                                                       ; 35 (18)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u46|                                                                       ; 34 (17)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u4|                                                                        ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |cordic_sxor_1p_lpm:u7|                                                                        ; 33 (16)           ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |cordic_zxor_1p_lpm:u12|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u15|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u18|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u21|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u24|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u27|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u30|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u33|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u36|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u39|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u3|                                                                        ; 17 (0)            ; 31 (15)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |cordic_zxor_1p_lpm:u42|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u45|                                                                       ; 33 (16)           ; 18 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u6|                                                                        ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |cordic_zxor_1p_lpm:u9|                                                                        ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                                                                  ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                        ; work              ;
;          |dop_reg:dop|                                                                                  ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|dop_reg:dop                                                                                                                                                                                                                                                                                            ; LO                ;
;    |LO:sig_gen|                                                                                         ; 1636 (0)          ; 1654 (0)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen                                                                                                                                                                                                                                                                                                                            ; LO                ;
;       |LO_nco_ii_0:nco_ii_0|                                                                            ; 1636 (0)          ; 1654 (0)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                       ; LO                ;
;          |asj_crd_par:ux005|                                                                            ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005                                                                                                                                                                                                                                                                                     ; LO                ;
;          |cord_2c:cordinv|                                                                              ; 30 (30)           ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                                                                       ; LO                ;
;          |cordic_axor_1p_lpm:u11|                                                                       ; 45 (29)           ; 45 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u14|                                                                       ; 44 (28)           ; 44 (28)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u17|                                                                       ; 43 (27)           ; 43 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u20|                                                                       ; 42 (26)           ; 42 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u23|                                                                       ; 41 (25)           ; 41 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u26|                                                                       ; 40 (24)           ; 40 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u29|                                                                       ; 39 (23)           ; 39 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u32|                                                                       ; 38 (22)           ; 38 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u35|                                                                       ; 37 (21)           ; 37 (21)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u38|                                                                       ; 36 (20)           ; 36 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u41|                                                                       ; 35 (19)           ; 35 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u44|                                                                       ; 34 (18)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u47|                                                                       ; 33 (17)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_axor_1p_lpm:u5|                                                                        ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_axor_1p_lpm:u8|                                                                        ; 33 (17)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_s0h:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_s0h:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u10|                                                                       ; 46 (29)           ; 45 (29)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u13|                                                                       ; 45 (28)           ; 44 (28)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u16|                                                                       ; 44 (27)           ; 43 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u19|                                                                       ; 43 (26)           ; 42 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u22|                                                                       ; 42 (25)           ; 41 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u25|                                                                       ; 41 (24)           ; 40 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u28|                                                                       ; 40 (23)           ; 39 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u31|                                                                       ; 39 (22)           ; 38 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u34|                                                                       ; 38 (21)           ; 37 (21)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u37|                                                                       ; 37 (20)           ; 36 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u40|                                                                       ; 36 (19)           ; 35 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u43|                                                                       ; 35 (18)           ; 34 (18)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u46|                                                                       ; 34 (17)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_sxor_1p_lpm:u4|                                                                        ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_sxor_1p_lpm:u7|                                                                        ; 33 (16)           ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u12|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u15|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u18|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u21|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u24|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u27|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u30|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u33|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u36|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u39|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u3|                                                                        ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u42|                                                                       ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u45|                                                                       ; 33 (16)           ; 18 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45                                                                                                                                                                                                                                                                                ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0                                                                                                                                                                                                                                                                 ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                      ; work              ;
;          |cordic_zxor_1p_lpm:u6|                                                                        ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |cordic_zxor_1p_lpm:u9|                                                                        ; 33 (16)           ; 33 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                                                                 ; LO                ;
;             |lpm_add_sub:u0|                                                                            ; 17 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                                                                  ; work              ;
;                |add_sub_fkg:auto_generated|                                                             ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                                                                       ; work              ;
;          |dop_reg:dop|                                                                                  ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|dop_reg:dop                                                                                                                                                                                                                                                                                           ; LO                ;
;    |pzdyqx:nabboc|                                                                                      ; 92 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                         ; work              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                    ; 92 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                            ; work              ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                              ; work              ;
;             |JEQQ5299:YEAJ1936|                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                            ; work              ;
;          |JEQQ5299:ESUL0435|                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                          ; work              ;
;          |JKWY9152:RUWH6717|                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                          ; work              ;
;          |PUDL0439:VWQM3427|                                                                            ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                          ; work              ;
;    |sld_hub:auto_hub|                                                                                   ; 136 (1)           ; 114 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; altera_sld        ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 135 (0)           ; 114 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab       ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 135 (1)           ; 114 (7)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                      ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 134 (0)           ; 107 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                          ; alt_sld_fab       ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 134 (92)          ; 107 (78)     ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                             ; work              ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 22 (22)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                     ; work              ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 20 (20)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                   ; altera_sld        ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 428 (2)           ; 2166 (296)   ; 1212416           ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 426 (0)           ; 1870 (0)     ; 1212416           ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 426 (67)          ; 1870 (678)   ; 1212416           ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work              ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; work              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 1212416           ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work              ;
;                |altsyncram_4b84:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1212416           ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b84:auto_generated                                                                                                                                            ; work              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work              ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 89 (89)           ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work              ;
;             |sld_ela_control:ela_control|                                                               ; 181 (1)           ; 756 (1)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 148 (0)           ; 740 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 444 (444)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 148 (0)           ; 296 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 32 (32)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 46 (11)           ; 229 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work              ;
;                   |cntr_rai:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated                                                        ; work              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work              ;
;                   |cntr_a2j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                 ; work              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work              ;
;                   |cntr_a9i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_a9i:auto_generated                                                                       ; work              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work              ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; work              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 148 (148)    ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0|altsyncram_osp1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 2            ; 56           ; 2            ; 56           ; 112     ; None ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80      ; None ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0|altsyncram_esp1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 2            ; 60           ; 2            ; 60           ; 120     ; None ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80      ; None ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_vuu:auto_generated|altsyncram_vr91:altsyncram5|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 35           ; 4            ; 35           ; 4            ; 140     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b84:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 8192         ; 148          ; 8192         ; 148          ; 1212416 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 18x18             ; 3            ;
; Sum of two 18x18              ; 1            ;
; Total number of DSP blocks    ; 4            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 5            ;
+-------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------+--------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                      ; IP Include File        ;
+--------+-----------------------------------+--------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; N/A    ; Qsys                              ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface                                                                                                                                                                                                                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_jtag_avalon_master         ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0                                                                                                                                                                                 ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                           ; ADCinterface_qsys.qsys ;
; Altera ; channel_adapter                   ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter                                                                                                                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                      ; ADCinterface_qsys.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 100.99.98.97 ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                           ; ADCinterface_qsys.qsys ;
; Altera ; channel_adapter                   ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter                                                                                                                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                          ; ADCinterface_qsys.qsys ;
; Altera ; timing_adapter                    ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt                                                                                                                                ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                       ; ADCinterface_qsys.qsys ;
; Altera ; altera_mm_interconnect            ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_slave_agent         ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent                                                                                                   ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo                                                                                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter                                                                                         ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter                                                                                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter                                                                                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator                                                                                         ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_adapter          ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                       ; ADCinterface_qsys.qsys ;
; Altera ; error_adapter                     ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                       ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                           ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_master_agent        ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_master_translator   ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                    ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router                                                                                                             ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001                                                                                                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                       ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                           ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller                                                                                                                                                                              ; ADCinterface_qsys.qsys ;
; Altera ; ALTDDIO_IN                        ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|ADCstream:ADCstream                                                                                                                                                                                                                                ; IP/ADCstream.v         ;
; N/A    ; altera_nco_ii                     ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|LO:AM_gen                                                                                                                                                                                                                                          ; IP/LO.qsys             ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                         ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci                                                                                                                                                                                                        ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                    ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|dop_reg:dop                                                                                                                                                                                                         ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                       ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005                                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                              ;                        ;
; N/A    ; altera_nco_ii                     ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|AMdemod:AMdemod|LO:LO                                                                                                                                                                                                                              ; IP/LO.qsys             ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                         ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                        ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|dop_reg:dop                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                    ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                         ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005                                                                                                                                                                                       ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                  ;                        ;
; N/A    ; altera_cic_ii                     ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1                                                                                                                                                                                                                          ; IP/CIC/cic.qsys        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                  ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                         ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                 ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample                                                                                                                      ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration                                                                                                         ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration                                                                                                         ;                        ;
; N/A    ; altera_cic_ii                     ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2                                                                                                                                                                                                                          ; IP/CIC/cic.qsys        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                  ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                         ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff                                                                                           ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                 ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample                                                                                                                      ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration                                                                                                          ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration                                                                                                         ;                        ;
; Altera ; CIC Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration                                                                                                         ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                       ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                   ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                         ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                       ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                         ;                        ;
; N/A    ; altera_nco_ii                     ; 15.0         ; N/A          ; N/A           ; |top_ADCinterface|LO:sig_gen                                                                                                                                                                                                                                         ; IP/LO.qsys             ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                        ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci                                                                                                                                                                                                       ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                    ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|dop_reg:dop                                                                                                                                                                                                        ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                    ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005                                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                                                                             ;                        ;
; Altera ; NCO Compiler                      ; N/A          ; N/A          ; OpenCore Plus ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                             ;                        ;
+--------+-----------------------------------+--------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                            ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                            ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                            ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                            ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                            ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                              ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                  ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                  ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                  ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                              ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                  ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                  ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                  ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                                                       ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg ; 500                        ; 1                                     ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg ; 500                        ; 1                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[15]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[14]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[12,13]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[10,11]                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[9]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[7,8]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[6]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[4,5]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[2]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[0]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|cory[0..15]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[15]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[15]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[14]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[12,13]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[10,11]                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[9]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[7,8]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[6]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[4,5]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[2]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[1]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[0]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|cory[0..15]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[15]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[15]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[14]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[12,13]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[10,11]                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[9]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[7,8]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[6]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[4,5]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[2]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[0]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|cory[0..15]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[15]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][69]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[8..15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHA_3P5X_PDn                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHA_2X_PDn                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHA_8P5X_PDn                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHB_3P5X_PDn                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHB_2X_PDn                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHB_8P5X_PDn                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|ADC_SDOn                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|ADC_SCLK                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|ADC_CSBn                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHA_EN                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|CHB_EN                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][0]                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][1]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][2]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][4]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][5]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][6]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][7]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[29..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[28]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[27]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[26]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[23..25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[19..22]                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[13..15]                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[9..12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4,5]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1,2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|at_sink_sop_int                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|at_sink_eop_int                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_start                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|at_sink_sop_int                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|at_sink_eop_int                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_start                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[29..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[28]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[27]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[26]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[23..25]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[19..22]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[13..15]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[9..12]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4,5]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1,2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[19..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[14,15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[9..13]                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6..8]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[2,3]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[14]                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[0..13]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[15]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[14]                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[0..13]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[15]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[14]                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[0..13]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[8..15]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|ADC_OEn                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated|counter_reg_bit[0..5]                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated|counter_reg_bit[0..5]                                                                                                           ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated|counter_reg_bit[0..5]                                                                                                ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][69]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[0]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[15]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[14]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[12,13]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[10,11]                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[9]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[7,8]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[6]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[4,5]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[2]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[0]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[15]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[14]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[12,13]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[10,11]                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[9]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[7,8]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[6]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[4,5]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[2]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[1]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[0]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[15]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[14]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[12,13]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[10,11]                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[9]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[7,8]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[6]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[4,5]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[2]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[59]                                                                               ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[58]                                                                               ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[57]                                                                               ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[56]                                                                               ; Lost fanout                                                                                                                                                                              ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[15]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[14]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[12,13]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[10,11]                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[9]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[7,8]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[6]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[4,5]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[2]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[0]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[15]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[14]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[12,13]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[10,11]                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[9]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[7,8]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[6]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[4,5]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[2]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[1]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[0]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[15]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[14]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[12,13]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[10,11]                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[9]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[7,8]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[6]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[4,5]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[2]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[0]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_ch                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_ch                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[14]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[12,13]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[10,11]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[9]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[7,8]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[6]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[4,5]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[2]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[14]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[12,13]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[10,11]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[9]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[7,8]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[6]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[4,5]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[2]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[14]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[12,13]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[10,11]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[9]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[7,8]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[6]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[4,5]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[2]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[14]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[12,13]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[10,11]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[9]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[7,8]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[6]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[4,5]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[2]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[14]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[12,13]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[10,11]                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[9]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[7,8]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[6]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[4,5]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[2]                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[14]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[12,13]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[10,11]                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[9]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[7,8]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[6]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[4,5]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[2]                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[59]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[58]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[57]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[56]                                                                                ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[59]                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[58]                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[57]                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[56]                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                       ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|xordvalue[1..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|xordvalue[1..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|xordvalue[2..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|xordvalue[2..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|xordvalue[3..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|xordvalue[3..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|xordvalue[4..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|xordvalue[4..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|xordvalue[5..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|xordvalue[5..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|xordvalue[6..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|xordvalue[6..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|xordvalue[7..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|xordvalue[7..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|xordvalue[8..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|xordvalue[8..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|xordvalue[9..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|xordvalue[9..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|xordvalue[10..14]                                                                                                                                                                          ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|xordvalue[10..14]                                                                                                                                                                          ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|xordvalue[11..14]                                                                                                                                                                          ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|xordvalue[11..14]                                                                                                                                                                          ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|xordvalue[12..14]                                                                                                                                                                          ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|xordvalue[12..14]                                                                                                                                                                          ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|xordvalue[15]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[0..14]                                                                                                                                                                            ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|xordvalue[13,14]                                                                                                                                                                            ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[13,14]                                                                                                                                                                            ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[0..14]                                                                                                                                                                            ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|xordvalue[0..15]                                                                                                                                                                            ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[0..15]                                                                                                                                                                            ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[0,1]                                                                                                                                                                                      ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[0]                                                                                                                                                                                        ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|xordvalue[1..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|xordvalue[1..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|xordvalue[2..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|xordvalue[2..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|xordvalue[3..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|xordvalue[3..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|xordvalue[4..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|xordvalue[4..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|xordvalue[5..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|xordvalue[5..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|xordvalue[6..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|xordvalue[6..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|xordvalue[7..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|xordvalue[7..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|xordvalue[8..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|xordvalue[8..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|xordvalue[9..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|xordvalue[9..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|xordvalue[10..14]                                                                                                                                                                         ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|xordvalue[10..14]                                                                                                                                                                         ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|xordvalue[11..14]                                                                                                                                                                         ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|xordvalue[11..14]                                                                                                                                                                         ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|xordvalue[0..14]                                                                                                                                                                          ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|xordvalue[12..14]                                                                                                                                                                         ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|xordvalue[12..14]                                                                                                                                                                         ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|xordvalue[15]                                                                                                         ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|xordvalue[13,14]                                                                                                                                                                           ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[13,14]                                                                                                                                                                           ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[0..14]                                                                                                                                                                           ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|xordvalue[0..15]                                                                                                                                                                           ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[0..15]                                                                                                                                                                           ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[0,1]                                                                                                                                                                                     ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[0]                                                                                                                                                                                       ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                          ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|xordvalue[1..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|xordvalue[1..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|xordvalue[2..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|xordvalue[2..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|xordvalue[3..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|xordvalue[3..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|xordvalue[4..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|xordvalue[4..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|xordvalue[5..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|xordvalue[5..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|xordvalue[6..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|xordvalue[6..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|xordvalue[7..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|xordvalue[7..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|xordvalue[8..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|xordvalue[8..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|xordvalue[9..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|xordvalue[9..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|xordvalue[10..14]                                                                                                                                                              ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|xordvalue[10..14]                                                                                                                                                              ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|xordvalue[11..14]                                                                                                                                                              ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|xordvalue[11..14]                                                                                                                                                              ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|xordvalue[0..14]                                                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|xordvalue[12..14]                                                                                                                                                              ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|xordvalue[12..14]                                                                                                                                                              ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|xordvalue[15]                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[0..14]                                                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|xordvalue[13,14]                                                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[13,14]                                                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[0..14]                                                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|xordvalue[0..15]                                                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[0..15]                                                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[0,1]                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[0]                                                                                                                                                                            ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                               ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|byteen_reg[2]                                                                     ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|byteen_reg[3] ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][56]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][50]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][58]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][62]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][81]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][59]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][82]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][57]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][82]             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[0,2]                                                                                                                               ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[2]                                                  ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[0,1]                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[2]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[1]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[2]                                                  ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_stall_s                                                                                                                        ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|sink_stall_reg                                     ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_stall_int_d                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_stall_reg                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_stall_s                                                                                                                        ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|sink_stall_reg                                     ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_stall_int_d                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_stall_reg                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|latency_cnt[0..23]                                                                                                                                    ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|latency_cnt[0..23]                                                                                                                                    ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|waitrequest_reset_override                                                            ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                       ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][56]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][58]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][62]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][81]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][83]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][59]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][57]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][82]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][57]             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[12][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[12][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[12][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[12][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[11][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[11][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[11][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[11][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[10][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[10][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[10][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[10][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[9][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[9][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[9][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[9][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[8][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[8][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[8][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[8][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[7][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[7][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[7][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[7][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[6][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[6][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[6][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[6][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[5][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[5][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[5][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[5][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[4][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[4][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[4][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[4][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[3][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[3][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[3][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[3][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[2][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[2][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[2][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[2][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[1][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[1][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[1][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[1][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[0][1]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[0][1]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[0][0]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[0][0]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[14]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[14]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[0]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[0]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[13]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[13]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[12]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[12]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[11]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[11]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[10]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[10]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[9]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[9]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[8]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[8]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[7]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[7]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[6]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[6]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[5]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[5]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[4]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[4]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[3]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[3]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[2]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[2]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[1]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[1]                                                                                                        ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[20]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[20]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[19]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[19]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[14]                                                                                                                                                                                            ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[14]                                                                                                             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[0]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[0]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[13]                                                                                                                                                                                            ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[13]                                                                                                             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[12]                                                                                                                                                                                            ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[12]                                                                                                             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[11]                                                                                                                                                                                            ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[11]                                                                                                             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[10]                                                                                                                                                                                            ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[10]                                                                                                             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[9]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[9]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[8]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[8]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[7]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[7]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[6]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[6]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[5]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[5]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[4]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[4]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[3]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[3]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[2]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[2]                                                                                                              ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[1]                                                                                                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[1]                                                                                                              ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[7]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[7]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[7]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[7]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[6]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[6]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[6]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[6]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[5]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[5]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[5]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[5]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[4]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[4]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[4]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[4]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                          ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[23]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[23]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[18]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[18]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[14]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[14]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[11]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[11]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[4]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[4]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                                                                                                         ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                      ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                      ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                      ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                      ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                      ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                                      ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[10]                                                                                                                                ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[10]                                                 ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[9]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[9]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[8]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[8]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[7]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[7]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[6]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[6]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[5]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[5]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[4]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[4]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[3]                                                                                                                                 ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[3]                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[18]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[18]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[4]                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[4]                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[17]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[17]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[16]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[16]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[15]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[15]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[14]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[14]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[13]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[13]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[12]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[12]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[11]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[11]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[10]                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[10]                                                      ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[9]                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[9]                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[8]                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[8]                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[7]                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[7]                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[6]                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[6]                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[5]                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[5]                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                                       ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[13][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[13][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[13][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[13][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[14][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[14][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[14][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[14][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[15][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[15][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[15][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[15][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[16][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[16][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[16][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[16][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[17][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[17][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[17][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[17][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[18][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[18][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[18][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[18][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[19][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[19][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[19][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[19][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[20][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[20][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[20][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[20][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[21][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[21][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[21][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[21][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[22][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[22][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[22][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[22][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[23][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[23][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[23][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[23][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[24][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[24][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[24][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[24][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[25][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[25][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[25][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[25][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[26][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[26][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[26][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[26][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[27][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[27][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[27][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[27][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[28][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[28][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[28][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[28][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[29][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[29][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[29][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[29][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[30][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[30][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[30][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[30][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[31][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[31][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[31][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[31][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[32][1]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[32][1]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[32][0]                                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[32][0]                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[1]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[1]                                                                                                       ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0]                                                                                                                                                                                      ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0]                                                                                                       ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|data_int1[48..55]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|data_int1[0..59]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[0]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[0]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[0]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[1]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[1]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[1]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[3]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[3]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[3]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[7]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[7]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[7]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[10]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[8]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[10]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[10]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[8]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[13]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[11]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[13]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[13]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[11]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[15]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_d[0]                                                                                                                                                                                 ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                                            ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_x_res_2c[0]                                                                                                                                                                                ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_x_res_d[0]                                                                                                             ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[1,3,5,6,8,9,11,15]                                                                                                                                                                ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[0,1]                                                                                                                                                                                      ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                           ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[2,4,6,9,12]                                                                                                                         ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[14]                                                             ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_d[0]                                                                                                                                                                                ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                                           ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_x_res_2c[0]                                                                                                                                                                               ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_x_res_d[0]                                                                                                            ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[1,3,5,6,8,9,11,15]                                                                                                                                                               ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[0,1]                                                                                                                                                                                     ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[2,4,6,9,12]                                                                                                                        ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[14]                                                            ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_d[0]                                                                                                                                                                     ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                                ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_x_res_2c[0]                                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_x_res_d[0]                                                                                                 ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[1,3,5,6,8,9,11,15]                                                                                                                                                    ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[0,1]                                                                                                                                                                          ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                               ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[2,4,6,9,12]                                                                                                             ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[14]                                                 ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][61]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][60]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][82]             ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[0]                                                                                                                                  ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[3]                                                  ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][83]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|valid_ctrl_int1                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|valid_ctrl_int1                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|first_data                                                                                                                   ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|first_data                                                                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[13]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[11]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[10]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[8]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[13]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[11]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[10]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[8]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[13]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[11]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[10]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[8]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[6,9,12]                                                                                                                                                                                   ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[14]                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[0,2,4,7,10,12]                                                                                                                                                                    ; Merged with LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[2]                                                                                                                    ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[6,9,12]                                                                                                                                                                                  ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[14]                                                                                                                  ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[0,2,4,7,10,12]                                                                                                                                                                   ; Merged with LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[2]                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[6,9,12]                                                                                                                                                                       ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[14]                                                                                                       ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|xordvalue[0,2,4,7,10,12]                                                                                                                                                        ; Merged with AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[2]                                                                                                        ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16..23]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[8..15]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_stall_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_stall_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|was_stalled                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|was_stalled                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[5]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[5]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[5]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][60]                                                                                 ; Merged with ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][57]             ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.start                                                                                                                    ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.stall                                                                                                                    ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.st_err                                                                                                                   ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.start                                                                                                                    ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.stall                                                                                                                    ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.st_err                                                                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6         ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7         ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.end1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.end1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|packet_error_s[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|packet_error_s[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_packet_error[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_packet_error[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state.normal                                                                                                               ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state.empty_and_ready                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state.normal                                                                                                               ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state.empty_and_ready                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[4]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[4]                                  ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[3]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[3]                                  ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[2]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[2]                                  ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[1]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[1]                                  ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[0]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[0]                                  ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[4]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[4]                                  ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[3]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[3]                                  ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[2]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[2]                                  ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[1]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[1]                                  ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|rate_cnt[0]                                                                                                                                           ; Merged with AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_fs[0]                                  ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state.empty_and_not_ready                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_out_state.empty_and_not_ready                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]             ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6..31]                                                                                                ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][49]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][48]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][47]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][46]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][45]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][44]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][42]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][41]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][49]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[31]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][48]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[30]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][47]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[29]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][46]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[28]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][45]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[27]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][44]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[25]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][42]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[24]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][41]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[23]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[22]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[21]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[20]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[19]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[18]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[17]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[16]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[15]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[14]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[13]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[12]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[11]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[10]                                                                   ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[9]                                                                    ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[8]                                                                    ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[7]                                                                    ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[6]                                                                    ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]              ; Lost fanout                                                                                                                                                                              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]              ; Lost fanout                                                                                                                                                                              ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]            ; Lost fanout                                                                                                                                                                              ;
; Total Number of Removed Registers = 2963                                                                                                                                                                                                         ;                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[8],                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][49],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][48],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][47],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][46],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][45],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][44],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][42],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][49],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[31],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][48],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[30],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][47],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][46],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][45],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][44],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[25],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][42],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[24],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][41],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[23],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[22],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[21],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[20],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[19],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[18],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[17],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[16],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[15],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[14],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[13],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[12],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[11],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[10],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[9],                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[8],                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[7],                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[6],                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                   ; Lost Fanouts                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[59],                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[59],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[58],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[57],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[56],                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[59],                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[58],                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[57],                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56],                           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[56]                                                                                                       ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_use_reg                                                              ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][69],                                                                              ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][69],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][61],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[0][18],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16],                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[15],                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[14],                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[13],                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[12],                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[11],                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[10],                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1],                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                         ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]   ; Lost Fanouts                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[11].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[10].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],          ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[9].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[8].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57],           ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]            ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                  ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[15]                                                                                                                                                                                   ; Stuck at GND                   ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[15],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[14],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[13],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[12],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[11],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[10],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[9],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[15],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[14],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[13],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[12],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[11],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[10],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[9],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[8],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[14],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[13],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[12],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[9],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[7]                                                                                                                                                                                      ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[15]                                                                                                                                                                       ; Stuck at GND                   ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[7]                                                                                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corx[15]                                                                                                                                                                                  ; Stuck at GND                   ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[15],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[14],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[13],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[15],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[14],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[13],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1x[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[14],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[13],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[12],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[9],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|a[7]                                                                                                                                                                                     ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[15]                                                                                                                                                                                  ; Stuck at GND                   ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[15],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[14],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[13],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[12],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[11],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[10],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[9],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[8],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[7],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[6],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[5],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[4],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[15]                                                                                                                                                                                    ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[15]                                                                                                                                                                       ; Stuck at GND                   ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[15],                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[14],                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[13],                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[12],                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[11],                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[10],                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[9],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[8],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[15]                                                                                                                                                                         ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|corz[15]                                                                                                                                                                                   ; Stuck at GND                   ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[15],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[14],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[13],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[12],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[11],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[9],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[8],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[7],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[6],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[4],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|xordvalue[0],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|a[15]                                                                                                                                                                                     ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[0]                                                                                                                                                                                    ; Stuck at VCC                   ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[14],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[13],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[12],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[9],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[7],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[7],                                                                                                                               ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[10],                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[8],                                                                                                                               ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[13],                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[11],                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[15]                                                                                                                               ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[0]                                                                                                                                                                                   ; Stuck at VCC                   ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[14],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[13],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[12],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[9],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[7],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[7],                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[10],                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[8],                                                                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[13],                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[11],                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[15]                                                                                                                              ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[0]                                                                                                                                                                        ; Stuck at VCC                   ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[7],                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[10],                                                                                                                  ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[8],                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[13],                                                                                                                  ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[11],                                                                                                                  ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[15]                                                                                                                   ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[0]                                                                                                            ; Stuck at VCC                   ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ;                                ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                                          ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[0]                                                                                                                       ; Stuck at VCC                   ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[13],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                                                     ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated|pipeline_dffe[0]                                                                                                                        ; Stuck at VCC                   ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[13],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                                                      ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]     ; Lost Fanouts                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],            ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]             ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                                        ;                                ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.end1                                                                                                           ; Stuck at GND                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|packet_error_s[0],                                                                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_packet_error[0]                                                                                               ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|sink_state.end1                                                                                                           ; Stuck at GND                   ; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|packet_error_s[0],                                                                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_packet_error[0]                                                                                               ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[31]                                                                                                                                   ; Stuck at GND                   ; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_stall_reg,                                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|was_stalled                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[15]                                                                                                                                                                ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[15],                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|data_reg[9]                                                                     ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[31]                                                                                                                                   ; Stuck at GND                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|source_stall_reg,                                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|was_stalled                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[11]                                                                                                                                                                ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[11]                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|cory[15]                                                                                                                                                                                   ; Stuck at GND                   ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[8]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_init:ci|cory[15]                                                                                                                                                                                  ; Stuck at GND                   ; LO:sig_gen|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[8]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci|cory[15]                                                                                                                                                                       ; Stuck at GND                   ; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs|cor1y[8]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[14]                                                                                                                                                                ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[14]                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[13]                                                                                                                                                                ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[13]                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]          ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[0]                                                          ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem[1][18]                                                                               ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[12]                                                                                                                                                                ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[12]                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[10]                                                                                                                                                                ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[10]                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|data_int1[59]                                                                                                      ; Stuck at GND                   ; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|first_data                                                                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|data_int1[55]                                                                                                      ; Stuck at GND                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|first_data                                                                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                   ; Lost Fanouts                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[56]                                                                             ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                   ; Lost Fanouts                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[57]                                                                             ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                   ; Lost Fanouts                   ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[10].auk_dsp_diff|dout[58]                                                                             ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[9]                                                                                                                                                                 ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[9]                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[8]                                                                                                                                                                 ; Stuck at GND                   ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|av_readdata_pre[8]                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|mem[1][0]                                                                                                                                                                   ; Stuck at VCC                   ; ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|ADC_OEn                                                                                                                                                                             ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12612 ;
; Number of registers using Synchronous Clear  ; 202   ;
; Number of registers using Synchronous Load   ; 377   ;
; Number of registers using Asynchronous Clear ; 1116  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5536  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                   ; 10      ;
; ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; 51      ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ; 184     ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                               ; 3       ;
; ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                  ; 1       ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                              ; 1       ;
; ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                  ; 1       ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                              ; 1       ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                      ; 2       ;
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n           ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                               ; Megafunction                                                                                                                                 ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                    ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                      ; RAM        ;
; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[0..55] ; AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|ram_rtl_0 ; RAM        ;
; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|q[0..59] ; AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|ram_rtl_0 ; RAM        ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0,1]                                                                                ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0                                                                                    ; SHIFT_TAPS ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[0..32][0,1]                                                                           ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0                                                                                    ; SHIFT_TAPS ;
; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19,20]                                                                                  ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0                                                                                    ; SHIFT_TAPS ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0,1]                                                                    ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0                                                                                    ; SHIFT_TAPS ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css|zheld[0..32][0,1]                                                               ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0                                                                                    ; SHIFT_TAPS ;
; AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19,20]                                                                      ; LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0                                                                                    ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005|sin_o[3]                                                                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005|sin_o[10]                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|LO:sig_gen|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005|sin_o[1]                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|data_reg[7]                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter|address_reg[10]                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator|wait_latency_counter[1]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|readdata[4]                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                       ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                       ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 16 LEs               ; 1344 LEs               ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0|led[7]                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ;
; 18:1               ; 7 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo|mem                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |top_ADCinterface|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                 ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+---------------------------------------+
; Assignment          ; Value ; From ; To                                    ;
+---------------------+-------+------+---------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                          ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                          ;
+---------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component|ddio_in_1af:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                       ;
+-----------------------------+-------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                        ;
+-----------------------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                         ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                         ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                    ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                    ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                            ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                            ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                    ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                            ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                            ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                            ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; ST_CHANNEL_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                      ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                      ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                  ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
; WIDTH                  ; 8           ; Signed Integer                                            ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                   ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                   ;
; CBXI_PARAMETER         ; ddio_in_1af ; Untyped                                                   ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; mpr            ; 16    ; Signed Integer                                                 ;
; apr            ; 32    ; Signed Integer                                                 ;
; apri           ; 16    ; Signed Integer                                                 ;
; aprf           ; 32    ; Signed Integer                                                 ;
; aprp           ; 16    ; Signed Integer                                                 ;
; aprid          ; 21    ; Signed Integer                                                 ;
; dpri           ; 8     ; Signed Integer                                                 ;
; cpr            ; 4     ; Signed Integer                                                 ;
; mval           ; 16    ; Signed Integer                                                 ;
; nstages        ; 33    ; Signed Integer                                                 ;
; X0             ; 19893 ; Signed Integer                                                 ;
; Z0             ; 16384 ; Signed Integer                                                 ;
; Z1             ; 9672  ; Signed Integer                                                 ;
; Z2             ; 5110  ; Signed Integer                                                 ;
; Z3             ; 2594  ; Signed Integer                                                 ;
; Z4             ; 1302  ; Signed Integer                                                 ;
; Z5             ; 651   ; Signed Integer                                                 ;
; Z6             ; 325   ; Signed Integer                                                 ;
; Z7             ; 162   ; Signed Integer                                                 ;
; Z8             ; 81    ; Signed Integer                                                 ;
; Z9             ; 40    ; Signed Integer                                                 ;
; Z10            ; 20    ; Signed Integer                                                 ;
; Z11            ; 10    ; Signed Integer                                                 ;
; Z12            ; 5     ; Signed Integer                                                 ;
; Z13            ; 2     ; Signed Integer                                                 ;
; Z14            ; 1     ; Signed Integer                                                 ;
; Z15            ; 0     ; Signed Integer                                                 ;
; Z16            ; 0     ; Signed Integer                                                 ;
; Z17            ; 0     ; Signed Integer                                                 ;
; Z18            ; 0     ; Signed Integer                                                 ;
; Z19            ; 0     ; Signed Integer                                                 ;
; Z20            ; 0     ; Signed Integer                                                 ;
; Z21            ; 0     ; Signed Integer                                                 ;
; Z22            ; 0     ; Signed Integer                                                 ;
; Z23            ; 0     ; Signed Integer                                                 ;
; Z24            ; 0     ; Signed Integer                                                 ;
; Z25            ; 0     ; Signed Integer                                                 ;
; Z26            ; 0     ; Signed Integer                                                 ;
; Z27            ; 0     ; Signed Integer                                                 ;
; Z28            ; 0     ; Signed Integer                                                 ;
; Z29            ; 0     ; Signed Integer                                                 ;
; Z30            ; 0     ; Signed Integer                                                 ;
; Z31            ; 0     ; Signed Integer                                                 ;
; nc             ; 1     ; Signed Integer                                                 ;
; log2nc         ; 0     ; Signed Integer                                                 ;
; outselinit     ; -1    ; Signed Integer                                                 ;
; paci0          ; 0     ; Signed Integer                                                 ;
; paci1          ; 0     ; Signed Integer                                                 ;
; paci2          ; 0     ; Signed Integer                                                 ;
; paci3          ; 0     ; Signed Integer                                                 ;
; paci4          ; 0     ; Signed Integer                                                 ;
; paci5          ; 0     ; Signed Integer                                                 ;
; paci6          ; 0     ; Signed Integer                                                 ;
; paci7          ; 0     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0 ;
+-------------------+-----------+--------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                         ;
+-------------------+-----------+--------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone V ; String                                                       ;
; FILTER_TYPE       ; decimator ; String                                                       ;
; STAGES            ; 12        ; Signed Integer                                               ;
; D_DELAY           ; 1         ; Signed Integer                                               ;
; VRC_EN            ; 0         ; Signed Integer                                               ;
; RCF_MAX           ; 20        ; Signed Integer                                               ;
; RCF_MIN           ; 20        ; Signed Integer                                               ;
; INTERFACES        ; 1         ; Signed Integer                                               ;
; CH_PER_INT        ; 1         ; Signed Integer                                               ;
; INT_USE_MEM       ; false     ; String                                                       ;
; INT_MEM           ; auto      ; String                                                       ;
; DIF_USE_MEM       ; false     ; String                                                       ;
; DIF_MEM           ; auto      ; String                                                       ;
; IN_WIDTH          ; 8         ; Signed Integer                                               ;
; OUT_WIDTH         ; 60        ; Signed Integer                                               ;
; ROUND_TYPE        ; NONE      ; String                                                       ;
; PIPELINING        ; 0         ; Signed Integer                                               ;
; C_STAGE_0_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_1_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_2_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_3_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_4_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_5_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_6_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_7_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_8_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_9_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_10_WIDTH  ; 60        ; Signed Integer                                               ;
; C_STAGE_11_WIDTH  ; 60        ; Signed Integer                                               ;
; MAX_C_STAGE_WIDTH ; 60        ; Signed Integer                                               ;
; I_STAGE_0_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_1_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_2_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_3_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_4_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_5_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_6_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_7_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_8_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_9_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_10_WIDTH  ; 60        ; Signed Integer                                               ;
; I_STAGE_11_WIDTH  ; 60        ; Signed Integer                                               ;
; MAX_I_STAGE_WIDTH ; 60        ; Signed Integer                                               ;
+-------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0 ;
+-------------------+-----------+--------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                         ;
+-------------------+-----------+--------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone V ; String                                                       ;
; FILTER_TYPE       ; decimator ; String                                                       ;
; STAGES            ; 12        ; Signed Integer                                               ;
; D_DELAY           ; 1         ; Signed Integer                                               ;
; VRC_EN            ; 0         ; Signed Integer                                               ;
; RCF_MAX           ; 20        ; Signed Integer                                               ;
; RCF_MIN           ; 20        ; Signed Integer                                               ;
; INTERFACES        ; 1         ; Signed Integer                                               ;
; CH_PER_INT        ; 1         ; Signed Integer                                               ;
; INT_USE_MEM       ; false     ; String                                                       ;
; INT_MEM           ; auto      ; String                                                       ;
; DIF_USE_MEM       ; false     ; String                                                       ;
; DIF_MEM           ; auto      ; String                                                       ;
; IN_WIDTH          ; 8         ; Signed Integer                                               ;
; OUT_WIDTH         ; 60        ; Signed Integer                                               ;
; ROUND_TYPE        ; NONE      ; String                                                       ;
; PIPELINING        ; 0         ; Signed Integer                                               ;
; C_STAGE_0_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_1_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_2_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_3_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_4_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_5_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_6_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_7_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_8_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_9_WIDTH   ; 60        ; Signed Integer                                               ;
; C_STAGE_10_WIDTH  ; 60        ; Signed Integer                                               ;
; C_STAGE_11_WIDTH  ; 60        ; Signed Integer                                               ;
; MAX_C_STAGE_WIDTH ; 60        ; Signed Integer                                               ;
; I_STAGE_0_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_1_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_2_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_3_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_4_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_5_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_6_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_7_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_8_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_9_WIDTH   ; 60        ; Signed Integer                                               ;
; I_STAGE_10_WIDTH  ; 60        ; Signed Integer                                               ;
; I_STAGE_11_WIDTH  ; 60        ; Signed Integer                                               ;
; MAX_I_STAGE_WIDTH ; 60        ; Signed Integer                                               ;
+-------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LO:sig_gen|LO_nco_ii_0:nco_ii_0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; mpr            ; 16    ; Signed Integer                                      ;
; apr            ; 32    ; Signed Integer                                      ;
; apri           ; 16    ; Signed Integer                                      ;
; aprf           ; 32    ; Signed Integer                                      ;
; aprp           ; 16    ; Signed Integer                                      ;
; aprid          ; 21    ; Signed Integer                                      ;
; dpri           ; 8     ; Signed Integer                                      ;
; cpr            ; 4     ; Signed Integer                                      ;
; mval           ; 16    ; Signed Integer                                      ;
; nstages        ; 33    ; Signed Integer                                      ;
; X0             ; 19893 ; Signed Integer                                      ;
; Z0             ; 16384 ; Signed Integer                                      ;
; Z1             ; 9672  ; Signed Integer                                      ;
; Z2             ; 5110  ; Signed Integer                                      ;
; Z3             ; 2594  ; Signed Integer                                      ;
; Z4             ; 1302  ; Signed Integer                                      ;
; Z5             ; 651   ; Signed Integer                                      ;
; Z6             ; 325   ; Signed Integer                                      ;
; Z7             ; 162   ; Signed Integer                                      ;
; Z8             ; 81    ; Signed Integer                                      ;
; Z9             ; 40    ; Signed Integer                                      ;
; Z10            ; 20    ; Signed Integer                                      ;
; Z11            ; 10    ; Signed Integer                                      ;
; Z12            ; 5     ; Signed Integer                                      ;
; Z13            ; 2     ; Signed Integer                                      ;
; Z14            ; 1     ; Signed Integer                                      ;
; Z15            ; 0     ; Signed Integer                                      ;
; Z16            ; 0     ; Signed Integer                                      ;
; Z17            ; 0     ; Signed Integer                                      ;
; Z18            ; 0     ; Signed Integer                                      ;
; Z19            ; 0     ; Signed Integer                                      ;
; Z20            ; 0     ; Signed Integer                                      ;
; Z21            ; 0     ; Signed Integer                                      ;
; Z22            ; 0     ; Signed Integer                                      ;
; Z23            ; 0     ; Signed Integer                                      ;
; Z24            ; 0     ; Signed Integer                                      ;
; Z25            ; 0     ; Signed Integer                                      ;
; Z26            ; 0     ; Signed Integer                                      ;
; Z27            ; 0     ; Signed Integer                                      ;
; Z28            ; 0     ; Signed Integer                                      ;
; Z29            ; 0     ; Signed Integer                                      ;
; Z30            ; 0     ; Signed Integer                                      ;
; Z31            ; 0     ; Signed Integer                                      ;
; nc             ; 1     ; Signed Integer                                      ;
; log2nc         ; 0     ; Signed Integer                                      ;
; outselinit     ; -1    ; Signed Integer                                      ;
; paci0          ; 0     ; Signed Integer                                      ;
; paci1          ; 0     ; Signed Integer                                      ;
; paci2          ; 0     ; Signed Integer                                      ;
; paci3          ; 0     ; Signed Integer                                      ;
; paci4          ; 0     ; Signed Integer                                      ;
; paci5          ; 0     ; Signed Integer                                      ;
; paci6          ; 0     ; Signed Integer                                      ;
; paci7          ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LO:AM_gen|LO_nco_ii_0:nco_ii_0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; mpr            ; 16    ; Signed Integer                                     ;
; apr            ; 32    ; Signed Integer                                     ;
; apri           ; 16    ; Signed Integer                                     ;
; aprf           ; 32    ; Signed Integer                                     ;
; aprp           ; 16    ; Signed Integer                                     ;
; aprid          ; 21    ; Signed Integer                                     ;
; dpri           ; 8     ; Signed Integer                                     ;
; cpr            ; 4     ; Signed Integer                                     ;
; mval           ; 16    ; Signed Integer                                     ;
; nstages        ; 33    ; Signed Integer                                     ;
; X0             ; 19893 ; Signed Integer                                     ;
; Z0             ; 16384 ; Signed Integer                                     ;
; Z1             ; 9672  ; Signed Integer                                     ;
; Z2             ; 5110  ; Signed Integer                                     ;
; Z3             ; 2594  ; Signed Integer                                     ;
; Z4             ; 1302  ; Signed Integer                                     ;
; Z5             ; 651   ; Signed Integer                                     ;
; Z6             ; 325   ; Signed Integer                                     ;
; Z7             ; 162   ; Signed Integer                                     ;
; Z8             ; 81    ; Signed Integer                                     ;
; Z9             ; 40    ; Signed Integer                                     ;
; Z10            ; 20    ; Signed Integer                                     ;
; Z11            ; 10    ; Signed Integer                                     ;
; Z12            ; 5     ; Signed Integer                                     ;
; Z13            ; 2     ; Signed Integer                                     ;
; Z14            ; 1     ; Signed Integer                                     ;
; Z15            ; 0     ; Signed Integer                                     ;
; Z16            ; 0     ; Signed Integer                                     ;
; Z17            ; 0     ; Signed Integer                                     ;
; Z18            ; 0     ; Signed Integer                                     ;
; Z19            ; 0     ; Signed Integer                                     ;
; Z20            ; 0     ; Signed Integer                                     ;
; Z21            ; 0     ; Signed Integer                                     ;
; Z22            ; 0     ; Signed Integer                                     ;
; Z23            ; 0     ; Signed Integer                                     ;
; Z24            ; 0     ; Signed Integer                                     ;
; Z25            ; 0     ; Signed Integer                                     ;
; Z26            ; 0     ; Signed Integer                                     ;
; Z27            ; 0     ; Signed Integer                                     ;
; Z28            ; 0     ; Signed Integer                                     ;
; Z29            ; 0     ; Signed Integer                                     ;
; Z30            ; 0     ; Signed Integer                                     ;
; Z31            ; 0     ; Signed Integer                                     ;
; nc             ; 1     ; Signed Integer                                     ;
; log2nc         ; 0     ; Signed Integer                                     ;
; outselinit     ; -1    ; Signed Integer                                     ;
; paci0          ; 0     ; Signed Integer                                     ;
; paci1          ; 0     ; Signed Integer                                     ;
; paci2          ; 0     ; Signed Integer                                     ;
; paci3          ; 0     ; Signed Integer                                     ;
; paci4          ; 0     ; Signed Integer                                     ;
; paci5          ; 0     ; Signed Integer                                     ;
; paci6          ; 0     ; Signed Integer                                     ;
; paci7          ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 471                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                  ;
; Entity Instance                           ; ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "LO:AM_gen"                          ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; clken             ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[13..9]  ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[3..2]   ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[31..19] ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[15..14] ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[8..6]   ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[18]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[17]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[16]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[5]      ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[4]      ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[1]      ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[0]      ; Input  ; Info     ; Stuck at VCC           ;
; fcos_o            ; Output ; Info     ; Explicitly unconnected ;
; out_valid         ; Output ; Info     ; Explicitly unconnected ;
; reset_n           ; Input  ; Info     ; Stuck at VCC           ;
+-------------------+--------+----------+------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "LO:sig_gen"                         ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; clken             ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[22..19] ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[15..13] ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[31..29] ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[25..23] ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[12..9]  ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[5..4]   ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[2..0]   ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[28]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[27]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[26]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[18]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[17]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[16]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[8]      ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[7]      ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[6]      ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[3]      ; Input  ; Info     ; Stuck at VCC           ;
; fcos_o            ; Output ; Info     ; Explicitly unconnected ;
; out_valid         ; Output ; Info     ; Explicitly unconnected ;
; reset_n           ; Input  ; Info     ; Stuck at VCC           ;
+-------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_2"                                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_error  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "in_error[1..1]" will be connected to GND.                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; in_data   ; Input  ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core"                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate              ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod|cic:cic_1"                                                                                                                                   ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_error         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "in_error[1..1]" will be connected to GND. ;
; in_error         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; in_valid         ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; in_ready         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; out_data[59..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; out_data[47..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; out_error        ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; out_valid        ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; out_ready        ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45"                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod|LO:LO"              ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; clken             ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[22..19] ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[15..13] ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[31..29] ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[25..23] ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[12..9]  ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[5..4]   ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[2..0]   ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[28]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[27]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[26]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[18]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[17]     ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[16]     ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[8]      ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[7]      ; Input  ; Info     ; Stuck at GND           ;
; phi_inc_i[6]      ; Input  ; Info     ; Stuck at VCC           ;
; phi_inc_i[3]      ; Input  ; Info     ; Stuck at VCC           ;
; out_valid         ; Output ; Info     ; Explicitly unconnected ;
+-------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AMdemod:AMdemod"                                                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_data  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; demod_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                     ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                            ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.   ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                   ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                  ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 148                 ; 148              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ddio_in        ; 8                           ;
; arriav_ff             ; 10260                       ;
;     CLR               ; 117                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 4491                        ;
;     ENA CLR           ; 115                         ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 31                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 14                          ;
;     plain             ; 5427                        ;
; arriav_lcell_comb     ; 8666                        ;
;     arith             ; 4550                        ;
;         0 data inputs ; 95                          ;
;         1 data inputs ; 965                         ;
;         2 data inputs ; 3443                        ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 1371                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 764                         ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 110                         ;
;         5 data inputs ; 140                         ;
;         6 data inputs ; 240                         ;
;     shared            ; 2736                        ;
;         1 data inputs ; 1260                        ;
;         2 data inputs ; 1476                        ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 182                         ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 6.90                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 3                                     ;
;     ENA CLR           ; 12                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 92                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 89                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 19                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AMdemod:AMdemod|I[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[0]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[0]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[1]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[1]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[2]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[2]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[3]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[3]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[4]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[4]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[5]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[5]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[6]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[6]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[7]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I[7]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[15]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[15]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[16]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[16]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[17]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[17]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[18]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[18]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[19]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[19]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[20]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[20]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[21]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[21]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[22]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|I_tmp[22]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|I_tmp[23]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[23]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|I_tmp[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[0]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[0]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[1]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[1]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[2]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[2]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[3]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[3]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[4]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[4]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[5]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[5]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[6]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[6]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[7]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q[7]                ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[15]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[15]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[16]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[16]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[17]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[17]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[18]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[18]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[19]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[19]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[20]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[20]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[21]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[21]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[22]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|Q_tmp[22]           ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|Q_tmp[23]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[23]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|Q_tmp[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|adc_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[23]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[23]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[24]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[24]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[25]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[25]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[26]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[26]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[27]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[27]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[28]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[28]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[29]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[29]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[30]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|adc_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mod[30]                          ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[0]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[0]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[10]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[10]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[11]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[11]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[12]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[12]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[13]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[13]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[14]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[14]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[15]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[15]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[16]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[16]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[17]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[17]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[18]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[18]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[19]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[19]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[1]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[1]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[20]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[20]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[21]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[21]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[22]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[22]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[23]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[23]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[24]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[24]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[25]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[25]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[26]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[26]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[27]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[27]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[28]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[28]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[29]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[29]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[2]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[2]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[30]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[30]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[31]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[31]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[32]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[32]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[33]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[33]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[34]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[34]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[35]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[35]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[36]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[36]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[37]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[37]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[38]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[38]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[39]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[39]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[3]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[3]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[40]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[40]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[40]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[40]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[41]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[41]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[41]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[41]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[42]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[42]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[42]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[42]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[43]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[43]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[43]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[43]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[44]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[44]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[44]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[44]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[45]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[45]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[45]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[45]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[46]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[46]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[46]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[46]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[47]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[47]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[47]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[47]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[48]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[48]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[48]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[48]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[49]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[49]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[49]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[49]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[4]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[4]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[50]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[50]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[50]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[50]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[51]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[51]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[51]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[51]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[52]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[52]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[52]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[52]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[53]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[53]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[53]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[53]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[54]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[54]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[54]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[54]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[55]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[55]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[55]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[55]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[56]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[56]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[56]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[56]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[57]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[57]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[57]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[57]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[58]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[58]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[58]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[58]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[59]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[59]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[59]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[59]       ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[5]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[5]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[6]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[6]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[7]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[7]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[8]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[8]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[9]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|demod_out[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|demod_out[9]        ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[10]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[10]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[11]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[11]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[12]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[12]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[13]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[13]     ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; AMdemod:AMdemod|sig_squared[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[6]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[6]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[7]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[7]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[8]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[8]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[9]      ; N/A                                                                                                                                                            ;
; AMdemod:AMdemod|sig_squared[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AMdemod:AMdemod|sig_squared[9]      ; N/A                                                                                                                                                            ;
; adc_dataandclock_adc_clk        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_dataandclock_adc_clk            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Aug 20 20:33:03 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file AMdemodulator/AMdemod.v
    Info (12023): Found entity 1: AMdemod
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/LO.v
    Info (12023): Found entity 1: LO
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/LO_nco_ii_0.v
    Info (12023): Found entity 1: LO_nco_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v
    Info (12023): Found entity 1: cordic_axor_1p_lpm
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/dop_reg.v
    Info (12023): Found entity 1: dop_reg
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_seg_sel.v
    Info (12023): Found entity 1: cord_seg_sel
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_init.v
    Info (12023): Found entity 1: cord_init
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_2c.v
    Info (12023): Found entity 1: cord_2c
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_fs.v
    Info (12023): Found entity 1: cord_fs
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_zxor_1p_lpm
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_crd_par.v
    Info (12023): Found entity 1: asj_crd_par
Info (12021): Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_sxor_1p_lpm
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/cic.v
    Info (12023): Found entity 1: cic
Info (12021): Found 2 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic)
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic)
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic)
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_pe-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_pe
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink_fftfprvs-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink_fftfprvs
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl
    Info (12023): Found entity 1: auk_dspip_delay
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh
    Info (12023): Found entity 1: auk_dspip_fastaddsub
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh
    Info (12023): Found entity 1: auk_dspip_fastadd
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl
    Info (12023): Found entity 1: auk_dspip_pipelined_adder
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh
    Info (12023): Found entity 1: auk_dspip_roundsat
Info (12021): Found 1 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)
Info (12021): Found 1 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic)
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN
    Info (12023): Found entity 1: auk_dspip_differentiator
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd
    Info (12022): Found design unit 1: auk_dspip_downsample-SYN
    Info (12023): Found entity 1: auk_dspip_downsample
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN
    Info (12023): Found entity 1: auk_dspip_integrator
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN
    Info (12023): Found entity 1: auk_dspip_upsample
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN
    Info (12023): Found entity 1: auk_dspip_channel_buffer
Info (12021): Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd
    Info (12022): Found design unit 1: auk_dspip_variable_downsample-SYN
    Info (12023): Found entity 1: auk_dspip_variable_downsample
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core
Info (12021): Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: cic_cic_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file top_ADCinterface.v
    Info (12023): Found entity 1: top_ADCinterface
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/ADCinterface_qsys.v
    Info (12023): Found entity 1: ADCinterface_qsys
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: ADCinterface_qsys_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: ADCinterface_qsys_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v
    Info (12023): Found entity 1: ADCinterface_qsys_master_0
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface.v
    Info (12023): Found entity 1: ADCinterface
Info (12021): Found 1 design units, including 1 entities, in source file IP/ADCstream.v
    Info (12023): Found entity 1: ADCstream
Info (12127): Elaborating entity "top_ADCinterface" for the top level hierarchy
Info (12128): Elaborating entity "ADCinterface_qsys" for hierarchy "ADCinterface_qsys:ADCinterface"
Info (12128): Elaborating entity "ADCinterface" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface.v(82): object "mem_null" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(106): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(108): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(109): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(110): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(111): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(112): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(113): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(114): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(115): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(116): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(148): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(203): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(204): truncated value with size 8 to match size of target (1)
Warning (10030): Net "mem[9..14]" at ADCinterface.v(78) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ADC_SDIO" at ADCinterface.v(20) has no driver
Info (12128): Elaborating entity "ADCinterface_qsys_master_0" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_timing_adt" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_b2p_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ADCinterface_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_p2b_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_default_decode" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_001" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_cmd_demux" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_cmd_mux" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_rsp_mux" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "ADCstream" for hierarchy "ADCstream:ADCstream"
Info (12128): Elaborating entity "altddio_in" for hierarchy "ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component"
Info (12130): Elaborated megafunction instantiation "ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component"
Info (12133): Instantiated megafunction "ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_1af.tdf
    Info (12023): Found entity 1: ddio_in_1af
Info (12128): Elaborating entity "ddio_in_1af" for hierarchy "ADCstream:ADCstream|altddio_in:ALTDDIO_IN_component|ddio_in_1af:auto_generated"
Info (12128): Elaborating entity "AMdemod" for hierarchy "AMdemod:AMdemod"
Warning (10230): Verilog HDL assignment warning at AMdemod.v(50): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AMdemod.v(51): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AMdemod.v(59): truncated value with size 24 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AMdemod.v(60): truncated value with size 24 to match size of target (8)
Info (12128): Elaborating entity "LO" for hierarchy "AMdemod:AMdemod|LO:LO"
Info (12128): Elaborating entity "LO_nco_ii_0" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0"
Info (12128): Elaborating entity "cord_init" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_init:ci"
Info (12128): Elaborating entity "cord_fs" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_fs:cfs"
Info (12128): Elaborating entity "cord_seg_sel" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_seg_sel:css"
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated"
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001"
Info (12128): Elaborating entity "asj_dxx" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf
    Info (12023): Found entity 1: add_sub_cmh
Info (12128): Elaborating entity "add_sub_cmh" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated"
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf
    Info (12023): Found entity 1: add_sub_fkg
Info (12128): Elaborating entity "add_sub_fkg" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s0h.tdf
    Info (12023): Found entity 1: add_sub_s0h
Info (12128): Elaborating entity "add_sub_s0h" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_s0h:auto_generated"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u36"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u38"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u39"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u42"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u44"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u45"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47"
Info (12128): Elaborating entity "cord_2c" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|cord_2c:cordinv"
Info (12128): Elaborating entity "asj_crd_par" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_crd_par:ux005"
Info (12128): Elaborating entity "dop_reg" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|dop_reg:dop"
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki
Info (12128): Elaborating entity "cntr_cki" for hierarchy "AMdemod:AMdemod|LO:LO|LO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_cki:auto_generated"
Info (12128): Elaborating entity "cic" for hierarchy "AMdemod:AMdemod|cic:cic_1"
Info (12128): Elaborating entity "cic_cic_ii_0" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0"
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_agn1.tdf
    Info (12023): Found entity 1: scfifo_agn1
Info (12128): Elaborating entity "scfifo_agn1" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3re1.tdf
    Info (12023): Found entity 1: a_dpfifo_3re1
Info (12128): Elaborating entity "a_dpfifo_3re1" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03m1.tdf
    Info (12023): Found entity 1: altsyncram_03m1
Info (12128): Elaborating entity "altsyncram_03m1" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cmpr_2l8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cmpr_2l8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_fgb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_sg7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|cntr_ggb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller"
Info (12128): Elaborating entity "alt_cic_dec_siso" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one"
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6oi.tdf
    Info (12023): Found entity 1: add_sub_6oi
Info (12128): Elaborating entity "add_sub_6oi" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_6oi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample"
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator"
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|lpm_add_sub:u0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pi.tdf
    Info (12023): Found entity 1: add_sub_7pi
Info (12128): Elaborating entity "add_sub_7pi" for hierarchy "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|lpm_add_sub:u0|add_sub_7pi:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b84.tdf
    Info (12023): Found entity 1: altsyncram_4b84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf
    Info (12023): Found entity 1: cntr_rai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf
    Info (12023): Found entity 1: cntr_a9i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.08.20.20:33:46 Progress: Loading sldc8f641fe/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|q_b[9]"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 56
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 56
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 60
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 60
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 35
        Info (286033): Parameter WIDTH set to 4
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Info (12130): Elaborated megafunction instantiation "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "56"
    Info (12134): Parameter "WIDTHAD_A" = "1"
    Info (12134): Parameter "NUMWORDS_A" = "2"
    Info (12134): Parameter "WIDTH_B" = "56"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "2"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osp1.tdf
    Info (12023): Found entity 1: altsyncram_osp1
Info (12130): Elaborated megafunction instantiation "AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "60"
    Info (12134): Parameter "WIDTHAD_A" = "1"
    Info (12134): Parameter "NUMWORDS_A" = "2"
    Info (12134): Parameter "WIDTH_B" = "60"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "2"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esp1.tdf
    Info (12023): Found entity 1: altsyncram_esp1
Info (12130): Elaborated megafunction instantiation "LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0"
Info (12133): Instantiated megafunction "LO:AM_gen|LO_nco_ii_0:nco_ii_0|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "35"
    Info (12134): Parameter "WIDTH" = "4"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf
    Info (12023): Found entity 1: shift_taps_vuu
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vr91.tdf
    Info (12023): Found entity 1: altsyncram_vr91
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf
    Info (12023): Found entity 1: cntr_hjf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "NCO Compiler" will use the OpenCore Plus Hardware Evaluation feature
    Warning (12190): "CIC Compiler" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature altera_cic_ii
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature NCO MegaCore
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "adc_interface_adc_csbn" is stuck at VCC
    Warning (13410): Pin "adc_interface_adc_sdio" is stuck at GND
    Warning (13410): Pin "adc_interface_adc_sclk" is stuck at GND
    Warning (13410): Pin "adc_interface_adc_oen" is stuck at GND
    Warning (13410): Pin "adc_interface_adc_sdon" is stuck at GND
    Warning (13410): Pin "adc_interface_cha_3p5" is stuck at VCC
    Warning (13410): Pin "adc_interface_cha_2x" is stuck at VCC
    Warning (13410): Pin "adc_interface_cha_8p5x" is stuck at VCC
    Warning (13410): Pin "adc_interface_cha_en" is stuck at GND
    Warning (13410): Pin "adc_interface_chb_en" is stuck at GND
    Warning (13410): Pin "adc_interface_chb_3p5x" is stuck at VCC
    Warning (13410): Pin "adc_interface_chb_2x" is stuck at VCC
    Warning (13410): Pin "adc_interface_chb_8p5x" is stuck at VCC
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 1 logic cells for Maximum Fan-Out assignment on "AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg"
    Info (18058): Inserted 1 logic cells for Maximum Fan-Out assignment on "AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg"
Info (17049): 402 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file /home/eric/Documents/Verilog_stuff/AMdemod/output_files/top_ADCinterface.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 249 of its 329 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 80 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 35 node(s), including 8 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "buttonsandswitches_b1"
    Warning (15610): No output dependent on input pin "buttonsandswitches_b2"
    Warning (15610): No output dependent on input pin "buttonsandswitches_sw1"
    Warning (15610): No output dependent on input pin "buttonsandswitches_sw2"
    Warning (15610): No output dependent on input pin "buttonsandswitches_sw3"
    Warning (15610): No output dependent on input pin "clk_clk"
Info (21057): Implemented 13857 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 13504 logic cells
    Info (21064): Implemented 292 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 1399 megabytes
    Info: Processing ended: Thu Aug 20 20:34:31 2015
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:02:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/eric/Documents/Verilog_stuff/AMdemod/output_files/top_ADCinterface.map.smsg.


