$version Generated by VerilatedVcd $end
$date Fri Mar  1 18:48:42 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 & clk $end
  $var wire 32 ' in [31:0] $end
  $var wire 32 ( out [31:0] $end
  $scope module top $end
   $var wire  1 & clk $end
   $var wire 32 ' in [31:0] $end
   $var wire 32 ( out [31:0] $end
   $scope module fp_converter $end
    $var wire  8 ) exponent [7:0] $end
    $var wire 32 ( fixed_o [31:0] $end
    $var wire 32 ' fp_i [31:0] $end
    $var wire 23 * mantissa [22:0] $end
    $scope module unnamedblk1 $end
     $var wire  8 # real_exponent [7:0] $end
     $var wire 23 % significand [22:0] $end
     $var wire 32 $ whole [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


