digraph "CFG for '__bswap_32' function" {
	label="CFG for '__bswap_32' function";

<<<<<<< HEAD
	Node0x557017a2a370 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = alloca i32, align 4\l  call void @__sanitizer_cov_trace_pc_guard(i32* getelementptr inbounds ([1 x\l... i32], [1 x i32]* @__sancov_gen_.238, i32 0, i32 0)) #11, !dbg !1211\l  store i32 %0, i32* %2, align 4\l  call void @llvm.dbg.declare(metadata i32* %2, metadata !1212, metadata\l... !DIExpression()), !dbg !1213\l  %3 = load i32, i32* %2, align 4, !dbg !1214\l  %4 = and i32 %3, -16777216, !dbg !1214\l  %5 = lshr i32 %4, 24, !dbg !1214\l  %6 = load i32, i32* %2, align 4, !dbg !1214\l  %7 = and i32 %6, 16711680, !dbg !1214\l  %8 = lshr i32 %7, 8, !dbg !1214\l  %9 = or i32 %5, %8, !dbg !1214\l  %10 = load i32, i32* %2, align 4, !dbg !1214\l  %11 = and i32 %10, 65280, !dbg !1214\l  %12 = shl i32 %11, 8, !dbg !1214\l  %13 = or i32 %9, %12, !dbg !1214\l  %14 = load i32, i32* %2, align 4, !dbg !1214\l  %15 = and i32 %14, 255, !dbg !1214\l  %16 = shl i32 %15, 24, !dbg !1214\l  %17 = or i32 %13, %16, !dbg !1214\l  ret i32 %17, !dbg !1215\l}"];
=======
	Node0x563603d3a380 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = alloca i32, align 4\l  call void @__sanitizer_cov_trace_pc_guard(i32* getelementptr inbounds ([1 x\l... i32], [1 x i32]* @__sancov_gen_.238, i32 0, i32 0)) #11, !dbg !1211\l  store i32 %0, i32* %2, align 4\l  call void @llvm.dbg.declare(metadata i32* %2, metadata !1212, metadata\l... !DIExpression()), !dbg !1213\l  %3 = load i32, i32* %2, align 4, !dbg !1214\l  %4 = and i32 %3, -16777216, !dbg !1214\l  %5 = lshr i32 %4, 24, !dbg !1214\l  %6 = load i32, i32* %2, align 4, !dbg !1214\l  %7 = and i32 %6, 16711680, !dbg !1214\l  %8 = lshr i32 %7, 8, !dbg !1214\l  %9 = or i32 %5, %8, !dbg !1214\l  %10 = load i32, i32* %2, align 4, !dbg !1214\l  %11 = and i32 %10, 65280, !dbg !1214\l  %12 = shl i32 %11, 8, !dbg !1214\l  %13 = or i32 %9, %12, !dbg !1214\l  %14 = load i32, i32* %2, align 4, !dbg !1214\l  %15 = and i32 %14, 255, !dbg !1214\l  %16 = shl i32 %15, 24, !dbg !1214\l  %17 = or i32 %13, %16, !dbg !1214\l  ret i32 %17, !dbg !1215\l}"];
>>>>>>> parent of 4e7a4bb... direct
}
