#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan 11 00:40:39 2025
# Process ID: 3768
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17364 D:\FPGA_Learning_Journey\Pro\SPI\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SPI/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SPI/project/project.xpr
add_files -norecurse D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v
update_compile_order -fileset sim_1
launch_simulation
source spi_drive_tb.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source spi_drive_tb.tcl
restart
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source spi_drive_tb.tcl
run 10 us
current_wave_config {Untitled 3}
add_wave {{/spi_drive_tb/dut/spi_busy}} 
restart
run 10 us
restart
run 10 us
close_sim
launch_simulation
source spi_drive_tb.tcl
run 10 us
close_sim
launch_simulation
source spi_drive_tb.tcl
run 10 us
current_wave_config {Untitled 5}
add_wave {{/spi_drive_tb/dut/sck_cnt}} 
current_wave_config {Untitled 5}
add_wave {{/spi_drive_tb/dut/send_cnt}} 
run all
restart
run 10 us
current_wave_config {Untitled 5}
add_wave {{/spi_drive_tb/dut/spi_busy}} 
restart
run 10 us
restart
run 10 us
close_sim
launch_simulation
source spi_drive_tb.tcl
restart
run 10 us
close_sim
launch_simulation
source spi_drive_tb.tcl
restart
run 10 us
close_sim
