<stg><name>VMRouter<2></name>


<trans_list>

<trans id="492" from="1" to="2">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="2" to="6">
<condition id="648">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="2" to="3">
<condition id="652">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="3" to="4">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="4" to="5">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="5" to="2">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32">
<![CDATA[
:0  %nPH4Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH4Z2_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32">
<![CDATA[
:1  %nPH3Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH3Z2_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
:2  %nPH2Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH2Z2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32">
<![CDATA[
:3  %nPH1Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH1Z2_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32">
<![CDATA[
:4  %nPH4Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH4Z1_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32">
<![CDATA[
:5  %nPH3Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH3Z1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32">
<![CDATA[
:6  %nPH2Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH2Z1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32">
<![CDATA[
:7  %nPH1Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH1Z1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %nPH4Z2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH4Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %nPH3Z2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH3Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %nPH2Z2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH2Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %nPH1Z2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH1Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %nPH4Z1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH4Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %nPH3Z1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH3Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14  %nPH2Z1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH2Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH1Z1_V_read21 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH1Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_read21"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %nStubs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nStubs)

]]></Node>
<StgValue><ssdm name="nStubs_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %tmp_49_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_49)

]]></Node>
<StgValue><ssdm name="tmp_49_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %tmp_48_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_48_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %tmp_47_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_47)

]]></Node>
<StgValue><ssdm name="tmp_47_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %tmp_46_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_46_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:21  %tmp_45_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_45)

]]></Node>
<StgValue><ssdm name="tmp_45_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %tmp_44_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_44_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %tmp_43_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_43)

]]></Node>
<StgValue><ssdm name="tmp_43_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %tmp_42_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_42)

]]></Node>
<StgValue><ssdm name="tmp_42_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %tmp_41_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_41)

]]></Node>
<StgValue><ssdm name="tmp_41_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %tmp_4_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_4)

]]></Node>
<StgValue><ssdm name="tmp_4_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="10">
<![CDATA[
:27  %tmp = trunc i10 %tmp_4_read to i6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="10">
<![CDATA[
:28  %tmp_73 = trunc i10 %tmp_41_read to i6

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="10">
<![CDATA[
:29  %tmp_74 = trunc i10 %tmp_46_read to i6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="10">
<![CDATA[
:30  %tmp_75 = trunc i10 %tmp_47_read to i6

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="10">
<![CDATA[
:31  %tmp_76 = trunc i10 %tmp_48_read to i6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="10">
<![CDATA[
:32  %tmp_77 = trunc i10 %tmp_49_read to i6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="10">
<![CDATA[
:33  %tmp_78 = trunc i10 %tmp_42_read to i6

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="10">
<![CDATA[
:34  %tmp_79 = trunc i10 %tmp_43_read to i6

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="10">
<![CDATA[
:35  %tmp_80 = trunc i10 %tmp_44_read to i6

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="10">
<![CDATA[
:36  %tmp_81 = trunc i10 %tmp_45_read to i6

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="10">
<![CDATA[
:37  %tmp_82 = trunc i10 %tmp_4_read to i9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="10">
<![CDATA[
:38  %tmp_83 = trunc i10 %tmp_41_read to i9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="10">
<![CDATA[
:39  %tmp_84 = trunc i10 %tmp_46_read to i9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="10">
<![CDATA[
:40  %tmp_85 = trunc i10 %tmp_47_read to i9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="10">
<![CDATA[
:41  %tmp_86 = trunc i10 %tmp_48_read to i9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="10">
<![CDATA[
:42  %tmp_87 = trunc i10 %tmp_49_read to i9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="10">
<![CDATA[
:43  %tmp_88 = trunc i10 %tmp_42_read to i9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="10">
<![CDATA[
:44  %tmp_89 = trunc i10 %tmp_43_read to i9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="10">
<![CDATA[
:45  %tmp_90 = trunc i10 %tmp_44_read to i9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="10">
<![CDATA[
:46  %tmp_91 = trunc i10 %tmp_45_read to i9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:47  store i6 %nPH1Z1_V_read21, i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:48  store i6 %nPH2Z1_V_read_2, i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:49  store i6 %nPH3Z1_V_read_2, i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  store i6 %nPH4Z1_V_read_2, i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:51  store i6 %nPH1Z2_V_read_2, i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  store i6 %nPH2Z2_V_read_2, i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:53  store i6 %nPH3Z2_V_read_2, i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:54  store i6 %nPH4Z2_V_read_2, i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i6 [ 0, %0 ], [ %index_V_2, %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %i = phi i7 [ 0, %0 ], [ %i_2, %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:2  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_2 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_92, label %.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="7">
<![CDATA[
:0  %i_cast4 = zext i7 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_s = icmp slt i32 %i_cast4, %nStubs_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_s, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_26_cast = zext i7 %i to i9

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_93 = trunc i7 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %sum = add i9 %tmp_82, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %newIndex = add i6 %tmp, %tmp_93

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %sum1 = add i9 %tmp_83, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum1, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %newIndex21 = add i6 %tmp_73, %tmp_93

]]></Node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:39  switch i3 %tmp_32, label %branch8 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
    i3 -1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %newIndex20 = zext i6 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %stubsInLayer_0_data_3 = getelementptr [64 x i36]* %stubsInLayer_0_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %stubsInLayer_0_data_4 = load i36* %stubsInLayer_0_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %stubsInLayer_1_data_3 = getelementptr [64 x i36]* %stubsInLayer_1_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %stubsInLayer_1_data_4 = load i36* %stubsInLayer_1_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %stubsInLayer_2_data_3 = getelementptr [64 x i36]* %stubsInLayer_2_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %stubsInLayer_2_data_4 = load i36* %stubsInLayer_2_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %stubsInLayer_3_data_3 = getelementptr [64 x i36]* %stubsInLayer_3_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %stubsInLayer_3_data_4 = load i36* %stubsInLayer_3_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %stubsInLayer_4_data_3 = getelementptr [64 x i36]* %stubsInLayer_4_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %stubsInLayer_4_data_4 = load i36* %stubsInLayer_4_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %stubsInLayer_5_data_3 = getelementptr [64 x i36]* %stubsInLayer_5_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_5_data_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %stubsInLayer_5_data_4 = load i36* %stubsInLayer_5_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_5_data_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %stubsInLayer_6_data_3 = getelementptr [64 x i36]* %stubsInLayer_6_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_6_data_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %stubsInLayer_6_data_4 = load i36* %stubsInLayer_6_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_6_data_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %stubsInLayer_7_data_3 = getelementptr [64 x i36]* %stubsInLayer_7_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_7_data_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %stubsInLayer_7_data_4 = load i36* %stubsInLayer_7_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_7_data_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %stubsInLayer_8_data_3 = getelementptr [64 x i36]* %stubsInLayer_8_data, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="stubsInLayer_8_data_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %stubsInLayer_8_data_4 = load i36* %stubsInLayer_8_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_8_data_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %arrayNo_cast = zext i3 %arrayNo to i64

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %stubsInLayer_0_data_4 = load i36* %stubsInLayer_0_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_4"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %stubsInLayer_1_data_4 = load i36* %stubsInLayer_1_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %stubsInLayer_2_data_4 = load i36* %stubsInLayer_2_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %stubsInLayer_3_data_4 = load i36* %stubsInLayer_3_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_4"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %stubsInLayer_4_data_4 = load i36* %stubsInLayer_4_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %stubsInLayer_5_data_4 = load i36* %stubsInLayer_5_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_5_data_4"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %stubsInLayer_6_data_4 = load i36* %stubsInLayer_6_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_6_data_4"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %stubsInLayer_7_data_4 = load i36* %stubsInLayer_7_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_7_data_4"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %stubsInLayer_8_data_4 = load i36* %stubsInLayer_8_data_3, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_8_data_4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %HLSFullStubLayerPS_d = call i36 @_ssdm_op_Mux.ap_auto.9i36.i64(i36 %stubsInLayer_0_data_4, i36 %stubsInLayer_1_data_4, i36 %stubsInLayer_2_data_4, i36 %stubsInLayer_3_data_4, i36 %stubsInLayer_4_data_4, i36 %stubsInLayer_5_data_4, i36 %stubsInLayer_6_data_4, i36 %stubsInLayer_7_data_4, i36 %stubsInLayer_8_data_4, i64 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="HLSFullStubLayerPS_d"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:2  %routePhi_V = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="routePhi_V"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:3  %routeZ_V = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %HLSFullStubLayerPS_d, i32 9)

]]></Node>
<StgValue><ssdm name="routeZ_V"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:4  br i1 %routeZ_V, label %12, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_load_4 = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load_4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_50_cast = zext i6 %nPH4Z1_V_load_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum9 = add i9 %tmp_50_cast, %tmp_91

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum9, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex37 = add i6 %tmp_81, %nPH4Z1_V_load_4

]]></Node>
<StgValue><ssdm name="newIndex37"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_65, label %branch44 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
    i3 3, label %branch39
    i3 -4, label %branch40
    i3 -3, label %branch41
    i3 -2, label %branch42
    i3 -1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_load = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_61 = add i6 %nPH4Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_61, i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_load_4 = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_40_cast = zext i6 %nPH3Z1_V_load_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum8 = add i9 %tmp_40_cast, %tmp_90

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum8, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex35 = add i6 %tmp_80, %nPH3Z1_V_load_4

]]></Node>
<StgValue><ssdm name="newIndex35"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_63, label %branch35 [
    i3 0, label %branch27
    i3 1, label %branch28
    i3 2, label %branch29
    i3 3, label %branch30
    i3 -4, label %branch31
    i3 -3, label %branch32
    i3 -2, label %branch33
    i3 -1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_load = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_60 = add i6 %nPH3Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_60, i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_load32 = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load32"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_38_cast = zext i6 %nPH2Z1_V_load32 to i9

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum7 = add i9 %tmp_38_cast, %tmp_89

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_56 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum7, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex33 = add i6 %tmp_79, %nPH2Z1_V_load32

]]></Node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_56, label %branch26 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
    i3 -3, label %branch23
    i3 -2, label %branch24
    i3 -1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_load = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_39 = add i6 %nPH2Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_39, i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_load_3 = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_36_cast = zext i6 %nPH1Z1_V_load_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum6 = add i9 %tmp_36_cast, %tmp_88

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_54 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum6, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex31 = add i6 %tmp_78, %nPH1Z1_V_load_3

]]></Node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_54, label %branch17 [
    i3 0, label %branch9
    i3 1, label %branch10
    i3 2, label %branch11
    i3 3, label %branch12
    i3 -4, label %branch13
    i3 -3, label %branch14
    i3 -2, label %branch15
    i3 -1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_load = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_37 = add i6 %nPH1Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_37, i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_load_4 = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_35_cast = zext i6 %nPH4Z2_V_load_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum5 = add i9 %tmp_35_cast, %tmp_87

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_50 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum5, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex29 = add i6 %tmp_77, %nPH4Z2_V_load_4

]]></Node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_50, label %branch80 [
    i3 0, label %branch72
    i3 1, label %branch73
    i3 2, label %branch74
    i3 3, label %branch75
    i3 -4, label %branch76
    i3 -3, label %branch77
    i3 -2, label %branch78
    i3 -1, label %branch79
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_load = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_51 = add i6 %nPH4Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_51, i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_load42 = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load42"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_34_cast = zext i6 %nPH3Z2_V_load42 to i9

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum4 = add i9 %tmp_34_cast, %tmp_86

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_38 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum4, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex27 = add i6 %tmp_76, %nPH3Z2_V_load42

]]></Node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_38, label %branch71 [
    i3 0, label %branch63
    i3 1, label %branch64
    i3 2, label %branch65
    i3 3, label %branch66
    i3 -4, label %branch67
    i3 -3, label %branch68
    i3 -2, label %branch69
    i3 -1, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_load = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_59 = add i6 %nPH3Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_59, i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_load_3 = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load_3"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_33_cast = zext i6 %nPH2Z2_V_load_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum3 = add i9 %tmp_33_cast, %tmp_85

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_35 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum3, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex25 = add i6 %tmp_75, %nPH2Z2_V_load_3

]]></Node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_35, label %branch62 [
    i3 0, label %branch54
    i3 1, label %branch55
    i3 2, label %branch56
    i3 3, label %branch57
    i3 -4, label %branch58
    i3 -3, label %branch59
    i3 -2, label %branch60
    i3 -1, label %branch61
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_load = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_58 = add i6 %nPH2Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_58, i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_load_4 = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_32_cast = zext i6 %nPH1Z2_V_load_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum2 = add i9 %tmp_32_cast, %tmp_84

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum2, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex23 = add i6 %tmp_74, %nPH1Z2_V_load_4

]]></Node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
:17  switch i3 %tmp_33, label %branch53 [
    i3 0, label %branch45
    i3 1, label %branch46
    i3 2, label %branch47
    i3 3, label %branch48
    i3 -4, label %branch49
    i3 -3, label %branch50
    i3 -2, label %branch51
    i3 -1, label %branch52
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_load = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_57 = add i6 %nPH1Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_57, i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  %newIndex22 = zext i6 %newIndex21 to i64

]]></Node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  %allStubs_0_data_V_s = getelementptr [64 x i36]* %allStubs_0_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_0_data_V_s"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:31  %allStubs_1_data_V_s = getelementptr [64 x i36]* %allStubs_1_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_1_data_V_s"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:32  %allStubs_2_data_V_s = getelementptr [64 x i36]* %allStubs_2_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_2_data_V_s"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:33  %allStubs_3_data_V_s = getelementptr [64 x i36]* %allStubs_3_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_3_data_V_s"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:34  %allStubs_4_data_V_s = getelementptr [64 x i36]* %allStubs_4_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_4_data_V_s"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:35  %allStubs_5_data_V_s = getelementptr [64 x i36]* %allStubs_5_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_5_data_V_s"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:36  %allStubs_6_data_V_s = getelementptr [64 x i36]* %allStubs_6_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_6_data_V_s"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:37  %allStubs_7_data_V_s = getelementptr [64 x i36]* %allStubs_7_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_7_data_V_s"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:38  %allStubs_8_data_V_s = getelementptr [64 x i36]* %allStubs_8_data_V, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="allStubs_8_data_V_s"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch7:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_7_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch6:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_6_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch5:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_5_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch4:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_4_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch3:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_3_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch2:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_2_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch1:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_1_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch0:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_0_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch8:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_8_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:0  %redZ_V = call i4 @_ssdm_op_PartSelect.i4.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="redZ_V"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:1  %redPhi_V = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="redPhi_V"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %routePhi_V, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge [
    i2 0, label %4
    i2 1, label %6
    i2 -2, label %8
    i2 -1, label %10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex38 = zext i6 %newIndex37 to i64

]]></Node>
<StgValue><ssdm name="newIndex38"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z1_0_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_0_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_0_data_2"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z1_1_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_1_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_1_data_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z1_2_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_2_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_2_data_2"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH4Z1_3_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_3_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_3_data_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH4Z1_4_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_4_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_4_data_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH4Z1_5_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_5_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_5_data_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH4Z1_6_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_6_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_6_data_2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH4Z1_7_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_7_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_7_data_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH4Z1_8_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z1_8_data, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_8_data_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_66 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_4 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_66, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_4"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch43:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch42:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch41:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch40:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch39:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch38:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch37:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch36:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch44:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH4Z1_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex36 = zext i6 %newIndex35 to i64

]]></Node>
<StgValue><ssdm name="newIndex36"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z1_0_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_0_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_0_data_2"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z1_1_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_1_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_1_data_2"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z1_2_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_2_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_2_data_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH3Z1_3_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_3_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_3_data_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH3Z1_4_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_4_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_4_data_2"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH3Z1_5_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_5_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_5_data_2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH3Z1_6_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_6_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_6_data_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH3Z1_7_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_7_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_7_data_2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH3Z1_8_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z1_8_data, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_8_data_2"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_9 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_64, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_9"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch34:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch33:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch32:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch31:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch30:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch29:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch28:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch27:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch35:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex34 = zext i6 %newIndex33 to i64

]]></Node>
<StgValue><ssdm name="newIndex34"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z1_0_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_0_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_0_data_2"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z1_1_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_1_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_1_data_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z1_2_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_2_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_2_data_2"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH2Z1_3_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_3_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_3_data_2"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH2Z1_4_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_4_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_4_data_2"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH2Z1_5_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_5_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_5_data_2"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH2Z1_6_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_6_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_6_data_2"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH2Z1_7_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_7_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_7_data_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH2Z1_8_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z1_8_data, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_8_data_2"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_8 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_62, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_8"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch25:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch24:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch23:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch22:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch21:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch20:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch19:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch18:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch26:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex32 = zext i6 %newIndex31 to i64

]]></Node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z1_0_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_0_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_0_data_2"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z1_1_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_1_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_1_data_2"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z1_2_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_2_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_2_data_2"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH1Z1_3_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_3_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_3_data_2"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH1Z1_4_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_4_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_4_data_2"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH1Z1_5_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_5_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_5_data_2"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH1Z1_6_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_6_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_6_data_2"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH1Z1_7_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_7_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_7_data_2"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH1Z1_8_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z1_8_data, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_8_data_2"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_s = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_55, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_s"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch16:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch15:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch14:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch13:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch12:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch11:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch10:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch9:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch17:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %routePhi_V, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge [
    i2 0, label %13
    i2 1, label %15
    i2 -2, label %17
    i2 -1, label %19
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex30 = zext i6 %newIndex29 to i64

]]></Node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z2_0_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_0_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_0_data_2"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z2_1_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_1_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_1_data_2"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z2_2_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_2_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_2_data_2"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH4Z2_3_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_3_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_3_data_2"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH4Z2_4_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_4_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_4_data_2"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH4Z2_5_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_5_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_5_data_2"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH4Z2_6_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_6_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_6_data_2"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH4Z2_7_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_7_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_7_data_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH4Z2_8_data_2 = getelementptr [64 x i18]* %vmStubsPH4Z2_8_data, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_8_data_2"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_53 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_3 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_53, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_3"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch79:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch78:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch77:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch76:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch75:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch74:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch73:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch72:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch80:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z2_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex28 = zext i6 %newIndex27 to i64

]]></Node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z2_0_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_0_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_0_data_2"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z2_1_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_1_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_1_data_2"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z2_2_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_2_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_2_data_2"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH3Z2_3_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_3_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_3_data_2"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH3Z2_4_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_4_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_4_data_2"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH3Z2_5_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_5_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_5_data_2"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH3Z2_6_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_6_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_6_data_2"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH3Z2_7_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_7_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_7_data_2"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH3Z2_8_data_2 = getelementptr [64 x i18]* %vmStubsPH3Z2_8_data, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_8_data_2"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_2 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_40, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_2"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch70:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch69:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch68:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch67:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch66:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch65:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch64:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch63:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch71:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z2_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex26 = zext i6 %newIndex25 to i64

]]></Node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z2_0_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_0_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_0_data_2"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z2_1_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_1_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_1_data_2"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z2_2_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_2_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_2_data_2"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH2Z2_3_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_3_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_3_data_2"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH2Z2_4_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_4_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_4_data_2"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH2Z2_5_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_5_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_5_data_2"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH2Z2_6_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_6_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_6_data_2"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH2Z2_7_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_7_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_7_data_2"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH2Z2_8_data_2 = getelementptr [64 x i18]* %vmStubsPH2Z2_8_data, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_8_data_2"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_36 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_1 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_36, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_1"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch61:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch60:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch59:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch58:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch57:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch56:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch55:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch54:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch62:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z2_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex24 = zext i6 %newIndex23 to i64

]]></Node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z2_0_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_0_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_0_data_2"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z2_1_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_1_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_1_data_2"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z2_2_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_2_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_2_data_2"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH1Z2_3_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_3_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_3_data_2"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH1Z2_4_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_4_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_4_data_2"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vmStubsPH1Z2_5_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_5_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_5_data_2"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %vmStubsPH1Z2_6_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_6_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_6_data_2"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vmStubsPH1Z2_7_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_7_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_7_data_2"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vmStubsPH1Z2_8_data_2 = getelementptr [64 x i18]* %vmStubsPH1Z2_8_data, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_8_data_2"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:16  %HLSReducedStubLayer_5 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_34, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_5"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch52:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_7_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch51:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_6_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch50:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_5_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch49:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_4_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch48:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_3_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch47:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_2_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch46:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_1_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch45:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_0_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch53:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH1Z2_8_data_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:0  %tmp_52 = icmp eq i6 %p_0, -1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:1  %index_V = add i6 %p_0, -1

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:2  %p_s = select i1 %tmp_52, i6 %index_V, i6 %p_0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:3  %index_V_2 = add i6 %p_s, 1

]]></Node>
<StgValue><ssdm name="index_V_2"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:0  %nPH4Z2_V_load_3 = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load_3"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:1  %nPH3Z2_V_load_3 = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load_3"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:2  %nPH2Z2_V_load41 = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load41"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:3  %nPH1Z2_V_load_3 = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load_3"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:4  %nPH4Z1_V_load_3 = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load_3"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:5  %nPH3Z1_V_load_3 = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load_3"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:6  %nPH2Z1_V_load_3 = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load_3"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:7  %nPH1Z1_V_load31 = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load31"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:8  %mrv = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } undef, i6 %nPH1Z1_V_load31, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:9  %mrv_1 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv, i6 %nPH2Z1_V_load_3, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:10  %mrv_2 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_1, i6 %nPH3Z1_V_load_3, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:11  %mrv_3 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_2, i6 %nPH4Z1_V_load_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:12  %mrv_4 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_3, i6 %nPH1Z2_V_load_3, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:13  %mrv_5 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_4, i6 %nPH2Z2_V_load41, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:14  %mrv_6 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_5, i6 %nPH3Z2_V_load_3, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:15  %mrv_7 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_6, i6 %nPH4Z2_V_load_3, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="48">
<![CDATA[
.loopexit:16  ret { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
