#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 13 17:44:51 2018
# Process ID: 5952
# Current directory: C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8792 C:\Users\mewf1\Desktop\UART_reference_files\lab7_ME_reference\lab7_master_SV.xpr
# Log file: C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/vivado.log
# Journal file: C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/lab7_master_SV.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/gcarv/Dropbox/ELO212-2018-examples/UART_reference_files/lab7_ME_reference' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/lab7_master_SV.ip_user_files', nor could it be found using path 'C:/Users/gcarv/Dropbox/ELO212-2018-examples/UART_reference_files/lab7_ME_reference/lab7_master_SV.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'lab7_master_SV.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 712.348 ; gain = 18.645
update_compile_order -fileset sources_1
close_project
create_project exp_7_1 C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/exp_7_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 763.023 ; gain = 4.164
add_files -fileset constrs_1 -norecurse C:/Users/mewf1/Documents/Vivado/cosas/digilent-xdc-master/Nexys-4-DDR-Master.xdc
import_files -fileset constrs_1 C:/Users/mewf1/Documents/Vivado/cosas/digilent-xdc-master/Nexys-4-DDR-Master.xdc
file mkdir C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/exp_7_1/exp_7_1.srcs/sources_1/new
close [ open C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/exp_7_1/exp_7_1.srcs/sources_1/new/UART_RX_CTRL.sv w ]
add_files C:/Users/mewf1/Desktop/UART_reference_files/lab7_ME_reference/exp_7_1/exp_7_1.srcs/sources_1/new/UART_RX_CTRL.sv
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 13 19:36:36 2018...
