
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101268                       # Number of seconds simulated
sim_ticks                                101267607243                       # Number of ticks simulated
final_tick                               628261504521                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144796                       # Simulator instruction rate (inst/s)
host_op_rate                                   187291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4585154                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913736                       # Number of bytes of host memory used
host_seconds                                 22085.98                       # Real time elapsed on the host
sim_insts                                  3197969233                       # Number of instructions simulated
sim_ops                                    4136506231                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2433408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       536320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1393664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4368768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1022592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1022592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19011                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4190                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10888                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34131                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7989                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7989                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24029481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5296067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13762189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43140824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18960                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10097918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10097918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10097918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24029481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5296067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13762189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53238742                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242847980                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21954638                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17787278                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016280                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8969479                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8288681                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466039                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91140                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185648698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121988932                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21954638                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10754720                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26728297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6179270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4519627                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11622555                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221014485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194286188     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485895      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960489      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4595819      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          997682      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555491      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182657      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742076      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13208188      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221014485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090405                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502326                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183581304                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6646911                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26622369                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87318                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4076577                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3784210                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41862                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149624588                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75192                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4076577                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184085634                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1712591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3501282                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26174835                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463560                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149483947                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        25100                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277441                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       207899                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210286679                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697503647                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697503647                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39591161                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37284                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20746                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4726344                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14544712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7213575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134663                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1598521                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148410966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37269                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139387708                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142951                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24803513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51638661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221014485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160921704     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25754907     11.65%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12492948      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8336730      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7727559      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2594706      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677892      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378715      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129324      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221014485                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400171     59.08%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138723     20.48%     79.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138479     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117076312     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113221      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13023710      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7157931      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139387708                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.573971                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677373                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500610223                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173252221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135814159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140065081                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351150                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3310775                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       187849                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4076577                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1092412                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97316                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148448235                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14544712                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7213575                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20735                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1141739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2240982                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136847515                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574404                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540191                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19731121                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19404206                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156717                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563511                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135814805                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135814159                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80441458                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222044369                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559256                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362277                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25640310                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2019802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216937908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165360259     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24276329     11.19%     87.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603783      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015275      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4361138      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710033      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324734      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954314      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332043      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216937908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332043                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363055558                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300976058                       # The number of ROB writes
system.switch_cpus0.timesIdled                3014729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21833495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.428480                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.428480                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411780                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411780                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616398911                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189155771                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138162370                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242847980                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21720368                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17826226                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2024278                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8879360                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8532260                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2161565                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94993                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194423618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119240948                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21720368                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10693825                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25702675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5635967                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5972652                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11759110                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2015288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229693084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203990409     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931936      0.84%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3472293      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2045602      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1679752      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1471824      0.64%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          827462      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2053200      0.89%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12220606      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229693084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089440                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491011                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192800500                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7608032                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25627586                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63035                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3593925                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3567616                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146131122                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3593925                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193104203                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         670574                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6043632                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25370300                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       910445                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146078180                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97349                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    205834434                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677974171                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677974171                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174642267                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31192162                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34749                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17398                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2616025                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13526506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7314341                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71206                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1667152                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144945721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34750                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138116104                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60981                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17315386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35888083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229693084                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601307                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288571                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172180918     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22881153      9.96%     84.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11976286      5.21%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8459435      3.68%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8434890      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3007547      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2313102      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       269857      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       169896      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229693084                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50592     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163633     44.45%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153936     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116529597     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1896707      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17351      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12376593      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7295856      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138116104                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568735                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             368161                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    506354434                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162296099                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135768220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138484265                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       281759                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2178099                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97498                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3593925                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         468649                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55167                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144980471                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        83637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13526506                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7314341                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17398                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1163608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1059683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2223291                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136553143                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12286158                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1562961                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19582010                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19342718                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7295852                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562299                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135768280                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135768220                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79445868                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216365292                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559067                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367184                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101542321                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125165765                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19814956                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2041462                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226099159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    175001733     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24920925     11.02%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9562429      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5036624      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4272785      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2033452      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       957932      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1502114      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2811165      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226099159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101542321                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125165765                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18565247                       # Number of memory references committed
system.switch_cpus1.commit.loads             11348404                       # Number of loads committed
system.switch_cpus1.commit.membars              17352                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18160119                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112681640                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588870                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2811165                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           368268715                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293555372                       # The number of ROB writes
system.switch_cpus1.timesIdled                2863714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13154896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101542321                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125165765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101542321                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.391594                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.391594                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418131                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418131                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       614030586                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189660587                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135379676                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               242847980                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18199270                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16150251                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1573354                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9563595                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9300063                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1163308                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45614                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195930709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             102984043                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18199270                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10463371                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             20847049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4801518                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2042862                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11986163                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1568057                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    222040534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201193485     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          950764      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1768890      0.80%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1537020      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3069283      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3708591      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          896591      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          489945      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8425965      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    222040534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074941                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.424068                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194497378                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3491048                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         20814385                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22036                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3215682                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1791732                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4233                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     116069682                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3215682                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194732605                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1688785                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1098561                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         20591785                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       713111                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     115973451                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         76080                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       436480                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    153251435                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    524527099                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    524527099                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    126783694                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26467723                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16067                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8039                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2227356                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20093633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3593397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        65283                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       803355                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         115535751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16067                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        109747111                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        69697                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17372302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36479624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    222040534                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494266                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177321                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175063891     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19709847      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10096337      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5807371      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6471929      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3229930      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1301408      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       301905      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        57916      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    222040534                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         204417     48.23%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154212     36.38%     84.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        65246     15.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86228786     78.57%     78.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       875340      0.80%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8028      0.01%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19059562     17.37%     96.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3575395      3.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     109747111                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451917                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             423875                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003862                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    442028328                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    132924389                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    107213694                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     110170986                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       195069                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3336762                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        90516                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3215682                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1188834                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56090                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    115551818                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20093633                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3593397                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8039                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          436                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       712446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       944373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1656819                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    108772645                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     18821165                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       974466                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22396522                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16798009                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3575357                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447904                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             107242442                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            107213694                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         61342003                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141924157                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441485                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432217                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     86242772                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     97256920                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18297288                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1577163                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    218824852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294127                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    182333030     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13864355      6.34%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10783351      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2140495      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2708661      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       917324      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3886577      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       864820      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1326239      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    218824852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     86242772                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      97256920                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20259749                       # Number of memory references committed
system.switch_cpus2.commit.loads             16756868                       # Number of loads committed
system.switch_cpus2.commit.membars               8028                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15329796                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         84630404                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1236397                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1326239                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           333052821                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          234324170                       # The number of ROB writes
system.switch_cpus2.timesIdled                5162965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20807446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           86242772                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             97256920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     86242772                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.815865                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.815865                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.355131                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.355131                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       503537633                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139973986                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122597412                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16056                       # number of misc regfile writes
system.l20.replacements                         19025                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          729341                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29265                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.921955                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          254.875277                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.014757                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3630.770420                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6346.339547                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024890                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000783                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.354567                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.619760                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54404                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54404                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           20040                       # number of Writeback hits
system.l20.Writeback_hits::total                20040                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54404                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54404                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54404                       # number of overall hits
system.l20.overall_hits::total                  54404                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19011                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19024                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19011                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19024                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19011                       # number of overall misses
system.l20.overall_misses::total                19024                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2767897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4493371246                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4496139143                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2767897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4493371246                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4496139143                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2767897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4493371246                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4496139143                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73415                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        20040                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            20040                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73415                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73428                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73415                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73428                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258953                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259084                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258953                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259084                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258953                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259084                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236356.385566                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236340.367063                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236356.385566                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236340.367063                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236356.385566                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236340.367063                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3528                       # number of writebacks
system.l20.writebacks::total                     3528                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19011                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19024                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19011                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19024                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19011                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19024                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3316418012                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3318381603                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3316418012                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3318381603                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3316418012                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3318381603                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258953                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259084                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258953                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259084                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258953                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259084                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174447.320604                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174431.329005                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174447.320604                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174431.329005                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174447.320604                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174431.329005                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4205                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          314777                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14445                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.791416                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          483.593045                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.462110                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1952.547153                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             1.054420                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7788.343271                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047226                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001412                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190678                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000103                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.760580                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29210                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29210                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9485                       # number of Writeback hits
system.l21.Writeback_hits::total                 9485                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29210                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29210                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29210                       # number of overall hits
system.l21.overall_hits::total                  29210                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4190                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4205                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4190                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4205                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4190                       # number of overall misses
system.l21.overall_misses::total                 4205                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3302058                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    976077104                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      979379162                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3302058                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    976077104                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       979379162                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3302058                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    976077104                       # number of overall miss cycles
system.l21.overall_miss_latency::total      979379162                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33400                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33415                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9485                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9485                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33400                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33415                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33400                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33415                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125449                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125842                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125449                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125842                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125449                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125842                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 220137.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 232953.962768                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 232908.243044                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 220137.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 232953.962768                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 232908.243044                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 220137.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 232953.962768                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 232908.243044                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2680                       # number of writebacks
system.l21.writebacks::total                     2680                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4190                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4205                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4190                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4205                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4190                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4205                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2373714                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    716690290                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    719064004                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2373714                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    716690290                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    719064004                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2373714                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    716690290                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    719064004                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125449                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125842                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125449                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125842                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125449                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125842                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158247.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171047.801909                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 171002.141260                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 158247.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171047.801909                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 171002.141260                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 158247.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171047.801909                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 171002.141260                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         10902                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          194460                       # Total number of references to valid blocks.
system.l22.sampled_refs                         23190                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.385511                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          497.801106                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.139682                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5017.182192                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6763.877020                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040511                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000744                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.408299                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.550446                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33173                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33173                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8895                       # number of Writeback hits
system.l22.Writeback_hits::total                 8895                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33173                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33173                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33173                       # number of overall hits
system.l22.overall_hits::total                  33173                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        10888                       # number of ReadReq misses
system.l22.ReadReq_misses::total                10902                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        10888                       # number of demand (read+write) misses
system.l22.demand_misses::total                 10902                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        10888                       # number of overall misses
system.l22.overall_misses::total                10902                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3231109                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2488558575                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2491789684                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3231109                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2488558575                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2491789684                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3231109                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2488558575                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2491789684                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        44061                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              44075                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8895                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8895                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        44061                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               44075                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        44061                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              44075                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.247112                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247351                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.247112                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.247351                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.247112                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.247351                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 228559.751561                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 228562.620070                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 228559.751561                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 228562.620070                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 228559.751561                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 228562.620070                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1781                       # number of writebacks
system.l22.writebacks::total                     1781                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        10888                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           10902                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        10888                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            10902                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        10888                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           10902                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1814466126                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1816831154                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1814466126                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1816831154                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1814466126                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1816831154                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.247112                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247351                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.247112                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.247351                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.247112                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.247351                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166648.248163                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166651.179050                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 166648.248163                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166651.179050                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 166648.248163                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166651.179050                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996662                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011630164                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060346.566191                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996662                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11622540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11622540                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11622540                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11622540                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11622540                       # number of overall hits
system.cpu0.icache.overall_hits::total       11622540                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3453261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3453261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11622555                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11622555                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11622555                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11622555                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11622555                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11622555                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480948                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2436.249650                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004194                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995806                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415832                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20523                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20523                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408490                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408490                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180934                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180934                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180934                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180934                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180934                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22638761616                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22638761616                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22638761616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22638761616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22638761616                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22638761616                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16589424                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16589424                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16589424                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16589424                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018854                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010907                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010907                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010907                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010907                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125121.655499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125121.655499                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125121.655499                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125121.655499                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125121.655499                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125121.655499                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20040                       # number of writebacks
system.cpu0.dcache.writebacks::total            20040                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107519                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107519                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107519                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107519                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107519                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73415                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8221816095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8221816095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8221816095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8221816095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8221816095                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8221816095                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004425                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004425                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 111990.956821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111990.956821                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111990.956821                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111990.956821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111990.956821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111990.956821                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996902                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013053568                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197513.162690                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996902                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11759093                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11759093                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11759093                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11759093                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11759093                       # number of overall hits
system.cpu1.icache.overall_hits::total       11759093                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3855088                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3855088                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3855088                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3855088                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3855088                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3855088                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11759110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11759110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11759110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11759110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11759110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11759110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 226769.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 226769.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 226769.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 226769.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 226769.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 226769.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3444913                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3444913                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3444913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3444913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3444913                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3444913                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 229660.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 229660.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33400                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162816640                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33656                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4837.670549                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.232143                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.767857                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903251                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096749                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9155875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9155875                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7182140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7182140                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17384                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17352                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16338015                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16338015                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16338015                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16338015                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85952                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85952                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85952                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85952                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85952                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85952                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8184275352                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8184275352                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8184275352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8184275352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8184275352                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8184275352                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9241827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9241827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7182140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7182140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16423967                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16423967                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16423967                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16423967                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95219.138031                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95219.138031                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95219.138031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95219.138031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95219.138031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95219.138031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9485                       # number of writebacks
system.cpu1.dcache.writebacks::total             9485                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52552                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52552                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52552                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52552                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52552                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52552                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33400                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33400                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33400                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2915764633                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2915764633                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2915764633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2915764633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2915764633                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2915764633                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87298.342305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87298.342305                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87298.342305                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87298.342305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87298.342305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87298.342305                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.988371                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920915575                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702246.903882                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.988371                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022417                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866969                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11986147                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11986147                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11986147                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11986147                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11986147                       # number of overall hits
system.cpu2.icache.overall_hits::total       11986147                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3856781                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3856781                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3856781                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3856781                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3856781                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3856781                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11986163                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11986163                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11986163                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11986163                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11986163                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11986163                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241048.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241048.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241048.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3348847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3348847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3348847                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 239203.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 44061                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225924546                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 44317                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5097.920572                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.049238                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.950762                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.816599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.183401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17165063                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17165063                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3486780                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3486780                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8039                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8039                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8028                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8028                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20651843                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20651843                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20651843                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20651843                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       159936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       159936                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159936                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159936                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159936                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159936                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20385252119                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20385252119                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20385252119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20385252119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20385252119                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20385252119                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17324999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17324999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3486780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3486780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8028                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8028                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20811779                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20811779                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20811779                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20811779                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009232                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009232                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007685                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007685                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007685                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007685                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 127458.809267                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 127458.809267                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127458.809267                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127458.809267                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127458.809267                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127458.809267                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8895                       # number of writebacks
system.cpu2.dcache.writebacks::total             8895                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115875                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115875                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115875                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115875                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115875                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115875                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        44061                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        44061                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        44061                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        44061                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        44061                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        44061                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4740036759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4740036759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4740036759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4740036759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4740036759                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4740036759                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107578.964595                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107578.964595                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107578.964595                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107578.964595                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107578.964595                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107578.964595                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
