define i32 @fpu_unit_blockage_range(%struct.rtx_def* %insn) #0 {
entry:
  tail call void @llvm.dbg.value(metadata !{%struct.rtx_def* %insn}, i64 0, metadata !531), !dbg !4207
  %arrayidx = getelementptr inbounds %struct.rtx_def* %insn, i64 0, i32 1, i64 4, !dbg !4208
  %rtint = bitcast %union.rtunion_def* %arrayidx to i32*, !dbg !4208
  %0 = load i32* %rtint, align 4, !dbg !4208, !tbaa !822
  %cmp = icmp sgt i32 %0, -1, !dbg !4208
  br i1 %cmp, label %sw.default, label %cond.end, !dbg !4208

cond.end:                                         ; preds = %entry
  %call = tail call i32 @recog_memoized_1(%struct.rtx_def* %insn) #4, !dbg !4208
  %cond12 = icmp eq i32 %call, -1, !dbg !4208
  br i1 %cond12, label %sw.bb, label %sw.default, !dbg !4208

sw.bb:                                            ; preds = %cond.end
  %arrayidx5 = getelementptr inbounds %struct.rtx_def* %insn, i64 0, i32 1, i64 3, !dbg !4209
  %rtx = bitcast %union.rtunion_def* %arrayidx5 to %struct.rtx_def**, !dbg !4209
  %1 = load %struct.rtx_def** %rtx, align 8, !dbg !4209, !tbaa !827
  %2 = bitcast %struct.rtx_def* %1 to i32*, !dbg !4209
  %bf.load = load i32* %2, align 8, !dbg !4209
  %bf.clear = and i32 %bf.load, 65535, !dbg !4209
  %cmp6 = icmp eq i32 %bf.clear, 40, !dbg !4209
  br i1 %cmp6, label %sw.default, label %land.lhs.true, !dbg !4209

land.lhs.true:                                    ; preds = %sw.bb
  %call10 = tail call i32 @asm_noperands(%struct.rtx_def* %1) #4, !dbg !4211
  %cmp11 = icmp slt i32 %call10, 0, !dbg !4211
  br i1 %cmp11, label %if.then, label %sw.default, !dbg !4211

if.then:                                          ; preds = %land.lhs.true
  tail call void @_fatal_insn_not_found(%struct.rtx_def* %insn, i8* getelementptr inbounds ([56 x i8]* @.str, i64 0, i64 0), i32 9038, i8* getelementptr inbounds ([24 x i8]* @__FUNCTION__.fpu_unit_blockage_range, i64 0, i64 0)) #5, !dbg !4212
  unreachable, !dbg !4212

sw.default:                                       ; preds = %entry, %sw.bb, %land.lhs.true, %cond.end
  ret i32 65604, !dbg !4213
}
