{"d": {"Conference": null, "Domain": null, "Publication": {"StartIdx": 1, "TotalItem": 561, "__type": "PublicationResponse:http://research.microsoft.com", "Result": [{"Conference": null, "DOI": "10.1109/TCAD.1987.1270347", "Keyword": [{"Name": "Language Use", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22055}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}, {"Name": "Timing Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42203}, {"Name": "Input Output", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 58281}], "Author": [{"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Richard", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Albert", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52761255}], "Abstract": "MIS is both an interactive and a batch-oriented multilevel logic synthesis and minimization system. MIS starts from the combinational logic extracted, typically, from a high-level description of a macrocell. It produces a multilevel set of optimized logic equations preserving the input-output behavior. The system includes both fast and slower (but more optimal) versions of algorithms for minimizing the area, and", "Title": "MIS: A Multiple-Level Logic Optimization System", "CitationCount": 688, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28444&arnumber=1270347&count=16&index=12", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270347", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad6.html#BraytonRSW87"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1122036, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "C.", "MiddleName": "", "LastName": "Mcmullen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 765855}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Logic Minimization Algorithms for VLSI Synthesis", "CitationCount": 676, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 3338985, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "C.", "MiddleName": "", "LastName": "Mcmullen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 765855}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Logic minimization algorithms for vl$i synthesis", "CitationCount": 556, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1984, "ReferenceCount": 0, "Type": 1, "ID": 1265987, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.1992.276282", "Keyword": [{"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "State Transition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39761}, {"Name": "Input Output", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 58281}], "Author": [{"FirstName": "Ellen", "MiddleName": "M.", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "Kanwar", "MiddleName": "Jit Singh", "LastName": "Gill", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "Cho", "MiddleName": "W.", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A description is given of SIS, an interactive tool for synthesis and optimization of sequential circuits. Given a state transition table or a logic-level description of a sequential circuit, SIS produces an optimized net-list in the target technology while preserving the sequential input-output behavior. Many different programs and algorithms have been integrated into SIS, allowing the user to choose among", "Title": "Sequential Circuit Design Using Synthesis and Optimization", "CitationCount": 464, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=276282", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00276282", "http://www.informatik.uni-trier.de/~ley/db/conf/iccd/iccd1992.html#SentovichSMSBS92"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 9, "Type": 1, "ID": 520680, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "E.", "MiddleName": "", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "K.", "MiddleName": "", "LastName": "Singh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "L.", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "C.", "MiddleName": "", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "R.", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "A.", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "H.", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "P.", "MiddleName": "", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "SIS: A system for sequential circuit synthesis", "CitationCount": 447, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 0, "Type": 1, "ID": 3750723, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-61474-5_95", "Keyword": [{"Name": "Model Checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25723}], "Author": [{"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Gary", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Fabio", "MiddleName": "", "LastName": "Somenzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 961931}, {"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Szu-tsung", "MiddleName": "", "LastName": "Cheng", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 186348}, {"FirstName": "Stephen", "MiddleName": "A.", "LastName": "Edwards", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 300707}, {"FirstName": "Sunil", "MiddleName": "P.", "LastName": "Khatri", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 474407}, {"FirstName": "Yuji", "MiddleName": "", "LastName": "Kukimoto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1646972}, {"FirstName": "Abelardo", "MiddleName": "", "LastName": "Pardo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 768346}, {"FirstName": "Shaz", "MiddleName": "", "LastName": "Qadeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52002}, {"FirstName": "Rajeev", "MiddleName": "K.", "LastName": "Ranjan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 889744}, {"FirstName": "Shaker", "MiddleName": "", "LastName": "Sarwary", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 951196}, {"FirstName": "Thomas", "MiddleName": "R.", "LastName": "Shiple", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1066770}, {"FirstName": "Gitanjali", "MiddleName": "", "LastName": "Swamy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 614071}, {"FirstName": "Tiziano", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}], "Abstract": " ion Manual abstraction can be performed by giving a file containing the names of variables to abstract. For each variable appearing in the file, a new primary input node is created to drive all the nodes that were previously driven by the variable. Abstracting a net effectively allows it to take any value in its range, at every clock cycle.", "Title": "VIS: A System for Verification and Synthesis", "CitationCount": 394, "FullVersionURL": ["http://reference.kfupm.edu.sa/content/v/i/vis__a_system_for_verification_and_synth_112822.pdf", "http://www.springerlink.com/content/p45x530572840110", "http://www.springerlink.com/index/p45x530572840110.pdf", "https://eprints.kfupm.edu.sa/75683/1/75683.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 10, "Type": 1, "ID": 321, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Conference on Computer-Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 3411, "CFP": null}, "DOI": "10.1109/ICCAD.1988.122451", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Canonical Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4637}, {"Name": "Formal Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14915}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Functional Equivalence", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15362}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Network Topology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27457}], "Author": [{"FirstName": "S.", "MiddleName": "", "LastName": "Malik", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 751872}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The results of a formal logic verification system implemented as part of the multilevel logic synthesis system MIS are discussed. Combinational logic verification involves checking two networks for functional equivalence. Techniques that flatten networks or use cube enumeration and simulation cannot be used with functions that have very large cube covers. Binary decision diagrams (BDDs) are canonical representations for Boolean", "Title": "Logic verification using binary decision diagrams in a logic synthesis environment", "CitationCount": 341, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00122451", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=122451"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1302254, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1990.129860", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}], "Author": [{"FirstName": "Herv\u00e9", "MiddleName": "J.", "LastName": "Touati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 157238}, {"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Bill", "MiddleName": "", "LastName": "Lin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10542462}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors propose a novel method based on transition relations that only requires the ability to compute the BDD (binary decision diagram) for fi and outperforms O. Coudert's (1990) algorithm for most examples. The method offers a simple notational framework to express the basic operations used in BDD-based state enumeration algorithms in a unified way and a set of techniques", "Title": "Implicit State Enumeration of Finite State Machines Using BDDs", "CitationCount": 323, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=129860", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00129860", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1990.html#TouatiSLBS90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 5, "Type": 1, "ID": 604893, "Journal": null}, {"Conference": null, "DOI": "10.1109/5.52213", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A survey of logic synthesis techniques for multilevel combinational logic is presented. The goal is to provide more in-depth background and perspective for people interested in pursuing or assessing some of the topics in this emerging field. Introductions, capsule summaries, and, in some cases, detailed analysis of the synthesis methods that have become established as practically significant are provided. Also", "Title": "Multilevel logic synthesis", "CitationCount": 235, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=52213", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=52213", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00052213"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 56, "Type": 1, "ID": 1400373, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": null, "DOI": "10.1109/43.536723", "Keyword": [{"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Test Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41691}, {"Name": "Branch Point", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4065}, {"Name": "Characteristic Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5398}, {"Name": "Depth First Search", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9530}, {"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Fault Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13813}, {"Name": "Greedy Heuristic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16939}, {"Name": "Random Testing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34285}], "Author": [{"FirstName": "Paul", "MiddleName": "R.", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present a robust, efficient algorithm for combinational test generation using a reduction to satisfiability (SAT). The algorithm, Test Generation Using Satisfiability (TEGUS), solves a simplified test set characteristic equation using straightforward but powerful greedy heuristics, ordering the variables using depth-first search and selecting a variable from the next unsatisfied clause at each branching point. For difficult faults, the computation", "Title": "Combinational test generation using satisfiability", "CitationCount": 219, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.536723", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=536723", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00536723", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad15.html#StephanBS96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 68, "Type": 1, "ID": 1286493, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/TCAD.1985.1270123", "Keyword": [{"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Computer Program", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7132}, {"Name": "Design Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9595}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Programmable Logic Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32922}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Symbolic Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41076}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Computer-Aided synthesis of sequential functions of VLSI systems, such as microprocessor control units, must include design optimization procedures to yield area-effective circuits. We model sequential functions as deterministic synchronous Finite State Machines (FSM's), and we consider a regular and structured implementation by means of Programmable Logic Arrays (PLA's) and feedback registers. State assignment, i.e., binary encoding of the internal states", "Title": "Optimal State Assignment for Finite State Machines", "CitationCount": 200, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270123", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad4.html#MicheliBS85", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28433&arnumber=1270123&count=20&index=11"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 1390539, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISCAS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Symposium on Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 1223, "CFP": null}, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "C.", "MiddleName": "", "LastName": "Mcmullen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 765855}], "Abstract": "", "Title": "The decomposition and factorization of boolean expressions", "CitationCount": 177, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1982, "ReferenceCount": 0, "Type": 1, "ID": 1342015, "Journal": null}, {"Conference": null, "DOI": "10.1145/343369.343402", "Keyword": [{"Name": "Continuous Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7806}, {"Name": "Continuous Time Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7807}, {"Name": "Discrete Time Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10371}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Model Checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25723}, {"Name": "Natural Extension", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27115}, {"Name": "Number Theory", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28554}, {"Name": "Real Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68078}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Kumud", "MiddleName": "", "LastName": "Sanwal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3315880}, {"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "We present a logical formalism for expressing properties of continuous-time Markov chains. The semantics for such properties arise as a natural extension of previous work on discrete-time Markov chains to continuous time. The major result is that the verification problem is decidable; this is shown using results in algebraic and transcendental number theory.", "Title": "Model-checking continuous-time Markov chains", "CitationCount": 171, "FullVersionURL": ["http://portal.acm.org/citation.cfm?doid=343369.343402", "http://portal.acm.org/citation.cfm?id=343402", "http://portal.acm.org/ft_gateway.cfm?id=343402&type=pdf&CFID=29576336&CFTOKEN=51534192"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 14, "Type": 1, "ID": 61528, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "TOCL", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "ACM Transactions on Computational Logic", "PublicationCount": 0, "HomepageURL": null, "ID": 219}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-61474-5_75", "Keyword": [{"Name": "Continuous Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7806}, {"Name": "Continuous Time Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7807}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Natural Extension", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27115}, {"Name": "Stochastic Dynamics", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40031}, {"Name": "Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 60967}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Kumud", "MiddleName": "", "LastName": "Sanwal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3315880}, {"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": " . We present a logical formalism for expressing properties ofcontinuous time Markov chains. The semantics for such properties ariseas a natural extension of previous work on discrete time Markov chainsto continuous time. The major result is that the verification problemis decidable; this is shown using results in algebraic and transcendentalnumber theory.IntroductionRecent work on formal verification has addressed systems with stochastic", "Title": "Verifying Continuous Time Markov Chains", "CitationCount": 168, "FullVersionURL": ["http://www.springerlink.com/content/y41217212k6329q7", "http://www.springerlink.com/index/y41217212k6329q7.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/cav/cav96.html#AzizSSB96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 8, "Type": 1, "ID": 349226, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "C.", "MiddleName": "", "LastName": "Mcmullen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 765855}], "Abstract": "", "Title": "Sangiovanni-vincentelli: logic minimization algorithms for vlsi synthesis", "CitationCount": 158, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1984, "ReferenceCount": 0, "Type": 1, "ID": 1319994, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185333", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Lookup Table", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23488}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors address the problem of synthesis for a popular class of programmable gate array architecture-the table look-up architectures. These use lookup table memories to implement logic functions. The authors present improved techniques for minimizing the number of table look up blocks used to implement a combinational circuit. On average, the results obtained on a set of benchmarks are 15-29%", "Title": "Improved Logic Synthesis Algorithms for Table Look Up Architectures", "CitationCount": 154, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185333", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185333", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MurgaiSBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 8, "Type": 1, "ID": 604446, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/123186.123421", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Yoshihito", "MiddleName": "", "LastName": "Nishizaki", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1364185}, {"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The problem of combinational logic synthesis is addressed for two interesting and popular classes of programmable gate array architectures: table-look-up and multiplexor-based. The constraints imposed by some of these architectures require new algorithms for minimization of the number of basic blocks of the target architecture, taking into account the wiring resources.", "Title": "Logic Synthesis for Programmable Gate Arrays", "CitationCount": 145, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=123421", "http://doi.acm.org/10.1145/123186.123421", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac90.html#MurgaiNSBS90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 0, "Type": 1, "ID": 452969, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.62793", "Keyword": [{"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Sliding Window", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38091}, {"Name": "Separation Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37114}], "Author": [{"FirstName": "Sharad", "MiddleName": "", "LastName": "Malik", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 751872}, {"FirstName": "Ellen", "MiddleName": "M.", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Sequential networks contain combinational logic blocks separated by registers. Application of combinational logic minimization techniques to the separate logic block results in improvement that is restricted by the placement of the registers; information about logical dependencies between blocks separated by registers is not utilized. Temporarily moving all the registers to the periphery of a network provides the combinational logic minimization", "Title": "Retiming and resynthesis: optimizing sequential networks with combinational techniques", "CitationCount": 142, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.62793", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=62793", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00062793", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=205140", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00205140", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad10.html#MalikSBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 13, "Type": 1, "ID": 1422915, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1990.129849", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Canonical Form", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4629}, {"Name": "Efficient Implementation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11663}, {"Name": "Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 51439}], "Author": [{"FirstName": "Arvind", "MiddleName": "", "LastName": "Srinivasan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2582739}, {"FirstName": "Timothy", "MiddleName": "", "LastName": "Kam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 962099}, {"FirstName": "Sharad", "MiddleName": "", "LastName": "Malik", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 751872}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "An investigation was made of the analogous graph structure for representing and manipulating discrete variable problems. The authors define the multi-valued decision diagram (MDD), analyze its properties (in particular prove a strong canonical form) and provide algorithms for combining and manipulating MDDs. They give a method for mapping an MDD into an equivalent BDD (binary decision diagram) which allows them", "Title": "Algorithms for Discrete Function Manipulation", "CitationCount": 137, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=129849", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00129849", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1990.html#SrinivasanKMB90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 3, "Type": 1, "ID": 604499, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Conference on Computer-Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 3411, "CFP": null}, "DOI": "10.1109/ICCAD.1988.122511", "Keyword": [{"Name": "Critical Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8498}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Timing Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42203}], "Author": [{"FirstName": "K.", "MiddleName": "J.", "LastName": "Singh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "An algorithm for speeding up combinational logic with minimal area increase is presented. A static timing analyzer is used to identify the critical paths. Then a weighted min-cut algorithm is used to determine the subset of nodes to be resynthesized. This subset is selected so that the speedup is achieved with minimal area increase. Resynthesis is done by selectively collapsing", "Title": "Timing optimization of combinational logic", "CitationCount": 132, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=122511"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1295166, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISCAS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Symposium on Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 1223, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Dynamic System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11283}], "Author": [{"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "C.", "MiddleName": "", "LastName": "Tong", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10516495}], "Abstract": "", "Title": "Stability of dynamical systems: A constructive approach", "CitationCount": 130, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1979, "ReferenceCount": 0, "Type": 1, "ID": 1613719, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "MVL", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Multiple-Valued Logic", "PublicationCount": 0, "HomepageURL": null, "ID": 1678, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 51439}], "Author": [{"FirstName": "T.", "MiddleName": "", "LastName": "Kam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 962099}, {"FirstName": "T.", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Multi-valued decision diagrams: theory and applications", "CitationCount": 129, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 0, "Type": 1, "ID": 1291401, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/277044.277071", "Keyword": [{"Name": "Degree of Freedom", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9342}, {"Name": "Distributed Delay", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10565}, {"Name": "Feedback Loop", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13906}, {"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Iterative Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 21241}, {"Name": "Timing Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42192}], "Author": [{"FirstName": "Ralph", "MiddleName": "H. J. M.", "LastName": "Otten", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 391285}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "A shift is proposed in the design of VLSI circuits. In conventional design, higher levels of synthesis produce a netlist, from which layout synthesis builds a mask specification for manufacturing. Timing analysis is built into a feedback loop to detect timing violations which are then used to update specifications to synthesis. Such iteration is undesirable, and for very high performance", "Title": "Planning for performance", "CitationCount": 127, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=277071", "http://portal.acm.org/ft_gateway.cfm?id=277071&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac98.html#OttenB98"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 9, "Type": 1, "ID": 183345, "Journal": null}, {"Conference": null, "DOI": "10.1109/PROC.1981.12170", "Keyword": [{"Name": "Integrated Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20233}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "A survey of optimization techniques for integrated-circuit design", "CitationCount": 124, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1456438"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1981, "ReferenceCount": 0, "Type": 1, "ID": 1341538, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": null, "DOI": "10.1109/TCT.1971.1083223", "Keyword": [{"Name": "Linear Algebra", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22880}, {"Name": "Network Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27355}, {"Name": "Network Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27372}, {"Name": "Numerical Integration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28589}, {"Name": "Sparse Matrix", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39030}, {"Name": "Weighted Sums", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 45118}], "Author": [{"FirstName": "GARY", "MiddleName": "D.", "LastName": "HACHTEL", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "ROBERT", "MiddleName": "K.", "LastName": "BRAYTON", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "FRED", "MiddleName": "G.", "LastName": "GUSTAVSON", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 933292}], "Abstract": "The tableau approach to automated network design optimization via implicit, variable order, variable time-step integration, and adjoint sensitivity computation is described. In this approach, the only matrix operation required is that of repeatedly solving linear algebraic equations of fixed sparsity structure. Required partial derivatives and numerical integration is done at the branch level leading to a simple input language, complete", "Title": "The Sparse Tableau Approach to Network Analysis and Design", "CitationCount": 116, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1083223", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01083223", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1083223"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1971, "ReferenceCount": 11, "Type": 1, "ID": 1357014, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Circuit Theory", "PublicationCount": 0, "HomepageURL": null, "ID": 17191}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/74382.74476", "Keyword": [{"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Dynamic Program", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11245}, {"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Generic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16127}], "Author": [{"FirstName": "Patrick", "MiddleName": "C.", "LastName": "McGeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "We consider the elimination of false paths in combinational circuits. We give the single generic algorithm that is used to solve this problem, and demonstrate that it is parameterized by a Boolean function called the sensitization condition. We give two criteria which we argue that a valid sensitization condition must meet, and introduce four conditions that have appeared in the", "Title": "Efficient algorithms for computing the longest viable path in a combinational network", "CitationCount": 115, "FullVersionURL": ["http://doi.acm.org/10.1145/74382.74476", "http://portal.acm.org/citation.cfm?id=74476", "http://portal.acm.org/ft_gateway.cfm?id=74476&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=74382.74476", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac89.html#McGeerB89a"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1989, "ReferenceCount": 14, "Type": 1, "ID": 452057, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISCAS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Symposium on Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 1223, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Asymptotic Stability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2329}, {"Name": "Dynamic System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11283}], "Author": [{"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "C.", "MiddleName": "", "LastName": "Tong", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10516495}], "Abstract": "", "Title": "Constructive stability and asymptotic stability of dynamical systems", "CitationCount": 111, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1980, "ReferenceCount": 0, "Type": 1, "ID": 1613637, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Asynchronous System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2349}, {"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Depth First Search", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9530}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Hardware Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17418}, {"Name": "Network Protocol", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27439}, {"Name": "Partial Order Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30213}, {"Name": "State Space", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39753}, {"Name": "State Space Explosion", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39755}, {"Name": "Breadth First Search", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48078}, {"Name": "Partial Order", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65963}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Alur", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1423759}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Thomas", "MiddleName": "A.", "LastName": "Henzinger", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1644999}, {"FirstName": "Shaz", "MiddleName": "", "LastName": "Qadeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52002}, {"FirstName": "Sriram", "MiddleName": "K.", "LastName": "Rajamani", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1338582}], "Abstract": "Abstract. State space explosion is a fundamental,obstacle in formal verification of de- signs and protocols. Several techniques for combating,this problem have emerged,in the past few years, among which two are significant: partial-ord er reductions and symbolic state space search. In asynchronous systems, interleaving s of independent concurrent events are equivalent, and only a representative interleav ing needs to be explored", "Title": "Partial-Order Reduction in Symbolic State-Space Exploration", "CitationCount": 110, "FullVersionURL": ["http://www.springerlink.com/content/b86x32410g74621n", "http://www.springerlink.com/index/b86x32410g74621n.pdf", "http://reference.kfupm.edu.sa/content/p/a/partial_order_reduction_in_symbolic_stat_414810.pdf", "http://www.informatik.uni-trier.de/~ley/db/journals/fmsd/fmsd18.html#AlurBHQR01", "http://www.informatik.uni-trier.de/~ley/db/conf/cav/cav97.html#AlurBHQR97"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 18, "Type": 1, "ID": 782452, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "FMSD", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Formal Methods in System Design", "PublicationCount": 0, "HomepageURL": null, "ID": 265}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/1146909.1147048", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "New Technology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27688}, {"Name": "Public Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33365}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "Alan", "MiddleName": "", "LastName": "Mishchenko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 677901}, {"FirstName": "Satrajit", "MiddleName": "", "LastName": "Chatterjee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2226332}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "This paper presents a technique for preprocessing combinational logic before technology mapping. The technique is based on the representation of combinational logic using And-Inverter Graphs (AIGs), a networks of two-input ANDs and inverters. The optimization works by alternating DAG-aware AIG rewriting, which reduces area by sharing common logic without increasing delay, and algebraic AIG balancing, which minimizes delay without increasing", "Title": "DAG-aware AIG rewriting a fresh look at combinational logic synthesis", "CitationCount": 107, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=1147048&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=1147048", "http://doi.acm.org/10.1145/1146909.1147048", "http://www2.dac.com/data2/43rd/43acceptedpapers.nsf/0c4c09c6ffa905c487256b7b007afb72/a60ae4a54ce22401872571550074526f/$file/32_5.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2006/dac06_rwr.pdf", "http://web.cecs.pdx.edu/~mperkows/CLASS_573/febr-2007/p532-mishchenko.pdf", "http://www.blif.org/~satrajit/pubs/2006_DAC_DAG-Aware_AIG_Rewriting.pdf", "http://dl.acm.org/citation.cfm?id=1147048"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2006, "ReferenceCount": 32, "Type": 1, "ID": 2424808, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-60045-0_48", "Keyword": [{"Name": "Markov Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24232}, {"Name": "Parametric Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30114}, {"Name": "Stochastic System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40124}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Robert", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": " . In this paper the branching time logic pCTLis defined.pCTLexpresses quantitative bounds on the probabilities of correct behavior;it can be interpreted over discrete Markov processes. A bisimulationrelation is defined on finite Markov processes, and shown to besound and complete with respect to pCTL. We extend the universe ofmodels to generalized Markov processes in order to support notions of refinement,abstraction, and", "Title": "It Usually Works: The Temporal Logic of Stochastic Systems", "CitationCount": 98, "FullVersionURL": ["http://www.springerlink.com/content/f1u7842722177282", "http://www.informatik.uni-trier.de/~ley/db/conf/cav/cav95.html#AzizSB95"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 12, "Type": 1, "ID": 190920, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "IWLS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Workshop on Logic & Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1270, "CFP": null}, "DOI": "", "Keyword": [], "Author": [{"FirstName": "Rajeev", "MiddleName": "K.", "LastName": "Ranjan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 889744}, {"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Bernard", "MiddleName": "", "LastName": "Plessier", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 483020}, {"FirstName": "Carl", "MiddleName": "", "LastName": "Pixley", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 130629}], "Abstract": "We describe a set of BDD based algorithms for efficient FSM synthesis and verification. We establish that the core compu- tation in both synthesis and verification is forming the image and pre-image of sets of states under the transition relatio n characterizing the design. To make these steps as efficient as possible, we address BDD variable ordering, use of parti-", "Title": "Efficient BDD Algorithms for FSM Synthesis and Verification", "CitationCount": 98, "FullVersionURL": ["http://reference.kfupm.edu.sa/content/e/f/efficient_bdd_algorithms_for_fsm_synthes_90407.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 24, "Type": 1, "ID": 337316, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185335", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors address the problem of delay optimization for programmable gate arrays. The main considerations are the number of levels in the circuit and the wiring delay. The authors propose a two-phase approach: the first phase involves delay optimizations during logic synthesis before placement, while the second uses logic resynthesis in the case of a timing-driven placement technique. Results and", "Title": "Performance Directed Synthesis for Table Look Up Programmable Gate Arrays", "CitationCount": 94, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185335", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185335", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MurgaiSBS91a"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 9, "Type": 1, "ID": 605049, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.3211", "Keyword": [{"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Karen", "MiddleName": "A.", "LastName": "Bartlett", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 378577}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Gary", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "Reily", "MiddleName": "M.", "LastName": "Jacoby", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460431}, {"FirstName": "Christopher", "MiddleName": "R.", "LastName": "Morrison", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460432}, {"FirstName": "Richard", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Albert", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52761255}], "Abstract": "An approach is described for the minimization of multilevel logic circuits. A multilevel representation of a block of combinational logic is defined, called a Boolean network. A procedure is then proposed, called ESPRESSOMLD, to transform a given Boolean network into a prime, irredundant, and R-minimal form. This procedure rests on the extension of the notions of primality and irredundancy, previously", "Title": "Multilevel logic minimization using implicit don't cares", "CitationCount": 90, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.3211", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00003211", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=3211", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad7.html#BartlettBHJMRSW88"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 16, "Type": 1, "ID": 1422564, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/266388.266513", "Keyword": [{"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "reachability analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34502}, {"Name": "State Space", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39753}], "Author": [{"FirstName": "Amit", "MiddleName": "", "LastName": "Narayan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2398450}, {"FirstName": "Adrian", "MiddleName": "J.", "LastName": "Isles", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3185551}, {"FirstName": "Jawahar", "MiddleName": "", "LastName": "Jain", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 533861}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "In this paper, we address the problem of finite state machine (FSM) traversal, a key step in most sequential verification and synthesis algorithms. We propose the use of partitioned-ROBDDs to reduce the memory explosion problem associated with symbolic state space exploration techniques. In our technique, the reachable state set is represented as a partitioned-ROBDD Different partitions of the Boolean space", "Title": "Reachability analysis using partitioned-ROBDDs", "CitationCount": 88, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=266388.266513", "http://portal.acm.org/citation.cfm?id=266513", "http://portal.acm.org/ft_gateway.cfm?id=266513&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1997.html#NarayanIJBS97", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1997/iccad97/pdffiles/07a_1.pdf", "http://doi.acm.org/10.1145/266388.266513"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 40, "Type": 1, "ID": 604749, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Continuous Time Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7807}, {"Name": "formal veriflcation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14939}, {"Name": "Model Checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25723}, {"Name": "Number Theory", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28554}, {"Name": "Real Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68078}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Kumud", "MiddleName": "", "LastName": "Sanwal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3315880}, {"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Robert", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Model Checking Continuous Time Markov Chains", "CitationCount": 86, "FullVersionURL": ["http://users.ece.utexas.edu/~adnan/mc-tocl-01.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 0, "ReferenceCount": 11, "Type": 1, "ID": 10279975, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "TOCL", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "ACM Transactions on Computational Logic", "PublicationCount": 0, "HomepageURL": null, "ID": 219}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185225", "Keyword": [{"Name": "Fault Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13809}, {"Name": "Functional Form", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15367}, {"Name": "Path Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30353}, {"Name": "Path Delay Fault", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30354}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Test Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41691}, {"Name": "Timing Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42192}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Patrick", "MiddleName": "C.", "LastName": "Mcgeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Paul", "MiddleName": "R.", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors introduce an efficient method for generating the functional forms of path analysis problems. They demonstrate that the resulting function is linear in the size of the circuit. The functions are then tested for satisfiability either using a Boolean network satisfiability algorithm suggested by T. Larrabee (1989) or through the construction of BDDs. The effectiveness of the proposed approach", "Title": "Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", "CitationCount": 82, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185225", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185225", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#McGeerSSBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 9, "Type": 1, "ID": 604707, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/123186.123280", "Keyword": [{"Name": "Algorithm Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 1223}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "We give an algorithm for computing subsets of observability don't cares at the nodes of a multi-level Boolean network. These subsets are based on an extension of the methods introduced in [4] for computing compatible sets of permissible functions (CSPF's) at the nodes of networks composed of NOR gates. The extensions presented are in four directions; an arbitrary logic function", "Title": "The Use of Observability and External Don't Cares for the Simplification of MultiLevel Networks", "CitationCount": 81, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=123280&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=123280", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac90.html#SavojB90", "http://doi.acm.org/10.1145/123186.123280"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 3, "Type": 1, "ID": 453122, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/196244.196360", "Keyword": [{"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}], "Author": [{"FirstName": "Thomas", "MiddleName": "R.", "LastName": "Shiple", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1066770}, {"FirstName": "Ramin", "MiddleName": "", "LastName": "Hojati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 409351}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "We present heuristic algorithms for finding a minimum BDD size cover of an incompletely specified function, assuming the variable ordering is fixed. In some algorithms based on BDDs, incompletely specified functions arise for which any cover of the function will suffice. Choosing a cover that has a small BDD representation may yield significant performance gains. We present a systematic study", "Title": "Heuristic minimization of BDDs using don't cares", "CitationCount": 80, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=196244.196360", "http://portal.acm.org/citation.cfm?id=196360", "http://portal.acm.org/ft_gateway.cfm?id=196360&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac94.html#ShipleHSB94", "http://doi.acm.org/10.1145/196244.196360", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1994/dac94/pdffiles/15_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 11, "Type": 1, "ID": 407092, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185319", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Computational Techniques", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7041}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Network Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27429}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Herv\u00e9", "MiddleName": "J.", "LastName": "Touati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 157238}], "Abstract": "An algorithm for computing local don't cares (in terms of immediate fanin variables) at each intermediate node of a Boolean network is presented. These don't cares can be directly used for the simplification of each node by a two-level minimizer. The simplification is relatively fast and the optimized circuits are 100% testable in most cases. The method is more powerful", "Title": "Extracting Local Don't Cares for Network Optimization", "CitationCount": 80, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185319", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185319", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#SavojBT91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 5, "Type": 1, "ID": 605108, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Integral Functional", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20206}, {"Name": "Logic Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23364}], "Author": [{"FirstName": "P.", "MiddleName": "C.", "LastName": "Mcgeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Integrating functional and temporal domains in logic design", "CitationCount": 78, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 0, "Type": 1, "ID": 1318487, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISCAS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Symposium on Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 1223, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5764}, {"Name": "quasi-newton method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33903}], "Author": [{"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "S.", "MiddleName": "", "LastName": "Director", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53368079}, {"FirstName": "G.", "MiddleName": "", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "L.", "MiddleName": "", "LastName": "Vidigal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 73446}], "Abstract": "", "Title": "A new algorithm for statistical circuit design based on quasi-newton methods and function splitting", "CitationCount": 76, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1979, "ReferenceCount": 0, "Type": 1, "ID": 1357494, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/309847.309985", "Keyword": [{"Name": "Distributed Networks", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10626}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Integrated Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20233}, {"Name": "Public Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33365}, {"Name": "Vlsi Layout", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44509}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}], "Author": [{"FirstName": "Sunil", "MiddleName": "P.", "LastName": "Khatri", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 474407}, {"FirstName": "Amit", "MiddleName": "", "LastName": "Mehrotra", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1806920}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Ralph", "MiddleName": "H. J. M.", "LastName": "Otten", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 391285}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We propose a new VLSI layout methodology which addresses the main problems faced in Deep Sub-Micron (DSM) integrated circuit design. Our layout \"fabric\" scheme eliminates the conventional no- tion of power and ground routing on the integrated circuit die. In- stead, power and ground are essentially \"pre-routed\" all over the die. By a clever arrangement of power/ground and signal pins,", "Title": "A novel VLSI layout fabric for deep sub-micron applications", "CitationCount": 75, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=309985", "http://portal.acm.org/ft_gateway.cfm?id=309985&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/309847.309985", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac99.html#KhatriMBOS99", "http://portal.acm.org/citation.cfm?id=309847.309985", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper1999/Khatri_dac99.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 17, "Type": 1, "ID": 452455, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1145/367072.367111", "Keyword": [{"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "combinational equivalence checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 49458}], "Author": [{"FirstName": "Evguenii", "MiddleName": "I.", "LastName": "Goldberg", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53167239}, {"FirstName": "Mukul", "MiddleName": "R.", "LastName": "Prasad", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 42189162}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "This paper addresses the problem of combinational equivalence checking (CEC) which forms one of the key componentsof the current verification methodology for dig- ital systems. A number of recently proposed BDD based approaches have met with considerable success in this area. However, the growing gap between the capability of current solvers and the complexity of verification instances neces- sitates the", "Title": "Using SAT for combinational equivalence checking", "CitationCount": 74, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=367111", "http://portal.acm.org/ft_gateway.cfm?id=367111&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://w2.cadence.com/company/cadence_labs/egold_DATE_2001_using.pdf", "http://dl.acm.org/citation.cfm?id=367111"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 22, "Type": 1, "ID": 34843, "Journal": null}, {"Conference": null, "DOI": "10.1145/157485.165069", "Keyword": [{"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}], "Author": [{"FirstName": "Patrick", "MiddleName": "C.", "LastName": "McGeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "Jagesh", "MiddleName": "V.", "LastName": "Sanghavi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 313072}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present a new algorithm for exact two-level logic optimization. We represent a set of primes by the cube of their intersection. Therefore, the unique set of set s of primes which forms the covering problem can be implicitly represented by a set of cubes which forms a minimum canonical cover. We obtain the minimum canonical cover starting from any", "Title": "Espresso-signature: a new exact minimizer for logic functions", "CitationCount": 74, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi1.html#McGeerSBS93", "http://portal.acm.org/ft_gateway.cfm?id=165069&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=165069"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 17, "Type": 1, "ID": 304777, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": null, "DOI": "10.1109/43.184852", "Keyword": [{"Name": "Linear Time Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22991}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Propagation Delay", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33020}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "Herv\u00e9", "MiddleName": "J.", "LastName": "Touati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 157238}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "Retiming is an optimization technique for sequential circuits which consists in modifying the position of latches relative to blocks of combinational logic in order to minimize the maximum propagation delay between latches or to meet a given delay requirement while minimizing the number of latches. If the initial state of the circuit is meaningful, one must compute an equivalent initial", "Title": "Computing the initial states of retimed circuits", "CitationCount": 74, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=184852", "http://doi.ieeecomputersociety.org/10.1109/43.184852", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad12.html#TouatiB93"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 2, "Type": 1, "ID": 1124394, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Conference on Computer-Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 3411, "CFP": null}, "DOI": "10.1109/ICCAD.1989.76961", "Keyword": [{"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}, {"Name": "Sum of Products", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69921}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "F.", "MiddleName": "", "LastName": "Somenzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 961931}], "Abstract": "Boolean relations are a generalization of incompletely specified logic functions. The authors give a procedure, similar to the Quine-McCluskey procedure, for finding the global optimum sum-of-product representation for a Boolean relation. This is formulated as a binate covering problem, i.e. as a generalization of the ordinary (unate) covering problem. They give an algorithm for it and review the relation of", "Title": "An exact minimizer for Boolean relations", "CitationCount": 74, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=76961", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00076961"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1989, "ReferenceCount": 4, "Type": 1, "ID": 1315263, "Journal": null}, {"Conference": null, "DOI": "10.1016/0306-4522(87)90329-0", "Keyword": [{"Name": "Computer Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7139}, {"Name": "Dendritic Spine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9432}], "Author": [{"FirstName": "G.", "MiddleName": "", "LastName": "Shepherd", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 23783823}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Logic operations are properties of computer-simulated interactions between excitable dendritic spines", "CitationCount": 71, "FullVersionURL": ["http://linkinghub.elsevier.com/retrieve/pii/0306452287903290"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 2001305, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Neuroscience", "PublicationCount": 0, "HomepageURL": null, "ID": 8073}}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "Ps.", "MiddleName": "", "LastName": "Bartlett", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 56394802}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "R.", "MiddleName": "M.", "LastName": "Jacoby", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460431}, {"FirstName": "C.", "MiddleName": "R.", "LastName": "Morrison", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460432}, {"FirstName": "R.", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}], "Abstract": "", "Title": "Multilevel Logic Minimization Using Implicit Don''t Cares", "CitationCount": 69, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 0, "Type": 1, "ID": 3424935, "Journal": null}, {"Conference": null, "DOI": "10.1109/PROC.1972.8562", "Keyword": [{"Name": "Differential Algebra", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9851}, {"Name": "Differential Algebraic Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9852}, {"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Error Control", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12808}, {"Name": "Higher Order Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18207}, {"Name": "Numerical Experiment", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28586}, {"Name": "Selection of Variables", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36776}], "Author": [{"FirstName": "ROBERT", "MiddleName": "K.", "LastName": "BRAYTON", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "FRED", "MiddleName": "G.", "LastName": "GUSTAVSON", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 933292}, {"FirstName": "GARY", "MiddleName": "D.", "LastName": "HACHTEL", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}], "Abstract": "The backward differentiation formulas (BDF), of order 1 up to 6 are described as they are applied to a system of differential algebraic equations. The BDF method is compared to the Gear-Nordsieck method, and is shown to be more efficient, more flexible in the selection of variables for prediction and error control, and more stable under conditions of rapidly varying", "Title": "A new efficient algorithm for solving differential-algebraic systems using implicit backward differentiation formulas", "CitationCount": 69, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1450492", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01450492"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1972, "ReferenceCount": 6, "Type": 1, "ID": 1301240, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CODES", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Hardware Software Codesign", "PublicationCount": 0, "HomepageURL": null, "ID": 1651, "CFP": null}, "DOI": "10.1145/774789.774820", "Keyword": [{"Name": "Code Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6179}, {"Name": "Control Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7862}, {"Name": "Extended Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13435}, {"Name": "hw/sw co-design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18716}, {"Name": "Model of Computation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25751}, {"Name": "reconfigurable architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34690}, {"Name": "General Purpose Processor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 55940}, {"Name": "reconfigurable functional unit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 67430}, {"Name": "Real Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68078}], "Author": [{"FirstName": "Massimo", "MiddleName": "", "LastName": "Baleani", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2335502}, {"FirstName": "Frank", "MiddleName": "", "LastName": "Gennari", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3314085}, {"FirstName": "Yunjian", "MiddleName": "", "LastName": "Jiang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52491649}, {"FirstName": "Yatish", "MiddleName": "", "LastName": "Patel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2758204}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "This paper studies the use of a reconfigurable architecture platform for embedded control applications aimed at improving real time performance. The hw/sw codesign methodology from POLIS is used. It starts from high-level specifications, optimizes an intermediate model of computation (Extended Finite State Machines) and derives both hardware and software, based on performance constraints. We study a particular architecture platform, which", "Title": "HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform", "CitationCount": 63, "FullVersionURL": ["http://www.eecs.berkeley.edu/~yatish/codes2002.pdf", "http://portal.acm.org/ft_gateway.cfm?id=774820&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=774820", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/codes02/pdffiles/5_6.pdf", "http://www.cs.berkeley.edu/~yatish/codes2002.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 29, "Type": 1, "ID": 27373, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/259794.259821", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Cycle Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8802}, {"Name": "Greedy Heuristic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16939}, {"Name": "Longest Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23469}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Performance Metric", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30649}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Upper Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43568}, {"Name": "Lower Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59469}], "Author": [{"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Combinational circuits are ojlen embedded in synchronous designs with rnernory elements at the input and output ports. A performance metric for a circuit is the cycle time of the clock signal. Correct circuit operatwn requires that all paths have a delay that lies between an upper bound and a lower bound. Traditional approaches in delay optimizatwn for combinational circuits [9,", "Title": "Minimum padding to satisfy short path constraints", "CitationCount": 63, "FullVersionURL": ["http://doi.acm.org/10.1145/259794.259821", "http://portal.acm.org/ft_gateway.cfm?id=259821&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=259821", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1993.html#ShenoyBS93", "http://portal.acm.org/citation.cfm?id=259794.259821"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 10, "Type": 1, "ID": 905733, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "R.", "MiddleName": "", "LastName": "Camposano", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 879616}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Partitioning before logic synthesis", "CitationCount": 63, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1304846, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185176", "Keyword": [{"Name": "Capacity Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4660}, {"Name": "Cluster Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6066}, {"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Number of Clusters", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28551}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors address the problem of clustering a circuit for minimizing its delay, subject to capacity constraints on the clusters. They present an algorithm for combinational circuits and give sufficient conditions under which it is optimum. In addition, they address the problem of minimizing the number of clusters and nodes without increasing the maximum delay found by the algorithm. Finally,", "Title": "On Clustering for Minimum Delay/Area", "CitationCount": 62, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185176", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185176", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MurgaiBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 2, "Type": 1, "ID": 605023, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/157485.164970", "Keyword": [{"Name": "Fault Coverage", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13797}], "Author": [{"FirstName": "William", "MiddleName": "K. C.", "LastName": "Lam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2888112}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Delay fault coverage and performance tradeoffs", "CitationCount": 61, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=164970", "http://doi.acm.org/10.1145/157485.164970", "http://portal.acm.org/citation.cfm?id=157485.164970", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac93.html#LamSBS93"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 7, "Type": 1, "ID": 452356, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Integrated Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20233}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "A survey of optimization techniques for integrated-circuits design", "CitationCount": 60, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 0, "Type": 1, "ID": 1328647, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/277044.277142", "Keyword": [{"Name": "Global Routing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16539}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "Yuji", "MiddleName": "", "LastName": "Kukimoto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1646972}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Prashant", "MiddleName": "", "LastName": "Sawkar", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3320885}], "Abstract": "We propose an algorithm for minimal-delay technology mapping for library-based designs. We show that subject graphs need not be decomposed into trees for delay minimization; they can be mapped directly as DAGs. Experimental results demonstrate that significant delay improvement is possible by this new approach.", "Title": "Delay-optimal technology mapping by DAG covering", "CitationCount": 59, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=277142&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=277142", "http://doi.acm.org/10.1145/277044.277142", "http://reference.kfupm.edu.sa/content/d/e/delay_optimal_technology_mapping_by_dag__307391.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac98.html#KukimotoBS98"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 16, "Type": 1, "ID": 179161, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/196244.196379", "Keyword": [{"Name": "a priori bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 117}, {"Name": "Communication Complexity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6632}, {"Name": "Community Structure", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6702}, {"Name": "cumulant", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8702}, {"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Upper Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43568}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Serdar", "MiddleName": "", "LastName": "Ta\u015firan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 539432}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "We address the problem of obtaining good variable orderings for the BDD representation of a system of interacting finite state machines (FSMs). Orderings are derived from the communication structure of the system. Communication complexity arguments are used to prove upper bounds on the size of the BDD for the trans ition relation of the product machine in terms of the", "Title": "BDD variable ordering for interacting finite state machines", "CitationCount": 57, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=196379", "http://portal.acm.org/ft_gateway.cfm?id=196379&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1994/dac94/pdffiles/18_3.pdf", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1994/dac94/pdffiles/18_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 18, "Type": 1, "ID": 391558, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "R.", "MiddleName": "", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovarmi-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 42228073}, {"FirstName": "A.", "MiddleName": "", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}], "Abstract": "", "Title": "Mis: multiple- level logic optimization system", "CitationCount": 57, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1986, "ReferenceCount": 0, "Type": 1, "ID": 1335967, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CONCUR", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Concurrency Theory", "PublicationCount": 0, "HomepageURL": null, "ID": 593, "CFP": null}, "DOI": "10.1007/3-540-61604-7_75", "Keyword": [{"Name": "Timed Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42191}, {"Name": "Real Time Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68153}], "Author": [{"FirstName": "Serdar", "MiddleName": "", "LastName": "Tasiran", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 539432}, {"FirstName": "Rajeev", "MiddleName": "", "LastName": "Alur", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1423759}, {"FirstName": "Robert", "MiddleName": "P.", "LastName": "Kurshan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 291649}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": " ions of Timed SystemsSerdar Ta?siran?Rajeev Alur??Robert P. Kurshan??Robert K. Brayton?Abstract. Given two descriptions of a real-time system at different levelsof abstraction, we consider the problem of proving that the refinedrepresentation is a correct implementation of the abstract one. To avoidthe complexity of building a representation for the refined system in itsentirety, we develop a compositional framework for the implementationcheck to", "Title": "Verifying Abstractions of Timed Systems", "CitationCount": 56, "FullVersionURL": ["http://www.springerlink.com/content/yv37557636788082", "http://www.springerlink.com/index/yv37557636788082.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 20, "Type": 1, "ID": 370163, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-60045-0_43", "Keyword": [{"Name": "Data Abstraction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8947}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "General Methods", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15956}, {"Name": "Levels of Abstraction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22641}, {"Name": "Linear Time Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22991}, {"Name": "Memory Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24880}, {"Name": "State Space Explosion", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39755}], "Author": [{"FirstName": "Ramin", "MiddleName": "", "LastName": "Hojati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 409351}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "The biggest stumbling block to make formal verification widely acceptable is the state space explosion problem. Abstraction is used to simplify a design so that the number of reachable states is reduced. In this paper, we first introduce a concurrency model, called integer combinational/sequential (ICS), capable of describing hardware systems at high and low levels of abstractions. ICS uses finite", "Title": "Automatic Datapath Abstraction In Hardware Systems", "CitationCount": 56, "FullVersionURL": ["http://www.springerlink.com/content/7gpu41p736716038", "http://www.springerlink.com/index/7gpu41p736716038.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/cav/cav95.html#HojatiB95"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 8, "Type": 1, "ID": 448053, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1109/DAC.1992.227821", "Keyword": [{"Name": "Assignment Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2221}, {"Name": "Asynchronous Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2338}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Lower Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59469}, {"Name": "Signal Transition Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 70551}], "Author": [{"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Cho", "MiddleName": "W.", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Wepropose a novel framework to solve the state assignment problem arising from the signal transition graph (STG) representation of an asynchronous circw\u201dt. Wefirst establish a relation between STGS ad finite state machines (R3ds). Then we solve the STG state assignment problem by minittdzing the number of states in the corresponding F3vl and by using a critical racefree state assignment technique.", "Title": "Solving the state assignment problem for signal transition graphs", "CitationCount": 56, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=149631&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=149631", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=227821", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00227821"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 11, "Type": 1, "ID": 452252, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Very Large Scale Integration", "PublicationCount": 0, "HomepageURL": null, "ID": 459, "CFP": null}, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "F.", "MiddleName": "", "LastName": "Somenzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 961931}], "Abstract": "", "Title": "Boolean relations and the incomplete specification of logic networks", "CitationCount": 56, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1989, "ReferenceCount": 0, "Type": 1, "ID": 1277150, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "G.", "MiddleName": "M.", "LastName": "Shepherd", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 44457150}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "J.", "MiddleName": "F.", "LastName": "Miller", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 44623771}, {"FirstName": "I.", "MiddleName": "", "LastName": "Segev", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 835642}, {"FirstName": "J.", "MiddleName": "", "LastName": "Rinzel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 330490}, {"FirstName": "W.", "MiddleName": "", "LastName": "Rall", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52839687}], "Abstract": "", "Title": "Signal enhancement in distal cortical dendrites by means of interactions between active dendritic sp", "CitationCount": 56, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 3742214, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PNAS", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The National Academy of Sciences", "PublicationCount": 0, "HomepageURL": null, "ID": 919}}, {"Conference": null, "DOI": "10.1109/43.363125", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Fault Coverage", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13797}, {"Name": "Necessary and Sufficient Condition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27228}, {"Name": "Path Delay Fault", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30354}, {"Name": "Timing Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42192}], "Author": [{"FirstName": "William", "MiddleName": "K. C.", "LastName": "Lam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2888112}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The main disadvantage of the path delay fault model is that to achieve 100% testability every path must be tested. Since the number of paths is usually exponential in circuit size, this implies very large test sets for most circuits. Not surprisingly, all known analysis and synthesis techniques for 100% path delay fault testability are computationally infeasible on large circuits.", "Title": "Delay fault coverage, test set size, and performance trade-offs", "CitationCount": 53, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.363125", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00363125", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=363125", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad14.html#LamSBS95"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 16, "Type": 1, "ID": 1422897, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.2000.896470", "Keyword": [], "Author": [{"FirstName": "Fan", "MiddleName": "", "LastName": "Mo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 458400}, {"FirstName": "Abdallah", "MiddleName": "", "LastName": "Tabbara", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136569}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "In this paper we present a novel force-directed placement algorithm, which is used to solve macro-cell placement problems. A new wire model replaces the traditional clique model and makes possible early awareness of routing congestion. Issues such as cell orientation, overlap elimination, and pad positioning are also considered. Experiments show satisfactory performance and fast run time.", "Title": "A force-directed macro-cell placer", "CitationCount": 52, "FullVersionURL": ["http://embedded.eecs.berkeley.edu/Alumni/atabbara/publications/iccad00.pdf", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00896470", "http://portal.acm.org/ft_gateway.cfm?id=602942&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=896470", "http://portal.acm.org/citation.cfm?id=602942", "https://www.gigascale.org/pubs/59/04a_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 8, "Type": 1, "ID": 184922, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Yoshihito", "MiddleName": "", "LastName": "Nishizaki", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1364185}, {"FirstName": "Narendra", "MiddleName": "", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Logic synthesis for programmable gate arrays", "CitationCount": 52, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=123186.123421"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 14, "Type": 1, "ID": 900416, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/196244.196615", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Boolean Operation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3842}, {"Name": "Characteristic Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5400}, {"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}, {"Name": "Exact Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13184}, {"Name": "Exact Solution", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13194}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "np-hard problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28453}, {"Name": "Branch and Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 47802}], "Author": [{"FirstName": "Timothy", "MiddleName": "", "LastName": "Kam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 962099}, {"FirstName": "Tiziano", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "State minimization of incompletely specified machines is an impor- tant step of FSM synthesis. An exact algorithm consists of generation of prime compatibles and solution of a binate covering problem. This paper presents an implicit algorithm for exact state minimization of FSM's. We describe how to do implicit prime computation and im- plicit binate covering. We show that we can", "Title": "A fully implicit algorithm for exact state minimization", "CitationCount": 51, "FullVersionURL": ["http://www.cecs.uci.edu/~papers/compendium94-03/papers/1994/dac94/pdffiles/42_2.pdf", "http://portal.acm.org/citation.cfm?id=196615", "http://portal.acm.org/ft_gateway.cfm?id=196615&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=196244.196615", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac94.html#KamVBS94", "http://doi.acm.org/10.1145/196244.196615", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1994/dac94/pdffiles/42_2.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 17, "Type": 1, "ID": 453084, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/304032.304073", "Keyword": [{"Name": "Graph Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16797}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "Shortest Path Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 70089}], "Author": [{"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Performance driven synthesis of sequential circuits relies on techniquessuch as optimal clocking, retiming and resynthesis. In this paper we address the optimal clockingproblem and demonstrate that it is reducible to a parametric shortest path problem. We use constraints that take into account both the short and long paths. The main contributions are efjicient graph algorithms to solve the set of", "Title": "Graph algorithms for clock schedule optimization", "CitationCount": 51, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=304032.304073", "http://portal.acm.org/citation.cfm?id=304073", "http://portal.acm.org/ft_gateway.cfm?id=304073&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/304032.304073", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1992.html#ShenoyBS92"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 16, "Type": 1, "ID": 604630, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "", "Title": "Algorithms for multi-level logic synthesis and optimization", "CitationCount": 50, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1262044, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/1233501.1233679", "Keyword": [{"Name": "Boolean Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3847}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Sat Solver", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36220}, {"Name": "combinational equivalence checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 49458}], "Author": [{"FirstName": "Alan", "MiddleName": "", "LastName": "Mishchenko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 677901}, {"FirstName": "Satrajit", "MiddleName": "", "LastName": "Chatterjee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2226332}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Niklas", "MiddleName": "", "LastName": "E\u00e9n", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1357512}], "Abstract": "The paper explores several ways to improve the speed and capacity of combinational equivalence checking based on Boolean satisfiability (SAT). State-of-the-art methods use simulation and BDD/SAT sweeping on the input side (i.e. proving equivalence of some internal nodes in a topological order), interleaved with attempts to run SAT on the output (i.e. proving equivalence of the output to constant 0).", "Title": "Improvements to combinational equivalence checking", "CitationCount": 48, "FullVersionURL": ["http://www.eecs.berkeley.edu/~brayton/publications/2006/iccad06_cec.pdf", "http://portal.acm.org/citation.cfm?id=1233679", "http://portal.acm.org/ft_gateway.cfm?id=1233679&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/1233501.1233679", "http://www.eecs.berkeley.edu/~alanmi/courses/2007_290N/papers/cec_berkeley_iccad06.pdf", "http://www.cs.ucr.edu/~harry/classes_files/CS269_07/papers/ICCAD06_11B_1.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2006/iccad06_cec.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad2006.html#MishchenkoCBE06", "http://www.cadence.com/cadence/cadence_labs/Documents/niklas_IWLS_2006_Improvements.pdf", "http://www.cecs.uci.edu/~papers/iccad06/papers/11B_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2006, "ReferenceCount": 39, "Type": 1, "ID": 2436344, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/288548.288556", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Physical Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31123}, {"Name": "Separation Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37114}], "Author": [{"FirstName": "Wilsin", "MiddleName": "", "LastName": "Gosti", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 18760}, {"FirstName": "Amit", "MiddleName": "", "LastName": "Narayan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2398450}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "In this paper, we propose a new logic synthesis methodology to deal with the increasing importance of the interconnect delay in deep- submicron technologies. We first show that conventional logic syn- thesis techniques can produce circuits which will have long paths even if placed optimally. Then, we characterize the conditions under which this can happen and propose logic synthesis techniques", "Title": "Wireplanning in logic synthesis", "CitationCount": 48, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=288556", "http://portal.acm.org/ft_gateway.cfm?id=288556&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1998.html#GostiNBS98", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1998/iccad98/pdffiles/01b_1.pdf", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1998/iccad98/pdffiles/01b_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 17, "Type": 1, "ID": 604722, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/196244.196467", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Language Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22030}, {"Name": "Intermediate Format", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 57880}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Szu-Tsung", "MiddleName": "", "LastName": "Cheng", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 186348}, {"FirstName": "Ramin", "MiddleName": "", "LastName": "Hojati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 409351}, {"FirstName": "Timothy", "MiddleName": "", "LastName": "Kam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 962099}, {"FirstName": "Sriram", "MiddleName": "C.", "LastName": "Krishnan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 803358}, {"FirstName": "Rajeev", "MiddleName": "K.", "LastName": "Ranjan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 889744}, {"FirstName": "Thomas", "MiddleName": "R.", "LastName": "Shiple", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1066770}, {"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Serdar", "MiddleName": "", "LastName": "Tasiran", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 539432}, {"FirstName": "Huey-Yih", "MiddleName": "", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3531703}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Functional and timing verification are currently the bottlenecks in many design efforts. Simulation and emulation are extensively used for verification. Formal verification is now gaining acceptance in advanced design groups. This has been facilitated by the use of binary decision diagrams (BDDs). This paper describes the essential features of HSIS, a BDD-based environment for formal verification: 1. Open language design,", "Title": "HSIS: a BDD-based environment for formal verification", "CitationCount": 48, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=196244.196467", "http://portal.acm.org/citation.cfm?id=196467", "http://portal.acm.org/ft_gateway.cfm?id=196467&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1994/dac94/pdffiles/28_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 32, "Type": 1, "ID": 283330, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "R.", "MiddleName": "", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}], "Abstract": "", "Title": "Multilevel logic optimization and the rectangular covering problem", "CitationCount": 48, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1919581, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Boolean Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3847}, {"Name": "Equivalence Checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12763}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}, {"Name": "combinational equivalence checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 49458}], "Author": [{"FirstName": "Alan", "MiddleName": "", "LastName": "Mishchenko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 677901}, {"FirstName": "Satrajit", "MiddleName": "", "LastName": "Chatterjee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2226332}, {"FirstName": "Roland", "MiddleName": "", "LastName": "Jiang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 34119003}, {"FirstName": "Robert", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "AND-INV graphs (AIGs) are Boolean networks composed of two- input AND-gates and inverters. In the known applications, such as equivalence checking and technology mapping, AIGs are used to represent and manipulate Boolean functions. AIGs powered by simulation and Boolean satisfiability lead to functionally reduced AIGs (FRAIGs), which are \"semi-canonical\" in the sense that each FRAIG node has unique functionality among", "Title": "FRAIGs: A Unifying Representation for Logic Synthesis and Verification", "CitationCount": 46, "FullVersionURL": ["http://web.cecs.pdx.edu/~mperkows/CLASS_573/febr-2007/fraigs08_full.pdf", "http://embedded.eecs.berkeley.edu/Respep/Research/mvsis/doc/2004/fraigs.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2005/tech05_fraigs.pdf", "http://embedded.eecs.berkeley.edu/mvsis/doc/2004/fraigs.pdf", "http://www.ecs.umass.edu/ece/labs/vlsicad/ece667/reading/tech05_fraigs.pdf", "http://www.eecs.berkeley.edu/~brayton/publications/2005/tech05_fraigs.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 21, "Type": 1, "ID": 3119270, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185227", "Keyword": [], "Author": [{"FirstName": "Herv\u00e9", "MiddleName": "J.", "LastName": "Touati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 157238}, {"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "The authors propose a novel technology-independent algorithm to minimize circuit delay. The algorithm works in two steps. The first step performs a partial collapse of the circuit based on a delay-driven clustering. The second step factorizes and simplifies the circuit without increasing the number of levels of logic. The computational cost of the algorithm is dominated by the simplification step.", "Title": "Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing", "CitationCount": 46, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185227", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185227", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#TouatiSB91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 11, "Type": 1, "ID": 604669, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "FPGA", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Symposium on Field Programmable Gate Arrays", "PublicationCount": 0, "HomepageURL": null, "ID": 712, "CFP": null}, "DOI": "10.1145/1117201.1117208", "Keyword": [{"Name": "Orientation Map", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29604}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}, {"Name": "On The Fly", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 64669}], "Author": [{"FirstName": "Alan", "MiddleName": "", "LastName": "Mishchenko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 677901}, {"FirstName": "Satrajit", "MiddleName": "", "LastName": "Chatterjee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2226332}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "The paper presents several orthogonal improvements to the state-of-the-art in LUT-based FPGA technology mapping. The improvements target delay and area of technology mapping as well as the runtime and memory requirements. (1) Improved cut enumeration computes all K-feasible cuts, without pruning, for up to 7 inputs for the largest MCNC benchmarks. A new technique for on-the-fly cut dropping reduces, by", "Title": "Improvements to technology mapping for LUT-based FPGAs", "CitationCount": 44, "FullVersionURL": ["http://doi.acm.org/10.1145/1117201.1117208", "http://portal.acm.org/citation.cfm?id=1117208", "http://portal.acm.org/ft_gateway.cfm?id=1117208&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.blif.org/~satrajit/pubs/2007_TCAD_Improvements_to_FPGA_Tech_Mapping.pdf", "http://www.eecs.berkeley.edu/~brayton/publications/2006/fpga06_map.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2006/fpga06_map.pdf", "http://www.eecs.berkeley.edu/~brayton/publications/2006/tcad06_map.pdf", "http://www.eecg.utoronto.ca/%7Ejanders/ece1387/readings/tcad06_map.pdf", "http://www.blif.org/~satrajit/pubs/2006_FPGA_Improvements_to_FPGA_Tech_Mapping.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/fpga/fpga2006.html#MishchenkoCB06"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2006, "ReferenceCount": 26, "Type": 1, "ID": 1792681, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.1996.563525", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}], "Author": [{"FirstName": "Ramin", "MiddleName": "", "LastName": "Hojati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 409351}, {"FirstName": "Sriram", "MiddleName": "C.", "LastName": "Krishnan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 803358}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "Hardware systems are generally specified as a set of interacting finite state machines (FSMs). An important problem in formal verification using Binary Decision Diagrams (BDDs) is forming the transition relation of the product machine. This problem reduces to conjuncting (or multiplying) the BDDs representing the transition relations of the individual machines, and then existentially quantifying out the set of input", "Title": "Early Quantification and Partitioned Transition Relations", "CitationCount": 44, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00563525", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=563525", "http://computer.org/proceedings/iccd/7554/75540012abs.htm", "http://www.informatik.uni-trier.de/~ley/db/conf/iccd/iccd1996.html#HojatiKB96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 14, "Type": 1, "ID": 520889, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/259794.259847", "Keyword": [{"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Fixed Point", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14491}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "Yosinori", "MiddleName": "", "LastName": "Watanabe", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47203156}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "This paper is concerned with the problem of optimizing systems of interacting sequential circuit components. Specifically, we consider how one can find the set of sequential behaviors that can be implemented at a component while preserving the behavior of the total system. This paper proposes a method for computing and representing the complete set of permissible behaviors. We show that", "Title": "The maximum set of permissible behaviors for FSM networks", "CitationCount": 44, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1993.html#WatanabeB93", "http://portal.acm.org/ft_gateway.cfm?id=259847&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=259847", "http://doi.acm.org/10.1145/259794.259847"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 11, "Type": 1, "ID": 905754, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185265", "Keyword": [{"Name": "Asynchronous Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2338}, {"Name": "Speed Independent", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69295}, {"Name": "Sum of Products", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69921}, {"Name": "Signal Transition Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 70551}], "Author": [{"FirstName": "Cho", "MiddleName": "W.", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "Paul", "MiddleName": "R.", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "The authors propose some syntactic and semantic extensions to a graphical specification called the signal transition graph (STG). They allow controlled-choice places to have fanout transitions of input signals and arbitrary Boolean expressions can be used as edge labels. They also allow one STG marking to represent more than one state. These extensions allow for a more natural and compact", "Title": "Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications", "CitationCount": 44, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185265", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185265", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MoonSB91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 5, "Type": 1, "ID": 604550, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/217474.217548", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Logic Gate", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23365}, {"Name": "Longest Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23469}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Carl", "MiddleName": "", "LastName": "Pixley", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 130629}, {"FirstName": "Richard", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "Retiming has been proposed as an optimization step for seque n- tial circuits represented at the net-list level. Retiming m oves the latches across the logic gates and in doing so changes the number of latches and the longest path delay between the latches. In this paper we show by example that retiming a design may lead to differing simulation", "Title": "The validity of retiming sequential circuits", "CitationCount": 43, "FullVersionURL": ["http://reference.kfupm.edu.sa/content/v/a/the_validity_of_retiming_sequential_circ_857817.pdf", "http://portal.acm.org/citation.cfm?id=217548", "http://portal.acm.org/ft_gateway.cfm?id=217548&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1995/dac95/pdffiles/19_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 9, "Type": 1, "ID": 216647, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1109/DAC.1992.227774", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Fast Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13729}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We address the problem of synthesis for a popular class of Promrnrnable Gate Array (PGA) architectures - the multiulexor-based ~MB) architectures. Wepresent improved techniques ~or minimizing the number of basic blocks used to implement a combinational circuit. One source of improvement is the use of if-then-else dags as subject graphs along with BDD\u2019s. An important contribution is a very fast", "Title": "An improved synthesis algorithm for multiplexor-based PGA's", "CitationCount": 43, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=149498", "http://portal.acm.org/ft_gateway.cfm?id=149498&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=227774", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00227774", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac92.html#MurgaiBS92", "http://portal.acm.org/citation.cfm?id=113938.149498"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 12, "Type": 1, "ID": 452989, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.2000.896507", "Keyword": [{"Name": "Design Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9565}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "High Speed", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18133}, {"Name": "Vlsi Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44508}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}], "Author": [{"FirstName": "Sunil", "MiddleName": "P.", "LastName": "Khatri", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 474407}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present a VLSI design methodology to address the cross-talk problem, which is becoming increasingly important in Deep Sub-Micron (DSM) IC design. In our approach, we implement the logic netlist in the form of a network of medium sized PLAs. We utilize two regular layout \"fabrics\" in our methodology, one for areas where PLA logic is implemented, and another for", "Title": "Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric", "CitationCount": 42, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=602995&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=896507", "http://portal.acm.org/citation.cfm?id=602995", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad2000.html#KhatriBS00", "http://portal.acm.org/citation.cfm?id=602902.602995", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/iccad00/pdffiles/09a_3.pdf", "http://reference.kfupm.edu.sa/content/c/r/cross_talk_immune_vlsi_design_using_a_ne_377433.pdf", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper2000/Khatri_iccad00.pdf", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/iccad00/pdffiles/09a_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 25, "Type": 1, "ID": 604970, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1109/DAC.1992.227841", "Keyword": [{"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Path Delay Fault", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30354}, {"Name": "Test Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41691}], "Author": [{"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A link between the problems of robust delay-fault and single stuck-fault test generation is established. In particular, it is proved that all the robust test vector pairs for any path delay-fault in a network are directly obtained by all the test vectors for a corresponding single stuck-fault in a modified network. Since single stuck-fault test generation is a well solved", "Title": "Equivalence of robust delay-fault and single stuck-fault test generation", "CitationCount": 42, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac92.html#SaldanhaBS92", "http://portal.acm.org/citation.cfm?id=110359", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=227841", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00227841", "http://portal.acm.org/citation.cfm?id=113938.110359"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 7, "Type": 1, "ID": 451675, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "R.", "MiddleName": "", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}], "Abstract": "", "Title": "Mis: multi-level interactive logic optimization system", "CitationCount": 42, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1989, "ReferenceCount": 0, "Type": 1, "ID": 1330486, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Rechnerunterst\u00fctztes Entwerfen und Konstruieren", "PublicationCount": 0, "HomepageURL": null, "ID": 1631, "CFP": null}, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "R.", "MiddleName": "", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Mis: a multiple- level logic optimization", "CitationCount": 42, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 0, "ReferenceCount": 0, "Type": 1, "ID": 1327496, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2005.264", "Keyword": [{"Name": "Computational Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7021}, {"Name": "Network Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27429}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Alan", "MiddleName": "", "LastName": "Mishchenko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 677901}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "This paper describes an improved approach to Boolean network optimization using internal don't-cares. The improvements concern the type of don't-cares computed, their scope, and the computation method. Instead of the traditionally used compatible observability don't-cares (CODCs), we introduce and justify the use of complete don't-cares (CDC). To ensure the robustness of the don't-care computation for very large industrial networks, a", "Title": "SAT-Based Complete Don't-Care Computation for Network Optimization", "CitationCount": 41, "FullVersionURL": ["http://www.eecs.berkeley.edu/~alanmi/publications/2005/date05_satdc.pdf", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1395595", "http://portal.acm.org/citation.cfm?id=1049139", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01395595", "http://portal.acm.org/ft_gateway.cfm?id=1049139&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.eecs.berkeley.edu/~brayton/publications/2005/date05_satdc.pdf", "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.264", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2005.html#MishchenkoB05", "http://portal.acm.org/citation.cfm?id=1048924.1049139", "http://www.eecs.berkeley.edu/~alanmi/publications/2004/iwls04_satdc.pdf", "http://www.eecs.berkeley.edu/~brayton/publications/2004/iwls04_satdc.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 21, "Type": 1, "ID": 1235185, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.2005.1560122", "Keyword": [{"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}, {"Name": "combinational equivalence checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 49458}], "Author": [{"FirstName": "Satrajit", "MiddleName": "", "LastName": "Chatterjee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2226332}, {"FirstName": "Alan", "MiddleName": "", "LastName": "Mishchenko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 677901}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Xinning", "MiddleName": "", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 705909}, {"FirstName": "Timothy", "MiddleName": "", "LastName": "Kam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 962099}], "Abstract": "Technology mapping based on DAG-covering suers from the problem of structural bias: the structure of the mapped netlist depends strongly on the subject graph. In this pa- per we present a new mapper aimed at mitigating structural bias. It is based on a simplified cut-based boolean matching algorithm, and using the speed aorded by this simplifica- tion we explore two", "Title": "Reducing structural bias in technology mapping", "CitationCount": 40, "FullVersionURL": ["http://www.eecs.berkeley.edu/~brayton/publications/2005/iccad05_map.pdf", "http://portal.acm.org/ft_gateway.cfm?id=1129675&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1560122", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01560122", "http://portal.acm.org/citation.cfm?id=1129675", "http://www.eecs.berkeley.edu/~brayton/publications/2005/iwls05_map.pdf", "http://reference.kfupm.edu.sa/content/r/e/reducing_structural_bias_in_technology_m_3505838.pdf", "http://embedded.eecs.berkeley.edu/mvsis/doc/2005/structuralbias.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2005/iccad05_map.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2005/tcad05_map.pdf", "http://www2.iccad.com/data2/iccad/iccad_05acceptedpapers.nsf/9cfb1ebaaf59043587256a6a00031f78/3df0efec48c320eb8725702f00589798/$file/6b_2.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad2005.html#ChatterjeeMBWK05", "http://www.blif.org/~satrajit/pubs/2006_TCAD_Reducing_Structural_Bias.pdf", "http://www.eecs.berkeley.edu/~alanmi/publications/2005/iwls05_map.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 21, "Type": 1, "ID": 2189653, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/288548.288584", "Keyword": [{"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Subarnarekha", "MiddleName": "", "LastName": "Sinha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47185306}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "Yamashita et. al.(1) introduced a new category for ex- pressing the flexibility that a node can have in a multi-level network. Originally presented in the context of FPGA syn- thesis, the paper has wider implications which were discussed in (2). SPFDs are essentially a set of incompletely specified functions. The increased flexibility that they offer is obtained by allowing both", "Title": "Implementation and use of SPFDs in optimizing Boolean networks", "CitationCount": 40, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=288584", "http://portal.acm.org/ft_gateway.cfm?id=288584&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1998.html#SinhaB98", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1998/iccad98/pdffiles/02b_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 3, "Type": 1, "ID": 278279, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Field Programmable Gate Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14095}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "R.", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Logic synthesis for field-programmable gate arrays", "CitationCount": 40, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 0, "Type": 1, "ID": 1307334, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "R.", "MiddleName": "", "LastName": "Camposano", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 879616}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "R.", "MiddleName": "", "LastName": "Otten", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 391285}, {"FirstName": "J.", "MiddleName": "Van", "LastName": "Eijndhoven", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 899520}], "Abstract": "", "Title": "The yorktown silicon compiler system", "CitationCount": 40, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1917177, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Timing Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42203}], "Author": [{"FirstName": "A.", "MiddleName": "", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Timing optimization of combinatorial logic", "CitationCount": 39, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 3996477, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185320", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "The observability relation O(x,z) or the Boolean relation provides a description of all the flexibility one has in implementing a Boolean network N. The authors represent and use this flexibility in a logic synthesis system by adding a single output node to the Boolean network N. The node function for the new node is O(x,z). The newly constructed network N'", "Title": "Observability Relations and Observability Don't Cares", "CitationCount": 38, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185320", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185320", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#SavojB91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 8, "Type": 1, "ID": 605072, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "IWLS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Workshop on Logic & Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1270, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "M.", "MiddleName": "", "LastName": "Prasad", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10711459}, {"FirstName": "D.", "MiddleName": "", "LastName": "Kirkpatrick", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 617}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Domino logic synthesis and technology mapping", "CitationCount": 37, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 0, "Type": 1, "ID": 1954706, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.1991.139840", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Design Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9603}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Necessary and Sufficient Condition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27228}, {"Name": "Engineering Change", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52753}], "Author": [{"FirstName": "Yosinori", "MiddleName": "", "LastName": "Watanabe", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47203156}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "The problem of rectifying design incorrectness due to specification changes as well as design errors of VLSI circuits is formulated and a basic approach using logic synthesis techniques is presented. An efficient approach is presented for rectifying the functional incorrectness by attaching circuitry exterior to the original design. A necessary and sufficient condition for full rectification of the design is", "Title": "Incremental Synthesis for Engineering Changes", "CitationCount": 36, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00139840", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=139840", "http://www.informatik.uni-trier.de/~ley/db/conf/iccd/iccd1991.html#WatanabeB91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 3, "Type": 1, "ID": 520924, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/196244.196440", "Keyword": [{"Name": "Functional Decomposition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15341}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Optimum functional decomposition using encoding", "CitationCount": 35, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac94.html#MurgaiBS94", "http://portal.acm.org/citation.cfm?id=196440", "http://portal.acm.org/citation.cfm?id=196244.196440", "http://doi.acm.org/10.1145/196244.196440"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 21, "Type": 1, "ID": 452991, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.1991.139850", "Keyword": [{"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "An algorithm is developed for the retiming of single phase sequential circuits with level sensitive (transparent) latches. A set of constraints that permit retiming and optimal clock cycle computation are also developed. It is shown that a design with edge-triggered latches may be tested for speed-up using transparent latches", "Title": "Retiming of Circuits with Single Phase Transparent Latches", "CitationCount": 35, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=139850", "http://www.informatik.uni-trier.de/~ley/db/conf/iccd/iccd1991.html#ShenoyBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 0, "Type": 1, "ID": 520557, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.644030", "Keyword": [{"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}, {"Name": "Exact Solution", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13194}, {"Name": "Exhaustive Search", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13274}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Search Space", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36520}, {"Name": "Branch and Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 47802}, {"Name": "Lower Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59469}, {"Name": "Reduced Ordered Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 67755}], "Author": [{"FirstName": "Tiziano", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}, {"FirstName": "Timothy", "MiddleName": "", "LastName": "Kam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 962099}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We survey techniques for solving binate covering problems, an optimization step often occurring in logic synthesis applications. Standard exact solutions are found with a branch-and-bound exhaustive search, made more efficient by bounding away regions of the search space. Standard approaches are said to be explicit because they work on a direct representation of the binate table, usually as a matrix.", "Title": "Explicit and implicit algorithms for binate covering problems", "CitationCount": 34, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00644030", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=644030", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad16.html#VillaKBS97", "http://doi.ieeecomputersociety.org/10.1109/43.644030"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 26, "Type": 1, "ID": 1422698, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1147/rd.312.0187", "Keyword": [{"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}, {"Name": "Heuristic Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17966}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "A factored form is a representation of a logic function that is either a single literal or a sum or product of factored forms. Thus it is equivalent to a parenthesized algebraic expression. It is one of many possible representations of a logic function, but seems to be the most appropriate one for use in multilevel logic synthesis. We give", "Title": "Factoring logic functions", "CitationCount": 33, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5390128"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 1, "Type": 1, "ID": 928615, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IBMRD", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Ibm Journal of Research and Development", "PublicationCount": 0, "HomepageURL": null, "ID": 3}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1999.810713", "Keyword": [{"Name": "Probabilistic Approach", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32607}, {"Name": "State Space", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39753}, {"Name": "Random Walk", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68242}], "Author": [{"FirstName": "Andreas", "MiddleName": "", "LastName": "Kuehlmann", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 492052}, {"FirstName": "Kenneth", "MiddleName": "L.", "LastName": "McMillan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 671394}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "This paper describes a probabilistic approach to state space search. The presented method applies a ranking of the design states according to their probability of reaching a given target state based on a random walk model. This ranking can be used to prioritize an explicit or partial symbolic state exploration to find a trajectory from a set of initial states", "Title": "Probabilistic state space search", "CitationCount": 32, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1999.html#KuehlmannMB99", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00810713", "http://portal.acm.org/citation.cfm?id=340079", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=810713", "http://w2.cadence.com/company/cadence_labs/mcmillan_ICCAD_1999_Probabilistic.pdf", "http://www.cadence.com/cadence/cadence_labs/documents/mcmillan_iccad_1999_probabilistic.pdf", "http://www.kenmcmil.com/pubs/ICCAD99b.pdf", "http://www.cadence.com/cadence/cadence_labs/documents/kuehl_iccad_1999_probabilistic.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 20, "Type": 1, "ID": 604388, "Journal": null}], "EndIdx": 99}, "Keyword": null, "Author": null, "Trend": null, "Journal": null, "Version": "1.1", "__type": "Response:http://research.microsoft.com", "Organization": null, "ResultCode": 0}}