// In-memory cache implementation
//
// LRU-based memory cache:
// - Concurrent access support
// - Size-based eviction
// - TTL-based expiration
// - Memory usage limiting