

================================================================
== Vivado HLS Report for 'int_56_div5'
================================================================
* Date:           Fri Aug 24 15:19:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       test3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.688|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_112  |lut_div5_chunk  |    2|    2|    2|    2|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      20|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     213|
|Register         |        -|      -|     133|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     153|     252|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_div5_chunk_fu_112  |lut_div5_chunk  |        0|      0|  20|  39|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0|  20|  39|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  101|         21|    1|         21|
    |grp_lut_div5_chunk_fu_112_d_V     |   97|         20|    3|         60|
    |grp_lut_div5_chunk_fu_112_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  213|         44|    7|         90|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  20|   0|   20|          0|
    |d_chunk_V_reg_362                       |   2|   0|    3|          1|
    |grp_lut_div5_chunk_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |p_Result_21_10_reg_422                  |   3|   0|    3|          0|
    |p_Result_21_11_reg_427                  |   3|   0|    3|          0|
    |p_Result_21_12_reg_432                  |   3|   0|    3|          0|
    |p_Result_21_13_reg_437                  |   3|   0|    3|          0|
    |p_Result_21_14_reg_442                  |   3|   0|    3|          0|
    |p_Result_21_15_reg_447                  |   3|   0|    3|          0|
    |p_Result_21_1_reg_372                   |   3|   0|    3|          0|
    |p_Result_21_2_reg_377                   |   3|   0|    3|          0|
    |p_Result_21_3_reg_382                   |   3|   0|    3|          0|
    |p_Result_21_4_reg_387                   |   3|   0|    3|          0|
    |p_Result_21_5_reg_392                   |   3|   0|    3|          0|
    |p_Result_21_6_reg_397                   |   3|   0|    3|          0|
    |p_Result_21_7_reg_402                   |   3|   0|    3|          0|
    |p_Result_21_8_reg_407                   |   3|   0|    3|          0|
    |p_Result_21_9_reg_412                   |   3|   0|    3|          0|
    |p_Result_21_s_reg_417                   |   3|   0|    3|          0|
    |p_Result_2_reg_367                      |   3|   0|    3|          0|
    |q_chunk_V_11_reg_512                    |   3|   0|    3|          0|
    |q_chunk_V_12_reg_517                    |   3|   0|    3|          0|
    |q_chunk_V_13_reg_522                    |   3|   0|    3|          0|
    |q_chunk_V_14_reg_527                    |   3|   0|    3|          0|
    |q_chunk_V_15_reg_532                    |   3|   0|    3|          0|
    |q_chunk_V_16_reg_537                    |   3|   0|    3|          0|
    |q_chunk_V_17_reg_542                    |   3|   0|    3|          0|
    |q_chunk_V_1_reg_467                     |   3|   0|    3|          0|
    |q_chunk_V_2_reg_472                     |   3|   0|    3|          0|
    |q_chunk_V_3_reg_477                     |   3|   0|    3|          0|
    |q_chunk_V_4_reg_482                     |   3|   0|    3|          0|
    |q_chunk_V_5_reg_487                     |   3|   0|    3|          0|
    |q_chunk_V_6_reg_492                     |   3|   0|    3|          0|
    |q_chunk_V_7_reg_497                     |   3|   0|    3|          0|
    |q_chunk_V_8_reg_502                     |   3|   0|    3|          0|
    |q_chunk_V_9_reg_507                     |   3|   0|    3|          0|
    |q_chunk_V_reg_462                       |   3|   0|    3|          0|
    |reg_140                                 |   3|   0|    3|          0|
    |tmp_1_reg_452                           |   3|   0|    3|          0|
    |tmp_reg_457                             |   2|   0|    2|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 133|   0|  134|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_return  | out |   56| ap_ctrl_hs |  int_56_div5 | return value |
|in_V       |  in |   56|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

