read_verilog -sv <<EOT
module bug_debug;
    reg [6:0] reg_bug;
    reg clk = 1;
    
    always_ff @(negedge clk)
        reg_bug <= 7'b0011111;
    
    initial begin
        $display("Time 0: clk=%b reg_bug=%b", clk, reg_bug);
        #1 clk = 0;  // negedge trigger
        $display("Time 1: clk=%b reg_bug=%b", clk, reg_bug);
        #1 $display("Time 2: clk=%b reg_bug=%b", clk, reg_bug);
    end
endmodule
EOT

prep
write_cxxrtl bug_debug.cc
