<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/sipeed_tang_primer_25k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/sipeed_tang_primer_25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov  7 21:33:05 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>185</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>131</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk1_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>446.429(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>100.000(MHz)</td>
<td>146.923(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.597</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_row/outc_4_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.149</td>
<td>2.936</td>
</tr>
<tr>
<td>2</td>
<td>1.597</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_row/outc_1_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.149</td>
<td>2.936</td>
</tr>
<tr>
<td>3</td>
<td>1.597</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_row/outc_2_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.149</td>
<td>2.936</td>
</tr>
<tr>
<td>4</td>
<td>1.597</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_row/outc_3_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.149</td>
<td>2.936</td>
</tr>
<tr>
<td>5</td>
<td>1.611</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_row/outc_0_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.138</td>
<td>2.934</td>
</tr>
<tr>
<td>6</td>
<td>1.753</td>
<td>cnt_delay/outc_8_s0/Q</td>
<td>ctrl0/state_2_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>-0.120</td>
<td>3.303</td>
</tr>
<tr>
<td>7</td>
<td>1.818</td>
<td>cnt_delay/outc_8_s0/Q</td>
<td>ctrl0/state_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>-0.120</td>
<td>3.237</td>
</tr>
<tr>
<td>8</td>
<td>1.971</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_5_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.632</td>
</tr>
<tr>
<td>9</td>
<td>1.971</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_1_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.632</td>
</tr>
<tr>
<td>10</td>
<td>1.971</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_2_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.632</td>
</tr>
<tr>
<td>11</td>
<td>1.971</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_3_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.632</td>
</tr>
<tr>
<td>12</td>
<td>1.971</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_4_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.632</td>
</tr>
<tr>
<td>13</td>
<td>2.004</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_5_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.539</td>
</tr>
<tr>
<td>14</td>
<td>2.004</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_1_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.539</td>
</tr>
<tr>
<td>15</td>
<td>2.004</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_2_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.539</td>
</tr>
<tr>
<td>16</td>
<td>2.004</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_3_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.539</td>
</tr>
<tr>
<td>17</td>
<td>2.004</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_4_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.140</td>
<td>2.539</td>
</tr>
<tr>
<td>18</td>
<td>2.201</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_0_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.138</td>
<td>2.344</td>
</tr>
<tr>
<td>19</td>
<td>2.371</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_10_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.110</td>
<td>2.201</td>
</tr>
<tr>
<td>20</td>
<td>2.371</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_0_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.110</td>
<td>2.201</td>
</tr>
<tr>
<td>21</td>
<td>2.371</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_7_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.110</td>
<td>2.201</td>
</tr>
<tr>
<td>22</td>
<td>2.371</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_8_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.110</td>
<td>2.201</td>
</tr>
<tr>
<td>23</td>
<td>2.371</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_9_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.110</td>
<td>2.201</td>
</tr>
<tr>
<td>24</td>
<td>2.381</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_0_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.138</td>
<td>2.225</td>
</tr>
<tr>
<td>25</td>
<td>2.442</td>
<td>cnt_delay/outc_8_s0/Q</td>
<td>ctrl0/state_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>-0.122</td>
<td>2.616</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.292</td>
<td>count_row/n4_s3/I2</td>
<td>clk1_s2/D</td>
<td>clk1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.391</td>
<td>0.159</td>
</tr>
<tr>
<td>2</td>
<td>0.267</td>
<td>count_row/outc_3_s0/Q</td>
<td>mem0/MEM_MEM_0_0_s/AD[12]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.303</td>
</tr>
<tr>
<td>3</td>
<td>0.276</td>
<td>count_row/outc_0_s0/Q</td>
<td>count_row/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>4</td>
<td>0.336</td>
<td>lsr_led0/s_A_2_s0/Q</td>
<td>lsr_led0/s_A_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>5</td>
<td>0.336</td>
<td>lsr_led0/s_A_3_s0/Q</td>
<td>lsr_led0/s_A_4_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>6</td>
<td>0.336</td>
<td>lsr_led0/s_A_5_s0/Q</td>
<td>lsr_led0/s_A_6_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>7</td>
<td>0.336</td>
<td>lsr_led0/s_A_6_s0/Q</td>
<td>lsr_led0/s_A_7_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>8</td>
<td>0.336</td>
<td>lsr_led0/s_A_7_s0/Q</td>
<td>lsr_led0/s_A_8_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>9</td>
<td>0.336</td>
<td>lsr_led0/s_A_8_s0/Q</td>
<td>lsr_led0/s_A_9_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>10</td>
<td>0.342</td>
<td>count_index/outc_0_s0/Q</td>
<td>count_index/outc_1_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>11</td>
<td>0.342</td>
<td>count_index/outc_0_s0/Q</td>
<td>count_index/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>12</td>
<td>0.349</td>
<td>count_col/outc_0_s0/Q</td>
<td>mem0/MEM_MEM_0_1_s/AD[3]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.379</td>
</tr>
<tr>
<td>13</td>
<td>0.358</td>
<td>count_row/outc_2_s0/Q</td>
<td>mem0/MEM_MEM_0_0_s/AD[11]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.394</td>
</tr>
<tr>
<td>14</td>
<td>0.359</td>
<td>count_row/outc_4_s0/Q</td>
<td>mem0/MEM_MEM_0_1_s/AD[13]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.395</td>
</tr>
<tr>
<td>15</td>
<td>0.361</td>
<td>count_row/outc_3_s0/Q</td>
<td>mem0/MEM_MEM_0_1_s/AD[12]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.397</td>
</tr>
<tr>
<td>16</td>
<td>0.364</td>
<td>count_col/outc_0_s0/Q</td>
<td>mem0/MEM_MEM_0_0_s/AD[3]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.394</td>
</tr>
<tr>
<td>17</td>
<td>0.369</td>
<td>lsr_led0/s_A_9_s0/Q</td>
<td>lsr_led0/s_A_10_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.399</td>
</tr>
<tr>
<td>18</td>
<td>0.375</td>
<td>lsr_led0/s_A_4_s0/Q</td>
<td>lsr_led0/s_A_5_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.401</td>
</tr>
<tr>
<td>19</td>
<td>0.392</td>
<td>cnt_delay/outc_3_s0/Q</td>
<td>cnt_delay/outc_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>20</td>
<td>0.392</td>
<td>cnt_delay/outc_7_s0/Q</td>
<td>cnt_delay/outc_7_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>21</td>
<td>0.392</td>
<td>cnt_delay/outc_9_s0/Q</td>
<td>cnt_delay/outc_9_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>22</td>
<td>0.392</td>
<td>count_col/outc_3_s0/Q</td>
<td>count_col/outc_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>23</td>
<td>0.394</td>
<td>clk_counter_3_s0/Q</td>
<td>clk_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>24</td>
<td>0.396</td>
<td>count_row/outc_4_s0/Q</td>
<td>mem0/MEM_MEM_0_0_s/AD[13]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.432</td>
</tr>
<tr>
<td>25</td>
<td>0.398</td>
<td>count_row/outc_3_s0/Q</td>
<td>count_row/outc_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.326</td>
<td>3.326</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.326</td>
<td>3.326</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>2.331</td>
<td>3.331</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>2.410</td>
<td>3.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.410</td>
<td>3.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>2.416</td>
<td>3.416</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>3.066</td>
<td>3.316</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.066</td>
<td>3.316</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.066</td>
<td>3.316</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.066</td>
<td>3.316</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>count_row/n19_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">count_row/n19_s2/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">count_row/outc_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.773</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>count_row/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.456</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>count_row/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.149</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 17.582%; route: 2.038, 69.391%; tC2Q: 0.382, 13.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.773, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>count_row/n19_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">count_row/n19_s2/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">count_row/outc_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.773</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>count_row/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.456</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>count_row/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.149</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 17.582%; route: 2.038, 69.391%; tC2Q: 0.382, 13.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.773, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>count_row/n19_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">count_row/n19_s2/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">count_row/outc_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.773</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>count_row/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.456</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>count_row/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.149</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 17.582%; route: 2.038, 69.391%; tC2Q: 0.382, 13.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.773, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>count_row/n19_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">count_row/n19_s2/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.773</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.456</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.149</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 17.582%; route: 2.038, 69.391%; tC2Q: 0.382, 13.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.773, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>count_row/n19_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">count_row/n19_s2/F</td>
</tr>
<tr>
<td>5.856</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.784</td>
<td>2.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.467</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>count_row/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 17.597%; route: 2.035, 69.365%; tC2Q: 0.382, 13.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.784, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
<tr>
<td>8.246</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_8_s0/Q</td>
</tr>
<tr>
<td>8.552</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>ctrl0/n14_s32/I3</td>
</tr>
<tr>
<td>9.073</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s32/F</td>
</tr>
<tr>
<td>9.231</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>ctrl0/n14_s26/I2</td>
</tr>
<tr>
<td>9.752</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s26/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>ctrl0/n15_s24/I1</td>
</tr>
<tr>
<td>10.428</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s24/F</td>
</tr>
<tr>
<td>10.588</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>ctrl0/n15_s23/I0</td>
</tr>
<tr>
<td>11.115</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s23/F</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>12.932</td>
<td>2.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>12.868</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>ctrl0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.085, 63.134%; route: 0.784, 23.732%; tC2Q: 0.434, 13.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.932, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
<tr>
<td>8.246</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_8_s0/Q</td>
</tr>
<tr>
<td>8.552</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>ctrl0/n14_s32/I3</td>
</tr>
<tr>
<td>9.073</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s32/F</td>
</tr>
<tr>
<td>9.231</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>ctrl0/n14_s26/I2</td>
</tr>
<tr>
<td>9.752</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s26/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>ctrl0/n15_s24/I1</td>
</tr>
<tr>
<td>10.428</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s24/F</td>
</tr>
<tr>
<td>10.588</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>ctrl0/n17_s26/I2</td>
</tr>
<tr>
<td>11.050</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/n17_s26/F</td>
</tr>
<tr>
<td>11.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>12.932</td>
<td>2.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>ctrl0/state_0_s0/CLK</td>
</tr>
<tr>
<td>12.868</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>ctrl0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.020, 62.394%; route: 0.784, 24.208%; tC2Q: 0.434, 13.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.932, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>5.008</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>5.555</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">count_col/outc_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
<tr>
<td>7.526</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>count_col/outc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 19.611%; route: 1.749, 66.429%; tC2Q: 0.368, 13.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>5.008</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>5.555</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>count_col/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.526</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>count_col/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 19.611%; route: 1.749, 66.429%; tC2Q: 0.368, 13.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>5.008</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>5.555</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">count_col/outc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>count_col/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.526</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>count_col/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 19.611%; route: 1.749, 66.429%; tC2Q: 0.368, 13.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>5.008</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>5.555</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.526</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 19.611%; route: 1.749, 66.429%; tC2Q: 0.368, 13.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>5.008</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>5.555</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">count_col/outc_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>count_col/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.526</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>count_col/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 19.611%; route: 1.749, 66.429%; tC2Q: 0.368, 13.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>count_col/n21_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">count_col/outc_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
<tr>
<td>7.465</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>count_col/outc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.335%; route: 1.640, 64.599%; tC2Q: 0.382, 15.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>count_col/n21_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>count_col/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.465</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>count_col/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.335%; route: 1.640, 64.599%; tC2Q: 0.382, 15.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>count_col/n21_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">count_col/outc_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>count_col/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.465</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>count_col/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.335%; route: 1.640, 64.599%; tC2Q: 0.382, 15.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>count_col/n21_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.465</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.335%; route: 1.640, 64.599%; tC2Q: 0.382, 15.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>count_col/n21_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">count_col/outc_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.783</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>count_col/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.465</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>count_col/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.335%; route: 1.640, 64.599%; tC2Q: 0.382, 15.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.783, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.305</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.610</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>count_col/n21_s2/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.784</td>
<td>2.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.467</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 22.027%; route: 1.445, 61.653%; tC2Q: 0.382, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.784, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.106</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.568</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>5.124</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>7.495</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 20.954%; route: 1.372, 62.351%; tC2Q: 0.368, 16.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.106</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.568</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>5.124</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.495</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 20.954%; route: 1.372, 62.351%; tC2Q: 0.368, 16.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.106</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.568</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>5.124</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>7.495</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 20.954%; route: 1.372, 62.351%; tC2Q: 0.368, 16.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.106</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.568</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>5.124</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
<tr>
<td>7.495</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 20.954%; route: 1.372, 62.351%; tC2Q: 0.368, 16.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.106</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.568</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>5.124</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>7.495</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 20.954%; route: 1.372, 62.351%; tC2Q: 0.368, 16.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R17C33[3][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>5.008</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>5.148</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.784</td>
<td>2.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.528</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 23.202%; route: 1.341, 60.281%; tC2Q: 0.368, 16.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.784, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
<tr>
<td>8.246</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_8_s0/Q</td>
</tr>
<tr>
<td>8.552</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>ctrl0/n14_s32/I3</td>
</tr>
<tr>
<td>9.073</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s32/F</td>
</tr>
<tr>
<td>9.231</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>ctrl0/n14_s26/I2</td>
</tr>
<tr>
<td>9.752</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s26/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>ctrl0/n14_s24/I1</td>
</tr>
<tr>
<td>10.428</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s24/F</td>
</tr>
<tr>
<td>10.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>12.934</td>
<td>2.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>12.870</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>ctrl0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.812, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.559, 59.580%; route: 0.624, 23.841%; tC2Q: 0.434, 16.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.934, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/n4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>20.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">count_row/n4_s3/I2</td>
</tr>
<tr>
<td>20.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">count_row/n4_s3/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">clk1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/CLK</td>
</tr>
<tr>
<td>21.426</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk1_s2</td>
</tr>
<tr>
<td>21.451</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>clk1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 47.855%; tC2Q: 0.158, 52.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.421</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.430</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>count_row/n12_s2/I0</td>
</tr>
<tr>
<td>6.582</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" background: #97FFFF;">count_row/n12_s2/F</td>
</tr>
<tr>
<td>6.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>count_row/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>lsr_led0/s_A_2_s0/CLK</td>
</tr>
<tr>
<td>6.421</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C35[3][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_2_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>lsr_led0/s_A_3_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>lsr_led0/s_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>lsr_led0/s_A_3_s0/CLK</td>
</tr>
<tr>
<td>6.421</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_3_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>lsr_led0/s_A_4_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>lsr_led0/s_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>lsr_led0/s_A_5_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C34[3][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_5_s0/Q</td>
</tr>
<tr>
<td>6.639</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>lsr_led0/s_A_6_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>lsr_led0/s_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>lsr_led0/s_A_6_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_6_s0/Q</td>
</tr>
<tr>
<td>6.639</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>lsr_led0/s_A_7_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>lsr_led0/s_A_7_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_7_s0/Q</td>
</tr>
<tr>
<td>6.639</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>lsr_led0/s_A_8_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>lsr_led0/s_A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>lsr_led0/s_A_8_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_8_s0/Q</td>
</tr>
<tr>
<td>6.639</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>lsr_led0/s_A_9_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.257</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.413</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R18C33[0][B]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>count_index/n8_s3/I0</td>
</tr>
<tr>
<td>6.641</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">count_index/n8_s3/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.257</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>6.299</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>count_index/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.844%; route: 0.075, 19.531%; tC2Q: 0.156, 40.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.257</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.413</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R18C33[0][B]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>count_index/n9_s2/I0</td>
</tr>
<tr>
<td>6.641</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td style=" background: #97FFFF;">count_index/n9_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.257</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.299</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>count_index/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.844%; route: 0.075, 19.531%; tC2Q: 0.156, 40.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.423</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.644</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.221, 58.311%; tC2Q: 0.158, 41.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>count_row/outc_2_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">count_row/outc_2_s0/Q</td>
</tr>
<tr>
<td>6.653</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 59.898%; tC2Q: 0.158, 40.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>count_row/outc_4_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">count_row/outc_4_s0/Q</td>
</tr>
<tr>
<td>6.654</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_1_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.237, 60.000%; tC2Q: 0.158, 40.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.656</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_1_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 60.202%; tC2Q: 0.158, 39.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.423</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.659</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 59.898%; tC2Q: 0.158, 40.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>lsr_led0/s_A_9_s0/CLK</td>
</tr>
<tr>
<td>6.418</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_9_s0/Q</td>
</tr>
<tr>
<td>6.660</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>lsr_led0/s_A_10_s0/CLK</td>
</tr>
<tr>
<td>6.291</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>lsr_led0/s_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 60.401%; tC2Q: 0.158, 39.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.265</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>lsr_led0/s_A_4_s0/CLK</td>
</tr>
<tr>
<td>6.423</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_4_s0/Q</td>
</tr>
<tr>
<td>6.666</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>lsr_led0/s_A_5_s0/CLK</td>
</tr>
<tr>
<td>6.291</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>lsr_led0/s_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 60.598%; tC2Q: 0.158, 39.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.280</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cnt_delay/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.436</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.442</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>cnt_delay/n15_s/I1</td>
</tr>
<tr>
<td>6.702</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n15_s/SUM</td>
</tr>
<tr>
<td>6.702</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.280</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cnt_delay/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.310</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>6.440</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/Q</td>
</tr>
<tr>
<td>6.446</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/n11_s/I1</td>
</tr>
<tr>
<td>6.706</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n11_s/SUM</td>
</tr>
<tr>
<td>6.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>6.314</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>6.440</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/Q</td>
</tr>
<tr>
<td>6.446</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/n9_s/I1</td>
</tr>
<tr>
<td>6.706</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n9_s/SUM</td>
</tr>
<tr>
<td>6.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>6.314</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.263</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.425</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>count_col/n10_s/I1</td>
</tr>
<tr>
<td>6.685</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">count_col/n10_s/SUM</td>
</tr>
<tr>
<td>6.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.263</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.293</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>clk_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">clk_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n10_s/I1</td>
</tr>
<tr>
<td>1.802</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n10_s/SUM</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">clk_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>clk_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.408</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>clk_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>count_row/outc_4_s0/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">count_row/outc_4_s0/Q</td>
</tr>
<tr>
<td>6.691</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.295</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 63.426%; tC2Q: 0.158, 36.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.415</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.427</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>count_row/n9_s/I1</td>
</tr>
<tr>
<td>6.687</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">count_row/n9_s/SUM</td>
</tr>
<tr>
<td>6.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R22C31[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.259</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.289</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>count_row/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 60.748%; route: 0.012, 2.804%; tC2Q: 0.156, 36.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.326</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.934</td>
<td>2.934</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.326</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.934</td>
<td>2.934</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.260</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.331</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.925</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.777</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.187</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.777</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.187</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.416</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.767</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>2.968</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>2.968</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>2.968</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>2.968</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.284</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>42</td>
<td>clk1</td>
<td>1.597</td>
<td>3.096</td>
</tr>
<tr>
<td>17</td>
<td>state[0]</td>
<td>2.451</td>
<td>0.580</td>
</tr>
<tr>
<td>17</td>
<td>state[1]</td>
<td>1.597</td>
<td>1.314</td>
</tr>
<tr>
<td>17</td>
<td>state[2]</td>
<td>2.501</td>
<td>0.586</td>
</tr>
<tr>
<td>17</td>
<td>state[3]</td>
<td>2.574</td>
<td>0.517</td>
</tr>
<tr>
<td>15</td>
<td>index[0]</td>
<td>3.290</td>
<td>0.977</td>
</tr>
<tr>
<td>11</td>
<td>w_INC_D</td>
<td>2.651</td>
<td>0.558</td>
</tr>
<tr>
<td>11</td>
<td>cnt_delay/n31_6</td>
<td>2.371</td>
<td>0.556</td>
</tr>
<tr>
<td>9</td>
<td>w_SHD</td>
<td>2.451</td>
<td>0.735</td>
</tr>
<tr>
<td>9</td>
<td>w_LD</td>
<td>2.510</td>
<td>0.545</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C51</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C62</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20.0 [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
