JDF B
// Created by Version 2.0 
PROJECT Untitled
DESIGN cpuiolatch Normal
DEVKIT GAL20V8B-10LP
ENTRY ABEL/Schematic
MODULE cpuiolatch.sch
MODSTYLE cpuiolatch Normal
SYNTHESIS_TOOL Exemplar
