Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Dec 11 23:04:44 2018
| Host         : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file lenetSynthMatlab_timing_summary_routed.rpt -pb lenetSynthMatlab_timing_summary_routed.pb -rpx lenetSynthMatlab_timing_summary_routed.rpx -warn_on_violation
| Design       : lenetSynthMatlab
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     52.546        0.000                      0                 7438        0.098        0.000                      0                 7438       48.750        0.000                       0                  2205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             52.546        0.000                      0                 7438        0.098        0.000                      0                 7438       48.750        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       52.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.546ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        46.633ns  (logic 17.339ns (37.182%)  route 29.294ns (62.818%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[21])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[21]
                         net (fo=1, routed)           1.308    42.842    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[19]
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    42.966 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[19]_INST_0/O
                         net (fo=11, routed)          4.640    47.606    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[19]
    RAMB36_X1Y16         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -47.606    
  -------------------------------------------------------------------
                         slack                                 52.546    

Slack (MET) :             52.982ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        46.197ns  (logic 17.339ns (37.533%)  route 28.858ns (62.467%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[34])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[34]
                         net (fo=1, routed)           1.023    42.557    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[30]
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    42.681 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[30]_INST_0/O
                         net (fo=11, routed)          4.489    47.170    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[30]
    RAMB36_X3Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -47.170    
  -------------------------------------------------------------------
                         slack                                 52.982    

Slack (MET) :             53.017ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        46.162ns  (logic 17.339ns (37.561%)  route 28.823ns (62.439%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[33])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[33]
                         net (fo=1, routed)           1.206    42.740    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[29]
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124    42.864 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[29]_INST_0/O
                         net (fo=11, routed)          4.271    47.135    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[29]
    RAMB36_X3Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -47.135    
  -------------------------------------------------------------------
                         slack                                 53.017    

Slack (MET) :             53.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        46.034ns  (logic 17.339ns (37.665%)  route 28.695ns (62.335%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[32])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[32]
                         net (fo=1, routed)           0.871    42.405    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[28]
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124    42.529 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[28]_INST_0/O
                         net (fo=11, routed)          4.478    47.007    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[28]
    RAMB36_X3Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -47.007    
  -------------------------------------------------------------------
                         slack                                 53.145    

Slack (MET) :             53.249ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        45.930ns  (logic 17.339ns (37.751%)  route 28.591ns (62.249%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[10])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[10]
                         net (fo=1, routed)           1.320    42.854    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[8]
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[8]_INST_0/O
                         net (fo=11, routed)          3.925    46.903    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[8]
    RAMB36_X1Y18         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X1Y18         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -46.903    
  -------------------------------------------------------------------
                         slack                                 53.249    

Slack (MET) :             53.272ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_5/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        45.907ns  (logic 17.339ns (37.770%)  route 28.568ns (62.230%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[27])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[27]
                         net (fo=1, routed)           1.166    42.700    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[23]
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.124    42.824 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[23]_INST_0/O
                         net (fo=11, routed)          4.056    46.880    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[23]
    RAMB36_X1Y13         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_5/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X1Y13         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                 53.272    

Slack (MET) :             53.293ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        45.886ns  (logic 17.339ns (37.787%)  route 28.547ns (62.213%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[20])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[20]
                         net (fo=1, routed)           1.024    42.558    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[18]
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124    42.682 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]_INST_0/O
                         net (fo=11, routed)          4.177    46.859    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[18]
    RAMB36_X1Y16         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -46.859    
  -------------------------------------------------------------------
                         slack                                 53.293    

Slack (MET) :             53.319ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.339ns (37.809%)  route 28.521ns (62.191%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[30])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[30]
                         net (fo=1, routed)           1.224    42.757    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[26]
    SLICE_X14Y52         LUT6 (Prop_lut6_I0_O)        0.124    42.881 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[26]_INST_0/O
                         net (fo=11, routed)          3.952    46.833    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[26]
    RAMB36_X2Y14         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -46.833    
  -------------------------------------------------------------------
                         slack                                 53.319    

Slack (MET) :             53.361ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        45.818ns  (logic 17.339ns (37.843%)  route 28.479ns (62.157%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[29])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[29]
                         net (fo=1, routed)           1.014    42.548    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[25]
    SLICE_X15Y52         LUT6 (Prop_lut6_I0_O)        0.124    42.672 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[25]_INST_0/O
                         net (fo=11, routed)          4.119    46.791    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[25]
    RAMB36_X2Y14         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -46.791    
  -------------------------------------------------------------------
                         slack                                 53.361    

Slack (MET) :             53.449ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ap_clk rise@100.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        45.730ns  (logic 17.339ns (37.916%)  route 28.391ns (62.084%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=4 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 100.924 - 100.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.973     0.973    ap_clk
    SLICE_X16Y16         FDRE                                         r  ap_CS_fsm_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[54]/Q
                         net (fo=92, routed)          6.656     8.085    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/ap_CS_fsm_reg[71][2]
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85/O
                         net (fo=1, routed)           1.188     9.397    weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_85_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.521 r  weightsConv2_U/lenetSynthMatlab_fYi_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_21/O
                         net (fo=2, routed)           2.322    11.843    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    15.879 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    15.881    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    17.399 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          2.190    19.589    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.124    19.713 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.679    20.392    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.516 f  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.527    22.043    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.153    22.196 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=6, routed)           1.216    23.412    biasFC2_U/lenetSynthMatlab_jbC_rom_U/m_axis_result_tdata[16]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327    23.739 r  biasFC2_U/lenetSynthMatlab_jbC_rom_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_179/O
                         net (fo=1, routed)           0.858    24.597    fv16_U/lenetSynthMatlab_Aem_ram_U/q0_reg_14
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.721 r  fv16_U/lenetSynthMatlab_Aem_ram_U/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u_i_48/O
                         net (fo=5, routed)           0.801    25.522    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[16]
    SLICE_X17Y48         LUT4 (Prop_lut4_I0_O)        0.124    25.646 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    25.646    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.178 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.178    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.292 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.129    27.421    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.124    27.545 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_18/O
                         net (fo=2, routed)           0.936    28.481    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[8]_PATTERNDETECT)
                                                      5.636    34.117 f  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.499    35.616    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.124    35.740 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[3].LSB_i_2/O
                         net (fo=3, routed)           0.668    36.407    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/mant_norm[1]
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124    36.531 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB/O
                         net (fo=1, routed)           0.784    37.316    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[3].MSB__0
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.150    37.466 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.326    37.791    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.326    38.117 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    38.117    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.650 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.650    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.965 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.565    39.531    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[34]_P[3])
                                                      2.003    41.534 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[3]
                         net (fo=1, routed)           1.150    42.683    lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[1]
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    42.807 r  lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[1]_INST_0/O
                         net (fo=11, routed)          3.896    46.703    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/DSP[1]
    RAMB36_X1Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)   100.000   100.000 r  
                                                      0.000   100.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.924   100.924    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ap_clk
    RAMB36_X1Y15         RAMB36E1                                     r  conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000   100.924    
                         clock uncertainty           -0.035   100.889    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   100.152    conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                        100.152    
                         arrival time                         -46.703    
  -------------------------------------------------------------------
                         slack                                 53.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            biasConv1_load_reg_4218_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    biasConv1_U/lenetSynthMatlab_cud_rom_U/ap_clk
    SLICE_X31Y43         FDRE                                         r  biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[21]/Q
                         net (fo=1, routed)           0.054     0.605    biasConv1_U_n_8
    SLICE_X30Y43         FDRE                                         r  biasConv1_load_reg_4218_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X30Y43         FDRE                                         r  biasConv1_load_reg_4218_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.076     0.508    biasConv1_load_reg_4218_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 b_k_6_reg_4667_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            b_k_2_reg_1149_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    ap_clk
    SLICE_X49Y50         FDRE                                         r  b_k_6_reg_4667_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  b_k_6_reg_4667_reg[0]/Q
                         net (fo=1, routed)           0.058     0.610    b_k_6_reg_4667[0]
    SLICE_X48Y50         FDRE                                         r  b_k_2_reg_1149_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X48Y50         FDRE                                         r  b_k_2_reg_1149_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.046     0.478    b_k_2_reg_1149_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 k_5_reg_1307_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            k_21_reg_4902_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    ap_clk
    SLICE_X35Y37         FDRE                                         r  k_5_reg_1307_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_5_reg_1307_reg[2]/Q
                         net (fo=11, routed)          0.089     0.641    k_5_reg_1307_reg_n_0_[2]
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.686 r  k_21_reg_4902[5]_i_1/O
                         net (fo=1, routed)           0.000     0.686    k_21_fu_3993_p2[5]
    SLICE_X34Y37         FDRE                                         r  k_21_reg_4902_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X34Y37         FDRE                                         r  k_21_reg_4902_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.121     0.553    k_21_reg_4902_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            biasConv1_load_reg_4218_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.787%)  route 0.103ns (42.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    biasConv1_U/lenetSynthMatlab_cud_rom_U/ap_clk
    SLICE_X32Y43         FDRE                                         r  biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.654    biasConv1_U_n_27
    SLICE_X30Y43         FDRE                                         r  biasConv1_load_reg_4218_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X30Y43         FDRE                                         r  biasConv1_load_reg_4218_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.075     0.507    biasConv1_load_reg_4218_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 grp_f_sum_fu_1404/b_k_10_reg_311_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            grp_f_sum_fu_1404/b_k_reg_90_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    grp_f_sum_fu_1404/ap_clk
    SLICE_X30Y13         FDRE                                         r  grp_f_sum_fu_1404/b_k_10_reg_311_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  grp_f_sum_fu_1404/b_k_10_reg_311_reg[0]/Q
                         net (fo=1, routed)           0.051     0.625    grp_f_sum_fu_1404/b_k_10_reg_311[0]
    SLICE_X31Y13         FDRE                                         r  grp_f_sum_fu_1404/b_k_reg_90_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    grp_f_sum_fu_1404/ap_clk
    SLICE_X31Y13         FDRE                                         r  grp_f_sum_fu_1404/b_k_reg_90_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.046     0.478    grp_f_sum_fu_1404/b_k_reg_90_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 b_k_6_reg_4667_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            b_k_2_reg_1149_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    ap_clk
    SLICE_X49Y50         FDRE                                         r  b_k_6_reg_4667_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  b_k_6_reg_4667_reg[2]/Q
                         net (fo=1, routed)           0.059     0.597    b_k_6_reg_4667[2]
    SLICE_X48Y50         FDRE                                         r  b_k_2_reg_1149_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X48Y50         FDRE                                         r  b_k_2_reg_1149_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.016     0.448    b_k_2_reg_1149_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 b_k_7_reg_4851_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            b_k_3_reg_1275_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    ap_clk
    SLICE_X16Y17         FDRE                                         r  b_k_7_reg_4851_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  b_k_7_reg_4851_reg[4]/Q
                         net (fo=1, routed)           0.059     0.597    b_k_7_reg_4851[4]
    SLICE_X17Y17         FDRE                                         r  b_k_3_reg_1275_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X17Y17         FDRE                                         r  b_k_3_reg_1275_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.016     0.448    b_k_3_reg_1275_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 f_7_reg_4515_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            f_2_reg_1037_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    ap_clk
    SLICE_X41Y52         FDRE                                         r  f_7_reg_4515_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  f_7_reg_4515_reg[2]/Q
                         net (fo=1, routed)           0.059     0.597    f_7_reg_4515[2]
    SLICE_X40Y52         FDRE                                         r  f_2_reg_1037_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X40Y52         FDRE                                         r  f_2_reg_1037_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.016     0.448    f_2_reg_1037_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 grp_f_sum_fu_1404/c_k_1_reg_361_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            grp_f_sum_fu_1404/c_k_reg_123_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    grp_f_sum_fu_1404/ap_clk
    SLICE_X24Y13         FDRE                                         r  grp_f_sum_fu_1404/c_k_1_reg_361_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  grp_f_sum_fu_1404/c_k_1_reg_361_reg[2]/Q
                         net (fo=1, routed)           0.059     0.597    grp_f_sum_fu_1404/c_k_1_reg_361[2]
    SLICE_X25Y13         FDRE                                         r  grp_f_sum_fu_1404/c_k_reg_123_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    grp_f_sum_fu_1404/ap_clk
    SLICE_X25Y13         FDRE                                         r  grp_f_sum_fu_1404/c_k_reg_123_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.016     0.448    grp_f_sum_fu_1404/c_k_reg_123_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 colOutIdx_8_reg_1387_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            colOutIdx_14_reg_4981_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.458%)  route 0.114ns (37.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.410     0.410    ap_clk
    SLICE_X31Y36         FDRE                                         r  colOutIdx_8_reg_1387_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  colOutIdx_8_reg_1387_reg[1]/Q
                         net (fo=10, routed)          0.114     0.665    colOutIdx_8_reg_1387_reg_n_0_[1]
    SLICE_X30Y36         LUT3 (Prop_lut3_I1_O)        0.048     0.713 r  colOutIdx_14_reg_4981[2]_i_1/O
                         net (fo=1, routed)           0.000     0.713    colOutIdx_14_fu_4168_p2[2]
    SLICE_X30Y36         FDRE                                         r  colOutIdx_14_reg_4981_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2204, unset)         0.432     0.432    ap_clk
    SLICE_X30Y36         FDRE                                         r  colOutIdx_14_reg_4981_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.131     0.563    colOutIdx_14_reg_4981_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y25  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y25  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y24  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y26  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X3Y23  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y23  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y23  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y9   weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y9   weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y3   weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_19/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y37  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y36  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y35  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y34  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK



