#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bf88589fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001bf88829ec0_0 .net "PC", 31 0, L_000001bf888aec50;  1 drivers
v000001bf8882a5a0_0 .net "cycles_consumed", 31 0, v000001bf88829240_0;  1 drivers
v000001bf88829c40_0 .var "input_clk", 0 0;
v000001bf88829d80_0 .var "rst", 0 0;
S_000001bf885996f0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001bf88589fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bf8876c790 .functor NOR 1, v000001bf88829c40_0, v000001bf8881a750_0, C4<0>, C4<0>;
L_000001bf8876bb50 .functor AND 1, v000001bf887ffdd0_0, v000001bf887fffb0_0, C4<1>, C4<1>;
L_000001bf8876b990 .functor AND 1, L_000001bf8876bb50, L_000001bf88828d40, C4<1>, C4<1>;
L_000001bf8876c170 .functor AND 1, v000001bf887ee290_0, v000001bf887ee150_0, C4<1>, C4<1>;
L_000001bf8876cb10 .functor AND 1, L_000001bf8876c170, L_000001bf8882a0a0, C4<1>, C4<1>;
L_000001bf8876c870 .functor AND 1, v000001bf88818e50_0, v000001bf88819f30_0, C4<1>, C4<1>;
L_000001bf8876c3a0 .functor AND 1, L_000001bf8876c870, L_000001bf88828700, C4<1>, C4<1>;
L_000001bf8876cc60 .functor AND 1, v000001bf887ffdd0_0, v000001bf887fffb0_0, C4<1>, C4<1>;
L_000001bf8876ccd0 .functor AND 1, L_000001bf8876cc60, L_000001bf888288e0, C4<1>, C4<1>;
L_000001bf8876cdb0 .functor AND 1, v000001bf887ee290_0, v000001bf887ee150_0, C4<1>, C4<1>;
L_000001bf8876ce20 .functor AND 1, L_000001bf8876cdb0, L_000001bf88828e80, C4<1>, C4<1>;
L_000001bf8876ce90 .functor AND 1, v000001bf88818e50_0, v000001bf88819f30_0, C4<1>, C4<1>;
L_000001bf8876d1a0 .functor AND 1, L_000001bf8876ce90, L_000001bf88828f20, C4<1>, C4<1>;
L_000001bf88834680 .functor NOT 1, L_000001bf8876c790, C4<0>, C4<0>, C4<0>;
L_000001bf88835800 .functor NOT 1, L_000001bf8876c790, C4<0>, C4<0>, C4<0>;
L_000001bf8889b3f0 .functor NOT 1, L_000001bf8876c790, C4<0>, C4<0>, C4<0>;
L_000001bf8889be70 .functor NOT 1, L_000001bf8876c790, C4<0>, C4<0>, C4<0>;
L_000001bf8889bd90 .functor NOT 1, L_000001bf8876c790, C4<0>, C4<0>, C4<0>;
L_000001bf888aec50 .functor BUFZ 32, v000001bf888168d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf8881c7d0_0 .net "EX1_ALU_OPER1", 31 0, L_000001bf88835fe0;  1 drivers
v000001bf8881b1f0_0 .net "EX1_ALU_OPER2", 31 0, L_000001bf8889b230;  1 drivers
v000001bf8881bd30_0 .net "EX1_PC", 31 0, v000001bf887feb10_0;  1 drivers
v000001bf8881cc30_0 .net "EX1_PFC", 31 0, v000001bf887fe070_0;  1 drivers
v000001bf8881abb0_0 .net "EX1_PFC_to_IF", 31 0, L_000001bf8882f1e0;  1 drivers
v000001bf8881b010_0 .net "EX1_forward_to_B", 31 0, v000001bf887fda30_0;  1 drivers
v000001bf8881bc90_0 .net "EX1_is_beq", 0 0, v000001bf887fef70_0;  1 drivers
v000001bf8881cff0_0 .net "EX1_is_bne", 0 0, v000001bf887fecf0_0;  1 drivers
v000001bf8881ceb0_0 .net "EX1_is_jal", 0 0, v000001bf887fdcb0_0;  1 drivers
v000001bf8881be70_0 .net "EX1_is_jr", 0 0, v000001bf887fddf0_0;  1 drivers
v000001bf8881bfb0_0 .net "EX1_is_oper2_immed", 0 0, v000001bf887fdad0_0;  1 drivers
v000001bf8881bf10_0 .net "EX1_memread", 0 0, v000001bf887fe390_0;  1 drivers
v000001bf8881bdd0_0 .net "EX1_memwrite", 0 0, v000001bf887fe750_0;  1 drivers
v000001bf8881c550_0 .net "EX1_opcode", 11 0, v000001bf887fd3f0_0;  1 drivers
v000001bf8881c910_0 .net "EX1_predicted", 0 0, v000001bf887fd0d0_0;  1 drivers
v000001bf8881b650_0 .net "EX1_rd_ind", 4 0, v000001bf887fd530_0;  1 drivers
v000001bf8881b290_0 .net "EX1_rd_indzero", 0 0, v000001bf887fd710_0;  1 drivers
v000001bf8881c9b0_0 .net "EX1_regwrite", 0 0, v000001bf887fe4d0_0;  1 drivers
v000001bf8881b830_0 .net "EX1_rs1", 31 0, v000001bf887fe430_0;  1 drivers
v000001bf8881ae30_0 .net "EX1_rs1_ind", 4 0, v000001bf887fe6b0_0;  1 drivers
v000001bf8881d090_0 .net "EX1_rs2", 31 0, v000001bf887fe2f0_0;  1 drivers
v000001bf8881d130_0 .net "EX1_rs2_ind", 4 0, v000001bf887fce50_0;  1 drivers
v000001bf8881b790_0 .net "EX1_rs2_out", 31 0, L_000001bf8889a2e0;  1 drivers
v000001bf8881c4b0_0 .net "EX2_ALU_OPER1", 31 0, v000001bf887ff1f0_0;  1 drivers
v000001bf8881b330_0 .net "EX2_ALU_OPER2", 31 0, v000001bf887ffc90_0;  1 drivers
v000001bf8881b8d0_0 .net "EX2_ALU_OUT", 31 0, L_000001bf8882d0c0;  1 drivers
v000001bf8881c870_0 .net "EX2_PC", 31 0, v000001bf888005f0_0;  1 drivers
v000001bf8881b0b0_0 .net "EX2_PFC_to_IF", 31 0, v000001bf888007d0_0;  1 drivers
v000001bf8881cb90_0 .net "EX2_forward_to_B", 31 0, v000001bf887ff6f0_0;  1 drivers
v000001bf8881cd70_0 .net "EX2_is_beq", 0 0, v000001bf887ffe70_0;  1 drivers
v000001bf8881c230_0 .net "EX2_is_bne", 0 0, v000001bf887fff10_0;  1 drivers
v000001bf8881caf0_0 .net "EX2_is_jal", 0 0, v000001bf887ff650_0;  1 drivers
v000001bf8881b970_0 .net "EX2_is_jr", 0 0, v000001bf887ff790_0;  1 drivers
v000001bf8881acf0_0 .net "EX2_is_oper2_immed", 0 0, v000001bf887ff290_0;  1 drivers
v000001bf8881b6f0_0 .net "EX2_memread", 0 0, v000001bf887ffa10_0;  1 drivers
v000001bf8881b150_0 .net "EX2_memwrite", 0 0, v000001bf887ff3d0_0;  1 drivers
v000001bf8881ba10_0 .net "EX2_opcode", 11 0, v000001bf887ff8d0_0;  1 drivers
v000001bf8881ccd0_0 .net "EX2_predicted", 0 0, v000001bf887ff470_0;  1 drivers
v000001bf8881b3d0_0 .net "EX2_rd_ind", 4 0, v000001bf887ffd30_0;  1 drivers
v000001bf8881b470_0 .net "EX2_rd_indzero", 0 0, v000001bf887fffb0_0;  1 drivers
v000001bf8881b510_0 .net "EX2_regwrite", 0 0, v000001bf887ffdd0_0;  1 drivers
v000001bf8881ce10_0 .net "EX2_rs1", 31 0, v000001bf88800050_0;  1 drivers
v000001bf8881ad90_0 .net "EX2_rs1_ind", 4 0, v000001bf88800190_0;  1 drivers
v000001bf8881bab0_0 .net "EX2_rs2_ind", 4 0, v000001bf88800230_0;  1 drivers
v000001bf8881d1d0_0 .net "EX2_rs2_out", 31 0, v000001bf88800370_0;  1 drivers
v000001bf8881c2d0_0 .net "ID_INST", 31 0, v000001bf88808ee0_0;  1 drivers
v000001bf8881d270_0 .net "ID_PC", 31 0, v000001bf88808c60_0;  1 drivers
v000001bf8881ab10_0 .net "ID_PFC_to_EX", 31 0, L_000001bf8882b680;  1 drivers
v000001bf8881ac50_0 .net "ID_PFC_to_IF", 31 0, L_000001bf8882c760;  1 drivers
v000001bf8881bb50_0 .net "ID_forward_to_B", 31 0, L_000001bf8882bb80;  1 drivers
v000001bf8881c190_0 .net "ID_is_beq", 0 0, L_000001bf8882bfe0;  1 drivers
v000001bf8881c0f0_0 .net "ID_is_bne", 0 0, L_000001bf8882c080;  1 drivers
v000001bf8881c370_0 .net "ID_is_j", 0 0, L_000001bf8882f6e0;  1 drivers
v000001bf8881aed0_0 .net "ID_is_jal", 0 0, L_000001bf8882f140;  1 drivers
v000001bf8881bbf0_0 .net "ID_is_jr", 0 0, L_000001bf8882c260;  1 drivers
v000001bf8881c410_0 .net "ID_is_oper2_immed", 0 0, L_000001bf88834290;  1 drivers
v000001bf8881c690_0 .net "ID_memread", 0 0, L_000001bf8882dca0;  1 drivers
v000001bf8881c5f0_0 .net "ID_memwrite", 0 0, L_000001bf8882f500;  1 drivers
v000001bf8881af70_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  1 drivers
v000001bf8881c730_0 .net "ID_predicted", 0 0, v000001bf88801640_0;  1 drivers
v000001bf8881d6d0_0 .net "ID_rd_ind", 4 0, v000001bf88815ed0_0;  1 drivers
v000001bf8881d310_0 .net "ID_regwrite", 0 0, L_000001bf8882e920;  1 drivers
v000001bf8881d3b0_0 .net "ID_rs1", 31 0, v000001bf88806e60_0;  1 drivers
v000001bf8881d590_0 .net "ID_rs1_ind", 4 0, v000001bf888166f0_0;  1 drivers
v000001bf8881d450_0 .net "ID_rs2", 31 0, v000001bf888068c0_0;  1 drivers
v000001bf8881d4f0_0 .net "ID_rs2_ind", 4 0, v000001bf88816650_0;  1 drivers
v000001bf8881d9f0_0 .net "IF_INST", 31 0, L_000001bf88835250;  1 drivers
v000001bf8881d630_0 .net "IF_pc", 31 0, v000001bf888168d0_0;  1 drivers
v000001bf8881d8b0_0 .net "MEM_ALU_OUT", 31 0, v000001bf887ed750_0;  1 drivers
v000001bf8881d950_0 .net "MEM_Data_mem_out", 31 0, v000001bf88819170_0;  1 drivers
v000001bf8881d770_0 .net "MEM_memread", 0 0, v000001bf887ed6b0_0;  1 drivers
v000001bf8881d810_0 .net "MEM_memwrite", 0 0, v000001bf887ed250_0;  1 drivers
v000001bf88828980_0 .net "MEM_opcode", 11 0, v000001bf887edd90_0;  1 drivers
v000001bf88829420_0 .net "MEM_rd_ind", 4 0, v000001bf887ee1f0_0;  1 drivers
v000001bf88828a20_0 .net "MEM_rd_indzero", 0 0, v000001bf887ee150_0;  1 drivers
v000001bf8882a140_0 .net "MEM_regwrite", 0 0, v000001bf887ee290_0;  1 drivers
v000001bf888280c0_0 .net "MEM_rs2", 31 0, v000001bf887eda70_0;  1 drivers
v000001bf8882a780_0 .net "PC", 31 0, L_000001bf888aec50;  alias, 1 drivers
v000001bf88828ac0_0 .net "STALL_ID1_FLUSH", 0 0, v000001bf88802c20_0;  1 drivers
v000001bf88829060_0 .net "STALL_ID2_FLUSH", 0 0, v000001bf88802cc0_0;  1 drivers
v000001bf888285c0_0 .net "STALL_IF_FLUSH", 0 0, v000001bf888051a0_0;  1 drivers
v000001bf8882a320_0 .net "WB_ALU_OUT", 31 0, v000001bf88818db0_0;  1 drivers
v000001bf88829100_0 .net "WB_Data_mem_out", 31 0, v000001bf88819e90_0;  1 drivers
v000001bf888282a0_0 .net "WB_memread", 0 0, v000001bf8881a390_0;  1 drivers
v000001bf88828b60_0 .net "WB_rd_ind", 4 0, v000001bf8881aa70_0;  1 drivers
v000001bf88829600_0 .net "WB_rd_indzero", 0 0, v000001bf88819f30_0;  1 drivers
v000001bf88828160_0 .net "WB_regwrite", 0 0, v000001bf88818e50_0;  1 drivers
v000001bf8882a640_0 .net "Wrong_prediction", 0 0, L_000001bf8889be00;  1 drivers
v000001bf88829e20_0 .net *"_ivl_1", 0 0, L_000001bf8876bb50;  1 drivers
v000001bf8882a820_0 .net *"_ivl_13", 0 0, L_000001bf8876c870;  1 drivers
v000001bf88829f60_0 .net *"_ivl_14", 0 0, L_000001bf88828700;  1 drivers
v000001bf88828340_0 .net *"_ivl_19", 0 0, L_000001bf8876cc60;  1 drivers
v000001bf8882a280_0 .net *"_ivl_2", 0 0, L_000001bf88828d40;  1 drivers
v000001bf8882a000_0 .net *"_ivl_20", 0 0, L_000001bf888288e0;  1 drivers
v000001bf88828200_0 .net *"_ivl_25", 0 0, L_000001bf8876cdb0;  1 drivers
v000001bf888291a0_0 .net *"_ivl_26", 0 0, L_000001bf88828e80;  1 drivers
v000001bf8882a3c0_0 .net *"_ivl_31", 0 0, L_000001bf8876ce90;  1 drivers
v000001bf88828fc0_0 .net *"_ivl_32", 0 0, L_000001bf88828f20;  1 drivers
v000001bf88828c00_0 .net *"_ivl_40", 31 0, L_000001bf8882da20;  1 drivers
L_000001bf88850c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88829ce0_0 .net *"_ivl_43", 26 0, L_000001bf88850c58;  1 drivers
L_000001bf88850ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf888294c0_0 .net/2u *"_ivl_44", 31 0, L_000001bf88850ca0;  1 drivers
v000001bf8882a460_0 .net *"_ivl_52", 31 0, L_000001bf8889e350;  1 drivers
L_000001bf88850d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88829a60_0 .net *"_ivl_55", 26 0, L_000001bf88850d30;  1 drivers
L_000001bf88850d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88829560_0 .net/2u *"_ivl_56", 31 0, L_000001bf88850d78;  1 drivers
v000001bf88828840_0 .net *"_ivl_7", 0 0, L_000001bf8876c170;  1 drivers
v000001bf8882a500_0 .net *"_ivl_8", 0 0, L_000001bf8882a0a0;  1 drivers
v000001bf88829880_0 .net "alu_selA", 1 0, L_000001bf888287a0;  1 drivers
v000001bf8882a6e0_0 .net "alu_selB", 1 0, L_000001bf8882c6c0;  1 drivers
v000001bf888299c0_0 .net "clk", 0 0, L_000001bf8876c790;  1 drivers
v000001bf88829240_0 .var "cycles_consumed", 31 0;
v000001bf888292e0_0 .net "exhaz", 0 0, L_000001bf8876cb10;  1 drivers
v000001bf88829380_0 .net "exhaz2", 0 0, L_000001bf8876ce20;  1 drivers
v000001bf88828de0_0 .net "hlt", 0 0, v000001bf8881a750_0;  1 drivers
v000001bf888296a0_0 .net "idhaz", 0 0, L_000001bf8876b990;  1 drivers
v000001bf888297e0_0 .net "idhaz2", 0 0, L_000001bf8876ccd0;  1 drivers
v000001bf88829740_0 .net "if_id_write", 0 0, v000001bf88804ca0_0;  1 drivers
v000001bf888283e0_0 .net "input_clk", 0 0, v000001bf88829c40_0;  1 drivers
v000001bf8882a1e0_0 .net "is_branch_and_taken", 0 0, L_000001bf88835790;  1 drivers
v000001bf88828480_0 .net "memhaz", 0 0, L_000001bf8876c3a0;  1 drivers
v000001bf88828ca0_0 .net "memhaz2", 0 0, L_000001bf8876d1a0;  1 drivers
v000001bf88829920_0 .net "pc_src", 2 0, L_000001bf8882b4a0;  1 drivers
v000001bf88828520_0 .net "pc_write", 0 0, v000001bf88804b60_0;  1 drivers
v000001bf88828660_0 .net "rst", 0 0, v000001bf88829d80_0;  1 drivers
v000001bf88829b00_0 .net "store_rs2_forward", 1 0, L_000001bf8882bae0;  1 drivers
v000001bf88829ba0_0 .net "wdata_to_reg_file", 31 0, L_000001bf888af9e0;  1 drivers
E_000001bf8878ac70/0 .event negedge, v000001bf888015a0_0;
E_000001bf8878ac70/1 .event posedge, v000001bf887ee650_0;
E_000001bf8878ac70 .event/or E_000001bf8878ac70/0, E_000001bf8878ac70/1;
L_000001bf88828d40 .cmp/eq 5, v000001bf887ffd30_0, v000001bf887fe6b0_0;
L_000001bf8882a0a0 .cmp/eq 5, v000001bf887ee1f0_0, v000001bf887fe6b0_0;
L_000001bf88828700 .cmp/eq 5, v000001bf8881aa70_0, v000001bf887fe6b0_0;
L_000001bf888288e0 .cmp/eq 5, v000001bf887ffd30_0, v000001bf887fce50_0;
L_000001bf88828e80 .cmp/eq 5, v000001bf887ee1f0_0, v000001bf887fce50_0;
L_000001bf88828f20 .cmp/eq 5, v000001bf8881aa70_0, v000001bf887fce50_0;
L_000001bf8882da20 .concat [ 5 27 0 0], v000001bf88815ed0_0, L_000001bf88850c58;
L_000001bf8882e740 .cmp/ne 32, L_000001bf8882da20, L_000001bf88850ca0;
L_000001bf8889e350 .concat [ 5 27 0 0], v000001bf887ffd30_0, L_000001bf88850d30;
L_000001bf8889e490 .cmp/ne 32, L_000001bf8889e350, L_000001bf88850d78;
S_000001bf8864d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bf8876c8e0 .functor NOT 1, L_000001bf8876cb10, C4<0>, C4<0>, C4<0>;
L_000001bf8876c4f0 .functor AND 1, L_000001bf8876c3a0, L_000001bf8876c8e0, C4<1>, C4<1>;
L_000001bf8876c950 .functor OR 1, L_000001bf8876b990, L_000001bf8876c4f0, C4<0>, C4<0>;
L_000001bf8876cbf0 .functor OR 1, L_000001bf8876b990, L_000001bf8876cb10, C4<0>, C4<0>;
v000001bf88786a40_0 .net *"_ivl_12", 0 0, L_000001bf8876cbf0;  1 drivers
v000001bf887867c0_0 .net *"_ivl_2", 0 0, L_000001bf8876c8e0;  1 drivers
v000001bf88786cc0_0 .net *"_ivl_5", 0 0, L_000001bf8876c4f0;  1 drivers
v000001bf88786860_0 .net *"_ivl_7", 0 0, L_000001bf8876c950;  1 drivers
v000001bf88787080_0 .net "alu_selA", 1 0, L_000001bf888287a0;  alias, 1 drivers
v000001bf887860e0_0 .net "exhaz", 0 0, L_000001bf8876cb10;  alias, 1 drivers
v000001bf887858c0_0 .net "idhaz", 0 0, L_000001bf8876b990;  alias, 1 drivers
v000001bf88785960_0 .net "memhaz", 0 0, L_000001bf8876c3a0;  alias, 1 drivers
L_000001bf888287a0 .concat8 [ 1 1 0 0], L_000001bf8876c950, L_000001bf8876cbf0;
S_000001bf8864d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bf8876cf70 .functor NOT 1, L_000001bf8876ce20, C4<0>, C4<0>, C4<0>;
L_000001bf8876d130 .functor AND 1, L_000001bf8876d1a0, L_000001bf8876cf70, C4<1>, C4<1>;
L_000001bf8876d210 .functor OR 1, L_000001bf8876ccd0, L_000001bf8876d130, C4<0>, C4<0>;
L_000001bf8876ba70 .functor NOT 1, v000001bf887fdad0_0, C4<0>, C4<0>, C4<0>;
L_000001bf8876bae0 .functor AND 1, L_000001bf8876d210, L_000001bf8876ba70, C4<1>, C4<1>;
L_000001bf8876bbc0 .functor OR 1, L_000001bf8876ccd0, L_000001bf8876ce20, C4<0>, C4<0>;
L_000001bf8876bd80 .functor NOT 1, v000001bf887fdad0_0, C4<0>, C4<0>, C4<0>;
L_000001bf8876d440 .functor AND 1, L_000001bf8876bbc0, L_000001bf8876bd80, C4<1>, C4<1>;
v000001bf88786e00_0 .net "EX1_is_oper2_immed", 0 0, v000001bf887fdad0_0;  alias, 1 drivers
v000001bf88785c80_0 .net *"_ivl_11", 0 0, L_000001bf8876bae0;  1 drivers
v000001bf88785d20_0 .net *"_ivl_16", 0 0, L_000001bf8876bbc0;  1 drivers
v000001bf88786fe0_0 .net *"_ivl_17", 0 0, L_000001bf8876bd80;  1 drivers
v000001bf88785f00_0 .net *"_ivl_2", 0 0, L_000001bf8876cf70;  1 drivers
v000001bf88786f40_0 .net *"_ivl_20", 0 0, L_000001bf8876d440;  1 drivers
v000001bf88786900_0 .net *"_ivl_5", 0 0, L_000001bf8876d130;  1 drivers
v000001bf887869a0_0 .net *"_ivl_7", 0 0, L_000001bf8876d210;  1 drivers
v000001bf88785dc0_0 .net *"_ivl_8", 0 0, L_000001bf8876ba70;  1 drivers
v000001bf88786ea0_0 .net "alu_selB", 1 0, L_000001bf8882c6c0;  alias, 1 drivers
v000001bf887876c0_0 .net "exhaz", 0 0, L_000001bf8876ce20;  alias, 1 drivers
v000001bf88787120_0 .net "idhaz", 0 0, L_000001bf8876ccd0;  alias, 1 drivers
v000001bf88787260_0 .net "memhaz", 0 0, L_000001bf8876d1a0;  alias, 1 drivers
L_000001bf8882c6c0 .concat8 [ 1 1 0 0], L_000001bf8876bae0, L_000001bf8876d440;
S_000001bf885229c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bf8876d590 .functor NOT 1, L_000001bf8876ce20, C4<0>, C4<0>, C4<0>;
L_000001bf8876d670 .functor AND 1, L_000001bf8876d1a0, L_000001bf8876d590, C4<1>, C4<1>;
L_000001bf8876d520 .functor OR 1, L_000001bf8876ccd0, L_000001bf8876d670, C4<0>, C4<0>;
L_000001bf8876d600 .functor OR 1, L_000001bf8876ccd0, L_000001bf8876ce20, C4<0>, C4<0>;
v000001bf88787300_0 .net *"_ivl_12", 0 0, L_000001bf8876d600;  1 drivers
v000001bf887873a0_0 .net *"_ivl_2", 0 0, L_000001bf8876d590;  1 drivers
v000001bf88787440_0 .net *"_ivl_5", 0 0, L_000001bf8876d670;  1 drivers
v000001bf887874e0_0 .net *"_ivl_7", 0 0, L_000001bf8876d520;  1 drivers
v000001bf88787580_0 .net "exhaz", 0 0, L_000001bf8876ce20;  alias, 1 drivers
v000001bf88787620_0 .net "idhaz", 0 0, L_000001bf8876ccd0;  alias, 1 drivers
v000001bf887127b0_0 .net "memhaz", 0 0, L_000001bf8876d1a0;  alias, 1 drivers
v000001bf88711590_0 .net "store_rs2_forward", 1 0, L_000001bf8882bae0;  alias, 1 drivers
L_000001bf8882bae0 .concat8 [ 1 1 0 0], L_000001bf8876d520, L_000001bf8876d600;
S_000001bf88522b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bf88712c10_0 .net "EX_ALU_OUT", 31 0, L_000001bf8882d0c0;  alias, 1 drivers
v000001bf88712d50_0 .net "EX_memread", 0 0, v000001bf887ffa10_0;  alias, 1 drivers
v000001bf886ecd90_0 .net "EX_memwrite", 0 0, v000001bf887ff3d0_0;  alias, 1 drivers
v000001bf886ed150_0 .net "EX_opcode", 11 0, v000001bf887ff8d0_0;  alias, 1 drivers
v000001bf887eeab0_0 .net "EX_rd_ind", 4 0, v000001bf887ffd30_0;  alias, 1 drivers
v000001bf887eedd0_0 .net "EX_rd_indzero", 0 0, L_000001bf8889e490;  1 drivers
v000001bf887ee470_0 .net "EX_regwrite", 0 0, v000001bf887ffdd0_0;  alias, 1 drivers
v000001bf887ecf30_0 .net "EX_rs2_out", 31 0, v000001bf88800370_0;  alias, 1 drivers
v000001bf887ed750_0 .var "MEM_ALU_OUT", 31 0;
v000001bf887ed6b0_0 .var "MEM_memread", 0 0;
v000001bf887ed250_0 .var "MEM_memwrite", 0 0;
v000001bf887edd90_0 .var "MEM_opcode", 11 0;
v000001bf887ee1f0_0 .var "MEM_rd_ind", 4 0;
v000001bf887ee150_0 .var "MEM_rd_indzero", 0 0;
v000001bf887ee290_0 .var "MEM_regwrite", 0 0;
v000001bf887eda70_0 .var "MEM_rs2", 31 0;
v000001bf887eec90_0 .net "clk", 0 0, L_000001bf8889be70;  1 drivers
v000001bf887ee650_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
E_000001bf8878b0f0 .event posedge, v000001bf887ee650_0, v000001bf887eec90_0;
S_000001bf88579b20 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bf885614e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88561518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88561550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf88561588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf885615c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf885615f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88561630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf88561668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf885616a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf885616d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf88561710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf88561748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf88561780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf885617b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf885617f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf88561828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf88561860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf88561898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf885618d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf88561908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf88561940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf88561978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf885619b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf885619e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf88561a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf8889af20 .functor XOR 1, L_000001bf8889aeb0, v000001bf887ff470_0, C4<0>, C4<0>;
L_000001bf8889bcb0 .functor NOT 1, L_000001bf8889af20, C4<0>, C4<0>, C4<0>;
L_000001bf8889bd20 .functor OR 1, v000001bf88829d80_0, L_000001bf8889bcb0, C4<0>, C4<0>;
L_000001bf8889be00 .functor NOT 1, L_000001bf8889bd20, C4<0>, C4<0>, C4<0>;
v000001bf887f1800_0 .net "ALU_OP", 3 0, v000001bf887f0cc0_0;  1 drivers
v000001bf887f37e0_0 .net "BranchDecision", 0 0, L_000001bf8889aeb0;  1 drivers
v000001bf887f4780_0 .net "CF", 0 0, v000001bf887f3240_0;  1 drivers
v000001bf887f40a0_0 .net "EX_opcode", 11 0, v000001bf887ff8d0_0;  alias, 1 drivers
v000001bf887f3f60_0 .net "Wrong_prediction", 0 0, L_000001bf8889be00;  alias, 1 drivers
v000001bf887f4140_0 .net "ZF", 0 0, L_000001bf8889b770;  1 drivers
L_000001bf88850ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bf887f3560_0 .net/2u *"_ivl_0", 31 0, L_000001bf88850ce8;  1 drivers
v000001bf887f3920_0 .net *"_ivl_11", 0 0, L_000001bf8889bd20;  1 drivers
v000001bf887f4460_0 .net *"_ivl_2", 31 0, L_000001bf8882f460;  1 drivers
v000001bf887f3880_0 .net *"_ivl_6", 0 0, L_000001bf8889af20;  1 drivers
v000001bf887f3d80_0 .net *"_ivl_8", 0 0, L_000001bf8889bcb0;  1 drivers
v000001bf887f39c0_0 .net "alu_out", 31 0, L_000001bf8882d0c0;  alias, 1 drivers
v000001bf887f3ec0_0 .net "alu_outw", 31 0, v000001bf887f1760_0;  1 drivers
v000001bf887f3420_0 .net "is_beq", 0 0, v000001bf887ffe70_0;  alias, 1 drivers
v000001bf887f43c0_0 .net "is_bne", 0 0, v000001bf887fff10_0;  alias, 1 drivers
v000001bf887f4000_0 .net "is_jal", 0 0, v000001bf887ff650_0;  alias, 1 drivers
v000001bf887f45a0_0 .net "oper1", 31 0, v000001bf887ff1f0_0;  alias, 1 drivers
v000001bf887f41e0_0 .net "oper2", 31 0, v000001bf887ffc90_0;  alias, 1 drivers
v000001bf887f3380_0 .net "pc", 31 0, v000001bf888005f0_0;  alias, 1 drivers
v000001bf887f3e20_0 .net "predicted", 0 0, v000001bf887ff470_0;  alias, 1 drivers
v000001bf887f3b00_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
L_000001bf8882f460 .arith/sum 32, v000001bf888005f0_0, L_000001bf88850ce8;
L_000001bf8882d0c0 .functor MUXZ 32, v000001bf887f1760_0, L_000001bf8882f460, v000001bf887ff650_0, C4<>;
S_000001bf88579cb0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bf88579b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bf8889ab30 .functor AND 1, v000001bf887ffe70_0, L_000001bf8889a6d0, C4<1>, C4<1>;
L_000001bf8889a740 .functor NOT 1, L_000001bf8889a6d0, C4<0>, C4<0>, C4<0>;
L_000001bf8889add0 .functor AND 1, v000001bf887fff10_0, L_000001bf8889a740, C4<1>, C4<1>;
L_000001bf8889aeb0 .functor OR 1, L_000001bf8889ab30, L_000001bf8889add0, C4<0>, C4<0>;
v000001bf887f2d40_0 .net "BranchDecision", 0 0, L_000001bf8889aeb0;  alias, 1 drivers
v000001bf887f1440_0 .net *"_ivl_2", 0 0, L_000001bf8889a740;  1 drivers
v000001bf887f18a0_0 .net "is_beq", 0 0, v000001bf887ffe70_0;  alias, 1 drivers
v000001bf887f0ea0_0 .net "is_beq_taken", 0 0, L_000001bf8889ab30;  1 drivers
v000001bf887f1940_0 .net "is_bne", 0 0, v000001bf887fff10_0;  alias, 1 drivers
v000001bf887f1bc0_0 .net "is_bne_taken", 0 0, L_000001bf8889add0;  1 drivers
v000001bf887f1580_0 .net "is_eq", 0 0, L_000001bf8889a6d0;  1 drivers
v000001bf887f14e0_0 .net "oper1", 31 0, v000001bf887ff1f0_0;  alias, 1 drivers
v000001bf887f2f20_0 .net "oper2", 31 0, v000001bf887ffc90_0;  alias, 1 drivers
S_000001bf885c31c0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bf88579cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bf8889a890 .functor XOR 1, L_000001bf8882ffa0, L_000001bf8882fe60, C4<0>, C4<0>;
L_000001bf8889b690 .functor XOR 1, L_000001bf8882ff00, L_000001bf8882f8c0, C4<0>, C4<0>;
L_000001bf8889b150 .functor XOR 1, L_000001bf8882fb40, L_000001bf8882f960, C4<0>, C4<0>;
L_000001bf8889b2a0 .functor XOR 1, L_000001bf8882fc80, L_000001bf8882fa00, C4<0>, C4<0>;
L_000001bf8889b310 .functor XOR 1, L_000001bf8882fd20, L_000001bf8882faa0, C4<0>, C4<0>;
L_000001bf8889a430 .functor XOR 1, L_000001bf8882fbe0, L_000001bf8882fdc0, C4<0>, C4<0>;
L_000001bf8889ac80 .functor XOR 1, L_000001bf888a3ad0, L_000001bf888a3850, C4<0>, C4<0>;
L_000001bf8889b9a0 .functor XOR 1, L_000001bf888a3170, L_000001bf888a3490, C4<0>, C4<0>;
L_000001bf88899f60 .functor XOR 1, L_000001bf888a3a30, L_000001bf888a3030, C4<0>, C4<0>;
L_000001bf8889b540 .functor XOR 1, L_000001bf888a51f0, L_000001bf888a4430, C4<0>, C4<0>;
L_000001bf8889a350 .functor XOR 1, L_000001bf888a46b0, L_000001bf888a4750, C4<0>, C4<0>;
L_000001bf8889a9e0 .functor XOR 1, L_000001bf888a4390, L_000001bf888a4c50, C4<0>, C4<0>;
L_000001bf8889a510 .functor XOR 1, L_000001bf888a3530, L_000001bf888a35d0, C4<0>, C4<0>;
L_000001bf8889b620 .functor XOR 1, L_000001bf888a5290, L_000001bf888a3710, C4<0>, C4<0>;
L_000001bf8889b700 .functor XOR 1, L_000001bf888a4890, L_000001bf888a5330, C4<0>, C4<0>;
L_000001bf8889aba0 .functor XOR 1, L_000001bf888a5650, L_000001bf888a3b70, C4<0>, C4<0>;
L_000001bf8889ba10 .functor XOR 1, L_000001bf888a3670, L_000001bf888a3c10, C4<0>, C4<0>;
L_000001bf8889b380 .functor XOR 1, L_000001bf888a3cb0, L_000001bf888a4a70, C4<0>, C4<0>;
L_000001bf8889aac0 .functor XOR 1, L_000001bf888a37b0, L_000001bf888a5150, C4<0>, C4<0>;
L_000001bf8889a4a0 .functor XOR 1, L_000001bf888a42f0, L_000001bf888a44d0, C4<0>, C4<0>;
L_000001bf8889ac10 .functor XOR 1, L_000001bf888a3210, L_000001bf888a30d0, C4<0>, C4<0>;
L_000001bf8889aa50 .functor XOR 1, L_000001bf888a3d50, L_000001bf888a4b10, C4<0>, C4<0>;
L_000001bf8889b460 .functor XOR 1, L_000001bf888a38f0, L_000001bf888a47f0, C4<0>, C4<0>;
L_000001bf8889a580 .functor XOR 1, L_000001bf888a3990, L_000001bf888a3df0, C4<0>, C4<0>;
L_000001bf8889ba80 .functor XOR 1, L_000001bf888a4e30, L_000001bf888a3e90, C4<0>, C4<0>;
L_000001bf8889a5f0 .functor XOR 1, L_000001bf888a3f30, L_000001bf888a4cf0, C4<0>, C4<0>;
L_000001bf8889a900 .functor XOR 1, L_000001bf888a3fd0, L_000001bf888a4930, C4<0>, C4<0>;
L_000001bf8889baf0 .functor XOR 1, L_000001bf888a4250, L_000001bf888a49d0, C4<0>, C4<0>;
L_000001bf8889a660 .functor XOR 1, L_000001bf888a5510, L_000001bf888a4bb0, C4<0>, C4<0>;
L_000001bf8889a970 .functor XOR 1, L_000001bf888a41b0, L_000001bf888a4070, C4<0>, C4<0>;
L_000001bf8889acf0 .functor XOR 1, L_000001bf888a4110, L_000001bf888a32b0, C4<0>, C4<0>;
L_000001bf8889b4d0 .functor XOR 1, L_000001bf888a55b0, L_000001bf888a4570, C4<0>, C4<0>;
L_000001bf8889a6d0/0/0 .functor OR 1, L_000001bf888a4610, L_000001bf888a53d0, L_000001bf888a4d90, L_000001bf888a4ed0;
L_000001bf8889a6d0/0/4 .functor OR 1, L_000001bf888a4f70, L_000001bf888a5010, L_000001bf888a50b0, L_000001bf888a5470;
L_000001bf8889a6d0/0/8 .functor OR 1, L_000001bf888a33f0, L_000001bf888a56f0, L_000001bf888a2f90, L_000001bf888a5dd0;
L_000001bf8889a6d0/0/12 .functor OR 1, L_000001bf888a5830, L_000001bf888a5b50, L_000001bf888a58d0, L_000001bf888a5ab0;
L_000001bf8889a6d0/0/16 .functor OR 1, L_000001bf888a5bf0, L_000001bf888a5c90, L_000001bf888a5d30, L_000001bf888a5970;
L_000001bf8889a6d0/0/20 .functor OR 1, L_000001bf888a5790, L_000001bf888a5a10, L_000001bf888a5e70, L_000001bf8889eb70;
L_000001bf8889a6d0/0/24 .functor OR 1, L_000001bf8889fbb0, L_000001bf8889e030, L_000001bf8889e2b0, L_000001bf8889f890;
L_000001bf8889a6d0/0/28 .functor OR 1, L_000001bf8889e3f0, L_000001bf8889e670, L_000001bf8889f750, L_000001bf8889e7b0;
L_000001bf8889a6d0/1/0 .functor OR 1, L_000001bf8889a6d0/0/0, L_000001bf8889a6d0/0/4, L_000001bf8889a6d0/0/8, L_000001bf8889a6d0/0/12;
L_000001bf8889a6d0/1/4 .functor OR 1, L_000001bf8889a6d0/0/16, L_000001bf8889a6d0/0/20, L_000001bf8889a6d0/0/24, L_000001bf8889a6d0/0/28;
L_000001bf8889a6d0 .functor NOR 1, L_000001bf8889a6d0/1/0, L_000001bf8889a6d0/1/4, C4<0>, C4<0>;
v000001bf887ee330_0 .net *"_ivl_0", 0 0, L_000001bf8889a890;  1 drivers
v000001bf887ee3d0_0 .net *"_ivl_101", 0 0, L_000001bf888a3c10;  1 drivers
v000001bf887ed430_0 .net *"_ivl_102", 0 0, L_000001bf8889b380;  1 drivers
v000001bf887ef190_0 .net *"_ivl_105", 0 0, L_000001bf888a3cb0;  1 drivers
v000001bf887ed7f0_0 .net *"_ivl_107", 0 0, L_000001bf888a4a70;  1 drivers
v000001bf887ed2f0_0 .net *"_ivl_108", 0 0, L_000001bf8889aac0;  1 drivers
v000001bf887ee010_0 .net *"_ivl_11", 0 0, L_000001bf8882f8c0;  1 drivers
v000001bf887ee8d0_0 .net *"_ivl_111", 0 0, L_000001bf888a37b0;  1 drivers
v000001bf887ede30_0 .net *"_ivl_113", 0 0, L_000001bf888a5150;  1 drivers
v000001bf887ee510_0 .net *"_ivl_114", 0 0, L_000001bf8889a4a0;  1 drivers
v000001bf887eeb50_0 .net *"_ivl_117", 0 0, L_000001bf888a42f0;  1 drivers
v000001bf887ed1b0_0 .net *"_ivl_119", 0 0, L_000001bf888a44d0;  1 drivers
v000001bf887eef10_0 .net *"_ivl_12", 0 0, L_000001bf8889b150;  1 drivers
v000001bf887ee0b0_0 .net *"_ivl_120", 0 0, L_000001bf8889ac10;  1 drivers
v000001bf887ecfd0_0 .net *"_ivl_123", 0 0, L_000001bf888a3210;  1 drivers
v000001bf887eefb0_0 .net *"_ivl_125", 0 0, L_000001bf888a30d0;  1 drivers
v000001bf887ee5b0_0 .net *"_ivl_126", 0 0, L_000001bf8889aa50;  1 drivers
v000001bf887ee6f0_0 .net *"_ivl_129", 0 0, L_000001bf888a3d50;  1 drivers
v000001bf887eded0_0 .net *"_ivl_131", 0 0, L_000001bf888a4b10;  1 drivers
v000001bf887ed390_0 .net *"_ivl_132", 0 0, L_000001bf8889b460;  1 drivers
v000001bf887ee830_0 .net *"_ivl_135", 0 0, L_000001bf888a38f0;  1 drivers
v000001bf887ef0f0_0 .net *"_ivl_137", 0 0, L_000001bf888a47f0;  1 drivers
v000001bf887ef230_0 .net *"_ivl_138", 0 0, L_000001bf8889a580;  1 drivers
v000001bf887ed070_0 .net *"_ivl_141", 0 0, L_000001bf888a3990;  1 drivers
v000001bf887ee970_0 .net *"_ivl_143", 0 0, L_000001bf888a3df0;  1 drivers
v000001bf887eebf0_0 .net *"_ivl_144", 0 0, L_000001bf8889ba80;  1 drivers
v000001bf887eea10_0 .net *"_ivl_147", 0 0, L_000001bf888a4e30;  1 drivers
v000001bf887ee790_0 .net *"_ivl_149", 0 0, L_000001bf888a3e90;  1 drivers
v000001bf887ecb70_0 .net *"_ivl_15", 0 0, L_000001bf8882fb40;  1 drivers
v000001bf887eed30_0 .net *"_ivl_150", 0 0, L_000001bf8889a5f0;  1 drivers
v000001bf887ed890_0 .net *"_ivl_153", 0 0, L_000001bf888a3f30;  1 drivers
v000001bf887ecd50_0 .net *"_ivl_155", 0 0, L_000001bf888a4cf0;  1 drivers
v000001bf887edc50_0 .net *"_ivl_156", 0 0, L_000001bf8889a900;  1 drivers
v000001bf887edbb0_0 .net *"_ivl_159", 0 0, L_000001bf888a3fd0;  1 drivers
v000001bf887ef050_0 .net *"_ivl_161", 0 0, L_000001bf888a4930;  1 drivers
v000001bf887ed110_0 .net *"_ivl_162", 0 0, L_000001bf8889baf0;  1 drivers
v000001bf887edf70_0 .net *"_ivl_165", 0 0, L_000001bf888a4250;  1 drivers
v000001bf887ef2d0_0 .net *"_ivl_167", 0 0, L_000001bf888a49d0;  1 drivers
v000001bf887ecc10_0 .net *"_ivl_168", 0 0, L_000001bf8889a660;  1 drivers
v000001bf887eccb0_0 .net *"_ivl_17", 0 0, L_000001bf8882f960;  1 drivers
v000001bf887ed4d0_0 .net *"_ivl_171", 0 0, L_000001bf888a5510;  1 drivers
v000001bf887ecdf0_0 .net *"_ivl_173", 0 0, L_000001bf888a4bb0;  1 drivers
v000001bf887ed610_0 .net *"_ivl_174", 0 0, L_000001bf8889a970;  1 drivers
v000001bf887ed570_0 .net *"_ivl_177", 0 0, L_000001bf888a41b0;  1 drivers
v000001bf887ece90_0 .net *"_ivl_179", 0 0, L_000001bf888a4070;  1 drivers
v000001bf887ed930_0 .net *"_ivl_18", 0 0, L_000001bf8889b2a0;  1 drivers
v000001bf887ed9d0_0 .net *"_ivl_180", 0 0, L_000001bf8889acf0;  1 drivers
v000001bf887edb10_0 .net *"_ivl_183", 0 0, L_000001bf888a4110;  1 drivers
v000001bf887edcf0_0 .net *"_ivl_185", 0 0, L_000001bf888a32b0;  1 drivers
v000001bf887f08b0_0 .net *"_ivl_186", 0 0, L_000001bf8889b4d0;  1 drivers
v000001bf887eff50_0 .net *"_ivl_190", 0 0, L_000001bf888a55b0;  1 drivers
v000001bf887ef370_0 .net *"_ivl_192", 0 0, L_000001bf888a4570;  1 drivers
v000001bf887ef7d0_0 .net *"_ivl_194", 0 0, L_000001bf888a4610;  1 drivers
v000001bf887efe10_0 .net *"_ivl_196", 0 0, L_000001bf888a53d0;  1 drivers
v000001bf887ef410_0 .net *"_ivl_198", 0 0, L_000001bf888a4d90;  1 drivers
v000001bf887ef5f0_0 .net *"_ivl_200", 0 0, L_000001bf888a4ed0;  1 drivers
v000001bf887f0130_0 .net *"_ivl_202", 0 0, L_000001bf888a4f70;  1 drivers
v000001bf887efaf0_0 .net *"_ivl_204", 0 0, L_000001bf888a5010;  1 drivers
v000001bf887efc30_0 .net *"_ivl_206", 0 0, L_000001bf888a50b0;  1 drivers
v000001bf887efcd0_0 .net *"_ivl_208", 0 0, L_000001bf888a5470;  1 drivers
v000001bf887efeb0_0 .net *"_ivl_21", 0 0, L_000001bf8882fc80;  1 drivers
v000001bf887f03b0_0 .net *"_ivl_210", 0 0, L_000001bf888a33f0;  1 drivers
v000001bf887f0770_0 .net *"_ivl_212", 0 0, L_000001bf888a56f0;  1 drivers
v000001bf887ef910_0 .net *"_ivl_214", 0 0, L_000001bf888a2f90;  1 drivers
v000001bf887f0950_0 .net *"_ivl_216", 0 0, L_000001bf888a5dd0;  1 drivers
v000001bf887ef4b0_0 .net *"_ivl_218", 0 0, L_000001bf888a5830;  1 drivers
v000001bf887f0310_0 .net *"_ivl_220", 0 0, L_000001bf888a5b50;  1 drivers
v000001bf887ef730_0 .net *"_ivl_222", 0 0, L_000001bf888a58d0;  1 drivers
v000001bf887efb90_0 .net *"_ivl_224", 0 0, L_000001bf888a5ab0;  1 drivers
v000001bf887efd70_0 .net *"_ivl_226", 0 0, L_000001bf888a5bf0;  1 drivers
v000001bf887ef9b0_0 .net *"_ivl_228", 0 0, L_000001bf888a5c90;  1 drivers
v000001bf887efff0_0 .net *"_ivl_23", 0 0, L_000001bf8882fa00;  1 drivers
v000001bf887f0090_0 .net *"_ivl_230", 0 0, L_000001bf888a5d30;  1 drivers
v000001bf887f01d0_0 .net *"_ivl_232", 0 0, L_000001bf888a5970;  1 drivers
v000001bf887ef690_0 .net *"_ivl_234", 0 0, L_000001bf888a5790;  1 drivers
v000001bf887efa50_0 .net *"_ivl_236", 0 0, L_000001bf888a5a10;  1 drivers
v000001bf887f0810_0 .net *"_ivl_238", 0 0, L_000001bf888a5e70;  1 drivers
v000001bf887f0270_0 .net *"_ivl_24", 0 0, L_000001bf8889b310;  1 drivers
v000001bf887f0450_0 .net *"_ivl_240", 0 0, L_000001bf8889eb70;  1 drivers
v000001bf887f04f0_0 .net *"_ivl_242", 0 0, L_000001bf8889fbb0;  1 drivers
v000001bf887f0590_0 .net *"_ivl_244", 0 0, L_000001bf8889e030;  1 drivers
v000001bf887ef550_0 .net *"_ivl_246", 0 0, L_000001bf8889e2b0;  1 drivers
v000001bf887ef870_0 .net *"_ivl_248", 0 0, L_000001bf8889f890;  1 drivers
v000001bf887f0630_0 .net *"_ivl_250", 0 0, L_000001bf8889e3f0;  1 drivers
v000001bf887f06d0_0 .net *"_ivl_252", 0 0, L_000001bf8889e670;  1 drivers
v000001bf887f09f0_0 .net *"_ivl_254", 0 0, L_000001bf8889f750;  1 drivers
v000001bf88712990_0 .net *"_ivl_256", 0 0, L_000001bf8889e7b0;  1 drivers
v000001bf887f2160_0 .net *"_ivl_27", 0 0, L_000001bf8882fd20;  1 drivers
v000001bf887f11c0_0 .net *"_ivl_29", 0 0, L_000001bf8882faa0;  1 drivers
v000001bf887f2c00_0 .net *"_ivl_3", 0 0, L_000001bf8882ffa0;  1 drivers
v000001bf887f23e0_0 .net *"_ivl_30", 0 0, L_000001bf8889a430;  1 drivers
v000001bf887f31a0_0 .net *"_ivl_33", 0 0, L_000001bf8882fbe0;  1 drivers
v000001bf887f1080_0 .net *"_ivl_35", 0 0, L_000001bf8882fdc0;  1 drivers
v000001bf887f1c60_0 .net *"_ivl_36", 0 0, L_000001bf8889ac80;  1 drivers
v000001bf887f1e40_0 .net *"_ivl_39", 0 0, L_000001bf888a3ad0;  1 drivers
v000001bf887f1300_0 .net *"_ivl_41", 0 0, L_000001bf888a3850;  1 drivers
v000001bf887f2020_0 .net *"_ivl_42", 0 0, L_000001bf8889b9a0;  1 drivers
v000001bf887f28e0_0 .net *"_ivl_45", 0 0, L_000001bf888a3170;  1 drivers
v000001bf887f1da0_0 .net *"_ivl_47", 0 0, L_000001bf888a3490;  1 drivers
v000001bf887f0e00_0 .net *"_ivl_48", 0 0, L_000001bf88899f60;  1 drivers
v000001bf887f2200_0 .net *"_ivl_5", 0 0, L_000001bf8882fe60;  1 drivers
v000001bf887f1ee0_0 .net *"_ivl_51", 0 0, L_000001bf888a3a30;  1 drivers
v000001bf887f20c0_0 .net *"_ivl_53", 0 0, L_000001bf888a3030;  1 drivers
v000001bf887f1a80_0 .net *"_ivl_54", 0 0, L_000001bf8889b540;  1 drivers
v000001bf887f2b60_0 .net *"_ivl_57", 0 0, L_000001bf888a51f0;  1 drivers
v000001bf887f1260_0 .net *"_ivl_59", 0 0, L_000001bf888a4430;  1 drivers
v000001bf887f0f40_0 .net *"_ivl_6", 0 0, L_000001bf8889b690;  1 drivers
v000001bf887f0c20_0 .net *"_ivl_60", 0 0, L_000001bf8889a350;  1 drivers
v000001bf887f1b20_0 .net *"_ivl_63", 0 0, L_000001bf888a46b0;  1 drivers
v000001bf887f2660_0 .net *"_ivl_65", 0 0, L_000001bf888a4750;  1 drivers
v000001bf887f1f80_0 .net *"_ivl_66", 0 0, L_000001bf8889a9e0;  1 drivers
v000001bf887f2340_0 .net *"_ivl_69", 0 0, L_000001bf888a4390;  1 drivers
v000001bf887f0b80_0 .net *"_ivl_71", 0 0, L_000001bf888a4c50;  1 drivers
v000001bf887f13a0_0 .net *"_ivl_72", 0 0, L_000001bf8889a510;  1 drivers
v000001bf887f22a0_0 .net *"_ivl_75", 0 0, L_000001bf888a3530;  1 drivers
v000001bf887f16c0_0 .net *"_ivl_77", 0 0, L_000001bf888a35d0;  1 drivers
v000001bf887f2480_0 .net *"_ivl_78", 0 0, L_000001bf8889b620;  1 drivers
v000001bf887f2de0_0 .net *"_ivl_81", 0 0, L_000001bf888a5290;  1 drivers
v000001bf887f2ca0_0 .net *"_ivl_83", 0 0, L_000001bf888a3710;  1 drivers
v000001bf887f3060_0 .net *"_ivl_84", 0 0, L_000001bf8889b700;  1 drivers
v000001bf887f2520_0 .net *"_ivl_87", 0 0, L_000001bf888a4890;  1 drivers
v000001bf887f0fe0_0 .net *"_ivl_89", 0 0, L_000001bf888a5330;  1 drivers
v000001bf887f25c0_0 .net *"_ivl_9", 0 0, L_000001bf8882ff00;  1 drivers
v000001bf887f2700_0 .net *"_ivl_90", 0 0, L_000001bf8889aba0;  1 drivers
v000001bf887f27a0_0 .net *"_ivl_93", 0 0, L_000001bf888a5650;  1 drivers
v000001bf887f2980_0 .net *"_ivl_95", 0 0, L_000001bf888a3b70;  1 drivers
v000001bf887f19e0_0 .net *"_ivl_96", 0 0, L_000001bf8889ba10;  1 drivers
v000001bf887f2840_0 .net *"_ivl_99", 0 0, L_000001bf888a3670;  1 drivers
v000001bf887f2e80_0 .net "a", 31 0, v000001bf887ff1f0_0;  alias, 1 drivers
v000001bf887f2a20_0 .net "b", 31 0, v000001bf887ffc90_0;  alias, 1 drivers
v000001bf887f2ac0_0 .net "out", 0 0, L_000001bf8889a6d0;  alias, 1 drivers
v000001bf887f1120_0 .net "temp", 31 0, L_000001bf888a3350;  1 drivers
L_000001bf8882ffa0 .part v000001bf887ff1f0_0, 0, 1;
L_000001bf8882fe60 .part v000001bf887ffc90_0, 0, 1;
L_000001bf8882ff00 .part v000001bf887ff1f0_0, 1, 1;
L_000001bf8882f8c0 .part v000001bf887ffc90_0, 1, 1;
L_000001bf8882fb40 .part v000001bf887ff1f0_0, 2, 1;
L_000001bf8882f960 .part v000001bf887ffc90_0, 2, 1;
L_000001bf8882fc80 .part v000001bf887ff1f0_0, 3, 1;
L_000001bf8882fa00 .part v000001bf887ffc90_0, 3, 1;
L_000001bf8882fd20 .part v000001bf887ff1f0_0, 4, 1;
L_000001bf8882faa0 .part v000001bf887ffc90_0, 4, 1;
L_000001bf8882fbe0 .part v000001bf887ff1f0_0, 5, 1;
L_000001bf8882fdc0 .part v000001bf887ffc90_0, 5, 1;
L_000001bf888a3ad0 .part v000001bf887ff1f0_0, 6, 1;
L_000001bf888a3850 .part v000001bf887ffc90_0, 6, 1;
L_000001bf888a3170 .part v000001bf887ff1f0_0, 7, 1;
L_000001bf888a3490 .part v000001bf887ffc90_0, 7, 1;
L_000001bf888a3a30 .part v000001bf887ff1f0_0, 8, 1;
L_000001bf888a3030 .part v000001bf887ffc90_0, 8, 1;
L_000001bf888a51f0 .part v000001bf887ff1f0_0, 9, 1;
L_000001bf888a4430 .part v000001bf887ffc90_0, 9, 1;
L_000001bf888a46b0 .part v000001bf887ff1f0_0, 10, 1;
L_000001bf888a4750 .part v000001bf887ffc90_0, 10, 1;
L_000001bf888a4390 .part v000001bf887ff1f0_0, 11, 1;
L_000001bf888a4c50 .part v000001bf887ffc90_0, 11, 1;
L_000001bf888a3530 .part v000001bf887ff1f0_0, 12, 1;
L_000001bf888a35d0 .part v000001bf887ffc90_0, 12, 1;
L_000001bf888a5290 .part v000001bf887ff1f0_0, 13, 1;
L_000001bf888a3710 .part v000001bf887ffc90_0, 13, 1;
L_000001bf888a4890 .part v000001bf887ff1f0_0, 14, 1;
L_000001bf888a5330 .part v000001bf887ffc90_0, 14, 1;
L_000001bf888a5650 .part v000001bf887ff1f0_0, 15, 1;
L_000001bf888a3b70 .part v000001bf887ffc90_0, 15, 1;
L_000001bf888a3670 .part v000001bf887ff1f0_0, 16, 1;
L_000001bf888a3c10 .part v000001bf887ffc90_0, 16, 1;
L_000001bf888a3cb0 .part v000001bf887ff1f0_0, 17, 1;
L_000001bf888a4a70 .part v000001bf887ffc90_0, 17, 1;
L_000001bf888a37b0 .part v000001bf887ff1f0_0, 18, 1;
L_000001bf888a5150 .part v000001bf887ffc90_0, 18, 1;
L_000001bf888a42f0 .part v000001bf887ff1f0_0, 19, 1;
L_000001bf888a44d0 .part v000001bf887ffc90_0, 19, 1;
L_000001bf888a3210 .part v000001bf887ff1f0_0, 20, 1;
L_000001bf888a30d0 .part v000001bf887ffc90_0, 20, 1;
L_000001bf888a3d50 .part v000001bf887ff1f0_0, 21, 1;
L_000001bf888a4b10 .part v000001bf887ffc90_0, 21, 1;
L_000001bf888a38f0 .part v000001bf887ff1f0_0, 22, 1;
L_000001bf888a47f0 .part v000001bf887ffc90_0, 22, 1;
L_000001bf888a3990 .part v000001bf887ff1f0_0, 23, 1;
L_000001bf888a3df0 .part v000001bf887ffc90_0, 23, 1;
L_000001bf888a4e30 .part v000001bf887ff1f0_0, 24, 1;
L_000001bf888a3e90 .part v000001bf887ffc90_0, 24, 1;
L_000001bf888a3f30 .part v000001bf887ff1f0_0, 25, 1;
L_000001bf888a4cf0 .part v000001bf887ffc90_0, 25, 1;
L_000001bf888a3fd0 .part v000001bf887ff1f0_0, 26, 1;
L_000001bf888a4930 .part v000001bf887ffc90_0, 26, 1;
L_000001bf888a4250 .part v000001bf887ff1f0_0, 27, 1;
L_000001bf888a49d0 .part v000001bf887ffc90_0, 27, 1;
L_000001bf888a5510 .part v000001bf887ff1f0_0, 28, 1;
L_000001bf888a4bb0 .part v000001bf887ffc90_0, 28, 1;
L_000001bf888a41b0 .part v000001bf887ff1f0_0, 29, 1;
L_000001bf888a4070 .part v000001bf887ffc90_0, 29, 1;
L_000001bf888a4110 .part v000001bf887ff1f0_0, 30, 1;
L_000001bf888a32b0 .part v000001bf887ffc90_0, 30, 1;
LS_000001bf888a3350_0_0 .concat8 [ 1 1 1 1], L_000001bf8889a890, L_000001bf8889b690, L_000001bf8889b150, L_000001bf8889b2a0;
LS_000001bf888a3350_0_4 .concat8 [ 1 1 1 1], L_000001bf8889b310, L_000001bf8889a430, L_000001bf8889ac80, L_000001bf8889b9a0;
LS_000001bf888a3350_0_8 .concat8 [ 1 1 1 1], L_000001bf88899f60, L_000001bf8889b540, L_000001bf8889a350, L_000001bf8889a9e0;
LS_000001bf888a3350_0_12 .concat8 [ 1 1 1 1], L_000001bf8889a510, L_000001bf8889b620, L_000001bf8889b700, L_000001bf8889aba0;
LS_000001bf888a3350_0_16 .concat8 [ 1 1 1 1], L_000001bf8889ba10, L_000001bf8889b380, L_000001bf8889aac0, L_000001bf8889a4a0;
LS_000001bf888a3350_0_20 .concat8 [ 1 1 1 1], L_000001bf8889ac10, L_000001bf8889aa50, L_000001bf8889b460, L_000001bf8889a580;
LS_000001bf888a3350_0_24 .concat8 [ 1 1 1 1], L_000001bf8889ba80, L_000001bf8889a5f0, L_000001bf8889a900, L_000001bf8889baf0;
LS_000001bf888a3350_0_28 .concat8 [ 1 1 1 1], L_000001bf8889a660, L_000001bf8889a970, L_000001bf8889acf0, L_000001bf8889b4d0;
LS_000001bf888a3350_1_0 .concat8 [ 4 4 4 4], LS_000001bf888a3350_0_0, LS_000001bf888a3350_0_4, LS_000001bf888a3350_0_8, LS_000001bf888a3350_0_12;
LS_000001bf888a3350_1_4 .concat8 [ 4 4 4 4], LS_000001bf888a3350_0_16, LS_000001bf888a3350_0_20, LS_000001bf888a3350_0_24, LS_000001bf888a3350_0_28;
L_000001bf888a3350 .concat8 [ 16 16 0 0], LS_000001bf888a3350_1_0, LS_000001bf888a3350_1_4;
L_000001bf888a55b0 .part v000001bf887ff1f0_0, 31, 1;
L_000001bf888a4570 .part v000001bf887ffc90_0, 31, 1;
L_000001bf888a4610 .part L_000001bf888a3350, 0, 1;
L_000001bf888a53d0 .part L_000001bf888a3350, 1, 1;
L_000001bf888a4d90 .part L_000001bf888a3350, 2, 1;
L_000001bf888a4ed0 .part L_000001bf888a3350, 3, 1;
L_000001bf888a4f70 .part L_000001bf888a3350, 4, 1;
L_000001bf888a5010 .part L_000001bf888a3350, 5, 1;
L_000001bf888a50b0 .part L_000001bf888a3350, 6, 1;
L_000001bf888a5470 .part L_000001bf888a3350, 7, 1;
L_000001bf888a33f0 .part L_000001bf888a3350, 8, 1;
L_000001bf888a56f0 .part L_000001bf888a3350, 9, 1;
L_000001bf888a2f90 .part L_000001bf888a3350, 10, 1;
L_000001bf888a5dd0 .part L_000001bf888a3350, 11, 1;
L_000001bf888a5830 .part L_000001bf888a3350, 12, 1;
L_000001bf888a5b50 .part L_000001bf888a3350, 13, 1;
L_000001bf888a58d0 .part L_000001bf888a3350, 14, 1;
L_000001bf888a5ab0 .part L_000001bf888a3350, 15, 1;
L_000001bf888a5bf0 .part L_000001bf888a3350, 16, 1;
L_000001bf888a5c90 .part L_000001bf888a3350, 17, 1;
L_000001bf888a5d30 .part L_000001bf888a3350, 18, 1;
L_000001bf888a5970 .part L_000001bf888a3350, 19, 1;
L_000001bf888a5790 .part L_000001bf888a3350, 20, 1;
L_000001bf888a5a10 .part L_000001bf888a3350, 21, 1;
L_000001bf888a5e70 .part L_000001bf888a3350, 22, 1;
L_000001bf8889eb70 .part L_000001bf888a3350, 23, 1;
L_000001bf8889fbb0 .part L_000001bf888a3350, 24, 1;
L_000001bf8889e030 .part L_000001bf888a3350, 25, 1;
L_000001bf8889e2b0 .part L_000001bf888a3350, 26, 1;
L_000001bf8889f890 .part L_000001bf888a3350, 27, 1;
L_000001bf8889e3f0 .part L_000001bf888a3350, 28, 1;
L_000001bf8889e670 .part L_000001bf888a3350, 29, 1;
L_000001bf8889f750 .part L_000001bf888a3350, 30, 1;
L_000001bf8889e7b0 .part L_000001bf888a3350, 31, 1;
S_000001bf885c3350 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bf88579b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bf8878b730 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bf8889b770 .functor NOT 1, L_000001bf8882f320, C4<0>, C4<0>, C4<0>;
v000001bf887f1d00_0 .net "A", 31 0, v000001bf887ff1f0_0;  alias, 1 drivers
v000001bf887f2fc0_0 .net "ALUOP", 3 0, v000001bf887f0cc0_0;  alias, 1 drivers
v000001bf887f3100_0 .net "B", 31 0, v000001bf887ffc90_0;  alias, 1 drivers
v000001bf887f3240_0 .var "CF", 0 0;
v000001bf887f32e0_0 .net "ZF", 0 0, L_000001bf8889b770;  alias, 1 drivers
v000001bf887f1620_0 .net *"_ivl_1", 0 0, L_000001bf8882f320;  1 drivers
v000001bf887f1760_0 .var "res", 31 0;
E_000001bf8878b770 .event anyedge, v000001bf887f2fc0_0, v000001bf887f2e80_0, v000001bf887f2a20_0, v000001bf887f3240_0;
L_000001bf8882f320 .reduce/or v000001bf887f1760_0;
S_000001bf885bc910 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bf88579b20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bf887f5340 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf887f5378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf887f53b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf887f53e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf887f5420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf887f5458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf887f5490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf887f54c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf887f5500 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf887f5538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf887f5570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf887f55a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf887f55e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf887f5618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf887f5650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf887f5688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf887f56c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf887f56f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf887f5730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf887f5768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf887f57a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf887f57d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf887f5810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf887f5848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf887f5880 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf887f0cc0_0 .var "ALU_OP", 3 0;
v000001bf887f0d60_0 .net "opcode", 11 0, v000001bf887ff8d0_0;  alias, 1 drivers
E_000001bf8878a930 .event anyedge, v000001bf886ed150_0;
S_000001bf885bcaa0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bf887fcdb0_0 .net "EX1_forward_to_B", 31 0, v000001bf887fda30_0;  alias, 1 drivers
v000001bf887fdd50_0 .net "EX_PFC", 31 0, v000001bf887fe070_0;  alias, 1 drivers
v000001bf887fc9f0_0 .net "EX_PFC_to_IF", 31 0, L_000001bf8882f1e0;  alias, 1 drivers
v000001bf887fdfd0_0 .net "alu_selA", 1 0, L_000001bf888287a0;  alias, 1 drivers
v000001bf887fe110_0 .net "alu_selB", 1 0, L_000001bf8882c6c0;  alias, 1 drivers
v000001bf887fe610_0 .net "ex_haz", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf887feed0_0 .net "id_haz", 31 0, L_000001bf8882d0c0;  alias, 1 drivers
v000001bf887fe250_0 .net "is_jr", 0 0, v000001bf887fddf0_0;  alias, 1 drivers
v000001bf887fec50_0 .net "mem_haz", 31 0, L_000001bf888af9e0;  alias, 1 drivers
v000001bf887fd030_0 .net "oper1", 31 0, L_000001bf88835fe0;  alias, 1 drivers
v000001bf887fd670_0 .net "oper2", 31 0, L_000001bf8889b230;  alias, 1 drivers
v000001bf887fdf30_0 .net "pc", 31 0, v000001bf887feb10_0;  alias, 1 drivers
v000001bf887febb0_0 .net "rs1", 31 0, v000001bf887fe430_0;  alias, 1 drivers
v000001bf887fea70_0 .net "rs2_in", 31 0, v000001bf887fe2f0_0;  alias, 1 drivers
v000001bf887fee30_0 .net "rs2_out", 31 0, L_000001bf8889a2e0;  alias, 1 drivers
v000001bf887fdb70_0 .net "store_rs2_forward", 1 0, L_000001bf8882bae0;  alias, 1 drivers
L_000001bf8882f1e0 .functor MUXZ 32, v000001bf887fe070_0, L_000001bf88835fe0, v000001bf887fddf0_0, C4<>;
S_000001bf88578280 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bf885bcaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bf8878aa70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bf888346f0 .functor NOT 1, L_000001bf8882d3e0, C4<0>, C4<0>, C4<0>;
L_000001bf88835950 .functor NOT 1, L_000001bf8882d160, C4<0>, C4<0>, C4<0>;
L_000001bf88835aa0 .functor NOT 1, L_000001bf8882e7e0, C4<0>, C4<0>, C4<0>;
L_000001bf888348b0 .functor NOT 1, L_000001bf8882e9c0, C4<0>, C4<0>, C4<0>;
L_000001bf88835bf0 .functor AND 32, L_000001bf888358e0, v000001bf887fe430_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf888341b0 .functor AND 32, L_000001bf88834760, L_000001bf888af9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf88834300 .functor OR 32, L_000001bf88835bf0, L_000001bf888341b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf88834370 .functor AND 32, L_000001bf88835b80, v000001bf887ed750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf88835db0 .functor OR 32, L_000001bf88834300, L_000001bf88834370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf88835cd0 .functor AND 32, L_000001bf888340d0, L_000001bf8882d0c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf88835fe0 .functor OR 32, L_000001bf88835db0, L_000001bf88835cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf887f36a0_0 .net *"_ivl_1", 0 0, L_000001bf8882d3e0;  1 drivers
v000001bf887f3ba0_0 .net *"_ivl_13", 0 0, L_000001bf8882e7e0;  1 drivers
v000001bf887f3740_0 .net *"_ivl_14", 0 0, L_000001bf88835aa0;  1 drivers
v000001bf887f3c40_0 .net *"_ivl_19", 0 0, L_000001bf8882d480;  1 drivers
v000001bf887f3ce0_0 .net *"_ivl_2", 0 0, L_000001bf888346f0;  1 drivers
v000001bf887f7ab0_0 .net *"_ivl_23", 0 0, L_000001bf8882e240;  1 drivers
v000001bf887f7e70_0 .net *"_ivl_27", 0 0, L_000001bf8882e9c0;  1 drivers
v000001bf887f8550_0 .net *"_ivl_28", 0 0, L_000001bf888348b0;  1 drivers
v000001bf887f7d30_0 .net *"_ivl_33", 0 0, L_000001bf8882f5a0;  1 drivers
v000001bf887f8370_0 .net *"_ivl_37", 0 0, L_000001bf8882d5c0;  1 drivers
v000001bf887f8730_0 .net *"_ivl_40", 31 0, L_000001bf88835bf0;  1 drivers
v000001bf887f6d90_0 .net *"_ivl_42", 31 0, L_000001bf888341b0;  1 drivers
v000001bf887f8c30_0 .net *"_ivl_44", 31 0, L_000001bf88834300;  1 drivers
v000001bf887f8050_0 .net *"_ivl_46", 31 0, L_000001bf88834370;  1 drivers
v000001bf887f80f0_0 .net *"_ivl_48", 31 0, L_000001bf88835db0;  1 drivers
v000001bf887f7fb0_0 .net *"_ivl_50", 31 0, L_000001bf88835cd0;  1 drivers
v000001bf887f8190_0 .net *"_ivl_7", 0 0, L_000001bf8882d160;  1 drivers
v000001bf887f85f0_0 .net *"_ivl_8", 0 0, L_000001bf88835950;  1 drivers
v000001bf887f8eb0_0 .net "ina", 31 0, v000001bf887fe430_0;  alias, 1 drivers
v000001bf887f7970_0 .net "inb", 31 0, L_000001bf888af9e0;  alias, 1 drivers
v000001bf887f7b50_0 .net "inc", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf887f8870_0 .net "ind", 31 0, L_000001bf8882d0c0;  alias, 1 drivers
v000001bf887f8910_0 .net "out", 31 0, L_000001bf88835fe0;  alias, 1 drivers
v000001bf887f8690_0 .net "s0", 31 0, L_000001bf888358e0;  1 drivers
v000001bf887f8230_0 .net "s1", 31 0, L_000001bf88834760;  1 drivers
v000001bf887f6930_0 .net "s2", 31 0, L_000001bf88835b80;  1 drivers
v000001bf887f82d0_0 .net "s3", 31 0, L_000001bf888340d0;  1 drivers
v000001bf887f7470_0 .net "sel", 1 0, L_000001bf888287a0;  alias, 1 drivers
L_000001bf8882d3e0 .part L_000001bf888287a0, 1, 1;
LS_000001bf8882e1a0_0_0 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_4 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_8 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_12 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_16 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_20 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_24 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_0_28 .concat [ 1 1 1 1], L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0, L_000001bf888346f0;
LS_000001bf8882e1a0_1_0 .concat [ 4 4 4 4], LS_000001bf8882e1a0_0_0, LS_000001bf8882e1a0_0_4, LS_000001bf8882e1a0_0_8, LS_000001bf8882e1a0_0_12;
LS_000001bf8882e1a0_1_4 .concat [ 4 4 4 4], LS_000001bf8882e1a0_0_16, LS_000001bf8882e1a0_0_20, LS_000001bf8882e1a0_0_24, LS_000001bf8882e1a0_0_28;
L_000001bf8882e1a0 .concat [ 16 16 0 0], LS_000001bf8882e1a0_1_0, LS_000001bf8882e1a0_1_4;
L_000001bf8882d160 .part L_000001bf888287a0, 0, 1;
LS_000001bf8882e600_0_0 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_4 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_8 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_12 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_16 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_20 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_24 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_0_28 .concat [ 1 1 1 1], L_000001bf88835950, L_000001bf88835950, L_000001bf88835950, L_000001bf88835950;
LS_000001bf8882e600_1_0 .concat [ 4 4 4 4], LS_000001bf8882e600_0_0, LS_000001bf8882e600_0_4, LS_000001bf8882e600_0_8, LS_000001bf8882e600_0_12;
LS_000001bf8882e600_1_4 .concat [ 4 4 4 4], LS_000001bf8882e600_0_16, LS_000001bf8882e600_0_20, LS_000001bf8882e600_0_24, LS_000001bf8882e600_0_28;
L_000001bf8882e600 .concat [ 16 16 0 0], LS_000001bf8882e600_1_0, LS_000001bf8882e600_1_4;
L_000001bf8882e7e0 .part L_000001bf888287a0, 1, 1;
LS_000001bf8882eba0_0_0 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_4 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_8 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_12 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_16 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_20 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_24 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_0_28 .concat [ 1 1 1 1], L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0, L_000001bf88835aa0;
LS_000001bf8882eba0_1_0 .concat [ 4 4 4 4], LS_000001bf8882eba0_0_0, LS_000001bf8882eba0_0_4, LS_000001bf8882eba0_0_8, LS_000001bf8882eba0_0_12;
LS_000001bf8882eba0_1_4 .concat [ 4 4 4 4], LS_000001bf8882eba0_0_16, LS_000001bf8882eba0_0_20, LS_000001bf8882eba0_0_24, LS_000001bf8882eba0_0_28;
L_000001bf8882eba0 .concat [ 16 16 0 0], LS_000001bf8882eba0_1_0, LS_000001bf8882eba0_1_4;
L_000001bf8882d480 .part L_000001bf888287a0, 0, 1;
LS_000001bf8882e100_0_0 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_4 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_8 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_12 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_16 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_20 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_24 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_0_28 .concat [ 1 1 1 1], L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480, L_000001bf8882d480;
LS_000001bf8882e100_1_0 .concat [ 4 4 4 4], LS_000001bf8882e100_0_0, LS_000001bf8882e100_0_4, LS_000001bf8882e100_0_8, LS_000001bf8882e100_0_12;
LS_000001bf8882e100_1_4 .concat [ 4 4 4 4], LS_000001bf8882e100_0_16, LS_000001bf8882e100_0_20, LS_000001bf8882e100_0_24, LS_000001bf8882e100_0_28;
L_000001bf8882e100 .concat [ 16 16 0 0], LS_000001bf8882e100_1_0, LS_000001bf8882e100_1_4;
L_000001bf8882e240 .part L_000001bf888287a0, 1, 1;
LS_000001bf8882d520_0_0 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_4 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_8 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_12 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_16 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_20 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_24 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_0_28 .concat [ 1 1 1 1], L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240, L_000001bf8882e240;
LS_000001bf8882d520_1_0 .concat [ 4 4 4 4], LS_000001bf8882d520_0_0, LS_000001bf8882d520_0_4, LS_000001bf8882d520_0_8, LS_000001bf8882d520_0_12;
LS_000001bf8882d520_1_4 .concat [ 4 4 4 4], LS_000001bf8882d520_0_16, LS_000001bf8882d520_0_20, LS_000001bf8882d520_0_24, LS_000001bf8882d520_0_28;
L_000001bf8882d520 .concat [ 16 16 0 0], LS_000001bf8882d520_1_0, LS_000001bf8882d520_1_4;
L_000001bf8882e9c0 .part L_000001bf888287a0, 0, 1;
LS_000001bf8882e880_0_0 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_4 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_8 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_12 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_16 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_20 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_24 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_0_28 .concat [ 1 1 1 1], L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0, L_000001bf888348b0;
LS_000001bf8882e880_1_0 .concat [ 4 4 4 4], LS_000001bf8882e880_0_0, LS_000001bf8882e880_0_4, LS_000001bf8882e880_0_8, LS_000001bf8882e880_0_12;
LS_000001bf8882e880_1_4 .concat [ 4 4 4 4], LS_000001bf8882e880_0_16, LS_000001bf8882e880_0_20, LS_000001bf8882e880_0_24, LS_000001bf8882e880_0_28;
L_000001bf8882e880 .concat [ 16 16 0 0], LS_000001bf8882e880_1_0, LS_000001bf8882e880_1_4;
L_000001bf8882f5a0 .part L_000001bf888287a0, 1, 1;
LS_000001bf8882d980_0_0 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_4 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_8 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_12 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_16 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_20 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_24 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_0_28 .concat [ 1 1 1 1], L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0, L_000001bf8882f5a0;
LS_000001bf8882d980_1_0 .concat [ 4 4 4 4], LS_000001bf8882d980_0_0, LS_000001bf8882d980_0_4, LS_000001bf8882d980_0_8, LS_000001bf8882d980_0_12;
LS_000001bf8882d980_1_4 .concat [ 4 4 4 4], LS_000001bf8882d980_0_16, LS_000001bf8882d980_0_20, LS_000001bf8882d980_0_24, LS_000001bf8882d980_0_28;
L_000001bf8882d980 .concat [ 16 16 0 0], LS_000001bf8882d980_1_0, LS_000001bf8882d980_1_4;
L_000001bf8882d5c0 .part L_000001bf888287a0, 0, 1;
LS_000001bf8882d700_0_0 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_4 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_8 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_12 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_16 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_20 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_24 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_0_28 .concat [ 1 1 1 1], L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0, L_000001bf8882d5c0;
LS_000001bf8882d700_1_0 .concat [ 4 4 4 4], LS_000001bf8882d700_0_0, LS_000001bf8882d700_0_4, LS_000001bf8882d700_0_8, LS_000001bf8882d700_0_12;
LS_000001bf8882d700_1_4 .concat [ 4 4 4 4], LS_000001bf8882d700_0_16, LS_000001bf8882d700_0_20, LS_000001bf8882d700_0_24, LS_000001bf8882d700_0_28;
L_000001bf8882d700 .concat [ 16 16 0 0], LS_000001bf8882d700_1_0, LS_000001bf8882d700_1_4;
S_000001bf88578410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bf88578280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf888358e0 .functor AND 32, L_000001bf8882e1a0, L_000001bf8882e600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f4820_0 .net "in1", 31 0, L_000001bf8882e1a0;  1 drivers
v000001bf887f4640_0 .net "in2", 31 0, L_000001bf8882e600;  1 drivers
v000001bf887f46e0_0 .net "out", 31 0, L_000001bf888358e0;  alias, 1 drivers
S_000001bf885b15c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bf88578280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf88834760 .functor AND 32, L_000001bf8882eba0, L_000001bf8882e100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f4280_0 .net "in1", 31 0, L_000001bf8882eba0;  1 drivers
v000001bf887f48c0_0 .net "in2", 31 0, L_000001bf8882e100;  1 drivers
v000001bf887f3a60_0 .net "out", 31 0, L_000001bf88834760;  alias, 1 drivers
S_000001bf885b1750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bf88578280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf88835b80 .functor AND 32, L_000001bf8882d520, L_000001bf8882e880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f4320_0 .net "in1", 31 0, L_000001bf8882d520;  1 drivers
v000001bf887f4500_0 .net "in2", 31 0, L_000001bf8882e880;  1 drivers
v000001bf887f4960_0 .net "out", 31 0, L_000001bf88835b80;  alias, 1 drivers
S_000001bf887f5aa0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bf88578280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf888340d0 .functor AND 32, L_000001bf8882d980, L_000001bf8882d700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f4a00_0 .net "in1", 31 0, L_000001bf8882d980;  1 drivers
v000001bf887f34c0_0 .net "in2", 31 0, L_000001bf8882d700;  1 drivers
v000001bf887f3600_0 .net "out", 31 0, L_000001bf888340d0;  alias, 1 drivers
S_000001bf887f60e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bf885bcaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bf8878c470 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bf88835f00 .functor NOT 1, L_000001bf8882dc00, C4<0>, C4<0>, C4<0>;
L_000001bf88835e20 .functor NOT 1, L_000001bf8882dfc0, C4<0>, C4<0>, C4<0>;
L_000001bf88835e90 .functor NOT 1, L_000001bf8882e380, C4<0>, C4<0>, C4<0>;
L_000001bf8889af90 .functor NOT 1, L_000001bf8882dd40, C4<0>, C4<0>, C4<0>;
L_000001bf88899fd0 .functor AND 32, L_000001bf88835d40, v000001bf887fda30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889b850 .functor AND 32, L_000001bf88835f70, L_000001bf888af9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889ae40 .functor OR 32, L_000001bf88899fd0, L_000001bf8889b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf8889b5b0 .functor AND 32, L_000001bf8876d0c0, v000001bf887ed750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889b7e0 .functor OR 32, L_000001bf8889ae40, L_000001bf8889b5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf8889b000 .functor AND 32, L_000001bf8889b070, L_000001bf8882d0c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889b230 .functor OR 32, L_000001bf8889b7e0, L_000001bf8889b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf887f8d70_0 .net *"_ivl_1", 0 0, L_000001bf8882dc00;  1 drivers
v000001bf887f7f10_0 .net *"_ivl_13", 0 0, L_000001bf8882e380;  1 drivers
v000001bf887f8ff0_0 .net *"_ivl_14", 0 0, L_000001bf88835e90;  1 drivers
v000001bf887f73d0_0 .net *"_ivl_19", 0 0, L_000001bf8882ec40;  1 drivers
v000001bf887f76f0_0 .net *"_ivl_2", 0 0, L_000001bf88835f00;  1 drivers
v000001bf887f8af0_0 .net *"_ivl_23", 0 0, L_000001bf8882e420;  1 drivers
v000001bf887f84b0_0 .net *"_ivl_27", 0 0, L_000001bf8882dd40;  1 drivers
v000001bf887f89b0_0 .net *"_ivl_28", 0 0, L_000001bf8889af90;  1 drivers
v000001bf887f6a70_0 .net *"_ivl_33", 0 0, L_000001bf8882d660;  1 drivers
v000001bf887f8a50_0 .net *"_ivl_37", 0 0, L_000001bf8882e6a0;  1 drivers
v000001bf887f9090_0 .net *"_ivl_40", 31 0, L_000001bf88899fd0;  1 drivers
v000001bf887f7790_0 .net *"_ivl_42", 31 0, L_000001bf8889b850;  1 drivers
v000001bf887f6b10_0 .net *"_ivl_44", 31 0, L_000001bf8889ae40;  1 drivers
v000001bf887f78d0_0 .net *"_ivl_46", 31 0, L_000001bf8889b5b0;  1 drivers
v000001bf887f8b90_0 .net *"_ivl_48", 31 0, L_000001bf8889b7e0;  1 drivers
v000001bf887f8e10_0 .net *"_ivl_50", 31 0, L_000001bf8889b000;  1 drivers
v000001bf887f8cd0_0 .net *"_ivl_7", 0 0, L_000001bf8882dfc0;  1 drivers
v000001bf887f7830_0 .net *"_ivl_8", 0 0, L_000001bf88835e20;  1 drivers
v000001bf887f6bb0_0 .net "ina", 31 0, v000001bf887fda30_0;  alias, 1 drivers
v000001bf887f6c50_0 .net "inb", 31 0, L_000001bf888af9e0;  alias, 1 drivers
v000001bf887f71f0_0 .net "inc", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf887f6cf0_0 .net "ind", 31 0, L_000001bf8882d0c0;  alias, 1 drivers
v000001bf887f7a10_0 .net "out", 31 0, L_000001bf8889b230;  alias, 1 drivers
v000001bf887f6e30_0 .net "s0", 31 0, L_000001bf88835d40;  1 drivers
v000001bf887f70b0_0 .net "s1", 31 0, L_000001bf88835f70;  1 drivers
v000001bf887f6ed0_0 .net "s2", 31 0, L_000001bf8876d0c0;  1 drivers
v000001bf887f7010_0 .net "s3", 31 0, L_000001bf8889b070;  1 drivers
v000001bf887f7290_0 .net "sel", 1 0, L_000001bf8882c6c0;  alias, 1 drivers
L_000001bf8882dc00 .part L_000001bf8882c6c0, 1, 1;
LS_000001bf8882dde0_0_0 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_4 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_8 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_12 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_16 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_20 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_24 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_0_28 .concat [ 1 1 1 1], L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00, L_000001bf88835f00;
LS_000001bf8882dde0_1_0 .concat [ 4 4 4 4], LS_000001bf8882dde0_0_0, LS_000001bf8882dde0_0_4, LS_000001bf8882dde0_0_8, LS_000001bf8882dde0_0_12;
LS_000001bf8882dde0_1_4 .concat [ 4 4 4 4], LS_000001bf8882dde0_0_16, LS_000001bf8882dde0_0_20, LS_000001bf8882dde0_0_24, LS_000001bf8882dde0_0_28;
L_000001bf8882dde0 .concat [ 16 16 0 0], LS_000001bf8882dde0_1_0, LS_000001bf8882dde0_1_4;
L_000001bf8882dfc0 .part L_000001bf8882c6c0, 0, 1;
LS_000001bf8882dac0_0_0 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_4 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_8 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_12 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_16 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_20 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_24 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_0_28 .concat [ 1 1 1 1], L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20, L_000001bf88835e20;
LS_000001bf8882dac0_1_0 .concat [ 4 4 4 4], LS_000001bf8882dac0_0_0, LS_000001bf8882dac0_0_4, LS_000001bf8882dac0_0_8, LS_000001bf8882dac0_0_12;
LS_000001bf8882dac0_1_4 .concat [ 4 4 4 4], LS_000001bf8882dac0_0_16, LS_000001bf8882dac0_0_20, LS_000001bf8882dac0_0_24, LS_000001bf8882dac0_0_28;
L_000001bf8882dac0 .concat [ 16 16 0 0], LS_000001bf8882dac0_1_0, LS_000001bf8882dac0_1_4;
L_000001bf8882e380 .part L_000001bf8882c6c0, 1, 1;
LS_000001bf8882ea60_0_0 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_4 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_8 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_12 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_16 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_20 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_24 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_0_28 .concat [ 1 1 1 1], L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90, L_000001bf88835e90;
LS_000001bf8882ea60_1_0 .concat [ 4 4 4 4], LS_000001bf8882ea60_0_0, LS_000001bf8882ea60_0_4, LS_000001bf8882ea60_0_8, LS_000001bf8882ea60_0_12;
LS_000001bf8882ea60_1_4 .concat [ 4 4 4 4], LS_000001bf8882ea60_0_16, LS_000001bf8882ea60_0_20, LS_000001bf8882ea60_0_24, LS_000001bf8882ea60_0_28;
L_000001bf8882ea60 .concat [ 16 16 0 0], LS_000001bf8882ea60_1_0, LS_000001bf8882ea60_1_4;
L_000001bf8882ec40 .part L_000001bf8882c6c0, 0, 1;
LS_000001bf8882ece0_0_0 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_4 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_8 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_12 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_16 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_20 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_24 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_0_28 .concat [ 1 1 1 1], L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40, L_000001bf8882ec40;
LS_000001bf8882ece0_1_0 .concat [ 4 4 4 4], LS_000001bf8882ece0_0_0, LS_000001bf8882ece0_0_4, LS_000001bf8882ece0_0_8, LS_000001bf8882ece0_0_12;
LS_000001bf8882ece0_1_4 .concat [ 4 4 4 4], LS_000001bf8882ece0_0_16, LS_000001bf8882ece0_0_20, LS_000001bf8882ece0_0_24, LS_000001bf8882ece0_0_28;
L_000001bf8882ece0 .concat [ 16 16 0 0], LS_000001bf8882ece0_1_0, LS_000001bf8882ece0_1_4;
L_000001bf8882e420 .part L_000001bf8882c6c0, 1, 1;
LS_000001bf8882f780_0_0 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_4 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_8 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_12 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_16 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_20 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_24 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_0_28 .concat [ 1 1 1 1], L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420, L_000001bf8882e420;
LS_000001bf8882f780_1_0 .concat [ 4 4 4 4], LS_000001bf8882f780_0_0, LS_000001bf8882f780_0_4, LS_000001bf8882f780_0_8, LS_000001bf8882f780_0_12;
LS_000001bf8882f780_1_4 .concat [ 4 4 4 4], LS_000001bf8882f780_0_16, LS_000001bf8882f780_0_20, LS_000001bf8882f780_0_24, LS_000001bf8882f780_0_28;
L_000001bf8882f780 .concat [ 16 16 0 0], LS_000001bf8882f780_1_0, LS_000001bf8882f780_1_4;
L_000001bf8882dd40 .part L_000001bf8882c6c0, 0, 1;
LS_000001bf8882e4c0_0_0 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_4 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_8 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_12 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_16 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_20 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_24 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_0_28 .concat [ 1 1 1 1], L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90, L_000001bf8889af90;
LS_000001bf8882e4c0_1_0 .concat [ 4 4 4 4], LS_000001bf8882e4c0_0_0, LS_000001bf8882e4c0_0_4, LS_000001bf8882e4c0_0_8, LS_000001bf8882e4c0_0_12;
LS_000001bf8882e4c0_1_4 .concat [ 4 4 4 4], LS_000001bf8882e4c0_0_16, LS_000001bf8882e4c0_0_20, LS_000001bf8882e4c0_0_24, LS_000001bf8882e4c0_0_28;
L_000001bf8882e4c0 .concat [ 16 16 0 0], LS_000001bf8882e4c0_1_0, LS_000001bf8882e4c0_1_4;
L_000001bf8882d660 .part L_000001bf8882c6c0, 1, 1;
LS_000001bf8882e2e0_0_0 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_4 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_8 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_12 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_16 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_20 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_24 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_0_28 .concat [ 1 1 1 1], L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660, L_000001bf8882d660;
LS_000001bf8882e2e0_1_0 .concat [ 4 4 4 4], LS_000001bf8882e2e0_0_0, LS_000001bf8882e2e0_0_4, LS_000001bf8882e2e0_0_8, LS_000001bf8882e2e0_0_12;
LS_000001bf8882e2e0_1_4 .concat [ 4 4 4 4], LS_000001bf8882e2e0_0_16, LS_000001bf8882e2e0_0_20, LS_000001bf8882e2e0_0_24, LS_000001bf8882e2e0_0_28;
L_000001bf8882e2e0 .concat [ 16 16 0 0], LS_000001bf8882e2e0_1_0, LS_000001bf8882e2e0_1_4;
L_000001bf8882e6a0 .part L_000001bf8882c6c0, 0, 1;
LS_000001bf8882f820_0_0 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_4 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_8 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_12 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_16 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_20 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_24 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_0_28 .concat [ 1 1 1 1], L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0, L_000001bf8882e6a0;
LS_000001bf8882f820_1_0 .concat [ 4 4 4 4], LS_000001bf8882f820_0_0, LS_000001bf8882f820_0_4, LS_000001bf8882f820_0_8, LS_000001bf8882f820_0_12;
LS_000001bf8882f820_1_4 .concat [ 4 4 4 4], LS_000001bf8882f820_0_16, LS_000001bf8882f820_0_20, LS_000001bf8882f820_0_24, LS_000001bf8882f820_0_28;
L_000001bf8882f820 .concat [ 16 16 0 0], LS_000001bf8882f820_1_0, LS_000001bf8882f820_1_4;
S_000001bf887f5910 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bf887f60e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf88835d40 .functor AND 32, L_000001bf8882dde0, L_000001bf8882dac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f87d0_0 .net "in1", 31 0, L_000001bf8882dde0;  1 drivers
v000001bf887f7dd0_0 .net "in2", 31 0, L_000001bf8882dac0;  1 drivers
v000001bf887f7150_0 .net "out", 31 0, L_000001bf88835d40;  alias, 1 drivers
S_000001bf887f5dc0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bf887f60e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf88835f70 .functor AND 32, L_000001bf8882ea60, L_000001bf8882ece0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f69d0_0 .net "in1", 31 0, L_000001bf8882ea60;  1 drivers
v000001bf887f7650_0 .net "in2", 31 0, L_000001bf8882ece0;  1 drivers
v000001bf887f75b0_0 .net "out", 31 0, L_000001bf88835f70;  alias, 1 drivers
S_000001bf887f6270 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bf887f60e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf8876d0c0 .functor AND 32, L_000001bf8882f780, L_000001bf8882e4c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f6f70_0 .net "in1", 31 0, L_000001bf8882f780;  1 drivers
v000001bf887f8410_0 .net "in2", 31 0, L_000001bf8882e4c0;  1 drivers
v000001bf887f7330_0 .net "out", 31 0, L_000001bf8876d0c0;  alias, 1 drivers
S_000001bf887f6720 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bf887f60e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf8889b070 .functor AND 32, L_000001bf8882e2e0, L_000001bf8882f820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f7c90_0 .net "in1", 31 0, L_000001bf8882e2e0;  1 drivers
v000001bf887f7bf0_0 .net "in2", 31 0, L_000001bf8882f820;  1 drivers
v000001bf887f8f50_0 .net "out", 31 0, L_000001bf8889b070;  alias, 1 drivers
S_000001bf887f5f50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bf885bcaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bf8878c670 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bf8889a3c0 .functor NOT 1, L_000001bf8882f3c0, C4<0>, C4<0>, C4<0>;
L_000001bf8889a7b0 .functor NOT 1, L_000001bf8882d200, C4<0>, C4<0>, C4<0>;
L_000001bf8889b930 .functor NOT 1, L_000001bf8882f280, C4<0>, C4<0>, C4<0>;
L_000001bf8889a120 .functor NOT 1, L_000001bf8882ed80, C4<0>, C4<0>, C4<0>;
L_000001bf8889b8c0 .functor AND 32, L_000001bf8889b0e0, v000001bf887fe2f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889ad60 .functor AND 32, L_000001bf8889a040, L_000001bf888af9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889b1c0 .functor OR 32, L_000001bf8889b8c0, L_000001bf8889ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf8889a200 .functor AND 32, L_000001bf8889a0b0, v000001bf887ed750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889a820 .functor OR 32, L_000001bf8889b1c0, L_000001bf8889a200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf8889a270 .functor AND 32, L_000001bf8889a190, L_000001bf8882d0c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889a2e0 .functor OR 32, L_000001bf8889a820, L_000001bf8889a270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf887fa670_0 .net *"_ivl_1", 0 0, L_000001bf8882f3c0;  1 drivers
v000001bf887f9810_0 .net *"_ivl_13", 0 0, L_000001bf8882f280;  1 drivers
v000001bf887f9450_0 .net *"_ivl_14", 0 0, L_000001bf8889b930;  1 drivers
v000001bf887fa490_0 .net *"_ivl_19", 0 0, L_000001bf8882db60;  1 drivers
v000001bf887f9630_0 .net *"_ivl_2", 0 0, L_000001bf8889a3c0;  1 drivers
v000001bf887f9c70_0 .net *"_ivl_23", 0 0, L_000001bf8882df20;  1 drivers
v000001bf887f91d0_0 .net *"_ivl_27", 0 0, L_000001bf8882ed80;  1 drivers
v000001bf887f98b0_0 .net *"_ivl_28", 0 0, L_000001bf8889a120;  1 drivers
v000001bf887fa350_0 .net *"_ivl_33", 0 0, L_000001bf8882eec0;  1 drivers
v000001bf887f9ef0_0 .net *"_ivl_37", 0 0, L_000001bf8882f000;  1 drivers
v000001bf887f99f0_0 .net *"_ivl_40", 31 0, L_000001bf8889b8c0;  1 drivers
v000001bf887f9a90_0 .net *"_ivl_42", 31 0, L_000001bf8889ad60;  1 drivers
v000001bf887f9590_0 .net *"_ivl_44", 31 0, L_000001bf8889b1c0;  1 drivers
v000001bf887fa030_0 .net *"_ivl_46", 31 0, L_000001bf8889a200;  1 drivers
v000001bf887f9db0_0 .net *"_ivl_48", 31 0, L_000001bf8889a820;  1 drivers
v000001bf887fa0d0_0 .net *"_ivl_50", 31 0, L_000001bf8889a270;  1 drivers
v000001bf887f9130_0 .net *"_ivl_7", 0 0, L_000001bf8882d200;  1 drivers
v000001bf887f9b30_0 .net *"_ivl_8", 0 0, L_000001bf8889a7b0;  1 drivers
v000001bf887f9e50_0 .net "ina", 31 0, v000001bf887fe2f0_0;  alias, 1 drivers
v000001bf887fa710_0 .net "inb", 31 0, L_000001bf888af9e0;  alias, 1 drivers
v000001bf887fa7b0_0 .net "inc", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf887fa210_0 .net "ind", 31 0, L_000001bf8882d0c0;  alias, 1 drivers
v000001bf887f9bd0_0 .net "out", 31 0, L_000001bf8889a2e0;  alias, 1 drivers
v000001bf887fa2b0_0 .net "s0", 31 0, L_000001bf8889b0e0;  1 drivers
v000001bf887fa3f0_0 .net "s1", 31 0, L_000001bf8889a040;  1 drivers
v000001bf887fa530_0 .net "s2", 31 0, L_000001bf8889a0b0;  1 drivers
v000001bf887fcf90_0 .net "s3", 31 0, L_000001bf8889a190;  1 drivers
v000001bf887ff010_0 .net "sel", 1 0, L_000001bf8882bae0;  alias, 1 drivers
L_000001bf8882f3c0 .part L_000001bf8882bae0, 1, 1;
LS_000001bf8882eb00_0_0 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_4 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_8 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_12 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_16 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_20 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_24 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_0_28 .concat [ 1 1 1 1], L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0, L_000001bf8889a3c0;
LS_000001bf8882eb00_1_0 .concat [ 4 4 4 4], LS_000001bf8882eb00_0_0, LS_000001bf8882eb00_0_4, LS_000001bf8882eb00_0_8, LS_000001bf8882eb00_0_12;
LS_000001bf8882eb00_1_4 .concat [ 4 4 4 4], LS_000001bf8882eb00_0_16, LS_000001bf8882eb00_0_20, LS_000001bf8882eb00_0_24, LS_000001bf8882eb00_0_28;
L_000001bf8882eb00 .concat [ 16 16 0 0], LS_000001bf8882eb00_1_0, LS_000001bf8882eb00_1_4;
L_000001bf8882d200 .part L_000001bf8882bae0, 0, 1;
LS_000001bf8882d7a0_0_0 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_4 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_8 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_12 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_16 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_20 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_24 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_0_28 .concat [ 1 1 1 1], L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0, L_000001bf8889a7b0;
LS_000001bf8882d7a0_1_0 .concat [ 4 4 4 4], LS_000001bf8882d7a0_0_0, LS_000001bf8882d7a0_0_4, LS_000001bf8882d7a0_0_8, LS_000001bf8882d7a0_0_12;
LS_000001bf8882d7a0_1_4 .concat [ 4 4 4 4], LS_000001bf8882d7a0_0_16, LS_000001bf8882d7a0_0_20, LS_000001bf8882d7a0_0_24, LS_000001bf8882d7a0_0_28;
L_000001bf8882d7a0 .concat [ 16 16 0 0], LS_000001bf8882d7a0_1_0, LS_000001bf8882d7a0_1_4;
L_000001bf8882f280 .part L_000001bf8882bae0, 1, 1;
LS_000001bf8882e560_0_0 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_4 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_8 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_12 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_16 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_20 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_24 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_0_28 .concat [ 1 1 1 1], L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930, L_000001bf8889b930;
LS_000001bf8882e560_1_0 .concat [ 4 4 4 4], LS_000001bf8882e560_0_0, LS_000001bf8882e560_0_4, LS_000001bf8882e560_0_8, LS_000001bf8882e560_0_12;
LS_000001bf8882e560_1_4 .concat [ 4 4 4 4], LS_000001bf8882e560_0_16, LS_000001bf8882e560_0_20, LS_000001bf8882e560_0_24, LS_000001bf8882e560_0_28;
L_000001bf8882e560 .concat [ 16 16 0 0], LS_000001bf8882e560_1_0, LS_000001bf8882e560_1_4;
L_000001bf8882db60 .part L_000001bf8882bae0, 0, 1;
LS_000001bf8882de80_0_0 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_4 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_8 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_12 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_16 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_20 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_24 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_0_28 .concat [ 1 1 1 1], L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60, L_000001bf8882db60;
LS_000001bf8882de80_1_0 .concat [ 4 4 4 4], LS_000001bf8882de80_0_0, LS_000001bf8882de80_0_4, LS_000001bf8882de80_0_8, LS_000001bf8882de80_0_12;
LS_000001bf8882de80_1_4 .concat [ 4 4 4 4], LS_000001bf8882de80_0_16, LS_000001bf8882de80_0_20, LS_000001bf8882de80_0_24, LS_000001bf8882de80_0_28;
L_000001bf8882de80 .concat [ 16 16 0 0], LS_000001bf8882de80_1_0, LS_000001bf8882de80_1_4;
L_000001bf8882df20 .part L_000001bf8882bae0, 1, 1;
LS_000001bf8882e060_0_0 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_4 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_8 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_12 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_16 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_20 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_24 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_0_28 .concat [ 1 1 1 1], L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20, L_000001bf8882df20;
LS_000001bf8882e060_1_0 .concat [ 4 4 4 4], LS_000001bf8882e060_0_0, LS_000001bf8882e060_0_4, LS_000001bf8882e060_0_8, LS_000001bf8882e060_0_12;
LS_000001bf8882e060_1_4 .concat [ 4 4 4 4], LS_000001bf8882e060_0_16, LS_000001bf8882e060_0_20, LS_000001bf8882e060_0_24, LS_000001bf8882e060_0_28;
L_000001bf8882e060 .concat [ 16 16 0 0], LS_000001bf8882e060_1_0, LS_000001bf8882e060_1_4;
L_000001bf8882ed80 .part L_000001bf8882bae0, 0, 1;
LS_000001bf8882ee20_0_0 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_4 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_8 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_12 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_16 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_20 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_24 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_0_28 .concat [ 1 1 1 1], L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120, L_000001bf8889a120;
LS_000001bf8882ee20_1_0 .concat [ 4 4 4 4], LS_000001bf8882ee20_0_0, LS_000001bf8882ee20_0_4, LS_000001bf8882ee20_0_8, LS_000001bf8882ee20_0_12;
LS_000001bf8882ee20_1_4 .concat [ 4 4 4 4], LS_000001bf8882ee20_0_16, LS_000001bf8882ee20_0_20, LS_000001bf8882ee20_0_24, LS_000001bf8882ee20_0_28;
L_000001bf8882ee20 .concat [ 16 16 0 0], LS_000001bf8882ee20_1_0, LS_000001bf8882ee20_1_4;
L_000001bf8882eec0 .part L_000001bf8882bae0, 1, 1;
LS_000001bf8882ef60_0_0 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_4 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_8 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_12 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_16 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_20 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_24 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_0_28 .concat [ 1 1 1 1], L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0, L_000001bf8882eec0;
LS_000001bf8882ef60_1_0 .concat [ 4 4 4 4], LS_000001bf8882ef60_0_0, LS_000001bf8882ef60_0_4, LS_000001bf8882ef60_0_8, LS_000001bf8882ef60_0_12;
LS_000001bf8882ef60_1_4 .concat [ 4 4 4 4], LS_000001bf8882ef60_0_16, LS_000001bf8882ef60_0_20, LS_000001bf8882ef60_0_24, LS_000001bf8882ef60_0_28;
L_000001bf8882ef60 .concat [ 16 16 0 0], LS_000001bf8882ef60_1_0, LS_000001bf8882ef60_1_4;
L_000001bf8882f000 .part L_000001bf8882bae0, 0, 1;
LS_000001bf8882f0a0_0_0 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_4 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_8 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_12 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_16 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_20 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_24 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_0_28 .concat [ 1 1 1 1], L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000, L_000001bf8882f000;
LS_000001bf8882f0a0_1_0 .concat [ 4 4 4 4], LS_000001bf8882f0a0_0_0, LS_000001bf8882f0a0_0_4, LS_000001bf8882f0a0_0_8, LS_000001bf8882f0a0_0_12;
LS_000001bf8882f0a0_1_4 .concat [ 4 4 4 4], LS_000001bf8882f0a0_0_16, LS_000001bf8882f0a0_0_20, LS_000001bf8882f0a0_0_24, LS_000001bf8882f0a0_0_28;
L_000001bf8882f0a0 .concat [ 16 16 0 0], LS_000001bf8882f0a0_1_0, LS_000001bf8882f0a0_1_4;
S_000001bf887f6400 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bf887f5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf8889b0e0 .functor AND 32, L_000001bf8882eb00, L_000001bf8882d7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f7510_0 .net "in1", 31 0, L_000001bf8882eb00;  1 drivers
v000001bf887f96d0_0 .net "in2", 31 0, L_000001bf8882d7a0;  1 drivers
v000001bf887f94f0_0 .net "out", 31 0, L_000001bf8889b0e0;  alias, 1 drivers
S_000001bf887f5c30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bf887f5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf8889a040 .functor AND 32, L_000001bf8882e560, L_000001bf8882de80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f9950_0 .net "in1", 31 0, L_000001bf8882e560;  1 drivers
v000001bf887f9310_0 .net "in2", 31 0, L_000001bf8882de80;  1 drivers
v000001bf887f9d10_0 .net "out", 31 0, L_000001bf8889a040;  alias, 1 drivers
S_000001bf887f6590 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bf887f5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf8889a0b0 .functor AND 32, L_000001bf8882e060, L_000001bf8882ee20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887fa170_0 .net "in1", 31 0, L_000001bf8882e060;  1 drivers
v000001bf887f9f90_0 .net "in2", 31 0, L_000001bf8882ee20;  1 drivers
v000001bf887f9770_0 .net "out", 31 0, L_000001bf8889a0b0;  alias, 1 drivers
S_000001bf887fc6e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bf887f5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf8889a190 .functor AND 32, L_000001bf8882ef60, L_000001bf8882f0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf887f9270_0 .net "in1", 31 0, L_000001bf8882ef60;  1 drivers
v000001bf887f93b0_0 .net "in2", 31 0, L_000001bf8882f0a0;  1 drivers
v000001bf887fa5d0_0 .net "out", 31 0, L_000001bf8889a190;  alias, 1 drivers
S_000001bf887fb5b0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bf88800900 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88800938 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88800970 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf888009a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf888009e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf88800a18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88800a50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf88800a88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf88800ac0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf88800af8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf88800b30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf88800b68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf88800ba0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf88800bd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf88800c10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf88800c48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf88800c80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf88800cb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf88800cf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf88800d28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf88800d60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf88800d98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf88800dd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf88800e08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf88800e40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf887feb10_0 .var "EX1_PC", 31 0;
v000001bf887fe070_0 .var "EX1_PFC", 31 0;
v000001bf887fda30_0 .var "EX1_forward_to_B", 31 0;
v000001bf887fef70_0 .var "EX1_is_beq", 0 0;
v000001bf887fecf0_0 .var "EX1_is_bne", 0 0;
v000001bf887fdcb0_0 .var "EX1_is_jal", 0 0;
v000001bf887fddf0_0 .var "EX1_is_jr", 0 0;
v000001bf887fdad0_0 .var "EX1_is_oper2_immed", 0 0;
v000001bf887fe390_0 .var "EX1_memread", 0 0;
v000001bf887fe750_0 .var "EX1_memwrite", 0 0;
v000001bf887fd3f0_0 .var "EX1_opcode", 11 0;
v000001bf887fd0d0_0 .var "EX1_predicted", 0 0;
v000001bf887fd530_0 .var "EX1_rd_ind", 4 0;
v000001bf887fd710_0 .var "EX1_rd_indzero", 0 0;
v000001bf887fe4d0_0 .var "EX1_regwrite", 0 0;
v000001bf887fe430_0 .var "EX1_rs1", 31 0;
v000001bf887fe6b0_0 .var "EX1_rs1_ind", 4 0;
v000001bf887fe2f0_0 .var "EX1_rs2", 31 0;
v000001bf887fce50_0 .var "EX1_rs2_ind", 4 0;
v000001bf887fd850_0 .net "FLUSH", 0 0, v000001bf88802c20_0;  alias, 1 drivers
v000001bf887fc950_0 .net "ID_PC", 31 0, v000001bf88808c60_0;  alias, 1 drivers
v000001bf887fd170_0 .net "ID_PFC_to_EX", 31 0, L_000001bf8882b680;  alias, 1 drivers
v000001bf887fdc10_0 .net "ID_forward_to_B", 31 0, L_000001bf8882bb80;  alias, 1 drivers
v000001bf887fca90_0 .net "ID_is_beq", 0 0, L_000001bf8882bfe0;  alias, 1 drivers
v000001bf887fd350_0 .net "ID_is_bne", 0 0, L_000001bf8882c080;  alias, 1 drivers
v000001bf887fd990_0 .net "ID_is_jal", 0 0, L_000001bf8882f140;  alias, 1 drivers
v000001bf887fde90_0 .net "ID_is_jr", 0 0, L_000001bf8882c260;  alias, 1 drivers
v000001bf887fd8f0_0 .net "ID_is_oper2_immed", 0 0, L_000001bf88834290;  alias, 1 drivers
v000001bf887fe7f0_0 .net "ID_memread", 0 0, L_000001bf8882dca0;  alias, 1 drivers
v000001bf887fd7b0_0 .net "ID_memwrite", 0 0, L_000001bf8882f500;  alias, 1 drivers
v000001bf887fe1b0_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
v000001bf887fd210_0 .net "ID_predicted", 0 0, v000001bf88801640_0;  alias, 1 drivers
v000001bf887fe890_0 .net "ID_rd_ind", 4 0, v000001bf88815ed0_0;  alias, 1 drivers
v000001bf887fcbd0_0 .net "ID_rd_indzero", 0 0, L_000001bf8882e740;  1 drivers
v000001bf887fed90_0 .net "ID_regwrite", 0 0, L_000001bf8882e920;  alias, 1 drivers
v000001bf887fcb30_0 .net "ID_rs1", 31 0, v000001bf88806e60_0;  alias, 1 drivers
v000001bf887fe570_0 .net "ID_rs1_ind", 4 0, v000001bf888166f0_0;  alias, 1 drivers
v000001bf887fcc70_0 .net "ID_rs2", 31 0, v000001bf888068c0_0;  alias, 1 drivers
v000001bf887fe930_0 .net "ID_rs2_ind", 4 0, v000001bf88816650_0;  alias, 1 drivers
v000001bf887ff0b0_0 .net "clk", 0 0, L_000001bf88835800;  1 drivers
v000001bf887fd490_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
E_000001bf8878bff0 .event posedge, v000001bf887ee650_0, v000001bf887ff0b0_0;
S_000001bf887fba60 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bf88800e80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88800eb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88800ef0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf88800f28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf88800f60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf88800f98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88800fd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf88801008 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf88801040 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf88801078 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf888010b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf888010e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf88801120 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf88801158 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf88801190 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf888011c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf88801200 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf88801238 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf88801270 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf888012a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf888012e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf88801318 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf88801350 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf88801388 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf888013c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf887fcd10_0 .net "EX1_ALU_OPER1", 31 0, L_000001bf88835fe0;  alias, 1 drivers
v000001bf887fcef0_0 .net "EX1_ALU_OPER2", 31 0, L_000001bf8889b230;  alias, 1 drivers
v000001bf887fe9d0_0 .net "EX1_PC", 31 0, v000001bf887feb10_0;  alias, 1 drivers
v000001bf887fd2b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001bf8882f1e0;  alias, 1 drivers
v000001bf887fd5d0_0 .net "EX1_forward_to_B", 31 0, v000001bf887fda30_0;  alias, 1 drivers
v000001bf887ff330_0 .net "EX1_is_beq", 0 0, v000001bf887fef70_0;  alias, 1 drivers
v000001bf887ff150_0 .net "EX1_is_bne", 0 0, v000001bf887fecf0_0;  alias, 1 drivers
v000001bf887ffb50_0 .net "EX1_is_jal", 0 0, v000001bf887fdcb0_0;  alias, 1 drivers
v000001bf887ff510_0 .net "EX1_is_jr", 0 0, v000001bf887fddf0_0;  alias, 1 drivers
v000001bf887ffab0_0 .net "EX1_is_oper2_immed", 0 0, v000001bf887fdad0_0;  alias, 1 drivers
v000001bf887ff970_0 .net "EX1_memread", 0 0, v000001bf887fe390_0;  alias, 1 drivers
v000001bf88800410_0 .net "EX1_memwrite", 0 0, v000001bf887fe750_0;  alias, 1 drivers
v000001bf888002d0_0 .net "EX1_opcode", 11 0, v000001bf887fd3f0_0;  alias, 1 drivers
v000001bf88800690_0 .net "EX1_predicted", 0 0, v000001bf887fd0d0_0;  alias, 1 drivers
v000001bf888004b0_0 .net "EX1_rd_ind", 4 0, v000001bf887fd530_0;  alias, 1 drivers
v000001bf88800730_0 .net "EX1_rd_indzero", 0 0, v000001bf887fd710_0;  alias, 1 drivers
v000001bf888000f0_0 .net "EX1_regwrite", 0 0, v000001bf887fe4d0_0;  alias, 1 drivers
v000001bf887ff830_0 .net "EX1_rs1", 31 0, v000001bf887fe430_0;  alias, 1 drivers
v000001bf887ff5b0_0 .net "EX1_rs1_ind", 4 0, v000001bf887fe6b0_0;  alias, 1 drivers
v000001bf887ffbf0_0 .net "EX1_rs2_ind", 4 0, v000001bf887fce50_0;  alias, 1 drivers
v000001bf88800550_0 .net "EX1_rs2_out", 31 0, L_000001bf8889a2e0;  alias, 1 drivers
v000001bf887ff1f0_0 .var "EX2_ALU_OPER1", 31 0;
v000001bf887ffc90_0 .var "EX2_ALU_OPER2", 31 0;
v000001bf888005f0_0 .var "EX2_PC", 31 0;
v000001bf888007d0_0 .var "EX2_PFC_to_IF", 31 0;
v000001bf887ff6f0_0 .var "EX2_forward_to_B", 31 0;
v000001bf887ffe70_0 .var "EX2_is_beq", 0 0;
v000001bf887fff10_0 .var "EX2_is_bne", 0 0;
v000001bf887ff650_0 .var "EX2_is_jal", 0 0;
v000001bf887ff790_0 .var "EX2_is_jr", 0 0;
v000001bf887ff290_0 .var "EX2_is_oper2_immed", 0 0;
v000001bf887ffa10_0 .var "EX2_memread", 0 0;
v000001bf887ff3d0_0 .var "EX2_memwrite", 0 0;
v000001bf887ff8d0_0 .var "EX2_opcode", 11 0;
v000001bf887ff470_0 .var "EX2_predicted", 0 0;
v000001bf887ffd30_0 .var "EX2_rd_ind", 4 0;
v000001bf887fffb0_0 .var "EX2_rd_indzero", 0 0;
v000001bf887ffdd0_0 .var "EX2_regwrite", 0 0;
v000001bf88800050_0 .var "EX2_rs1", 31 0;
v000001bf88800190_0 .var "EX2_rs1_ind", 4 0;
v000001bf88800230_0 .var "EX2_rs2_ind", 4 0;
v000001bf88800370_0 .var "EX2_rs2_out", 31 0;
v000001bf88801a00_0 .net "FLUSH", 0 0, v000001bf88802cc0_0;  alias, 1 drivers
v000001bf888034e0_0 .net "clk", 0 0, L_000001bf8889b3f0;  1 drivers
v000001bf88801d20_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
E_000001bf8878ba70 .event posedge, v000001bf887ee650_0, v000001bf888034e0_0;
S_000001bf887fb100 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bf88809410 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88809448 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88809480 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf888094b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf888094f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf88809528 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88809560 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf88809598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf888095d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf88809608 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf88809640 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf88809678 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf888096b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf888096e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf88809720 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf88809758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf88809790 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf888097c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf88809800 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf88809838 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf88809870 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf888098a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf888098e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf88809918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf88809950 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf88835640 .functor OR 1, L_000001bf8882bfe0, L_000001bf8882c080, C4<0>, C4<0>;
L_000001bf88835790 .functor AND 1, L_000001bf88835640, L_000001bf888359c0, C4<1>, C4<1>;
L_000001bf88835330 .functor OR 1, L_000001bf8882bfe0, L_000001bf8882c080, C4<0>, C4<0>;
L_000001bf88835410 .functor AND 1, L_000001bf88835330, L_000001bf888359c0, C4<1>, C4<1>;
L_000001bf88835a30 .functor OR 1, L_000001bf8882bfe0, L_000001bf8882c080, C4<0>, C4<0>;
L_000001bf88834ed0 .functor AND 1, L_000001bf88835a30, v000001bf88801640_0, C4<1>, C4<1>;
v000001bf88806c80_0 .net "EX1_memread", 0 0, v000001bf887fe390_0;  alias, 1 drivers
v000001bf88806be0_0 .net "EX1_opcode", 11 0, v000001bf887fd3f0_0;  alias, 1 drivers
v000001bf888088a0_0 .net "EX1_rd_ind", 4 0, v000001bf887fd530_0;  alias, 1 drivers
v000001bf88808b20_0 .net "EX1_rd_indzero", 0 0, v000001bf887fd710_0;  alias, 1 drivers
v000001bf88807900_0 .net "EX2_memread", 0 0, v000001bf887ffa10_0;  alias, 1 drivers
v000001bf88807c20_0 .net "EX2_opcode", 11 0, v000001bf887ff8d0_0;  alias, 1 drivers
v000001bf888089e0_0 .net "EX2_rd_ind", 4 0, v000001bf887ffd30_0;  alias, 1 drivers
v000001bf88806fa0_0 .net "EX2_rd_indzero", 0 0, v000001bf887fffb0_0;  alias, 1 drivers
v000001bf88806f00_0 .net "ID_EX1_flush", 0 0, v000001bf88802c20_0;  alias, 1 drivers
v000001bf88807220_0 .net "ID_EX2_flush", 0 0, v000001bf88802cc0_0;  alias, 1 drivers
v000001bf88807f40_0 .net "ID_is_beq", 0 0, L_000001bf8882bfe0;  alias, 1 drivers
v000001bf88806d20_0 .net "ID_is_bne", 0 0, L_000001bf8882c080;  alias, 1 drivers
v000001bf88807860_0 .net "ID_is_j", 0 0, L_000001bf8882f6e0;  alias, 1 drivers
v000001bf88808bc0_0 .net "ID_is_jal", 0 0, L_000001bf8882f140;  alias, 1 drivers
v000001bf88807fe0_0 .net "ID_is_jr", 0 0, L_000001bf8882c260;  alias, 1 drivers
v000001bf88807a40_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
v000001bf88808300_0 .net "ID_rs1_ind", 4 0, v000001bf888166f0_0;  alias, 1 drivers
v000001bf88808120_0 .net "ID_rs2_ind", 4 0, v000001bf88816650_0;  alias, 1 drivers
v000001bf88807ae0_0 .net "IF_ID_flush", 0 0, v000001bf888051a0_0;  alias, 1 drivers
v000001bf888083a0_0 .net "IF_ID_write", 0 0, v000001bf88804ca0_0;  alias, 1 drivers
v000001bf888072c0_0 .net "PC_src", 2 0, L_000001bf8882b4a0;  alias, 1 drivers
v000001bf88806500_0 .net "PFC_to_EX", 31 0, L_000001bf8882b680;  alias, 1 drivers
v000001bf88807400_0 .net "PFC_to_IF", 31 0, L_000001bf8882c760;  alias, 1 drivers
v000001bf88807b80_0 .net "WB_rd_ind", 4 0, v000001bf8881aa70_0;  alias, 1 drivers
v000001bf88808a80_0 .net "Wrong_prediction", 0 0, L_000001bf8889be00;  alias, 1 drivers
v000001bf88807e00_0 .net *"_ivl_11", 0 0, L_000001bf88835410;  1 drivers
v000001bf888070e0_0 .net *"_ivl_13", 9 0, L_000001bf8882b860;  1 drivers
v000001bf888074a0_0 .net *"_ivl_15", 9 0, L_000001bf8882ac80;  1 drivers
v000001bf888065a0_0 .net *"_ivl_16", 9 0, L_000001bf8882bc20;  1 drivers
v000001bf88806460_0 .net *"_ivl_19", 9 0, L_000001bf8882c120;  1 drivers
v000001bf88806dc0_0 .net *"_ivl_20", 9 0, L_000001bf8882b2c0;  1 drivers
v000001bf88808760_0 .net *"_ivl_25", 0 0, L_000001bf88835a30;  1 drivers
v000001bf88807540_0 .net *"_ivl_27", 0 0, L_000001bf88834ed0;  1 drivers
v000001bf888075e0_0 .net *"_ivl_29", 9 0, L_000001bf8882c9e0;  1 drivers
v000001bf88807680_0 .net *"_ivl_3", 0 0, L_000001bf88835640;  1 drivers
L_000001bf888501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001bf88806960_0 .net/2u *"_ivl_30", 9 0, L_000001bf888501f0;  1 drivers
v000001bf88806640_0 .net *"_ivl_32", 9 0, L_000001bf8882cf80;  1 drivers
v000001bf88807d60_0 .net *"_ivl_35", 9 0, L_000001bf8882cb20;  1 drivers
v000001bf88808440_0 .net *"_ivl_37", 9 0, L_000001bf8882c3a0;  1 drivers
v000001bf88806780_0 .net *"_ivl_38", 9 0, L_000001bf8882b0e0;  1 drivers
v000001bf88808580_0 .net *"_ivl_40", 9 0, L_000001bf8882c580;  1 drivers
L_000001bf88850238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88808620_0 .net/2s *"_ivl_45", 21 0, L_000001bf88850238;  1 drivers
L_000001bf88850280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88808800_0 .net/2s *"_ivl_50", 21 0, L_000001bf88850280;  1 drivers
v000001bf88807cc0_0 .net *"_ivl_9", 0 0, L_000001bf88835330;  1 drivers
v000001bf88806820_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88806a00_0 .net "forward_to_B", 31 0, L_000001bf8882bb80;  alias, 1 drivers
v000001bf88806aa0_0 .net "imm", 31 0, v000001bf888048e0_0;  1 drivers
v000001bf88807ea0_0 .net "inst", 31 0, v000001bf88808ee0_0;  alias, 1 drivers
v000001bf888081c0_0 .net "is_branch_and_taken", 0 0, L_000001bf88835790;  alias, 1 drivers
v000001bf88807720_0 .net "is_oper2_immed", 0 0, L_000001bf88834290;  alias, 1 drivers
v000001bf88808260_0 .net "mem_read", 0 0, L_000001bf8882dca0;  alias, 1 drivers
v000001bf88806b40_0 .net "mem_write", 0 0, L_000001bf8882f500;  alias, 1 drivers
v000001bf88809020_0 .net "pc", 31 0, v000001bf88808c60_0;  alias, 1 drivers
v000001bf888090c0_0 .net "pc_write", 0 0, v000001bf88804b60_0;  alias, 1 drivers
v000001bf88809340_0 .net "predicted", 0 0, L_000001bf888359c0;  1 drivers
v000001bf88809160_0 .net "predicted_to_EX", 0 0, v000001bf88801640_0;  alias, 1 drivers
v000001bf88808f80_0 .net "reg_write", 0 0, L_000001bf8882e920;  alias, 1 drivers
v000001bf88808d00_0 .net "reg_write_from_wb", 0 0, v000001bf88818e50_0;  alias, 1 drivers
v000001bf88808da0_0 .net "rs1", 31 0, v000001bf88806e60_0;  alias, 1 drivers
v000001bf88808e40_0 .net "rs2", 31 0, v000001bf888068c0_0;  alias, 1 drivers
v000001bf88809200_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
v000001bf888092a0_0 .net "wr_reg_data", 31 0, L_000001bf888af9e0;  alias, 1 drivers
L_000001bf8882bb80 .functor MUXZ 32, v000001bf888068c0_0, v000001bf888048e0_0, L_000001bf88834290, C4<>;
L_000001bf8882b860 .part v000001bf88808c60_0, 0, 10;
L_000001bf8882ac80 .part v000001bf88808ee0_0, 0, 10;
L_000001bf8882bc20 .arith/sum 10, L_000001bf8882b860, L_000001bf8882ac80;
L_000001bf8882c120 .part v000001bf88808ee0_0, 0, 10;
L_000001bf8882b2c0 .functor MUXZ 10, L_000001bf8882c120, L_000001bf8882bc20, L_000001bf88835410, C4<>;
L_000001bf8882c9e0 .part v000001bf88808c60_0, 0, 10;
L_000001bf8882cf80 .arith/sum 10, L_000001bf8882c9e0, L_000001bf888501f0;
L_000001bf8882cb20 .part v000001bf88808c60_0, 0, 10;
L_000001bf8882c3a0 .part v000001bf88808ee0_0, 0, 10;
L_000001bf8882b0e0 .arith/sum 10, L_000001bf8882cb20, L_000001bf8882c3a0;
L_000001bf8882c580 .functor MUXZ 10, L_000001bf8882b0e0, L_000001bf8882cf80, L_000001bf88834ed0, C4<>;
L_000001bf8882c760 .concat8 [ 10 22 0 0], L_000001bf8882b2c0, L_000001bf88850238;
L_000001bf8882b680 .concat8 [ 10 22 0 0], L_000001bf8882c580, L_000001bf88850280;
S_000001bf887fac50 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bf887fb100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bf88809990 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf888099c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88809a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf88809a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf88809a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf88809aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88809ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf88809b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf88809b50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf88809b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf88809bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf88809bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf88809c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf88809c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf88809ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf88809cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf88809d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf88809d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf88809d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf88809db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf88809df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf88809e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf88809e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf88809e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf88809ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf88835090 .functor OR 1, L_000001bf888359c0, L_000001bf8882ad20, C4<0>, C4<0>;
L_000001bf88835b10 .functor OR 1, L_000001bf88835090, L_000001bf8882ca80, C4<0>, C4<0>;
v000001bf888016e0_0 .net "EX1_opcode", 11 0, v000001bf887fd3f0_0;  alias, 1 drivers
v000001bf888027c0_0 .net "EX2_opcode", 11 0, v000001bf887ff8d0_0;  alias, 1 drivers
v000001bf88801780_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
v000001bf88801820_0 .net "PC_src", 2 0, L_000001bf8882b4a0;  alias, 1 drivers
v000001bf88802400_0 .net "Wrong_prediction", 0 0, L_000001bf8889be00;  alias, 1 drivers
L_000001bf888503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bf88802ae0_0 .net/2u *"_ivl_0", 2 0, L_000001bf888503e8;  1 drivers
v000001bf888038a0_0 .net *"_ivl_10", 0 0, L_000001bf8882c800;  1 drivers
L_000001bf88850508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bf88802e00_0 .net/2u *"_ivl_12", 2 0, L_000001bf88850508;  1 drivers
L_000001bf88850550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bf888029a0_0 .net/2u *"_ivl_14", 11 0, L_000001bf88850550;  1 drivers
v000001bf88803760_0 .net *"_ivl_16", 0 0, L_000001bf8882ad20;  1 drivers
v000001bf888018c0_0 .net *"_ivl_19", 0 0, L_000001bf88835090;  1 drivers
L_000001bf88850430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bf88801c80_0 .net/2u *"_ivl_2", 11 0, L_000001bf88850430;  1 drivers
L_000001bf88850598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bf88801dc0_0 .net/2u *"_ivl_20", 11 0, L_000001bf88850598;  1 drivers
v000001bf88803800_0 .net *"_ivl_22", 0 0, L_000001bf8882ca80;  1 drivers
v000001bf88802540_0 .net *"_ivl_25", 0 0, L_000001bf88835b10;  1 drivers
L_000001bf888505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bf888020e0_0 .net/2u *"_ivl_26", 2 0, L_000001bf888505e0;  1 drivers
L_000001bf88850628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bf88801e60_0 .net/2u *"_ivl_28", 2 0, L_000001bf88850628;  1 drivers
v000001bf88802ea0_0 .net *"_ivl_30", 2 0, L_000001bf8882b9a0;  1 drivers
v000001bf88803260_0 .net *"_ivl_32", 2 0, L_000001bf8882cda0;  1 drivers
v000001bf88802720_0 .net *"_ivl_34", 2 0, L_000001bf8882afa0;  1 drivers
v000001bf88801f00_0 .net *"_ivl_4", 0 0, L_000001bf8882c8a0;  1 drivers
L_000001bf88850478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bf88803940_0 .net/2u *"_ivl_6", 2 0, L_000001bf88850478;  1 drivers
L_000001bf888504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bf888039e0_0 .net/2u *"_ivl_8", 11 0, L_000001bf888504c0;  1 drivers
v000001bf888025e0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88802180_0 .net "predicted", 0 0, L_000001bf888359c0;  alias, 1 drivers
v000001bf88802360_0 .net "predicted_to_EX", 0 0, v000001bf88801640_0;  alias, 1 drivers
v000001bf88802220_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
v000001bf88803440_0 .net "state", 1 0, v000001bf888036c0_0;  1 drivers
L_000001bf8882c8a0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850430;
L_000001bf8882c800 .cmp/eq 12, v000001bf887fd3f0_0, L_000001bf888504c0;
L_000001bf8882ad20 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850550;
L_000001bf8882ca80 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850598;
L_000001bf8882b9a0 .functor MUXZ 3, L_000001bf88850628, L_000001bf888505e0, L_000001bf88835b10, C4<>;
L_000001bf8882cda0 .functor MUXZ 3, L_000001bf8882b9a0, L_000001bf88850508, L_000001bf8882c800, C4<>;
L_000001bf8882afa0 .functor MUXZ 3, L_000001bf8882cda0, L_000001bf88850478, L_000001bf8882c8a0, C4<>;
L_000001bf8882b4a0 .functor MUXZ 3, L_000001bf8882afa0, L_000001bf888503e8, L_000001bf8889be00, C4<>;
S_000001bf887fade0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bf887fac50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bf88809f10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88809f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88809f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf88809fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf88809ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf8880a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf8880a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf8880a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf8880a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf8880a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf8880a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf8880a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf8880a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf8880a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf8880a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf8880a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf8880a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf8880a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf8880a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf8880a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf8880a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf8880a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf8880a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf8880a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf8880a450 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf88834ae0 .functor OR 1, L_000001bf8882b360, L_000001bf8882b400, C4<0>, C4<0>;
L_000001bf88834ca0 .functor OR 1, L_000001bf8882c1c0, L_000001bf8882ae60, C4<0>, C4<0>;
L_000001bf88834450 .functor AND 1, L_000001bf88834ae0, L_000001bf88834ca0, C4<1>, C4<1>;
L_000001bf88834f40 .functor NOT 1, L_000001bf88834450, C4<0>, C4<0>, C4<0>;
L_000001bf88834610 .functor OR 1, v000001bf88829d80_0, L_000001bf88834f40, C4<0>, C4<0>;
L_000001bf888359c0 .functor NOT 1, L_000001bf88834610, C4<0>, C4<0>, C4<0>;
v000001bf88802040_0 .net "EX_opcode", 11 0, v000001bf887ff8d0_0;  alias, 1 drivers
v000001bf88801b40_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
v000001bf88802a40_0 .net "Wrong_prediction", 0 0, L_000001bf8889be00;  alias, 1 drivers
L_000001bf888502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bf88801aa0_0 .net/2u *"_ivl_0", 11 0, L_000001bf888502c8;  1 drivers
L_000001bf88850358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bf88803580_0 .net/2u *"_ivl_10", 1 0, L_000001bf88850358;  1 drivers
v000001bf88803b20_0 .net *"_ivl_12", 0 0, L_000001bf8882c1c0;  1 drivers
L_000001bf888503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bf88803a80_0 .net/2u *"_ivl_14", 1 0, L_000001bf888503a0;  1 drivers
v000001bf88801960_0 .net *"_ivl_16", 0 0, L_000001bf8882ae60;  1 drivers
v000001bf88803bc0_0 .net *"_ivl_19", 0 0, L_000001bf88834ca0;  1 drivers
v000001bf88801fa0_0 .net *"_ivl_2", 0 0, L_000001bf8882b360;  1 drivers
v000001bf88803620_0 .net *"_ivl_21", 0 0, L_000001bf88834450;  1 drivers
v000001bf88801be0_0 .net *"_ivl_22", 0 0, L_000001bf88834f40;  1 drivers
v000001bf88801500_0 .net *"_ivl_25", 0 0, L_000001bf88834610;  1 drivers
L_000001bf88850310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bf888031c0_0 .net/2u *"_ivl_4", 11 0, L_000001bf88850310;  1 drivers
v000001bf88802680_0 .net *"_ivl_6", 0 0, L_000001bf8882b400;  1 drivers
v000001bf88803080_0 .net *"_ivl_9", 0 0, L_000001bf88834ae0;  1 drivers
v000001bf888015a0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf888033a0_0 .net "predicted", 0 0, L_000001bf888359c0;  alias, 1 drivers
v000001bf88801640_0 .var "predicted_to_EX", 0 0;
v000001bf888024a0_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
v000001bf888036c0_0 .var "state", 1 0;
E_000001bf8878bef0 .event posedge, v000001bf888015a0_0, v000001bf887ee650_0;
L_000001bf8882b360 .cmp/eq 12, v000001bf88818270_0, L_000001bf888502c8;
L_000001bf8882b400 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850310;
L_000001bf8882c1c0 .cmp/eq 2, v000001bf888036c0_0, L_000001bf88850358;
L_000001bf8882ae60 .cmp/eq 2, v000001bf888036c0_0, L_000001bf888503a0;
S_000001bf887fbbf0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bf887fb100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bf8880c4a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf8880c4d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf8880c510 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf8880c548 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf8880c580 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf8880c5b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf8880c5f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf8880c628 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf8880c660 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf8880c698 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf8880c6d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf8880c708 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf8880c740 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf8880c778 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf8880c7b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf8880c7e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf8880c820 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf8880c858 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf8880c890 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf8880c8c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf8880c900 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf8880c938 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf8880c970 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf8880c9a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf8880c9e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf888022c0_0 .net "EX1_memread", 0 0, v000001bf887fe390_0;  alias, 1 drivers
v000001bf88802f40_0 .net "EX1_rd_ind", 4 0, v000001bf887fd530_0;  alias, 1 drivers
v000001bf88802860_0 .net "EX1_rd_indzero", 0 0, v000001bf887fd710_0;  alias, 1 drivers
v000001bf88802fe0_0 .net "EX2_memread", 0 0, v000001bf887ffa10_0;  alias, 1 drivers
v000001bf88802900_0 .net "EX2_rd_ind", 4 0, v000001bf887ffd30_0;  alias, 1 drivers
v000001bf88802b80_0 .net "EX2_rd_indzero", 0 0, v000001bf887fffb0_0;  alias, 1 drivers
v000001bf88802c20_0 .var "ID_EX1_flush", 0 0;
v000001bf88802cc0_0 .var "ID_EX2_flush", 0 0;
v000001bf88802d60_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
v000001bf88803120_0 .net "ID_rs1_ind", 4 0, v000001bf888166f0_0;  alias, 1 drivers
v000001bf88803300_0 .net "ID_rs2_ind", 4 0, v000001bf88816650_0;  alias, 1 drivers
v000001bf88804ca0_0 .var "IF_ID_Write", 0 0;
v000001bf888051a0_0 .var "IF_ID_flush", 0 0;
v000001bf88804b60_0 .var "PC_Write", 0 0;
v000001bf88805920_0 .net "Wrong_prediction", 0 0, L_000001bf8889be00;  alias, 1 drivers
E_000001bf8878c530/0 .event anyedge, v000001bf887f3f60_0, v000001bf887fe390_0, v000001bf887fd710_0, v000001bf887fe570_0;
E_000001bf8878c530/1 .event anyedge, v000001bf887fd530_0, v000001bf887fe930_0, v000001bf88712d50_0, v000001bf887fffb0_0;
E_000001bf8878c530/2 .event anyedge, v000001bf887eeab0_0, v000001bf887fe1b0_0;
E_000001bf8878c530 .event/or E_000001bf8878c530/0, E_000001bf8878c530/1, E_000001bf8878c530/2;
S_000001bf887faf70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bf887fb100;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bf8880ca20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf8880ca58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf8880ca90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf8880cac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf8880cb00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf8880cb38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf8880cb70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf8880cba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf8880cbe0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf8880cc18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf8880cc50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf8880cc88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf8880ccc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf8880ccf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf8880cd30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf8880cd68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf8880cda0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf8880cdd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf8880ce10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf8880ce48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf8880ce80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf8880ceb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf8880cef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf8880cf28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf8880cf60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf88835870 .functor OR 1, L_000001bf8882cbc0, L_000001bf8882ce40, C4<0>, C4<0>;
L_000001bf88834fb0 .functor OR 1, L_000001bf88835870, L_000001bf8882cee0, C4<0>, C4<0>;
L_000001bf888351e0 .functor OR 1, L_000001bf88834fb0, L_000001bf8882b540, C4<0>, C4<0>;
L_000001bf888343e0 .functor OR 1, L_000001bf888351e0, L_000001bf8882d020, C4<0>, C4<0>;
L_000001bf88835560 .functor OR 1, L_000001bf888343e0, L_000001bf8882b720, C4<0>, C4<0>;
L_000001bf888347d0 .functor OR 1, L_000001bf88835560, L_000001bf8882ba40, C4<0>, C4<0>;
L_000001bf888355d0 .functor OR 1, L_000001bf888347d0, L_000001bf8882bcc0, C4<0>, C4<0>;
L_000001bf88834290 .functor OR 1, L_000001bf888355d0, L_000001bf8882bd60, C4<0>, C4<0>;
L_000001bf888352c0 .functor OR 1, L_000001bf8882d340, L_000001bf8882d840, C4<0>, C4<0>;
L_000001bf888344c0 .functor OR 1, L_000001bf888352c0, L_000001bf8882f640, C4<0>, C4<0>;
L_000001bf88835c60 .functor OR 1, L_000001bf888344c0, L_000001bf8882d8e0, C4<0>, C4<0>;
L_000001bf888356b0 .functor OR 1, L_000001bf88835c60, L_000001bf8882d2a0, C4<0>, C4<0>;
v000001bf88806280_0 .net "ID_opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
L_000001bf88850670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88803ee0_0 .net/2u *"_ivl_0", 11 0, L_000001bf88850670;  1 drivers
L_000001bf88850700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bf88803e40_0 .net/2u *"_ivl_10", 11 0, L_000001bf88850700;  1 drivers
L_000001bf88850bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bf888060a0_0 .net/2u *"_ivl_102", 11 0, L_000001bf88850bc8;  1 drivers
L_000001bf88850c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bf88806320_0 .net/2u *"_ivl_106", 11 0, L_000001bf88850c10;  1 drivers
v000001bf88805380_0 .net *"_ivl_12", 0 0, L_000001bf8882cee0;  1 drivers
v000001bf88803f80_0 .net *"_ivl_15", 0 0, L_000001bf88834fb0;  1 drivers
L_000001bf88850748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bf88805ce0_0 .net/2u *"_ivl_16", 11 0, L_000001bf88850748;  1 drivers
v000001bf888059c0_0 .net *"_ivl_18", 0 0, L_000001bf8882b540;  1 drivers
v000001bf88805740_0 .net *"_ivl_2", 0 0, L_000001bf8882cbc0;  1 drivers
v000001bf888057e0_0 .net *"_ivl_21", 0 0, L_000001bf888351e0;  1 drivers
L_000001bf88850790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bf88805e20_0 .net/2u *"_ivl_22", 11 0, L_000001bf88850790;  1 drivers
v000001bf88805880_0 .net *"_ivl_24", 0 0, L_000001bf8882d020;  1 drivers
v000001bf88805060_0 .net *"_ivl_27", 0 0, L_000001bf888343e0;  1 drivers
L_000001bf888507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bf88805b00_0 .net/2u *"_ivl_28", 11 0, L_000001bf888507d8;  1 drivers
v000001bf88805a60_0 .net *"_ivl_30", 0 0, L_000001bf8882b720;  1 drivers
v000001bf88804fc0_0 .net *"_ivl_33", 0 0, L_000001bf88835560;  1 drivers
L_000001bf88850820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf888063c0_0 .net/2u *"_ivl_34", 11 0, L_000001bf88850820;  1 drivers
v000001bf888054c0_0 .net *"_ivl_36", 0 0, L_000001bf8882ba40;  1 drivers
v000001bf88804ac0_0 .net *"_ivl_39", 0 0, L_000001bf888347d0;  1 drivers
L_000001bf888506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bf88804c00_0 .net/2u *"_ivl_4", 11 0, L_000001bf888506b8;  1 drivers
L_000001bf88850868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bf888052e0_0 .net/2u *"_ivl_40", 11 0, L_000001bf88850868;  1 drivers
v000001bf88806140_0 .net *"_ivl_42", 0 0, L_000001bf8882bcc0;  1 drivers
v000001bf88805600_0 .net *"_ivl_45", 0 0, L_000001bf888355d0;  1 drivers
L_000001bf888508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bf88804840_0 .net/2u *"_ivl_46", 11 0, L_000001bf888508b0;  1 drivers
v000001bf88804a20_0 .net *"_ivl_48", 0 0, L_000001bf8882bd60;  1 drivers
L_000001bf888508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bf88805d80_0 .net/2u *"_ivl_52", 11 0, L_000001bf888508f8;  1 drivers
L_000001bf88850940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bf88805560_0 .net/2u *"_ivl_56", 11 0, L_000001bf88850940;  1 drivers
v000001bf88803c60_0 .net *"_ivl_6", 0 0, L_000001bf8882ce40;  1 drivers
L_000001bf88850988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bf88804d40_0 .net/2u *"_ivl_60", 11 0, L_000001bf88850988;  1 drivers
L_000001bf888509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bf88803d00_0 .net/2u *"_ivl_64", 11 0, L_000001bf888509d0;  1 drivers
L_000001bf88850a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bf888047a0_0 .net/2u *"_ivl_68", 11 0, L_000001bf88850a18;  1 drivers
L_000001bf88850a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bf888045c0_0 .net/2u *"_ivl_72", 11 0, L_000001bf88850a60;  1 drivers
v000001bf88805240_0 .net *"_ivl_74", 0 0, L_000001bf8882d340;  1 drivers
L_000001bf88850aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bf88803da0_0 .net/2u *"_ivl_76", 11 0, L_000001bf88850aa8;  1 drivers
v000001bf888056a0_0 .net *"_ivl_78", 0 0, L_000001bf8882d840;  1 drivers
v000001bf88804e80_0 .net *"_ivl_81", 0 0, L_000001bf888352c0;  1 drivers
L_000001bf88850af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bf88805ba0_0 .net/2u *"_ivl_82", 11 0, L_000001bf88850af0;  1 drivers
v000001bf88805ec0_0 .net *"_ivl_84", 0 0, L_000001bf8882f640;  1 drivers
v000001bf88805c40_0 .net *"_ivl_87", 0 0, L_000001bf888344c0;  1 drivers
L_000001bf88850b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bf88804020_0 .net/2u *"_ivl_88", 11 0, L_000001bf88850b38;  1 drivers
v000001bf88805420_0 .net *"_ivl_9", 0 0, L_000001bf88835870;  1 drivers
v000001bf88805f60_0 .net *"_ivl_90", 0 0, L_000001bf8882d8e0;  1 drivers
v000001bf88805100_0 .net *"_ivl_93", 0 0, L_000001bf88835c60;  1 drivers
L_000001bf88850b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bf88806000_0 .net/2u *"_ivl_94", 11 0, L_000001bf88850b80;  1 drivers
v000001bf888042a0_0 .net *"_ivl_96", 0 0, L_000001bf8882d2a0;  1 drivers
v000001bf888061e0_0 .net *"_ivl_99", 0 0, L_000001bf888356b0;  1 drivers
v000001bf888040c0_0 .net "is_beq", 0 0, L_000001bf8882bfe0;  alias, 1 drivers
v000001bf88804160_0 .net "is_bne", 0 0, L_000001bf8882c080;  alias, 1 drivers
v000001bf88804200_0 .net "is_j", 0 0, L_000001bf8882f6e0;  alias, 1 drivers
v000001bf88804340_0 .net "is_jal", 0 0, L_000001bf8882f140;  alias, 1 drivers
v000001bf888043e0_0 .net "is_jr", 0 0, L_000001bf8882c260;  alias, 1 drivers
v000001bf88804480_0 .net "is_oper2_immed", 0 0, L_000001bf88834290;  alias, 1 drivers
v000001bf88804520_0 .net "memread", 0 0, L_000001bf8882dca0;  alias, 1 drivers
v000001bf88804660_0 .net "memwrite", 0 0, L_000001bf8882f500;  alias, 1 drivers
v000001bf88804700_0 .net "regwrite", 0 0, L_000001bf8882e920;  alias, 1 drivers
L_000001bf8882cbc0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850670;
L_000001bf8882ce40 .cmp/eq 12, v000001bf88818270_0, L_000001bf888506b8;
L_000001bf8882cee0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850700;
L_000001bf8882b540 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850748;
L_000001bf8882d020 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850790;
L_000001bf8882b720 .cmp/eq 12, v000001bf88818270_0, L_000001bf888507d8;
L_000001bf8882ba40 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850820;
L_000001bf8882bcc0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850868;
L_000001bf8882bd60 .cmp/eq 12, v000001bf88818270_0, L_000001bf888508b0;
L_000001bf8882bfe0 .cmp/eq 12, v000001bf88818270_0, L_000001bf888508f8;
L_000001bf8882c080 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850940;
L_000001bf8882c260 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850988;
L_000001bf8882f140 .cmp/eq 12, v000001bf88818270_0, L_000001bf888509d0;
L_000001bf8882f6e0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850a18;
L_000001bf8882d340 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850a60;
L_000001bf8882d840 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850aa8;
L_000001bf8882f640 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850af0;
L_000001bf8882d8e0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850b38;
L_000001bf8882d2a0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850b80;
L_000001bf8882e920 .reduce/nor L_000001bf888356b0;
L_000001bf8882dca0 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850bc8;
L_000001bf8882f500 .cmp/eq 12, v000001bf88818270_0, L_000001bf88850c10;
S_000001bf887fbd80 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bf887fb100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bf88814fb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88814fe8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf88815020 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf88815058 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf88815090 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf888150c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88815100 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf88815138 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf88815170 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf888151a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf888151e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf88815218 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf88815250 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf88815288 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf888152c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf888152f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf88815330 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf88815368 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf888153a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf888153d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf88815410 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf88815448 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf88815480 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf888154b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf888154f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf888048e0_0 .var "Immed", 31 0;
v000001bf88804980_0 .net "Inst", 31 0, v000001bf88808ee0_0;  alias, 1 drivers
v000001bf88804de0_0 .net "opcode", 11 0, v000001bf88818270_0;  alias, 1 drivers
E_000001bf8878c170 .event anyedge, v000001bf887fe1b0_0, v000001bf88804980_0;
S_000001bf887fb290 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bf887fb100;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bf88806e60_0 .var "Read_data1", 31 0;
v000001bf888068c0_0 .var "Read_data2", 31 0;
v000001bf88807040_0 .net "Read_reg1", 4 0, v000001bf888166f0_0;  alias, 1 drivers
v000001bf888084e0_0 .net "Read_reg2", 4 0, v000001bf88816650_0;  alias, 1 drivers
v000001bf888086c0_0 .net "Write_data", 31 0, L_000001bf888af9e0;  alias, 1 drivers
v000001bf88808080_0 .net "Write_en", 0 0, v000001bf88818e50_0;  alias, 1 drivers
v000001bf888066e0_0 .net "Write_reg", 4 0, v000001bf8881aa70_0;  alias, 1 drivers
v000001bf888079a0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88807360_0 .var/i "i", 31 0;
v000001bf88807180 .array "reg_file", 0 31, 31 0;
v000001bf888077c0_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
E_000001bf8878be30 .event posedge, v000001bf888015a0_0;
S_000001bf887faac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bf887fb290;
 .timescale 0 0;
v000001bf88808940_0 .var/i "i", 31 0;
S_000001bf887fb420 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bf88815530 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf88815568 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf888155a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf888155d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf88815610 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf88815648 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf88815680 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf888156b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf888156f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf88815728 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf88815760 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf88815798 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf888157d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf88815808 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf88815840 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf88815878 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf888158b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf888158e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf88815920 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf88815958 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf88815990 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf888159c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf88815a00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf88815a38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf88815a70 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf88808ee0_0 .var "ID_INST", 31 0;
v000001bf88808c60_0 .var "ID_PC", 31 0;
v000001bf88818270_0 .var "ID_opcode", 11 0;
v000001bf88815ed0_0 .var "ID_rd_ind", 4 0;
v000001bf888166f0_0 .var "ID_rs1_ind", 4 0;
v000001bf88816650_0 .var "ID_rs2_ind", 4 0;
v000001bf88815cf0_0 .net "IF_FLUSH", 0 0, v000001bf888051a0_0;  alias, 1 drivers
v000001bf88816d30_0 .net "IF_INST", 31 0, L_000001bf88835250;  alias, 1 drivers
v000001bf88817c30_0 .net "IF_PC", 31 0, v000001bf888168d0_0;  alias, 1 drivers
v000001bf88817190_0 .net "clk", 0 0, L_000001bf88834680;  1 drivers
v000001bf88816a10_0 .net "if_id_Write", 0 0, v000001bf88804ca0_0;  alias, 1 drivers
v000001bf88816bf0_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
E_000001bf8878baf0 .event posedge, v000001bf887ee650_0, v000001bf88817190_0;
S_000001bf887fbf10 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bf88818ef0_0 .net "EX1_PFC", 31 0, L_000001bf8882f1e0;  alias, 1 drivers
v000001bf8881a110_0 .net "EX2_PFC", 31 0, v000001bf888007d0_0;  alias, 1 drivers
v000001bf888184f0_0 .net "ID_PFC", 31 0, L_000001bf8882c760;  alias, 1 drivers
v000001bf88819990_0 .net "PC_src", 2 0, L_000001bf8882b4a0;  alias, 1 drivers
v000001bf888193f0_0 .net "PC_write", 0 0, v000001bf88804b60_0;  alias, 1 drivers
L_000001bf88850088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bf88818450_0 .net/2u *"_ivl_0", 31 0, L_000001bf88850088;  1 drivers
v000001bf888195d0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88818810_0 .net "inst", 31 0, L_000001bf88835250;  alias, 1 drivers
v000001bf88819710_0 .net "inst_mem_in", 31 0, v000001bf888168d0_0;  alias, 1 drivers
v000001bf8881a6b0_0 .net "pc_reg_in", 31 0, L_000001bf88834a70;  1 drivers
v000001bf888197b0_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
L_000001bf8882c940 .arith/sum 32, v000001bf888168d0_0, L_000001bf88850088;
S_000001bf887fb740 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bf887fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bf88835250 .functor BUFZ 32, L_000001bf8882adc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf888161f0_0 .net "Data_Out", 31 0, L_000001bf88835250;  alias, 1 drivers
v000001bf88816830 .array "InstMem", 0 1023, 31 0;
v000001bf88815e30_0 .net *"_ivl_0", 31 0, L_000001bf8882adc0;  1 drivers
v000001bf88817870_0 .net *"_ivl_3", 9 0, L_000001bf8882b7c0;  1 drivers
v000001bf88816510_0 .net *"_ivl_4", 11 0, L_000001bf8882b5e0;  1 drivers
L_000001bf888501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bf88815f70_0 .net *"_ivl_7", 1 0, L_000001bf888501a8;  1 drivers
v000001bf88816ab0_0 .net "addr", 31 0, v000001bf888168d0_0;  alias, 1 drivers
v000001bf888160b0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88817b90_0 .var/i "i", 31 0;
L_000001bf8882adc0 .array/port v000001bf88816830, L_000001bf8882b5e0;
L_000001bf8882b7c0 .part v000001bf888168d0_0, 0, 10;
L_000001bf8882b5e0 .concat [ 10 2 0 0], L_000001bf8882b7c0, L_000001bf888501a8;
S_000001bf887fb8d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bf887fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bf8878c2b0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bf888179b0_0 .net "DataIn", 31 0, L_000001bf88834a70;  alias, 1 drivers
v000001bf888168d0_0 .var "DataOut", 31 0;
v000001bf88817a50_0 .net "PC_Write", 0 0, v000001bf88804b60_0;  alias, 1 drivers
v000001bf88815d90_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88816010_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
S_000001bf887fc0a0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bf887fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bf8878c1b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bf8876d3d0 .functor NOT 1, L_000001bf8882c440, C4<0>, C4<0>, C4<0>;
L_000001bf8876d4b0 .functor NOT 1, L_000001bf8882b180, C4<0>, C4<0>, C4<0>;
L_000001bf8876d6e0 .functor AND 1, L_000001bf8876d3d0, L_000001bf8876d4b0, C4<1>, C4<1>;
L_000001bf8870b440 .functor NOT 1, L_000001bf8882bf40, C4<0>, C4<0>, C4<0>;
L_000001bf8870c080 .functor AND 1, L_000001bf8876d6e0, L_000001bf8870b440, C4<1>, C4<1>;
L_000001bf8870b9f0 .functor AND 32, L_000001bf8882a8c0, L_000001bf8882c940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8870b830 .functor NOT 1, L_000001bf8882b220, C4<0>, C4<0>, C4<0>;
L_000001bf88834840 .functor NOT 1, L_000001bf8882c620, C4<0>, C4<0>, C4<0>;
L_000001bf88834530 .functor AND 1, L_000001bf8870b830, L_000001bf88834840, C4<1>, C4<1>;
L_000001bf88834b50 .functor AND 1, L_000001bf88834530, L_000001bf8882be00, C4<1>, C4<1>;
L_000001bf88835100 .functor AND 32, L_000001bf8882af00, L_000001bf8882c760, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf88834220 .functor OR 32, L_000001bf8870b9f0, L_000001bf88835100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf88834df0 .functor NOT 1, L_000001bf8882a960, C4<0>, C4<0>, C4<0>;
L_000001bf888345a0 .functor AND 1, L_000001bf88834df0, L_000001bf8882b040, C4<1>, C4<1>;
L_000001bf88834bc0 .functor NOT 1, L_000001bf8882bea0, C4<0>, C4<0>, C4<0>;
L_000001bf88835480 .functor AND 1, L_000001bf888345a0, L_000001bf88834bc0, C4<1>, C4<1>;
L_000001bf888353a0 .functor AND 32, L_000001bf8882cc60, v000001bf888168d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf888354f0 .functor OR 32, L_000001bf88834220, L_000001bf888353a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf88834d10 .functor NOT 1, L_000001bf8882b900, C4<0>, C4<0>, C4<0>;
L_000001bf88835170 .functor AND 1, L_000001bf88834d10, L_000001bf8882aaa0, C4<1>, C4<1>;
L_000001bf88834920 .functor AND 1, L_000001bf88835170, L_000001bf8882aa00, C4<1>, C4<1>;
L_000001bf88835020 .functor AND 32, L_000001bf8882ab40, L_000001bf8882f1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf88834c30 .functor OR 32, L_000001bf888354f0, L_000001bf88835020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf88834e60 .functor NOT 1, L_000001bf8882cd00, C4<0>, C4<0>, C4<0>;
L_000001bf88834d80 .functor AND 1, L_000001bf8882abe0, L_000001bf88834e60, C4<1>, C4<1>;
L_000001bf88834140 .functor NOT 1, L_000001bf8882c300, C4<0>, C4<0>, C4<0>;
L_000001bf88834990 .functor AND 1, L_000001bf88834d80, L_000001bf88834140, C4<1>, C4<1>;
L_000001bf88834a00 .functor AND 32, L_000001bf8882c4e0, v000001bf888007d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf88834a70 .functor OR 32, L_000001bf88834c30, L_000001bf88834a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf88816790_0 .net *"_ivl_1", 0 0, L_000001bf8882c440;  1 drivers
v000001bf88817af0_0 .net *"_ivl_11", 0 0, L_000001bf8882bf40;  1 drivers
v000001bf88816970_0 .net *"_ivl_12", 0 0, L_000001bf8870b440;  1 drivers
v000001bf88817cd0_0 .net *"_ivl_14", 0 0, L_000001bf8870c080;  1 drivers
v000001bf88816b50_0 .net *"_ivl_16", 31 0, L_000001bf8882a8c0;  1 drivers
v000001bf88816c90_0 .net *"_ivl_18", 31 0, L_000001bf8870b9f0;  1 drivers
v000001bf88817d70_0 .net *"_ivl_2", 0 0, L_000001bf8876d3d0;  1 drivers
v000001bf88816e70_0 .net *"_ivl_21", 0 0, L_000001bf8882b220;  1 drivers
v000001bf888163d0_0 .net *"_ivl_22", 0 0, L_000001bf8870b830;  1 drivers
v000001bf88817e10_0 .net *"_ivl_25", 0 0, L_000001bf8882c620;  1 drivers
v000001bf88817eb0_0 .net *"_ivl_26", 0 0, L_000001bf88834840;  1 drivers
v000001bf88816290_0 .net *"_ivl_28", 0 0, L_000001bf88834530;  1 drivers
v000001bf88817f50_0 .net *"_ivl_31", 0 0, L_000001bf8882be00;  1 drivers
v000001bf888181d0_0 .net *"_ivl_32", 0 0, L_000001bf88834b50;  1 drivers
v000001bf888172d0_0 .net *"_ivl_34", 31 0, L_000001bf8882af00;  1 drivers
v000001bf88816150_0 .net *"_ivl_36", 31 0, L_000001bf88835100;  1 drivers
v000001bf888165b0_0 .net *"_ivl_38", 31 0, L_000001bf88834220;  1 drivers
v000001bf88817ff0_0 .net *"_ivl_41", 0 0, L_000001bf8882a960;  1 drivers
v000001bf88817690_0 .net *"_ivl_42", 0 0, L_000001bf88834df0;  1 drivers
v000001bf88815b10_0 .net *"_ivl_45", 0 0, L_000001bf8882b040;  1 drivers
v000001bf88816dd0_0 .net *"_ivl_46", 0 0, L_000001bf888345a0;  1 drivers
v000001bf88818090_0 .net *"_ivl_49", 0 0, L_000001bf8882bea0;  1 drivers
v000001bf88817730_0 .net *"_ivl_5", 0 0, L_000001bf8882b180;  1 drivers
v000001bf88815bb0_0 .net *"_ivl_50", 0 0, L_000001bf88834bc0;  1 drivers
v000001bf88816f10_0 .net *"_ivl_52", 0 0, L_000001bf88835480;  1 drivers
v000001bf88815c50_0 .net *"_ivl_54", 31 0, L_000001bf8882cc60;  1 drivers
v000001bf88816fb0_0 .net *"_ivl_56", 31 0, L_000001bf888353a0;  1 drivers
v000001bf88817230_0 .net *"_ivl_58", 31 0, L_000001bf888354f0;  1 drivers
v000001bf88818130_0 .net *"_ivl_6", 0 0, L_000001bf8876d4b0;  1 drivers
v000001bf888170f0_0 .net *"_ivl_61", 0 0, L_000001bf8882b900;  1 drivers
v000001bf88816330_0 .net *"_ivl_62", 0 0, L_000001bf88834d10;  1 drivers
v000001bf88816470_0 .net *"_ivl_65", 0 0, L_000001bf8882aaa0;  1 drivers
v000001bf88817370_0 .net *"_ivl_66", 0 0, L_000001bf88835170;  1 drivers
v000001bf88817050_0 .net *"_ivl_69", 0 0, L_000001bf8882aa00;  1 drivers
v000001bf88817410_0 .net *"_ivl_70", 0 0, L_000001bf88834920;  1 drivers
v000001bf888174b0_0 .net *"_ivl_72", 31 0, L_000001bf8882ab40;  1 drivers
v000001bf88817550_0 .net *"_ivl_74", 31 0, L_000001bf88835020;  1 drivers
v000001bf888175f0_0 .net *"_ivl_76", 31 0, L_000001bf88834c30;  1 drivers
v000001bf888177d0_0 .net *"_ivl_79", 0 0, L_000001bf8882abe0;  1 drivers
v000001bf8881a070_0 .net *"_ivl_8", 0 0, L_000001bf8876d6e0;  1 drivers
v000001bf88819530_0 .net *"_ivl_81", 0 0, L_000001bf8882cd00;  1 drivers
v000001bf88818590_0 .net *"_ivl_82", 0 0, L_000001bf88834e60;  1 drivers
v000001bf88818950_0 .net *"_ivl_84", 0 0, L_000001bf88834d80;  1 drivers
v000001bf8881a9d0_0 .net *"_ivl_87", 0 0, L_000001bf8882c300;  1 drivers
v000001bf88819850_0 .net *"_ivl_88", 0 0, L_000001bf88834140;  1 drivers
v000001bf88819210_0 .net *"_ivl_90", 0 0, L_000001bf88834990;  1 drivers
v000001bf8881a2f0_0 .net *"_ivl_92", 31 0, L_000001bf8882c4e0;  1 drivers
v000001bf888189f0_0 .net *"_ivl_94", 31 0, L_000001bf88834a00;  1 drivers
v000001bf888186d0_0 .net "ina", 31 0, L_000001bf8882c940;  1 drivers
v000001bf888183b0_0 .net "inb", 31 0, L_000001bf8882c760;  alias, 1 drivers
v000001bf888192b0_0 .net "inc", 31 0, v000001bf888168d0_0;  alias, 1 drivers
v000001bf88819670_0 .net "ind", 31 0, L_000001bf8882f1e0;  alias, 1 drivers
v000001bf88818a90_0 .net "ine", 31 0, v000001bf888007d0_0;  alias, 1 drivers
L_000001bf888500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88819fd0_0 .net "inf", 31 0, L_000001bf888500d0;  1 drivers
L_000001bf88850118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf8881a890_0 .net "ing", 31 0, L_000001bf88850118;  1 drivers
L_000001bf88850160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf88819350_0 .net "inh", 31 0, L_000001bf88850160;  1 drivers
v000001bf88819490_0 .net "out", 31 0, L_000001bf88834a70;  alias, 1 drivers
v000001bf8881a250_0 .net "sel", 2 0, L_000001bf8882b4a0;  alias, 1 drivers
L_000001bf8882c440 .part L_000001bf8882b4a0, 2, 1;
L_000001bf8882b180 .part L_000001bf8882b4a0, 1, 1;
L_000001bf8882bf40 .part L_000001bf8882b4a0, 0, 1;
LS_000001bf8882a8c0_0_0 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_4 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_8 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_12 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_16 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_20 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_24 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_0_28 .concat [ 1 1 1 1], L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080, L_000001bf8870c080;
LS_000001bf8882a8c0_1_0 .concat [ 4 4 4 4], LS_000001bf8882a8c0_0_0, LS_000001bf8882a8c0_0_4, LS_000001bf8882a8c0_0_8, LS_000001bf8882a8c0_0_12;
LS_000001bf8882a8c0_1_4 .concat [ 4 4 4 4], LS_000001bf8882a8c0_0_16, LS_000001bf8882a8c0_0_20, LS_000001bf8882a8c0_0_24, LS_000001bf8882a8c0_0_28;
L_000001bf8882a8c0 .concat [ 16 16 0 0], LS_000001bf8882a8c0_1_0, LS_000001bf8882a8c0_1_4;
L_000001bf8882b220 .part L_000001bf8882b4a0, 2, 1;
L_000001bf8882c620 .part L_000001bf8882b4a0, 1, 1;
L_000001bf8882be00 .part L_000001bf8882b4a0, 0, 1;
LS_000001bf8882af00_0_0 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_4 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_8 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_12 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_16 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_20 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_24 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_0_28 .concat [ 1 1 1 1], L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50, L_000001bf88834b50;
LS_000001bf8882af00_1_0 .concat [ 4 4 4 4], LS_000001bf8882af00_0_0, LS_000001bf8882af00_0_4, LS_000001bf8882af00_0_8, LS_000001bf8882af00_0_12;
LS_000001bf8882af00_1_4 .concat [ 4 4 4 4], LS_000001bf8882af00_0_16, LS_000001bf8882af00_0_20, LS_000001bf8882af00_0_24, LS_000001bf8882af00_0_28;
L_000001bf8882af00 .concat [ 16 16 0 0], LS_000001bf8882af00_1_0, LS_000001bf8882af00_1_4;
L_000001bf8882a960 .part L_000001bf8882b4a0, 2, 1;
L_000001bf8882b040 .part L_000001bf8882b4a0, 1, 1;
L_000001bf8882bea0 .part L_000001bf8882b4a0, 0, 1;
LS_000001bf8882cc60_0_0 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_4 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_8 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_12 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_16 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_20 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_24 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_0_28 .concat [ 1 1 1 1], L_000001bf88835480, L_000001bf88835480, L_000001bf88835480, L_000001bf88835480;
LS_000001bf8882cc60_1_0 .concat [ 4 4 4 4], LS_000001bf8882cc60_0_0, LS_000001bf8882cc60_0_4, LS_000001bf8882cc60_0_8, LS_000001bf8882cc60_0_12;
LS_000001bf8882cc60_1_4 .concat [ 4 4 4 4], LS_000001bf8882cc60_0_16, LS_000001bf8882cc60_0_20, LS_000001bf8882cc60_0_24, LS_000001bf8882cc60_0_28;
L_000001bf8882cc60 .concat [ 16 16 0 0], LS_000001bf8882cc60_1_0, LS_000001bf8882cc60_1_4;
L_000001bf8882b900 .part L_000001bf8882b4a0, 2, 1;
L_000001bf8882aaa0 .part L_000001bf8882b4a0, 1, 1;
L_000001bf8882aa00 .part L_000001bf8882b4a0, 0, 1;
LS_000001bf8882ab40_0_0 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_4 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_8 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_12 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_16 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_20 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_24 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_0_28 .concat [ 1 1 1 1], L_000001bf88834920, L_000001bf88834920, L_000001bf88834920, L_000001bf88834920;
LS_000001bf8882ab40_1_0 .concat [ 4 4 4 4], LS_000001bf8882ab40_0_0, LS_000001bf8882ab40_0_4, LS_000001bf8882ab40_0_8, LS_000001bf8882ab40_0_12;
LS_000001bf8882ab40_1_4 .concat [ 4 4 4 4], LS_000001bf8882ab40_0_16, LS_000001bf8882ab40_0_20, LS_000001bf8882ab40_0_24, LS_000001bf8882ab40_0_28;
L_000001bf8882ab40 .concat [ 16 16 0 0], LS_000001bf8882ab40_1_0, LS_000001bf8882ab40_1_4;
L_000001bf8882abe0 .part L_000001bf8882b4a0, 2, 1;
L_000001bf8882cd00 .part L_000001bf8882b4a0, 1, 1;
L_000001bf8882c300 .part L_000001bf8882b4a0, 0, 1;
LS_000001bf8882c4e0_0_0 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_4 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_8 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_12 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_16 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_20 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_24 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_0_28 .concat [ 1 1 1 1], L_000001bf88834990, L_000001bf88834990, L_000001bf88834990, L_000001bf88834990;
LS_000001bf8882c4e0_1_0 .concat [ 4 4 4 4], LS_000001bf8882c4e0_0_0, LS_000001bf8882c4e0_0_4, LS_000001bf8882c4e0_0_8, LS_000001bf8882c4e0_0_12;
LS_000001bf8882c4e0_1_4 .concat [ 4 4 4 4], LS_000001bf8882c4e0_0_16, LS_000001bf8882c4e0_0_20, LS_000001bf8882c4e0_0_24, LS_000001bf8882c4e0_0_28;
L_000001bf8882c4e0 .concat [ 16 16 0 0], LS_000001bf8882c4e0_1_0, LS_000001bf8882c4e0_1_4;
S_000001bf887fc230 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bf8881a1b0_0 .net "Write_Data", 31 0, v000001bf887eda70_0;  alias, 1 drivers
v000001bf88819a30_0 .net "addr", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf88819cb0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf888190d0_0 .net "mem_out", 31 0, v000001bf88819170_0;  alias, 1 drivers
v000001bf88818bd0_0 .net "mem_read", 0 0, v000001bf887ed6b0_0;  alias, 1 drivers
v000001bf88818b30_0 .net "mem_write", 0 0, v000001bf887ed250_0;  alias, 1 drivers
S_000001bf887fc3c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bf887fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bf88818630 .array "DataMem", 1023 0, 31 0;
v000001bf88819d50_0 .net "Data_In", 31 0, v000001bf887eda70_0;  alias, 1 drivers
v000001bf88819170_0 .var "Data_Out", 31 0;
v000001bf88818770_0 .net "Write_en", 0 0, v000001bf887ed250_0;  alias, 1 drivers
v000001bf888188b0_0 .net "addr", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf888198f0_0 .net "clk", 0 0, L_000001bf8876c790;  alias, 1 drivers
v000001bf88818f90_0 .var/i "i", 31 0;
S_000001bf887fc550 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bf8881fad0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf8881fb08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf8881fb40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf8881fb78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf8881fbb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf8881fbe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf8881fc20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf8881fc58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf8881fc90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf8881fcc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf8881fd00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf8881fd38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf8881fd70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf8881fda8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf8881fde0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf8881fe18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf8881fe50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf8881fe88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf8881fec0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf8881fef8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf8881ff30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf8881ff68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf8881ffa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf8881ffd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf88820010 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf88819ad0_0 .net "MEM_ALU_OUT", 31 0, v000001bf887ed750_0;  alias, 1 drivers
v000001bf88819c10_0 .net "MEM_Data_mem_out", 31 0, v000001bf88819170_0;  alias, 1 drivers
v000001bf88819b70_0 .net "MEM_memread", 0 0, v000001bf887ed6b0_0;  alias, 1 drivers
v000001bf8881a930_0 .net "MEM_opcode", 11 0, v000001bf887edd90_0;  alias, 1 drivers
v000001bf88818c70_0 .net "MEM_rd_ind", 4 0, v000001bf887ee1f0_0;  alias, 1 drivers
v000001bf88819df0_0 .net "MEM_rd_indzero", 0 0, v000001bf887ee150_0;  alias, 1 drivers
v000001bf88818d10_0 .net "MEM_regwrite", 0 0, v000001bf887ee290_0;  alias, 1 drivers
v000001bf88818db0_0 .var "WB_ALU_OUT", 31 0;
v000001bf88819e90_0 .var "WB_Data_mem_out", 31 0;
v000001bf8881a390_0 .var "WB_memread", 0 0;
v000001bf8881aa70_0 .var "WB_rd_ind", 4 0;
v000001bf88819f30_0 .var "WB_rd_indzero", 0 0;
v000001bf88818e50_0 .var "WB_regwrite", 0 0;
v000001bf88819030_0 .net "clk", 0 0, L_000001bf8889bd90;  1 drivers
v000001bf8881a750_0 .var "hlt", 0 0;
v000001bf8881a430_0 .net "rst", 0 0, v000001bf88829d80_0;  alias, 1 drivers
E_000001bf8878c2f0 .event posedge, v000001bf887ee650_0, v000001bf88819030_0;
S_000001bf887fa930 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001bf885996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bf8889bb60 .functor AND 32, v000001bf88819e90_0, L_000001bf8889ec10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf8889bbd0 .functor NOT 1, v000001bf8881a390_0, C4<0>, C4<0>, C4<0>;
L_000001bf8889bc40 .functor AND 32, v000001bf88818db0_0, L_000001bf8889f2f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf888af9e0 .functor OR 32, L_000001bf8889bb60, L_000001bf8889bc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf8881a4d0_0 .net "Write_Data_RegFile", 31 0, L_000001bf888af9e0;  alias, 1 drivers
v000001bf8881a570_0 .net *"_ivl_0", 31 0, L_000001bf8889ec10;  1 drivers
v000001bf8881a610_0 .net *"_ivl_2", 31 0, L_000001bf8889bb60;  1 drivers
v000001bf8881a7f0_0 .net *"_ivl_4", 0 0, L_000001bf8889bbd0;  1 drivers
v000001bf88818310_0 .net *"_ivl_6", 31 0, L_000001bf8889f2f0;  1 drivers
v000001bf8881ca50_0 .net *"_ivl_8", 31 0, L_000001bf8889bc40;  1 drivers
v000001bf8881c050_0 .net "alu_out", 31 0, v000001bf88818db0_0;  alias, 1 drivers
v000001bf8881cf50_0 .net "mem_out", 31 0, v000001bf88819e90_0;  alias, 1 drivers
v000001bf8881b5b0_0 .net "mem_read", 0 0, v000001bf8881a390_0;  alias, 1 drivers
LS_000001bf8889ec10_0_0 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_4 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_8 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_12 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_16 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_20 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_24 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_0_28 .concat [ 1 1 1 1], v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0, v000001bf8881a390_0;
LS_000001bf8889ec10_1_0 .concat [ 4 4 4 4], LS_000001bf8889ec10_0_0, LS_000001bf8889ec10_0_4, LS_000001bf8889ec10_0_8, LS_000001bf8889ec10_0_12;
LS_000001bf8889ec10_1_4 .concat [ 4 4 4 4], LS_000001bf8889ec10_0_16, LS_000001bf8889ec10_0_20, LS_000001bf8889ec10_0_24, LS_000001bf8889ec10_0_28;
L_000001bf8889ec10 .concat [ 16 16 0 0], LS_000001bf8889ec10_1_0, LS_000001bf8889ec10_1_4;
LS_000001bf8889f2f0_0_0 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_4 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_8 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_12 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_16 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_20 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_24 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_0_28 .concat [ 1 1 1 1], L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0, L_000001bf8889bbd0;
LS_000001bf8889f2f0_1_0 .concat [ 4 4 4 4], LS_000001bf8889f2f0_0_0, LS_000001bf8889f2f0_0_4, LS_000001bf8889f2f0_0_8, LS_000001bf8889f2f0_0_12;
LS_000001bf8889f2f0_1_4 .concat [ 4 4 4 4], LS_000001bf8889f2f0_0_16, LS_000001bf8889f2f0_0_20, LS_000001bf8889f2f0_0_24, LS_000001bf8889f2f0_0_28;
L_000001bf8889f2f0 .concat [ 16 16 0 0], LS_000001bf8889f2f0_1_0, LS_000001bf8889f2f0_1_4;
    .scope S_000001bf887fb8d0;
T_0 ;
    %wait E_000001bf8878bef0;
    %load/vec4 v000001bf88816010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bf888168d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bf88817a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bf888179b0_0;
    %assign/vec4 v000001bf888168d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bf887fb740;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf88817b90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bf88817b90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf88817b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %load/vec4 v000001bf88817b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf88817b90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88816830, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bf887fb420;
T_2 ;
    %wait E_000001bf8878baf0;
    %load/vec4 v000001bf88816bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bf88808c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88808ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88815ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88816650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf888166f0_0, 0;
    %assign/vec4 v000001bf88818270_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bf88816a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bf88815cf0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bf88808c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88808ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88815ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88816650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf888166f0_0, 0;
    %assign/vec4 v000001bf88818270_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bf88816a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bf88816d30_0;
    %assign/vec4 v000001bf88808ee0_0, 0;
    %load/vec4 v000001bf88817c30_0;
    %assign/vec4 v000001bf88808c60_0, 0;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bf88816650_0, 0;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bf88818270_0, 4, 5;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bf88818270_0, 4, 5;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bf88816d30_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bf888166f0_0, 0;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bf88815ed0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bf88815ed0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bf88816d30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bf88815ed0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bf887fb290;
T_3 ;
    %wait E_000001bf8878bef0;
    %load/vec4 v000001bf888077c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf88807360_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bf88807360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf88807360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88807180, 0, 4;
    %load/vec4 v000001bf88807360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf88807360_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bf888066e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bf88808080_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bf888086c0_0;
    %load/vec4 v000001bf888066e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88807180, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88807180, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bf887fb290;
T_4 ;
    %wait E_000001bf8878be30;
    %load/vec4 v000001bf888066e0_0;
    %load/vec4 v000001bf88807040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bf888066e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bf88808080_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bf888086c0_0;
    %assign/vec4 v000001bf88806e60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bf88807040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bf88807180, 4;
    %assign/vec4 v000001bf88806e60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bf887fb290;
T_5 ;
    %wait E_000001bf8878be30;
    %load/vec4 v000001bf888066e0_0;
    %load/vec4 v000001bf888084e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bf888066e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bf88808080_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bf888086c0_0;
    %assign/vec4 v000001bf888068c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bf888084e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bf88807180, 4;
    %assign/vec4 v000001bf888068c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bf887fb290;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bf887faac0;
    %jmp t_0;
    .scope S_000001bf887faac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf88808940_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bf88808940_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bf88808940_0;
    %ix/getv/s 4, v000001bf88808940_0;
    %load/vec4a v000001bf88807180, 4;
    %ix/getv/s 4, v000001bf88808940_0;
    %load/vec4a v000001bf88807180, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bf88808940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf88808940_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bf887fb290;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bf887fbd80;
T_7 ;
    %wait E_000001bf8878c170;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf888048e0_0, 0, 32;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bf88804980_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bf888048e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bf88804980_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bf888048e0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88804de0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001bf88804980_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bf88804980_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bf888048e0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bf887fade0;
T_8 ;
    %wait E_000001bf8878bef0;
    %load/vec4 v000001bf888024a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bf88802040_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf88802040_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bf888036c0_0;
    %load/vec4 v000001bf88802a40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bf888036c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bf887fade0;
T_9 ;
    %wait E_000001bf8878bef0;
    %load/vec4 v000001bf888024a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88801640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bf888033a0_0;
    %assign/vec4 v000001bf88801640_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bf887fbbf0;
T_10 ;
    %wait E_000001bf8878c530;
    %load/vec4 v000001bf88805920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88804b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88804ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf888051a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88802c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88802cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bf888022c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bf88802860_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bf88803120_0;
    %load/vec4 v000001bf88802f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bf88803300_0;
    %load/vec4 v000001bf88802f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bf88802fe0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bf88802b80_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bf88803120_0;
    %load/vec4 v000001bf88802900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bf88803300_0;
    %load/vec4 v000001bf88802900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88804b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88804ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf888051a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88802c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88802cc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bf88802d60_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88804b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88804ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf888051a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88802c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88802cc0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88804b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf88804ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf888051a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88802c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf88802cc0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bf887fb5b0;
T_11 ;
    %wait E_000001bf8878bff0;
    %load/vec4 v000001bf887fd490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bf887fd710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fda30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fdcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fecf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fef70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fdad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fd0d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fe070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fe750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fe390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fe4d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fe2f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fe430_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887feb10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887fd530_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887fce50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887fe6b0_0, 0;
    %assign/vec4 v000001bf887fd3f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bf887fd850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bf887fe1b0_0;
    %assign/vec4 v000001bf887fd3f0_0, 0;
    %load/vec4 v000001bf887fe570_0;
    %assign/vec4 v000001bf887fe6b0_0, 0;
    %load/vec4 v000001bf887fe930_0;
    %assign/vec4 v000001bf887fce50_0, 0;
    %load/vec4 v000001bf887fe890_0;
    %assign/vec4 v000001bf887fd530_0, 0;
    %load/vec4 v000001bf887fc950_0;
    %assign/vec4 v000001bf887feb10_0, 0;
    %load/vec4 v000001bf887fcb30_0;
    %assign/vec4 v000001bf887fe430_0, 0;
    %load/vec4 v000001bf887fcc70_0;
    %assign/vec4 v000001bf887fe2f0_0, 0;
    %load/vec4 v000001bf887fed90_0;
    %assign/vec4 v000001bf887fe4d0_0, 0;
    %load/vec4 v000001bf887fe7f0_0;
    %assign/vec4 v000001bf887fe390_0, 0;
    %load/vec4 v000001bf887fd7b0_0;
    %assign/vec4 v000001bf887fe750_0, 0;
    %load/vec4 v000001bf887fd170_0;
    %assign/vec4 v000001bf887fe070_0, 0;
    %load/vec4 v000001bf887fd210_0;
    %assign/vec4 v000001bf887fd0d0_0, 0;
    %load/vec4 v000001bf887fd8f0_0;
    %assign/vec4 v000001bf887fdad0_0, 0;
    %load/vec4 v000001bf887fca90_0;
    %assign/vec4 v000001bf887fef70_0, 0;
    %load/vec4 v000001bf887fd350_0;
    %assign/vec4 v000001bf887fecf0_0, 0;
    %load/vec4 v000001bf887fde90_0;
    %assign/vec4 v000001bf887fddf0_0, 0;
    %load/vec4 v000001bf887fd990_0;
    %assign/vec4 v000001bf887fdcb0_0, 0;
    %load/vec4 v000001bf887fdc10_0;
    %assign/vec4 v000001bf887fda30_0, 0;
    %load/vec4 v000001bf887fcbd0_0;
    %assign/vec4 v000001bf887fd710_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bf887fd710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fda30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fdcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fecf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fef70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fdad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fd0d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fe070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fe750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fe390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fe4d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fe2f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887fe430_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887feb10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887fd530_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887fce50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887fe6b0_0, 0;
    %assign/vec4 v000001bf887fd3f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bf887fba60;
T_12 ;
    %wait E_000001bf8878ba70;
    %load/vec4 v000001bf88801d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bf887fffb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf888007d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887ff6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fff10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ffe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ffa10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ffdd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88800370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88800050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf888005f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887ffd30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88800230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88800190_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bf887ff8d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887ffc90_0, 0;
    %assign/vec4 v000001bf887ff1f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bf88801a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bf887fcd10_0;
    %assign/vec4 v000001bf887ff1f0_0, 0;
    %load/vec4 v000001bf887fcef0_0;
    %assign/vec4 v000001bf887ffc90_0, 0;
    %load/vec4 v000001bf888002d0_0;
    %assign/vec4 v000001bf887ff8d0_0, 0;
    %load/vec4 v000001bf887ff5b0_0;
    %assign/vec4 v000001bf88800190_0, 0;
    %load/vec4 v000001bf887ffbf0_0;
    %assign/vec4 v000001bf88800230_0, 0;
    %load/vec4 v000001bf888004b0_0;
    %assign/vec4 v000001bf887ffd30_0, 0;
    %load/vec4 v000001bf887fe9d0_0;
    %assign/vec4 v000001bf888005f0_0, 0;
    %load/vec4 v000001bf887ff830_0;
    %assign/vec4 v000001bf88800050_0, 0;
    %load/vec4 v000001bf88800550_0;
    %assign/vec4 v000001bf88800370_0, 0;
    %load/vec4 v000001bf888000f0_0;
    %assign/vec4 v000001bf887ffdd0_0, 0;
    %load/vec4 v000001bf887ff970_0;
    %assign/vec4 v000001bf887ffa10_0, 0;
    %load/vec4 v000001bf88800410_0;
    %assign/vec4 v000001bf887ff3d0_0, 0;
    %load/vec4 v000001bf88800690_0;
    %assign/vec4 v000001bf887ff470_0, 0;
    %load/vec4 v000001bf887ffab0_0;
    %assign/vec4 v000001bf887ff290_0, 0;
    %load/vec4 v000001bf887ff330_0;
    %assign/vec4 v000001bf887ffe70_0, 0;
    %load/vec4 v000001bf887ff150_0;
    %assign/vec4 v000001bf887fff10_0, 0;
    %load/vec4 v000001bf887ff510_0;
    %assign/vec4 v000001bf887ff790_0, 0;
    %load/vec4 v000001bf887ffb50_0;
    %assign/vec4 v000001bf887ff650_0, 0;
    %load/vec4 v000001bf887fd5d0_0;
    %assign/vec4 v000001bf887ff6f0_0, 0;
    %load/vec4 v000001bf887fd2b0_0;
    %assign/vec4 v000001bf888007d0_0, 0;
    %load/vec4 v000001bf88800730_0;
    %assign/vec4 v000001bf887fffb0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bf887fffb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf888007d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887ff6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887fff10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ffe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ff3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ffa10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ffdd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88800370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88800050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf888005f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887ffd30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88800230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf88800190_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bf887ff8d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887ffc90_0, 0;
    %assign/vec4 v000001bf887ff1f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bf885bc910;
T_13 ;
    %wait E_000001bf8878a930;
    %load/vec4 v000001bf887f0d60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bf887f0cc0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bf885c3350;
T_14 ;
    %wait E_000001bf8878b770;
    %load/vec4 v000001bf887f2fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bf887f1d00_0;
    %pad/u 33;
    %load/vec4 v000001bf887f3100_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bf887f1760_0, 0;
    %assign/vec4 v000001bf887f3240_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bf887f1d00_0;
    %pad/u 33;
    %load/vec4 v000001bf887f3100_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bf887f1760_0, 0;
    %assign/vec4 v000001bf887f3240_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bf887f1d00_0;
    %pad/u 33;
    %load/vec4 v000001bf887f3100_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bf887f1760_0, 0;
    %assign/vec4 v000001bf887f3240_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bf887f1d00_0;
    %pad/u 33;
    %load/vec4 v000001bf887f3100_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bf887f1760_0, 0;
    %assign/vec4 v000001bf887f3240_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bf887f1d00_0;
    %pad/u 33;
    %load/vec4 v000001bf887f3100_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bf887f1760_0, 0;
    %assign/vec4 v000001bf887f3240_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bf887f1d00_0;
    %pad/u 33;
    %load/vec4 v000001bf887f3100_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bf887f1760_0, 0;
    %assign/vec4 v000001bf887f3240_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bf887f3100_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bf887f3240_0;
    %load/vec4 v000001bf887f3100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bf887f1d00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bf887f3100_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bf887f3100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bf887f3240_0, 0;
    %load/vec4 v000001bf887f1d00_0;
    %ix/getv 4, v000001bf887f3100_0;
    %shiftl 4;
    %assign/vec4 v000001bf887f1760_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bf887f3100_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bf887f3240_0;
    %load/vec4 v000001bf887f3100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bf887f1d00_0;
    %load/vec4 v000001bf887f3100_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bf887f3100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bf887f3240_0, 0;
    %load/vec4 v000001bf887f1d00_0;
    %ix/getv 4, v000001bf887f3100_0;
    %shiftr 4;
    %assign/vec4 v000001bf887f1760_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf887f3240_0, 0;
    %load/vec4 v000001bf887f1d00_0;
    %load/vec4 v000001bf887f3100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bf887f1760_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf887f3240_0, 0;
    %load/vec4 v000001bf887f3100_0;
    %load/vec4 v000001bf887f1d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bf887f1760_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bf88522b50;
T_15 ;
    %wait E_000001bf8878b0f0;
    %load/vec4 v000001bf887ee650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bf887ee150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ee290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ed250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf887ed6b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bf887edd90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf887ee1f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf887eda70_0, 0;
    %assign/vec4 v000001bf887ed750_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bf88712c10_0;
    %assign/vec4 v000001bf887ed750_0, 0;
    %load/vec4 v000001bf887ecf30_0;
    %assign/vec4 v000001bf887eda70_0, 0;
    %load/vec4 v000001bf887eeab0_0;
    %assign/vec4 v000001bf887ee1f0_0, 0;
    %load/vec4 v000001bf886ed150_0;
    %assign/vec4 v000001bf887edd90_0, 0;
    %load/vec4 v000001bf88712d50_0;
    %assign/vec4 v000001bf887ed6b0_0, 0;
    %load/vec4 v000001bf886ecd90_0;
    %assign/vec4 v000001bf887ed250_0, 0;
    %load/vec4 v000001bf887ee470_0;
    %assign/vec4 v000001bf887ee290_0, 0;
    %load/vec4 v000001bf887eedd0_0;
    %assign/vec4 v000001bf887ee150_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bf887fc3c0;
T_16 ;
    %wait E_000001bf8878be30;
    %load/vec4 v000001bf88818770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bf88819d50_0;
    %load/vec4 v000001bf888188b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88818630, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bf887fc3c0;
T_17 ;
    %wait E_000001bf8878be30;
    %load/vec4 v000001bf888188b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bf88818630, 4;
    %assign/vec4 v000001bf88819170_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bf887fc3c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf88818f90_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bf88818f90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf88818f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf88818630, 0, 4;
    %load/vec4 v000001bf88818f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf88818f90_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001bf887fc3c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf88818f90_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bf88818f90_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bf88818f90_0;
    %load/vec4a v000001bf88818630, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bf88818f90_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bf88818f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf88818f90_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bf887fc550;
T_20 ;
    %wait E_000001bf8878c2f0;
    %load/vec4 v000001bf8881a430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bf88819f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf8881a750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf88818e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf8881a390_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf8881aa70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf88819e90_0, 0;
    %assign/vec4 v000001bf88818db0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bf88819ad0_0;
    %assign/vec4 v000001bf88818db0_0, 0;
    %load/vec4 v000001bf88819c10_0;
    %assign/vec4 v000001bf88819e90_0, 0;
    %load/vec4 v000001bf88819b70_0;
    %assign/vec4 v000001bf8881a390_0, 0;
    %load/vec4 v000001bf88818c70_0;
    %assign/vec4 v000001bf8881aa70_0, 0;
    %load/vec4 v000001bf88818d10_0;
    %assign/vec4 v000001bf88818e50_0, 0;
    %load/vec4 v000001bf88819df0_0;
    %assign/vec4 v000001bf88819f30_0, 0;
    %load/vec4 v000001bf8881a930_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bf8881a750_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bf885996f0;
T_21 ;
    %wait E_000001bf8878ac70;
    %load/vec4 v000001bf88828660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bf88829240_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bf88829240_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bf88829240_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bf88589fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf88829c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf88829d80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bf88589fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bf88829c40_0;
    %inv;
    %assign/vec4 v000001bf88829c40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bf88589fd0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf88829d80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf88829d80_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bf8882a5a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
