// Seed: 593751570
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  logic id_3;
  assign module_1.id_12 = 0;
  initial begin : LABEL_0
    assign id_3.id_3 = id_0 - id_1;
    id_3 = 1'b0;
  end
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wand id_8,
    output supply1 id_9
    , id_15,
    input tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    output tri1 id_13
);
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_16 = id_16;
  parameter id_17 = 1;
  logic id_18;
endmodule
