RESET	ctrl_fsm_cs
enter_debug_mode	ctrl_fsm_ns
enter_debug_mode	flush_id
enter_debug_mode	halt_if
PC_ERET	pc_mux_o
exc_req_lsu	special_req
id_in_ready_o	ctrl_fsm_ns
instr_fetch_err	pc_set_o
instr_fetch_err	csr_save_id_o
instr_fetch_err	csr_mtval_o
instr_fetch_err	exc_cause_o
instr_fetch_err	exc_req_d
instr_fetch_err	ctrl_fsm_ns
instr_fetch_err	flush_id
instr_fetch_err	csr_save_cause_o
DBG_CAUSE_STEP	debug_cause_o
DBG_CAUSE_HALTREQ	debug_cause_o
DECODE	ctrl_fsm_ns
EXC_CAUSE_INSTR_ACCESS_FAULT	exc_cause_o
csr_mfip_i	mfip_id
csr_mfip_i	exc_cause_o
EXC_CAUSE_ECALL_UMODE	exc_cause_o
debug_mode_q	pc_set_o
debug_mode_q	csr_save_id_o
debug_mode_q	debug_cause_o
debug_mode_q	handle_irq
debug_mode_q	ctrl_busy_o
debug_mode_q	exc_cause_o
debug_mode_q	enter_debug_mode
debug_mode_q	ctrl_fsm_ns
debug_mode_q	debug_mode_d
debug_mode_q	debug_csr_save_o
debug_mode_q	flush_id
debug_mode_q	exc_pc_mux_o
debug_mode_q	illegal_dret
debug_mode_q	csr_save_cause_o
debug_mode_q	debug_mode_o
DBG_CAUSE_EBREAK	debug_cause_o
lsu_addr_last_i	csr_mtval_o
ebrk_insn	pc_set_o
ebrk_insn	csr_save_id_o
ebrk_insn	csr_mtval_o
ebrk_insn	exc_cause_o
ebrk_insn	exc_req_d
ebrk_insn	ctrl_fsm_ns
ebrk_insn	flush_id
ebrk_insn	csr_save_cause_o
nmi_mode_d	nmi_mode_q
PC_EXC	pc_mux_o
debug_mode_d	debug_mode_q
PRIV_LVL_U	ebreak_into_debug
nmi_mode_q	exc_cause_o
nmi_mode_q	nmi_mode_d
nmi_mode_q	handle_irq
csr_mstatus_tw_i	illegal_umode
jump_set_i	pc_set_o
jump_set_i	perf_jump_o
jump_set_i	pc_mux_o
jump_set_i	perf_tbranch_o
csr_pipe_flush_i	csr_pipe_flush
stall_branch_i	stall
wfi_insn	ctrl_fsm_ns
wfi_insn	illegal_umode
wfi_insn	special_req
sv2v_cast_89EA8	exc_cause_o
PC_DRET	pc_mux_o
dret_insn_i	dret_insn
PC_JUMP	pc_mux_o
mfip_id	exc_cause_o
instr_fetch_err_i	instr_fetch_err
rst_ni	debug_mode_q
rst_ni	illegal_insn_q
rst_ni	load_err_q
rst_ni	store_err_q
rst_ni	ctrl_fsm_cs
rst_ni	nmi_mode_q
rst_ni	exc_req_q
branch_set_i	pc_set_o
branch_set_i	perf_jump_o
branch_set_i	pc_mux_o
branch_set_i	perf_tbranch_o
debug_ebreaku_i	ebreak_into_debug
ctrl_fsm_ns	ctrl_fsm_cs
stall	id_in_ready_o
stall	ctrl_fsm_ns
stall	instr_valid_clear_o
stall	flush_id
stall	halt_if
dret_insn	pc_set_o
dret_insn	csr_restore_dret_id_o
dret_insn	ctrl_fsm_ns
dret_insn	debug_mode_d
dret_insn	special_req
dret_insn	pc_mux_o
dret_insn	illegal_dret
PRIV_LVL_M	illegal_umode
PRIV_LVL_M	ebreak_into_debug
PRIV_LVL_M	exc_cause_o
PC_BOOT	pc_mux_o
stall_multdiv_i	stall
csr_msip_i	exc_cause_o
instr_valid_i	pc_set_o
instr_valid_i	enter_debug_mode
instr_valid_i	instr_fetch_err
instr_valid_i	csr_pipe_flush
instr_valid_i	perf_jump_o
instr_valid_i	perf_tbranch_o
instr_valid_i	wfi_insn
instr_valid_i	ebrk_insn
instr_valid_i	ecall_insn
instr_valid_i	ctrl_fsm_ns
instr_valid_i	halt_if
instr_valid_i	dret_insn
instr_valid_i	pc_mux_o
instr_valid_i	mret_insn
wfi_insn_i	wfi_insn
EXC_CAUSE_STORE_ACCESS_FAULT	exc_cause_o
instr_is_compressed_i	csr_mtval_o
csr_meip_i	exc_cause_o
ebreak_into_debug	pc_set_o
ebreak_into_debug	csr_save_id_o
ebreak_into_debug	debug_cause_o
ebreak_into_debug	exc_cause_o
ebreak_into_debug	ctrl_fsm_ns
ebreak_into_debug	debug_csr_save_o
ebreak_into_debug	flush_id
ebreak_into_debug	csr_save_cause_o
stall_jump_i	stall
EXC_PC_DBD	exc_pc_mux_o
ecall_insn	pc_set_o
ecall_insn	csr_save_id_o
ecall_insn	csr_mtval_o
ecall_insn	exc_cause_o
ecall_insn	exc_req_d
ecall_insn	ctrl_fsm_ns
ecall_insn	flush_id
ecall_insn	csr_save_cause_o
IRQ_TAKEN	ctrl_fsm_ns
EXC_CAUSE_INSN_ADDR_MISA	exc_cause_o
EXC_CAUSE_ILLEGAL_INSN	exc_cause_o
fetch_enable_i	ctrl_fsm_ns
special_req	pc_set_o
special_req	perf_jump_o
special_req	perf_tbranch_o
special_req	ctrl_fsm_ns
special_req	halt_if
special_req	pc_mux_o
special_req	flush_id
EXC_CAUSE_BREAKPOINT	exc_cause_o
EXC_PC_EXC	exc_pc_mux_o
debug_single_step_i	pc_set_o
debug_single_step_i	debug_cause_o
debug_single_step_i	csr_save_if_o
debug_single_step_i	enter_debug_mode
debug_single_step_i	ctrl_fsm_ns
debug_single_step_i	debug_mode_d
debug_single_step_i	debug_csr_save_o
debug_single_step_i	pc_mux_o
debug_single_step_i	ctrl_busy_o
debug_single_step_i	flush_id
debug_single_step_i	csr_save_cause_o
debug_single_step_i	exc_pc_mux_o
EXC_PC_DBG_EXC	exc_pc_mux_o
instr_compressed_i	csr_mtval_o
illegal_dret	illegal_insn_d
DBG_TAKEN_IF	ctrl_fsm_ns
DBG_TAKEN_ID	ctrl_fsm_ns
csr_mstatus_mie_i	handle_irq
store_err_q	pc_set_o
store_err_q	csr_save_id_o
store_err_q	csr_mtval_o
store_err_q	csr_restore_mret_id_o
store_err_q	exc_cause_o
store_err_q	nmi_mode_d
store_err_q	csr_restore_dret_id_o
store_err_q	ctrl_fsm_ns
store_err_q	debug_mode_d
store_err_q	pc_mux_o
store_err_q	flush_id
store_err_q	csr_save_cause_o
store_err_q	exc_pc_mux_o
EXC_CAUSE_IRQ_EXTERNAL_M	exc_cause_o
store_err_i	store_err_d
store_err_i	exc_req_lsu
store_err_d	store_err_q
illegal_umode	illegal_insn_d
debug_req_i	pc_set_o
debug_req_i	debug_cause_o
debug_req_i	csr_save_if_o
debug_req_i	enter_debug_mode
debug_req_i	ctrl_fsm_ns
debug_req_i	debug_mode_d
debug_req_i	debug_csr_save_o
debug_req_i	pc_mux_o
debug_req_i	ctrl_busy_o
debug_req_i	flush_id
debug_req_i	csr_save_cause_o
debug_req_i	exc_pc_mux_o
EXC_CAUSE_IRQ_TIMER_M	exc_cause_o
illegal_insn_q	pc_set_o
illegal_insn_q	csr_save_id_o
illegal_insn_q	csr_mtval_o
illegal_insn_q	exc_cause_o
illegal_insn_q	ctrl_fsm_ns
illegal_insn_q	flush_id
illegal_insn_q	csr_save_cause_o
csr_mtip_i	unused_csr_mtip
illegal_insn_d	exc_req_d
illegal_insn_d	illegal_insn_q
BOOT_SET	ctrl_fsm_ns
illegal_insn_i	illegal_insn_d
FIRST_FETCH	ctrl_fsm_ns
mret_insn_i	mret_insn
EXC_PC_IRQ	exc_pc_mux_o
FLUSH	illegal_insn_d
FLUSH	ctrl_fsm_ns
FLUSH	exc_req_d
irq_pending_i	ctrl_fsm_ns
irq_pending_i	ctrl_busy_o
irq_pending_i	handle_irq
csr_pipe_flush	ctrl_fsm_ns
csr_pipe_flush	special_req
handle_irq	pc_set_o
handle_irq	exc_cause_o
handle_irq	csr_save_if_o
handle_irq	nmi_mode_d
handle_irq	ctrl_fsm_ns
handle_irq	halt_if
handle_irq	pc_mux_o
handle_irq	flush_id
handle_irq	csr_save_cause_o
handle_irq	exc_pc_mux_o
EXC_CAUSE_IRQ_NM	exc_cause_o
mret_insn	pc_set_o
mret_insn	csr_restore_mret_id_o
mret_insn	nmi_mode_d
mret_insn	csr_restore_dret_id_o
mret_insn	ctrl_fsm_ns
mret_insn	debug_mode_d
mret_insn	special_req
mret_insn	illegal_umode
mret_insn	pc_mux_o
instr_i	csr_mtval_o
EXC_CAUSE_ECALL_MMODE	exc_cause_o
debug_ebreakm_i	ebreak_into_debug
exc_req_d	exc_req_q
exc_req_d	special_req
EXC_CAUSE_LOAD_ACCESS_FAULT	exc_cause_o
ecall_insn_i	ecall_insn
exc_req_q	pc_set_o
exc_req_q	csr_save_id_o
exc_req_q	csr_mtval_o
exc_req_q	csr_restore_mret_id_o
exc_req_q	exc_cause_o
exc_req_q	nmi_mode_d
exc_req_q	csr_restore_dret_id_o
exc_req_q	ctrl_fsm_ns
exc_req_q	debug_mode_d
exc_req_q	pc_mux_o
exc_req_q	flush_id
exc_req_q	csr_save_cause_o
exc_req_q	exc_pc_mux_o
pc_id_i	csr_mtval_o
stall_lsu_i	stall
ctrl_fsm_cs	debug_csr_save_o
ctrl_fsm_cs	pc_mux_o
ctrl_fsm_cs	csr_save_id_o
ctrl_fsm_cs	csr_restore_mret_id_o
ctrl_fsm_cs	exc_req_d
ctrl_fsm_cs	ctrl_fsm_ns
ctrl_fsm_cs	csr_save_cause_o
ctrl_fsm_cs	exc_pc_mux_o
ctrl_fsm_cs	csr_mtval_o
ctrl_fsm_cs	debug_cause_o
ctrl_fsm_cs	exc_cause_o
ctrl_fsm_cs	perf_tbranch_o
ctrl_fsm_cs	csr_save_if_o
ctrl_fsm_cs	instr_req_o
ctrl_fsm_cs	nmi_mode_d
ctrl_fsm_cs	illegal_insn_d
ctrl_fsm_cs	debug_mode_d
ctrl_fsm_cs	halt_if
ctrl_fsm_cs	flush_id
ctrl_fsm_cs	pc_set_o
ctrl_fsm_cs	perf_jump_o
ctrl_fsm_cs	csr_restore_dret_id_o
ctrl_fsm_cs	ctrl_busy_o
halt_if	id_in_ready_o
halt_if	instr_valid_clear_o
flush_id	instr_valid_clear_o
EXC_CAUSE_IRQ_SOFTWARE_M	exc_cause_o
WAIT_SLEEP	ctrl_fsm_ns
load_err_q	pc_set_o
load_err_q	csr_save_id_o
load_err_q	csr_mtval_o
load_err_q	csr_restore_mret_id_o
load_err_q	exc_cause_o
load_err_q	nmi_mode_d
load_err_q	csr_restore_dret_id_o
load_err_q	ctrl_fsm_ns
load_err_q	debug_mode_d
load_err_q	pc_mux_o
load_err_q	flush_id
load_err_q	csr_save_cause_o
load_err_q	exc_pc_mux_o
irq_nm_i	ctrl_fsm_ns
irq_nm_i	exc_cause_o
irq_nm_i	ctrl_busy_o
irq_nm_i	nmi_mode_d
irq_nm_i	handle_irq
priv_mode_i	illegal_umode
priv_mode_i	ebreak_into_debug
priv_mode_i	exc_cause_o
ebrk_insn_i	ebrk_insn
load_err_d	load_err_q
SLEEP	ctrl_fsm_ns
load_err_i	exc_req_lsu
load_err_i	load_err_d