Single port RAM
============================================

## Description

Parametrized single port synchronous SRAM of width `DW` and
depth `2**AW`.

## Parameters

- DW: memory width
- AW: address width

## Original Sources

- https://github.com/zeroasiccorp/logikbench/logikbench/ramsp

## License

- MIT (See LICENSE for more details)

## Modifications

- N/A