<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device</title>
  <title type="main" format="text/plain">IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device</title>
  <uri type="src">https://ieeexplore.ieee.org/document/6974961</uri>
  <docidentifier type="IEEE">IEEE Std 1687-2014</docidentifier>
  <docidentifier type="ISBN">978-0-7381-9416-5</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2014.6974961</docidentifier>
  <docnumber>1687-2014</docnumber>
  <date type="updated">
    <on>2015-02-16</on>
  </date>
  <date type="created">
    <on>2014-12-05</on>
  </date>
  <date type="published">
    <on>2014-12-04</on>
  </date>
  <date type="issued">
    <on>2014-11-03</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">A methodology for accessing instrumentation embedded within a semiconductor device, without defining the instruments or their features themselves, via the IEEE 1149.1(TM) test access port (TAP) and/or other signals, is described in this standard. The elements of the methodology include a hardware architecture for the on-chip network connecting the instruments to the chip pins, a hardware description language to describe this network, and a software language and protocol for communicating with the instruments via this network.</abstract>
  <abstract format="text/plain" language="en" script="Latn">A methodology for accessing instrumentation embedded within a semiconductor device, without defining the instruments or their features themselves, via the IEEE 1149.1(TM) test access port (TAP) and/or other signals, is described in this standard. The elements of the methodology include a hardware architecture for the on-chip network connecting the instruments to the chip pins, a hardware description language to describe this network, and a software language and protocol for communicating with the instruments via this network.</abstract>
  <copyright>
    <from>2014</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE standards</keyword>
  <keyword>Semiconductor devices</keyword>
  <keyword>Testing</keyword>
  <keyword>Instruments</keyword>
  <keyword>Embedded systems</keyword>
  <keyword>Access networks</keyword>
  <keyword>access network</keyword>
  <keyword>built-in self-test (BIST)</keyword>
  <keyword>boundary scan</keyword>
  <keyword>debug</keyword>
  <keyword>design for testability (DFT)</keyword>
  <keyword>embedded instruments</keyword>
  <keyword>IEEE 1149.1(TM)</keyword>
  <keyword>IEEE 1687(TM)</keyword>
  <keyword>Instrument Connectivity Language (ICL)</keyword>
  <keyword>internal JTAG (IJTAG)</keyword>
  <keyword>Joint Test Action Group (JTAG)</keyword>
  <keyword>on-chip instrumentation</keyword>
  <keyword>Procedural Description Language (PDL)</keyword>
  <keyword>test</keyword>
  <keyword>Tool Command Language (Tcl)</keyword>
</bibdata>