<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/top_module_fpga.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="dashboard_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.BUSY_STATE" value="eq1&apos;b1"/>
        <Option Id="ENUM.IDLE_STATE" value="eq1&apos;b0"/>
      </probeOptions>
      <nets>
        <net name="LED_OBUF_BUFG[7]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="data[8]"/>
        <net name="data[7]"/>
        <net name="data[6]"/>
        <net name="data[5]"/>
        <net name="data[4]"/>
        <net name="data[3]"/>
        <net name="data[2]"/>
        <net name="data[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rpt_bt"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[31]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[30]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[29]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[28]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[27]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[26]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[25]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[24]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[23]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[22]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[21]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[20]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[19]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[18]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[17]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[16]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[15]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[14]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[13]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[12]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[11]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[10]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[9]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[8]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[7]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[6]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[5]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[4]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[3]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[2]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[1]"/>
        <net name="uart_ctrl/signal_data_address_uart_incr_r_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[28:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="write_addres_r_reg[28]"/>
        <net name="write_addres_r_reg[27]"/>
        <net name="write_addres_r_reg[26]"/>
        <net name="write_addres_r_reg[25]"/>
        <net name="write_addres_r_reg[24]"/>
        <net name="write_addres_r_reg[23]"/>
        <net name="write_addres_r_reg[22]"/>
        <net name="write_addres_r_reg[21]"/>
        <net name="write_addres_r_reg[20]"/>
        <net name="write_addres_r_reg[19]"/>
        <net name="write_addres_r_reg[18]"/>
        <net name="write_addres_r_reg[17]"/>
        <net name="write_addres_r_reg[16]"/>
        <net name="write_addres_r_reg[15]"/>
        <net name="write_addres_r_reg[14]"/>
        <net name="write_addres_r_reg[13]"/>
        <net name="write_addres_r_reg[12]"/>
        <net name="write_addres_r_reg[11]"/>
        <net name="write_addres_r_reg[10]"/>
        <net name="write_addres_r_reg[9]"/>
        <net name="write_addres_r_reg[8]"/>
        <net name="write_addres_r_reg[7]"/>
        <net name="write_addres_r_reg[6]"/>
        <net name="write_addres_r_reg[5]"/>
        <net name="write_addres_r_reg[4]"/>
        <net name="write_addres_r_reg[3]"/>
        <net name="write_addres_r_reg[2]"/>
        <net name="write_addres_r_reg[1]"/>
        <net name="write_addres_r_reg[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
