<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Eight_Bit_QuAd_3113_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Eight_Bit_QuAd_3113_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Eight_Bit_QuAd_224_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Eight_Bit_QuAd_224_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Six_Bit_RCA_basic_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Six_Bit_RCA_basic_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Six_Bit_QuAd_1122_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Six_Bit_QuAd_1122_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Four_Bit_QuAd_1111_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Four_Bit_QuAd_1111_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Four_Bit_Cut2LUT_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Four_Bit_Cut2LUT_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Four_Bit_RCA_LUT_synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Four_Bit_RCA_LUT_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Eight_Bit_QuAd_3113_synth_1"/>
		<Parent Id="Eight_Bit_QuAd_224_synth_1"/>
		<Parent Id="Six_Bit_RCA_basic_synth_1"/>
		<Parent Id="Six_Bit_QuAd_1122_synth_1"/>
		<Parent Id="Four_Bit_QuAd_1111_synth_1"/>
		<Parent Id="Four_Bit_Cut2LUT_synth_1"/>
		<Parent Id="Four_Bit_RCA_LUT_synth_1"/>
	</Run>
</Runs>

