// conv_0_0
#define CONV_0_0_K 3 
#define CONV_0_0_S 1 
#define CONV_0_0_P 1 
#define CONV_0_0_IFM_CH 3 
#define CONV_0_0_IFM_ROW 32 
#define CONV_0_0_IFM_COL 32 
#define CONV_0_0_OFM_CH 64 
#define CONV_0_0_OFM_ROW 32 
#define CONV_0_0_OFM_COL 32 
#define CONV_0_0_SIMD 3 
#define CONV_0_0_PE 32 
#define CONV_0_0_IN_BIT 8 
#define CONV_0_0_OUT_BIT 8 
#define CONV_0_0_W_BIT 8 
#define CONV_0_0_BIAS_BIT 32 
#define CONV_0_0_R_SHIFT 9 

// conv_0_1
#define CONV_0_1_K 3 
#define CONV_0_1_S 1 
#define CONV_0_1_P 1 
#define CONV_0_1_IFM_CH 64 
#define CONV_0_1_IFM_ROW 32 
#define CONV_0_1_IFM_COL 32 
#define CONV_0_1_OFM_CH 64 
#define CONV_0_1_OFM_ROW 32 
#define CONV_0_1_OFM_COL 32 
#define CONV_0_1_SIMD 32 
#define CONV_0_1_PE 32 
#define CONV_0_1_IN_BIT 8 
#define CONV_0_1_OUT_BIT 8 
#define CONV_0_1_W_BIT 8 
#define CONV_0_1_BIAS_BIT 32 
#define CONV_0_1_R_SHIFT 9 

// conv_1_0
#define CONV_1_0_K 3 
#define CONV_1_0_S 2 
#define CONV_1_0_P 1 
#define CONV_1_0_IFM_CH 64 
#define CONV_1_0_IFM_ROW 32 
#define CONV_1_0_IFM_COL 32 
#define CONV_1_0_OFM_CH 64 
#define CONV_1_0_OFM_ROW 16 
#define CONV_1_0_OFM_COL 16 
#define CONV_1_0_SIMD 32 
#define CONV_1_0_PE 32 
#define CONV_1_0_IN_BIT 8 
#define CONV_1_0_OUT_BIT 8 
#define CONV_1_0_W_BIT 8 
#define CONV_1_0_BIAS_BIT 32 
#define CONV_1_0_R_SHIFT 9 

// conv_2_0
#define CONV_2_0_K 3 
#define CONV_2_0_S 2 
#define CONV_2_0_P 1 
#define CONV_2_0_IFM_CH 64 
#define CONV_2_0_IFM_ROW 16 
#define CONV_2_0_IFM_COL 16 
#define CONV_2_0_OFM_CH 128 
#define CONV_2_0_OFM_ROW 8 
#define CONV_2_0_OFM_COL 8 
#define CONV_2_0_SIMD 32 
#define CONV_2_0_PE 32 
#define CONV_2_0_IN_BIT 8 
#define CONV_2_0_OUT_BIT 8 
#define CONV_2_0_W_BIT 8 
#define CONV_2_0_BIAS_BIT 32 
#define CONV_2_0_R_SHIFT 9 

// conv_3_0
#define CONV_3_0_K 3 
#define CONV_3_0_S 2 
#define CONV_3_0_P 1 
#define CONV_3_0_IFM_CH 128 
#define CONV_3_0_IFM_ROW 8 
#define CONV_3_0_IFM_COL 8 
#define CONV_3_0_OFM_CH 256 
#define CONV_3_0_OFM_ROW 4 
#define CONV_3_0_OFM_COL 4 
#define CONV_3_0_SIMD 2 
#define CONV_3_0_PE 4 
#define CONV_3_0_IN_BIT 8 
#define CONV_3_0_OUT_BIT 8 
#define CONV_3_0_W_BIT 8 
#define CONV_3_0_BIAS_BIT 32 
#define CONV_3_0_R_SHIFT 9 

// conv_4_0
#define CONV_4_0_K 3 
#define CONV_4_0_S 2 
#define CONV_4_0_P 1 
#define CONV_4_0_IFM_CH 256 
#define CONV_4_0_IFM_ROW 4 
#define CONV_4_0_IFM_COL 4 
#define CONV_4_0_OFM_CH 64 
#define CONV_4_0_OFM_ROW 2 
#define CONV_4_0_OFM_COL 2 
#define CONV_4_0_SIMD 32 
#define CONV_4_0_PE 32 
#define CONV_4_0_IN_BIT 8 
#define CONV_4_0_OUT_BIT 8 
#define CONV_4_0_W_BIT 8 
#define CONV_4_0_BIAS_BIT 32 
#define CONV_4_0_R_SHIFT 9 

