# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/new/BCD_converter.vhd" \
"../../../../final_project.srcs/sources_1/new/Counter.vhd" \
"../../../../final_project.srcs/sources_1/new/Distance_calculation.vhd" \
"../../../../final_project.srcs/sources_1/new/Range_sensor.vhd" \
"../../../../final_project.srcs/sources_1/new/Segment_decoder.vhd" \
"../../../../final_project.srcs/sources_1/new/Segment_driver.vhd" \
"../../../../final_project.srcs/sources_1/new/Trigger_generator.vhd" \
"../../../../final_project.srcs/sources_1/new/clock_divider.vhd" \
"../../../../final_project.srcs/sources_1/new/motor_control.vhd" \
"../../../../final_project.srcs/sources_1/new/TopDesign.vhd" \

# Do not sort compile order
nosort
