INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/test/project_test/project_test.srcs/sim_1/imports/src/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
