/* SPDX-License-Identifier: GPL-2.0-only */

#include <cpu/power/istep_13.h>
#include <console/console.h>

#include "istep_13_scom.h"

/*
 * 13.4 mem_pll_setup: Setup PLL for MBAs
 *
 * a) p9_mem_pll_setup.C (proc chip)
 *    - This step is a no-op on cumulus
 *    - This step is a no-op if memory is running in synchronous mode since the
 *      MCAs are using the nest PLL, HWP detect and exits
 *    - MCA PLL setup
 *      - Moved PLL out of bypass (just DDR)
 *    - Performs PLL checking
 */
void istep_13_4(void)
{
	printk(BIOS_EMERG, "starting istep 13.4\n");
	int i;

	report_istep(13, 4);

	/* Assuming MC doesn't run in sync mode with Fabric, otherwise this is no-op */

	for (i = 0; i < MCS_PER_PROC; i++) {
		// Drop PLDY bypass of Progdelay logic
		/*
		TP.TPCHIP.NET.PCBSLMC01.NET_CTRL1 (WAND)
		  [all] 1
		  [2]   CLK_PDLY_BYPASS_EN =  0
		*/
		write_scom_for_chiplet(mcs_ids[i], PCBSLMC01_NET_CTRL1_WAND,
		                       ~PPC_BIT(PCBSLMC01_NET_CTRL1_CLK_PDLY_BYPASS_EN));

		// Drop DCC bypass of DCC logic
		/*
		TP.TPCHIP.NET.PCBSLMC01.NET_CTRL1 (WAND)
		  [all] 1
		  [1]   CLK_DCC_BYPASS_EN =   0
		*/
		write_scom_for_chiplet(mcs_ids[i], PCBSLMC01_NET_CTRL1_WAND,
		                       ~PPC_BIT(PCBSLMC01_NET_CTRL1_CLK_DCC_BYPASS_EN));

		// ATTR_NEST_MEM_X_O_PCI_BYPASS is set to 0 in talos.xml.
		// > if (ATTR_NEST_MEM_X_O_PCI_BYPASS == 0)

		// Drop PLL test enable
		/*
		TP.TPCHIP.NET.PCBSLMC01.NET_CTRL0 (WAND)
		  [all] 1
		  [3]   PLL_TEST_EN = 0
		*/
		write_scom_for_chiplet(mcs_ids[i], PCBSLMC01_NET_CTRL0_WAND,
		                       ~PPC_BIT(PCBSLMC01_NET_CTRL0_PLL_TEST_EN));

		// Drop PLL reset
		/*
		TP.TPCHIP.NET.PCBSLMC01.NET_CTRL0 (WAND)
		  [all] 1
		  [4]   PLL_RESET =   0
		*/
		write_scom_for_chiplet(mcs_ids[i], PCBSLMC01_NET_CTRL0_WAND,
		                       ~PPC_BIT(PCBSLMC01_NET_CTRL0_PLL_RESET));

		/*
		 * TODO: This is how Hosboot does it, maybe it would be better to use
		 * wait_ms and a separate loop to have only one timeout. On the other
		 * hand, it is possible that MCS will stop responding to SCOM accesses
		 * after PLL reset so we wouldn't be able to read the status.
		 */
		mdelay(5);

		// Check PLL lock
		/*
		TP.TPCHIP.NET.PCBSLMC01.PLL_LOCK_REG
		assert([0] (reserved) == 1)
		*/
		if (!(read_scom_for_chiplet(mcs_ids[i], PCBSLMC01_PLL_LOCK_REG) & PPC_BIT(0)))
			die("MCS%d PLL not locked\n", i);

		// Drop PLL Bypass
		/*
		TP.TPCHIP.NET.PCBSLMC01.NET_CTRL0 (WAND)
		  [all] 1
		  [5]   PLL_BYPASS =  0
		*/
		write_scom_for_chiplet(mcs_ids[i], PCBSLMC01_NET_CTRL0_WAND,
		                       ~PPC_BIT(PCBSLMC01_NET_CTRL0_PLL_BYPASS));

		// Set scan ratio to 4:1
		/*
		TP.TCMC01.MCSLOW.OPCG_ALIGN
		  [47-51] SCAN_RATIO =  3           // 4:1
		*/
		scom_and_or_for_chiplet(mcs_ids[i], MCSLOW_OPCG_ALIGN, ~PPC_BITMASK(47,51),
		                        PPC_SHIFT(3, MCSLOW_OPCG_ALIGN_SCAN_RATIO));

		// > end if

		// Reset PCB Slave error register
		/*
		TP.TPCHIP.NET.PCBSLMC01.ERROR_REG
		  [all] 1                 // Write 1 to clear
		*/
		write_scom_for_chiplet(mcs_ids[i], PCBSLMC01_ERROR_REG, ~0);

		// Unmask PLL unlock error in PCB slave
		/*
		TP.TPCHIP.NET.PCBSLMC01.SLAVE_CONFIG_REG
		  [12]  (part of) ERROR_MASK =  0
		*/
		scom_and_for_chiplet(mcs_ids[i], PCBSLMC01_SLAVE_CONFIG_REG, ~PPC_BIT(12));
	}

	printk(BIOS_EMERG, "ending istep 13.4\n");
}
