LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY TP2D is
PORT   (  CLK  : IN std_logic;
          EN   : IN std_logic;
			 CLR  : IN std_logic;
			  QN  : OUT std_logic_vector(3 downto 0)
			  );
END TP2D;

ARCHITECTURE Comptage of TP2D is
signal aux : std_logic_vector(3 downto 0);
begin
	process (CLK, CLR, EN)
		begin
			if ((CLR = '0') and (EN = '1')) then
				aux <= (others => '0');
				elsif ((CLR = '1') and (EN = '0')) then
					aux <= aux;
					elsif (rising_edge (CLK)) then
						aux <= aux + 1;
						
			end if;
		end process;
QN <= aux;
end Comptage;
