<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>DHBWRavensburg</spirit:vendor>
  <spirit:library>EC_lib</spirit:library>
  <spirit:name>Exception_Control</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Exception_Controll</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6ca915b9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Exception_Controll</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>15b122e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>load_afe_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>storeAMO_afe_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>instruction_afe_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>load_ame_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>storeAMO_ame_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>instruction_ame_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>load_afe_AXI</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>storeAMO_afe_AXI</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>instruction_afe_AXI</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iie_CU</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ece_CU</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>be_CU</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iie_CSR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>si_CSR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ti_CSR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IR_dra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMP_dra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PC_dra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ret</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CSR_read_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CSR_write_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CSR_address_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PC_dra_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PC_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>halt_core</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/EC_lib/CSR_access_controll.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/DRA_controll.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/Exception_Controll_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/Exception_Controll_FSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/arbiter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/Exception_Controll.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_04783240</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/EC_lib/DRA_controll.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/Exception_Controll_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/Exception_Controll_FSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/arbiter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/Exception_Controll.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EC_lib/CSR_access_controll.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>EC_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Exception_Control_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Exception_Control_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Exception_Controll_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Exception_Control_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:Exception_Controll:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-07-09T15:58:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@256a3c9d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@469aa880_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@658b2acc_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cc43f6f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@774ca138_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cc7945d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2997af26_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63e70745_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0c5f38_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233bfdb6_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c442a0d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba267b9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32404094_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe199ad_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dcff596_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/EDRICO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f3c29af_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26278679_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ee7d004_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343b5fba_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e7166b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48401060_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c0e5f16_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@565ddd97_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67ffeb16_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4397d206_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ac862cc_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e6c6ba2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@757f0b7d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd2f24d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a19f8cb_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44b29b16_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25cddb74_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@535aa1a3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c275287_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c8d1903_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fdf25db_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f002207_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f35509a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31f961e8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26aeb963_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e24894a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74af60d1_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8eb833_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7ceee8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab00cea_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eef5af9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e3a0173_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d7eb6a0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f294bda_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a960b42_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f8024e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75066ff9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ExceptionControl</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="634337a2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c24b8096"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="98f1f64c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
