design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/schoolriscv,sm_top,RUN_2025.10.10_19.01.13,flow completed,0h5m34s0ms,0h3m45s0ms,9429.808169044865,1.3277046336,4714.904084522433,-1,69.589,619.57,5767,0,0,0,0,0,0,0,0,0,0,0,385396,48178,-10.95,-42.95,0.0,0.0,0.0,-10.95,-42.95,0.0,0.0,0.0,423020959.0,0.0,45.23,44.59,10.36,17.84,-1,5695,7677,116,2098,0,0,0,6815,64,30,59,124,350,165,49,3296,1097,1120,26,2537,2002,4575,8023,6260,23397,305808.9216,0.00102,0.000658,1.62e-05,0.00127,0.0008,2.38e-06,0.00162,0.000959,2.89e-06,4.66,100.0,10.0,100,1,50,153.18,153.6,0.3,1,10,0.6,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
