{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512170467002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512170467003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  2 04:51:06 2017 " "Processing started: Sat Dec  2 04:51:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512170467003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170467003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170467003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512170467225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512170467225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behave " "Found design unit 1: decoder-behave" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481892 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd 25 12 " "Found 25 design units, including 12 entities, in source file /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 318 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512170481894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512170481950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC decoder.vhd(19) " "Verilog HDL or VHDL warning at decoder.vhd(19): object \"RC\" assigned a value but never read" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512170481952 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(44) " "VHDL Process Statement warning at decoder.vhd(44): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481952 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(50) " "VHDL Process Statement warning at decoder.vhd(50): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481952 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(68) " "VHDL Process Statement warning at decoder.vhd(68): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481952 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(87) " "VHDL Process Statement warning at decoder.vhd(87): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(93) " "VHDL Process Statement warning at decoder.vhd(93): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(119) " "VHDL Process Statement warning at decoder.vhd(119): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(136) " "VHDL Process Statement warning at decoder.vhd(136): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(142) " "VHDL Process Statement warning at decoder.vhd(142): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_sm_start decoder.vhd(158) " "VHDL Process Statement warning at decoder.vhd(158): signal \"lm_sm_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(164) " "VHDL Process Statement warning at decoder.vhd(164): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_sm_start decoder.vhd(180) " "VHDL Process Statement warning at decoder.vhd(180): signal \"lm_sm_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(186) " "VHDL Process Statement warning at decoder.vhd(186): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(200) " "VHDL Process Statement warning at decoder.vhd(200): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481953 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(206) " "VHDL Process Statement warning at decoder.vhd(206): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(230) " "VHDL Process Statement warning at decoder.vhd(230): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a3 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a3\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_op1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_op2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_rfd decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_rfd\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_z2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_z2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_sel decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"alu_op_sel\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_dmem decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"wr_dmem\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lm_detected decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"lm_detected\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481954 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sm_detected decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"sm_detected\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_d1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_d2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_7sh decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_7sh\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_dr decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_dr\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_add2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_add2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_add2 decoder.vhd(27) " "Inferred latch for \"mux_add2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_dr decoder.vhd(27) " "Inferred latch for \"mux_dr\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481955 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_7sh decoder.vhd(27) " "Inferred latch for \"mux_7sh\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d2\[0\] decoder.vhd(27) " "Inferred latch for \"mux_d2\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d2\[1\] decoder.vhd(27) " "Inferred latch for \"mux_d2\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d1\[0\] decoder.vhd(27) " "Inferred latch for \"mux_d1\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d1\[1\] decoder.vhd(27) " "Inferred latch for \"mux_d1\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm_detected decoder.vhd(27) " "Inferred latch for \"sm_detected\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_detected decoder.vhd(27) " "Inferred latch for \"lm_detected\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf decoder.vhd(27) " "Inferred latch for \"wr_rf\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dmem decoder.vhd(27) " "Inferred latch for \"wr_dmem\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_sel decoder.vhd(27) " "Inferred latch for \"alu_op_sel\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_z2 decoder.vhd(27) " "Inferred latch for \"mux_z2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_rfd\[0\] decoder.vhd(27) " "Inferred latch for \"mux_rfd\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_rfd\[1\] decoder.vhd(27) " "Inferred latch for \"mux_rfd\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[0\] decoder.vhd(27) " "Inferred latch for \"mux_op2\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481956 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[1\] decoder.vhd(27) " "Inferred latch for \"mux_op2\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[0\] decoder.vhd(27) " "Inferred latch for \"mux_op1\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[1\] decoder.vhd(27) " "Inferred latch for \"mux_op1\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a3\[0\] decoder.vhd(27) " "Inferred latch for \"mux_a3\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a3\[1\] decoder.vhd(27) " "Inferred latch for \"mux_a3\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a2 decoder.vhd(27) " "Inferred latch for \"mux_a2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a1\[0\] decoder.vhd(27) " "Inferred latch for \"mux_a1\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a1\[1\] decoder.vhd(27) " "Inferred latch for \"mux_a1\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170481957 "|decoder"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lm_detected\$latch " "Latch lm_detected\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482322 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sm_detected\$latch " "Latch sm_detected\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482322 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_7sh\$latch " "Latch mux_7sh\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482322 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_a2\$latch " "Latch mux_a2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482322 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_z2\$latch " "Latch mux_z2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482322 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_a3\[0\]\$latch " "Latch mux_a3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482322 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_a3\[1\]\$latch " "Latch mux_a3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d1\[0\]\$latch " "Latch mux_d1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d2\[0\]\$latch " "Latch mux_d2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op1\[0\]\$latch " "Latch mux_op1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op1\[1\]\$latch " "Latch mux_op1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op2\[0\]\$latch " "Latch mux_op2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op2\[1\]\$latch " "Latch mux_op2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_rfd\[0\]\$latch " "Latch mux_rfd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_rfd\[1\]\$latch " "Latch mux_rfd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_op_sel\$latch " "Latch alu_op_sel\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_dmem\$latch " "Latch wr_dmem\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_rf\$latch " "Latch wr_rf\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512170482323 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512170482323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mux_a1\[0\] GND " "Pin \"mux_a1\[0\]\" is stuck at GND" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512170482334 "|decoder|mux_a1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_a1\[1\] GND " "Pin \"mux_a1\[1\]\" is stuck at GND" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512170482334 "|decoder|mux_a1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_d1\[1\] GND " "Pin \"mux_d1\[1\]\" is stuck at GND" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512170482334 "|decoder|mux_d1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_d2\[1\] GND " "Pin \"mux_d2\[1\]\" is stuck at GND" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512170482334 "|decoder|mux_d2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512170482334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512170482410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512170482808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512170482808 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "No output dependent on input pin \"IR\[2\]\"" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512170482848 "|decoder|IR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "No output dependent on input pin \"IR\[3\]\"" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512170482848 "|decoder|IR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512170482848 "|decoder|IR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512170482848 "|decoder|IR[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512170482848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512170482848 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512170482848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512170482848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512170482848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512170482856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  2 04:51:22 2017 " "Processing ended: Sat Dec  2 04:51:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512170482856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512170482856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512170482856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512170482856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512170483744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512170483744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  2 04:51:23 2017 " "Processing started: Sat Dec  2 04:51:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512170483744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512170483744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512170483745 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512170483792 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1512170483793 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1512170483793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512170483859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512170483859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29I7 " "Selected device EP4CE115F29I7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512170483864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512170483969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512170483970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512170484416 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512170484421 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512170484481 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512170484481 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512170484485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512170484485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512170484485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512170484485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imkhilji/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512170484485 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512170484485 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512170484487 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512170485322 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1512170485582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512170485583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512170485584 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~0  from: dataa  to: combout " "Cell: Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170485585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux31~0  from: dataa  to: combout " "Cell: Mux31~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170485585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux33~0  from: dataa  to: combout " "Cell: Mux33~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170485585 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512170485585 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512170485586 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1512170485586 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512170485587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux26~0  " "Automatically promoted node Mux26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512170485596 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512170485596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux14~0  " "Automatically promoted node Mux14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512170485597 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512170485597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux29~0  " "Automatically promoted node Mux29~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512170485597 ""}  } { { "../decoder.vhd" "" { Text "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512170485597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512170485841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512170485841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512170485842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512170485842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512170485843 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512170485843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512170485843 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512170485843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512170485844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512170485844 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512170485844 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 17 30 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 17 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512170485846 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512170485846 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512170485846 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512170485847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512170485847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512170485847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512170485907 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512170485910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512170489321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512170489449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512170489498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512170493203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512170493203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512170493453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X57_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11" {  } { { "loc" "" { Generic "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11"} { { 12 { 0 ""} 46 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512170497669 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512170497669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512170498132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512170498132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512170498133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512170498269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512170498276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512170498621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512170498621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512170498929 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512170499726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/output_files/test.fit.smsg " "Generated suppressed messages file /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512170500163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1340 " "Peak virtual memory: 1340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512170500407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  2 04:51:40 2017 " "Processing ended: Sat Dec  2 04:51:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512170500407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512170500407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512170500407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512170500407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512170501414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512170501415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  2 04:51:41 2017 " "Processing started: Sat Dec  2 04:51:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512170501415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512170501415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512170501415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512170501686 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512170504824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512170504947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512170505270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  2 04:51:45 2017 " "Processing ended: Sat Dec  2 04:51:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512170505270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512170505270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512170505270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512170505270 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512170505415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512170506181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512170506181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  2 04:51:45 2017 " "Processing started: Sat Dec  2 04:51:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512170506181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512170506245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506420 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506978 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR\[12\] IR\[12\] " "create_clock -period 1.000 -name IR\[12\] IR\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512170506979 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~0  from: datad  to: combout " "Cell: Mux10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170506979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux31~0  from: datad  to: combout " "Cell: Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170506979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux33~0  from: datad  to: combout " "Cell: Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170506979 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506980 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512170506981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512170506986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512170506992 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.581 " "Worst-case setup slack is -1.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581             -11.264 IR\[12\]  " "   -1.581             -11.264 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.309 " "Worst-case hold slack is -0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.548 IR\[12\]  " "   -0.309              -0.548 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 IR\[12\]  " "   -3.000              -3.000 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170506996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170506996 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512170507013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507370 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~0  from: datad  to: combout " "Cell: Mux10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170507397 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux31~0  from: datad  to: combout " "Cell: Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170507397 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux33~0  from: datad  to: combout " "Cell: Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170507397 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507397 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512170507400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.184 " "Worst-case setup slack is -1.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184              -8.104 IR\[12\]  " "   -1.184              -8.104 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.234 " "Worst-case hold slack is -0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.448 IR\[12\]  " "   -0.234              -0.448 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 IR\[12\]  " "   -3.000              -3.000 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512170507425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~0  from: datad  to: combout " "Cell: Mux10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170507496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux31~0  from: datad  to: combout " "Cell: Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170507496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux33~0  from: datad  to: combout " "Cell: Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512170507496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512170507497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.863 " "Worst-case setup slack is -0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -7.224 IR\[12\]  " "   -0.863              -7.224 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.190 IR\[12\]  " "   -0.106              -0.190 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 IR\[12\]  " "   -3.000              -3.000 IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512170507502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "895 " "Peak virtual memory: 895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512170507931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  2 04:51:47 2017 " "Processing ended: Sat Dec  2 04:51:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512170507931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512170507931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512170507931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170507931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512170508881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512170508882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  2 04:51:48 2017 " "Processing started: Sat Dec  2 04:51:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512170508882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512170508882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512170508882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512170509206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_100c_slow.vo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_100c_slow.vo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_-40c_slow.vo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_-40c_slow.vo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_-40c_fast.vo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_min_1200mv_-40c_fast.vo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test.vo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_100c_v_slow.sdo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_100c_v_slow.sdo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_-40c_v_slow.sdo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_-40c_v_slow.sdo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_-40c_v_fast.sdo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_min_1200mv_-40c_v_fast.sdo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509466 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512170509485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512170509512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  2 04:51:49 2017 " "Processing ended: Sat Dec  2 04:51:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512170509512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512170509512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512170509512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512170509512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512170509629 ""}
