{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770667781167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770667781168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:09:41 2026 " "Processing started: Mon Feb 09 15:09:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770667781168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770667781168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770667781168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770667782161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-structural " "Found design unit 1: eightBitComparator-structural" {  } { { "eightBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667782915 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitComparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667782915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667782915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667782994 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667782994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667782994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitmux2to1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file eightbitmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitMux2to1-structural " "Found design unit 1: oneBitMux2to1-structural" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightBitMux2to1-structural " "Found design unit 2: eightBitMux2to1-structural" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783025 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitMux2to1 " "Found entity 1: oneBitMux2to1" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783025 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightBitMux2to1 " "Found entity 2: eightBitMux2to1" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783078 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-structural " "Found design unit 1: eightBitAdder-structural" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783133 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallALU-structural " "Found design unit 1: smallALU-structural" {  } { { "smallALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783179 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallALU " "Found entity 1: smallALU" {  } { { "smallALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigALU-structural " "Found design unit 1: bigALU-structural" {  } { { "bigALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/bigALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783226 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigALU " "Found entity 1: bigALU" {  } { { "bigALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/bigALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783263 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-structural " "Found design unit 1: nineBitAdder-structural" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/nineBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783295 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericComparator-structural " "Found design unit 1: genericComparator-structural" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783414 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericComparator " "Found entity 1: genericComparator" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericRegister-structural " "Found design unit 1: genericRegister-structural" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783466 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericRegister " "Found entity 1: genericRegister" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericAdder-structural " "Found design unit 1: genericAdder-structural" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783498 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericAdder " "Found entity 1: genericAdder" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericMux2to1-structural " "Found design unit 1: genericMux2to1-structural" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783550 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericMux2to1 " "Found entity 1: genericMux2to1" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegister9-structural " "Found design unit 1: shiftRegister9-structural" {  } { { "shiftRegister9.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783633 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister9 " "Found entity 1: shiftRegister9" {  } { { "shiftRegister9.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-structural " "Found design unit 1: Counter-structural" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpaddcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAddController-structural " "Found design unit 1: fpAddController-structural" {  } { { "fpAddController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/fpAddController.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783697 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAddController " "Found entity 1: fpAddController" {  } { { "fpAddController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/fpAddController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "structuralshiftcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file structuralshiftcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 structuralShiftController-structural " "Found design unit 1: structuralShiftController-structural" {  } { { "structuralShiftController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/structuralShiftController.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783815 ""} { "Info" "ISGN_ENTITY_NAME" "1 structuralShiftController " "Found entity 1: structuralShiftController" {  } { { "structuralShiftController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/structuralShiftController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizationcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalizationcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalizationController-structural " "Found design unit 1: normalizationController-structural" {  } { { "normalizationController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/normalizationController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783851 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalizationController " "Found entity 1: normalizationController" {  } { { "normalizationController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/normalizationController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelfpadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelfpadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevelfpadder " "Found entity 1: toplevelfpadder" {  } { { "toplevelfpadder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/toplevelfpadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667783951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667783951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponentincrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exponentincrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exponentIncrementer-structural " "Found design unit 1: exponentIncrementer-structural" {  } { { "exponentIncrementer.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/exponentIncrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784014 ""} { "Info" "ISGN_ENTITY_NAME" "1 exponentIncrementer " "Found entity 1: exponentIncrementer" {  } { { "exponentIncrementer.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/exponentIncrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementReg-structural " "Found design unit 1: complementReg-structural" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/complementReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784152 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementReg " "Found entity 1: complementReg" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/complementReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topaddnew.bdf 1 1 " "Found 1 design units, including 1 entities, in source file topaddnew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topaddnew " "Found entity 1: topaddnew" {  } { { "topaddnew.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "significandreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file significandreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignificandReg-structural " "Found design unit 1: SignificandReg-structural" {  } { { "significandReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/significandReg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784345 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignificandReg " "Found entity 1: SignificandReg" {  } { { "significandReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/significandReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file increg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncReg-structural " "Found design unit 1: IncReg-structural" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784416 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncReg " "Found entity 1: IncReg" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpathadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpathadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPathAdder-structural " "Found design unit 1: ControlPathAdder-structural" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPathAdder " "Found entity 1: ControlPathAdder" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF_2-rtl " "Found design unit 1: enASdFF_2-rtl" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784615 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF_2 " "Found entity 1: enASdFF_2" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "output_files/lpm_constant0.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784651 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "output_files/lpm_constant1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784853 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "output_files/lpm_constant1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "output_files/lpm_constant2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784885 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "output_files/lpm_constant2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Found design unit 1: lpm_constant3-SYN" {  } { { "output_files/lpm_constant3.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784932 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Found entity 1: lpm_constant3" {  } { { "output_files/lpm_constant3.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Found design unit 1: lpm_constant4-SYN" {  } { { "output_files/lpm_constant4.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784984 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "output_files/lpm_constant4.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667784984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667784984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant5-SYN " "Found design unit 1: lpm_constant5-SYN" {  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785031 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Found entity 1: lpm_constant5" {  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667785031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant6-SYN " "Found design unit 1: lpm_constant6-SYN" {  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785069 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Found entity 1: lpm_constant6" {  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667785069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant7-SYN " "Found design unit 1: lpm_constant7-SYN" {  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785116 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Found entity 1: lpm_constant7" {  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667785116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant8-SYN " "Found design unit 1: lpm_constant8-SYN" {  } { { "output_files/lpm_constant8.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant8.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785169 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Found entity 1: lpm_constant8" {  } { { "output_files/lpm_constant8.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770667785169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770667785169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770667785354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPathAdder ControlPathAdder:inst2 " "Elaborating entity \"ControlPathAdder\" for hierarchy \"ControlPathAdder:inst2\"" {  } { { "adder.bdf" "inst2" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 256 384 624 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785790 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc ControlPathAdder.vhd(40) " "VHDL Signal Declaration warning at ControlPathAdder.vhd(40): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770667785790 "|adder|ControlPathAdder:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gnd ControlPathAdder.vhd(41) " "VHDL Signal Declaration warning at ControlPathAdder.vhd(41): used explicit default value for signal \"gnd\" because signal was never assigned a value" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770667785806 "|adder|ControlPathAdder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enASdFF_2 ControlPathAdder:inst2\|enASdFF_2:FF0 " "Elaborating entity \"enASdFF_2\" for hierarchy \"ControlPathAdder:inst2\|enASdFF_2:FF0\"" {  } { { "ControlPathAdder.vhd" "FF0" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 ControlPathAdder:inst2\|enARdFF_2:FF1 " "Elaborating entity \"enARdFF_2\" for hierarchy \"ControlPathAdder:inst2\|enARdFF_2:FF1\"" {  } { { "ControlPathAdder.vhd" "FF1" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topaddnew topaddnew:inst " "Elaborating entity \"topaddnew\" for hierarchy \"topaddnew:inst\"" {  } { { "adder.bdf" "inst" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 216 976 1264 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785902 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "genericComparator inst11 " "Block or symbol \"genericComparator\" of instance \"inst11\" overlaps another block or symbol" {  } { { "topaddnew.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 512 1320 1488 624 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1770667785902 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "two " "Pin \"two\" not connected" {  } { { "topaddnew.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 552 1152 1328 568 "two\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1770667785902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallALU topaddnew:inst\|smallALU:inst2 " "Elaborating entity \"smallALU\" for hierarchy \"topaddnew:inst\|smallALU:inst2\"" {  } { { "topaddnew.bdf" "inst2" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 640 480 696 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785918 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc smallALU.vhd(16) " "VHDL Signal Declaration warning at smallALU.vhd(16): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "smallALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770667785918 "|adder|topaddnew:inst|smallALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericComparator topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst " "Elaborating entity \"genericComparator\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst\"" {  } { { "smallALU.vhd" "comp_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst\|oneBitComparator:comp_msb " "Elaborating entity \"oneBitComparator\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst\|oneBitComparator:comp_msb\"" {  } { { "genericComparator.vhd" "comp_msb" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667785959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst " "Elaborating entity \"genericAdder\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst\"" {  } { { "smallALU.vhd" "sub_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst\|oneBitAdder:add0\"" {  } { { "genericAdder.vhd" "add0" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericRegister topaddnew:inst\|genericRegister:inst " "Elaborating entity \"genericRegister\" for hierarchy \"topaddnew:inst\|genericRegister:inst\"" {  } { { "topaddnew.bdf" "inst" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 64 336 448 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedQbar genericRegister.vhd(29) " "Verilog HDL or VHDL warning at genericRegister.vhd(29): object \"w_unusedQbar\" assigned a value but never read" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770667786159 "|adder|topaddnew:inst|genericRegister:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericComparator topaddnew:inst\|genericComparator:inst6 " "Elaborating entity \"genericComparator\" for hierarchy \"topaddnew:inst\|genericComparator:inst6\"" {  } { { "topaddnew.bdf" "inst6" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 744 896 1064 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder topaddnew:inst\|genericAdder:inst9 " "Elaborating entity \"genericAdder\" for hierarchy \"topaddnew:inst\|genericAdder:inst9\"" {  } { { "topaddnew.bdf" "inst9" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 304 1024 1136 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignificandReg topaddnew:inst\|SignificandReg:inst8 " "Elaborating entity \"SignificandReg\" for hierarchy \"topaddnew:inst\|SignificandReg:inst8\"" {  } { { "topaddnew.bdf" "inst8" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 72 1160 1304 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericComparator topaddnew:inst\|genericComparator:inst11 " "Elaborating entity \"genericComparator\" for hierarchy \"topaddnew:inst\|genericComparator:inst11\"" {  } { { "topaddnew.bdf" "inst11" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 512 1320 1488 624 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter topaddnew:inst\|Counter:inst5 " "Elaborating entity \"Counter\" for hierarchy \"topaddnew:inst\|Counter:inst5\"" {  } { { "topaddnew.bdf" "inst5" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 840 488 688 984 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667786904 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_minusOne Counter.vhd(20) " "VHDL Signal Declaration warning at Counter.vhd(20): used explicit default value for signal \"w_minusOne\" because signal was never assigned a value" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770667786920 "|Counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedCarry Counter.vhd(21) " "Verilog HDL or VHDL warning at Counter.vhd(21): object \"w_unusedCarry\" assigned a value but never read" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770667786920 "|Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericMux2to1 topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux " "Elaborating entity \"genericMux2to1\" for hierarchy \"topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux\"" {  } { { "Counter.vhd" "input_mux" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitMux2to1 topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux\|oneBitMux2to1:\\gen_mux:6:mux_inst " "Elaborating entity \"oneBitMux2to1\" for hierarchy \"topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux\|oneBitMux2to1:\\gen_mux:6:mux_inst\"" {  } { { "genericMux2to1.vhd" "\\gen_mux:6:mux_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncReg topaddnew:inst\|IncReg:inst13 " "Elaborating entity \"IncReg\" for hierarchy \"topaddnew:inst\|IncReg:inst13\"" {  } { { "topaddnew.bdf" "inst13" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 528 816 1008 672 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_cout IncReg.vhd(35) " "Verilog HDL or VHDL warning at IncReg.vhd(35): object \"inc_cout\" assigned a value but never read" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770667787178 "|adder|topaddnew:inst|IncReg:inst13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "doneOp IncReg.vhd(36) " "VHDL Signal Declaration warning at IncReg.vhd(36): used implicit default value for signal \"doneOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770667787178 "|adder|topaddnew:inst|IncReg:inst13"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_done IncReg.vhd(14) " "Using initial value X (don't care) for net \"o_done\" at IncReg.vhd(14)" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770667787178 "|adder|topaddnew:inst|IncReg:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericMux2to1 topaddnew:inst\|genericMux2to1:inst4 " "Elaborating entity \"genericMux2to1\" for hierarchy \"topaddnew:inst\|genericMux2to1:inst4\"" {  } { { "topaddnew.bdf" "inst4" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 320 744 856 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister9 topaddnew:inst\|shiftRegister9:inst12 " "Elaborating entity \"shiftRegister9\" for hierarchy \"topaddnew:inst\|shiftRegister9:inst12\"" {  } { { "topaddnew.bdf" "inst12" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 856 1480 1664 1000 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericMux2to1 topaddnew:inst\|shiftRegister9:inst12\|genericMux2to1:mux_inst " "Elaborating entity \"genericMux2to1\" for hierarchy \"topaddnew:inst\|shiftRegister9:inst12\|genericMux2to1:mux_inst\"" {  } { { "shiftRegister9.vhd" "mux_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant5 lpm_constant5:inst7 " "Elaborating entity \"lpm_constant5\" for hierarchy \"lpm_constant5:inst7\"" {  } { { "adder.bdf" "inst7" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { -136 640 752 -88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant5.vhd" "LPM_CONSTANT_component" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770667787710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 63 " "Parameter \"lpm_cvalue\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787726 ""}  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770667787726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant7 lpm_constant7:inst9 " "Elaborating entity \"lpm_constant7\" for hierarchy \"lpm_constant7:inst9\"" {  } { { "adder.bdf" "inst9" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { -32 624 736 16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant7.vhd" "LPM_CONSTANT_component" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770667787795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 64 " "Parameter \"lpm_cvalue\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787795 ""}  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770667787795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant6 lpm_constant6:inst8 " "Elaborating entity \"lpm_constant6\" for hierarchy \"lpm_constant6:inst8\"" {  } { { "adder.bdf" "inst8" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 40 592 704 88 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant6.vhd" "LPM_CONSTANT_component" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770667787890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 64 " "Parameter \"lpm_cvalue\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787890 ""}  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770667787890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant8 lpm_constant8:inst10 " "Elaborating entity \"lpm_constant8\" for hierarchy \"lpm_constant8:inst10\"" {  } { { "adder.bdf" "inst10" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 704 688 800 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770667787906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770667789768 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770667789768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770667789884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770667792374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770667792374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770667792914 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770667792914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770667792914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770667792914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770667793211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 15:09:53 2026 " "Processing ended: Mon Feb 09 15:09:53 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770667793211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770667793211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770667793211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770667793211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770667795826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770667795857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:09:55 2026 " "Processing started: Mon Feb 09 15:09:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770667795857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770667795857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770667795857 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770667795981 ""}
{ "Info" "0" "" "Project  = CEG3156Lab1" {  } {  } 0 0 "Project  = CEG3156Lab1" 0 0 "Fitter" 0 0 1770667795981 ""}
{ "Info" "0" "" "Revision = CEG3156Lab1" {  } {  } 0 0 "Revision = CEG3156Lab1" 0 0 "Fitter" 0 0 1770667795981 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1770667796255 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3156Lab1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CEG3156Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770667796289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770667796335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770667796335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770667796335 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770667796536 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770667796553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770667796993 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770667796993 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770667797004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770667797004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770667797004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770667797004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770667797004 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770667797004 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770667797004 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 25 " "No exact pin location assignment(s) for 8 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0 " "Pin s0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s0 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 464 656 832 480 "s0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Pin s1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 512 688 864 528 "s1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2 " "Pin s2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 536 728 904 552 "s2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3 " "Pin s3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 552 712 888 568 "s3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4 " "Pin s4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s4 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 576 688 864 592 "s4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s5 " "Pin s5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s5 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 592 696 872 608 "s5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s6 " "Pin s6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s6 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 616 680 856 632 "s6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s7 " "Pin s7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s7 } } } { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 640 664 840 656 "s7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770667798120 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1770667798120 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3156Lab1.sdc " "Synopsys Design Constraints File file not found: 'CEG3156Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770667798422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1770667798422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1770667798422 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1770667798422 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1770667798422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770667799189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770667799760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1770667799760 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770667799760 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1770667799760 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1770667799760 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770667799760 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 57 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770667799775 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1770667799775 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770667799775 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770667799791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770667804238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770667804446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770667804446 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770667806277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770667806277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770667806910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "H:/CEG3156 Labs/CEG3156Lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1770667809082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770667809082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770667810012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1770667810012 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770667810012 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1770667810027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770667810228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770667810544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770667810807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770667811119 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770667811459 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/CEG3156 Labs/CEG3156Lab1/output_files/CEG3156Lab1.fit.smsg " "Generated suppressed messages file H:/CEG3156 Labs/CEG3156Lab1/output_files/CEG3156Lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770667812647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770667815648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 15:10:15 2026 " "Processing ended: Mon Feb 09 15:10:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770667815648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770667815648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770667815648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770667815648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770667818382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770667818398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:10:18 2026 " "Processing started: Mon Feb 09 15:10:18 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770667818398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770667818398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770667818398 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770667821606 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770667821744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770667824731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 15:10:24 2026 " "Processing ended: Mon Feb 09 15:10:24 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770667824731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770667824731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770667824731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770667824731 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770667825697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770667826400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770667826415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:10:25 2026 " "Processing started: Mon Feb 09 15:10:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770667826415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770667826415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CEG3156Lab1 -c CEG3156Lab1 " "Command: quartus_sta CEG3156Lab1 -c CEG3156Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770667826415 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1770667826522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770667827011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770667827011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770667827057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770667827057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3156Lab1.sdc " "Synopsys Design Constraints File file not found: 'CEG3156Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1770667827927 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1770667827927 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Gclock Gclock " "create_clock -period 1.000 -name Gclock Gclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1770667827927 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1770667827927 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1770667828260 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1770667828260 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1770667828272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1770667828370 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770667828503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770667828503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.485 " "Worst-case setup slack is -1.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667828581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667828581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485       -42.133 Gclock  " "   -1.485       -42.133 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667828581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667828581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667828716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667828716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 Gclock  " "    0.440         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667828716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667828716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770667828850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770667828987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667829103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667829103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -56.970 Gclock  " "   -3.000       -56.970 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667829103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667829103 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770667829488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1770667829503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1770667829920 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1770667830168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770667830250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770667830250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.254 " "Worst-case setup slack is -1.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254       -35.129 Gclock  " "   -1.254       -35.129 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667830321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 Gclock  " "    0.387         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667830374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770667830453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770667830506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -56.970 Gclock  " "   -3.000       -56.970 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667830606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667830606 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770667831069 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1770667831339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770667831339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770667831339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.213 " "Worst-case setup slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213        -1.596 Gclock  " "   -0.213        -1.596 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667831432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 Gclock  " "    0.201         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667831492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770667831592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770667831642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -48.927 Gclock  " "   -3.000       -48.927 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770667831793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770667831793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770667833476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770667833476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770667834431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 15:10:34 2026 " "Processing ended: Mon Feb 09 15:10:34 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770667834431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770667834431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770667834431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770667834431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770667837088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770667837093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:10:36 2026 " "Processing started: Mon Feb 09 15:10:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770667837093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770667837093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770667837093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3156Lab1.vo H:/CEG3156 Labs/CEG3156Lab1/simulation/modelsim/ simulation " "Generated file CEG3156Lab1.vo in folder \"H:/CEG3156 Labs/CEG3156Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770667837776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770667838111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 15:10:38 2026 " "Processing ended: Mon Feb 09 15:10:38 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770667838111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770667838111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770667838111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770667838111 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770667839098 ""}
