-- generated by newgenasym Fri Nov 19 13:53:15 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity CDP68HC68P1M is
    port (    
	\ce*\:     IN     STD_LOGIC;    
	D0:        INOUT  STD_LOGIC;    
	D1:        INOUT  STD_LOGIC;    
	D2:        INOUT  STD_LOGIC;    
	D3:        INOUT  STD_LOGIC;    
	D4:        INOUT  STD_LOGIC;    
	D5:        INOUT  STD_LOGIC;    
	D6:        INOUT  STD_LOGIC;    
	D7:        INOUT  STD_LOGIC;    
	ID0:       IN     STD_LOGIC;    
	ID1:       IN     STD_LOGIC;    
	MISO:      OUT    STD_LOGIC;    
	MOSI:      IN     STD_LOGIC;    
	SCK:       IN     STD_LOGIC;    
	VDD:       IN     STD_LOGIC;    
	VSS:       IN     STD_LOGIC);
end CDP68HC68P1M;
