$date
	Thu Oct 19 16:35:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Clock_Divider_t $end
$var wire 1 ! dclk $end
$var wire 1 " clk1_8 $end
$var wire 1 # clk1_4 $end
$var wire 1 $ clk1_3 $end
$var wire 1 % clk1_2 $end
$var reg 1 & clk $end
$var reg 1 ' rst_n $end
$var reg 2 ( sel [1:0] $end
$scope module cd $end
$var wire 1 & clk $end
$var wire 1 ' rst_n $end
$var wire 2 ) sel [1:0] $end
$var reg 1 % clk1_2 $end
$var reg 1 $ clk1_3 $end
$var reg 1 # clk1_4 $end
$var reg 1 " clk1_8 $end
$var reg 1 * counter_2 $end
$var reg 2 + counter_3 [1:0] $end
$var reg 2 , counter_4 [1:0] $end
$var reg 3 - counter_8 [2:0] $end
$var reg 1 ! dclk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
1*
b0 )
b0 (
1'
1&
0%
0$
0#
0"
0!
$end
#5000
0'
0&
#10000
1!
b0 -
b0 ,
b0 +
0*
1"
1#
1$
1%
1&
#15000
1'
0&
#20000
0!
b1 -
0"
b1 ,
0#
b1 +
0$
1*
0%
1&
#25000
0&
#30000
b10 -
b10 ,
b10 +
0*
1%
1&
#35000
0&
#40000
1!
b11 -
b11 ,
b0 +
1$
1*
0%
1&
#45000
0&
#50000
0!
b100 -
b0 ,
1#
b1 +
0$
0*
1%
1&
#55000
0&
#60000
b101 -
b1 ,
0#
b10 +
1*
0%
1&
#65000
0&
#70000
1!
b110 -
b10 ,
b0 +
1$
0*
1%
1&
#75000
0&
b1 (
b1 )
#80000
0!
b111 -
b11 ,
b1 +
0$
1*
0%
1&
#85000
0&
#90000
1!
b0 -
1"
b0 ,
1#
b10 +
0*
1%
1&
#95000
0&
#100000
0!
b1 -
0"
b1 ,
0#
b0 +
1$
1*
0%
1&
#105000
0&
#110000
1!
b10 -
b10 ,
b1 +
0$
0*
1%
1&
#115000
0&
#120000
0!
b11 -
b11 ,
b10 +
1*
0%
1&
#125000
0&
b10 (
b10 )
#130000
1!
b100 -
b0 ,
1#
b0 +
1$
0*
1%
1&
#135000
0&
#140000
0!
b101 -
b1 ,
0#
b1 +
0$
1*
0%
1&
#145000
0&
#150000
b110 -
b10 ,
b10 +
0*
1%
1&
#155000
0&
#160000
b111 -
b11 ,
b0 +
1$
1*
0%
1&
#165000
0&
#170000
1!
b0 -
1"
b0 ,
1#
b1 +
0$
0*
1%
1&
#175000
0&
b11 (
b11 )
#180000
0!
b1 -
0"
b1 ,
0#
b10 +
1*
0%
1&
#185000
0&
#190000
b10 -
b10 ,
b0 +
1$
0*
1%
1&
#195000
0&
#200000
b11 -
b11 ,
b1 +
0$
1*
0%
1&
#205000
0&
#210000
b100 -
b0 ,
1#
b10 +
0*
1%
1&
#215000
0&
#220000
b101 -
b1 ,
0#
b0 +
1$
1*
0%
1&
#225000
1!
0&
b0 (
b0 )
#226000
