INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/new/fir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sim_1/new/fir_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_tb
