---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% include base_path %}

Journals
---------------
* S. Maji, <b>U. Banerjee</b>, A. P. Chandrakasan, "Leaky Nets: Recovering Embedded Neural Network Models and Inputs through Simple Power and Timing Side-Channels - Attacks and Defenses," <i>IEEE Internet of Things Journal</i>, August 2021. [<a href="https://ieeexplore.ieee.org/document/9360858" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/2103.14739" style="color:#0645AD;">arXiv</a>]
* R. T. Yazicigil, P. M. Nadeau, D. Richman, C. Juvekar, S. Maji, <b>U. Banerjee</b>, S. H. Fuller, M. R. Abdelhamid, N. Desai, M. I. Ibrahim, M. I. W. Khan, W. Jung, R. Han, A. P. Chandrakasan, "Beyond Crypto: Physical-Layer Security for Internet of Things Devices," <i>IEEE Solid-State Circuits Magazine</i>, November 2020. [<a href="https://ieeexplore.ieee.org/document/9265324" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, T. S. Ukyab, A. P. Chandrakasan, "Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols," <i>IACR Transactions on Cryptographic Hardware and Embedded Systems</i>, August 2019. [<a href="https://tches.iacr.org/index.php/TCHES/article/view/8344" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1910.07557" style="color:#0645AD;">arXiv</a>]
* <b>U. Banerjee</b>, A. Wright, C. Juvekar, M. Waller, Arvind, A. P. Chandrakasan, "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for Securing Internet-of-Things Applications," <i>IEEE Journal of Solid-State Circuits</i>, May 2019. [<a href="https://ieeexplore.ieee.org/document/8721457" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1907.04455" style="color:#0645AD;">arXiv</a>]
* P. Mukhopadhyay, <b>U. Banerjee</b>, A. Bag, S. Ghosh, D. Biswas, "Influence of Growth Morphology on Electrical and Thermal Modeling of AlGaN/GaN HEMT on Sapphire and Silicon," <i>Solid-State Electronics</i>, February 2015. [<a href="https://doi.org/10.1016/j.sse.2014.11.017" style="color:#0645AD;">link</a>]
* P. Mukhopadhyay, A. Bag, U. Gomes, <b>U. Banerjee</b>, S. Ghosh, S. Kabi, E. Y. I. Chang, A. Dabiran, P. Chow, D. Biswas, "Comparative DC Characteristic Analysis of AlGaN/GaN HEMTs Grown on Si(111) and Sapphire Substrates by MBE," <i>IEEE/TMS Journal of Electronic Materials</i>, April 2014. [<a href="https://doi.org/10.1007/s11664-014-3050-4" style="color:#0645AD;">link</a>]

Conferences
---------------
* S. Maji, <b>U. Banerjee</b>, S. H. Fuller, R. T. Yazicigil, A. P. Chandrakasan, "Securing Embedded Medical Devices using Dual-Factor Authentication," <i>IEEE International Symposium on Computer-Based Medical Systems (CBMS)</i>, June 2021. [<a href="https://ieeexplore.ieee.org/document/9474650" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, A. P. Chandrakasan, "A Low-Power Elliptic Curve Pairing Crypto-Processor for Secure Embedded Blockchain and Functional Encryption," <i>IEEE Custom Integrated Circuits Conference (CICC)</i>, April 2021. [<a href="https://ieeexplore.ieee.org/document/9431552" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, S. Das, A. P. Chandrakasan, "Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor," <i>IEEE International Symposium on Circuits and Systems (ISCAS)</i>, October 2020. [<a href="https://ieeexplore.ieee.org/document/9180550" style="color:#0645AD;">link</a>] [<a href="https://dspace.mit.edu/handle/1721.1/128546" style="color:#0645AD;">DSpace</a>]
* <b>U. Banerjee</b>, T. S. Ukyab, A. P. Chandrakasan, "A Low-Power Side-Channel-Secure Configurable Accelerator for Post-Quantum Lattice-Based Cryptography", <i>ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) Design Contest</i>, August 2020. [<a href="http://www.islped.org/2020/final_program.php#Day3" style="color:#0645AD;">link</a>]
* S. Maji, <b>U. Banerjee</b>, S. H. Fuller, M. R. Abdelhamid, P. M. Nadeau, R. T. Yazicigil, A. P. Chandrakasan, "A Low-Power Dual-Factor Authentication Unit for Security of Implantable Devices," <i>ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) Design Contest</i>, August 2020. [<a href="http://www.islped.org/2020/final_program.php#Day3" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, A. P. Chandrakasan, "Efficient Post-Quantum TLS Handshakes using Identity-Based Key Exchange from Lattices," <i>IEEE International Conference on Communications (ICC)</i>, June 2020. [<a href="https://ieeexplore.ieee.org/document/9148829" style="color:#0645AD;">link</a>] [<a href="https://dspace.mit.edu/handle/1721.1/130100" style="color:#0645AD;">DSpace</a>]
* S. Maji, <b>U. Banerjee</b>, S. H. Fuller, M. R. Abdelhamid, P. M. Nadeau, R. T. Yazicigil, A. P. Chandrakasan, "A Low-Power Dual-Factor Authentication Unit for Secure Implantable Devices," <i>IEEE Custom Integrated Circuits Conference (CICC)</i>, March 2020. [<a href="https://ieeexplore.ieee.org/document/9075945" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/2004.13709" style="color:#0645AD;">arXiv</a>]
* <b>U. Banerjee</b>, T. S. Ukyab, A. P. Chandrakasan, "Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols," <i>IACR Conference on Cryptographic Hardware and Embedded Systems (CHES)</i>, August 2019. [<a href="https://tches.iacr.org/index.php/TCHES/article/view/8344" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1910.07557" style="color:#0645AD;">arXiv</a>]
* <b>U. Banerjee</b>, A. Pathak, A. P. Chandrakasan, "An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things," <i>IEEE International Solid-State Circuits Conference (ISSCC)</i>, February 2019. [<a href="https://ieeexplore.ieee.org/document/8662528" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1903.04570" style="color:#0645AD;">arXiv</a>]
* <b>U. Banerjee</b>, C. Juvekar, A. Wright, Arvind, A. P. Chandrakasan, "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," <i>IEEE International Solid-State Circuits Conference (ISSCC)</i>, February 2018. [<a href="https://ieeexplore.ieee.org/document/8310174" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1903.04387" style="color:#0645AD;">arXiv</a>]
* <b>U. Banerjee</b>, C. Juvekar, S. H. Fuller, A. P. Chandrakasan, "eeDTLS: Energy-Efficient Datagram Transport Layer Security for the Internet of Things," <i>IEEE Global Communications Conference (GLOBECOM)</i>, December 2017. [<a href="https://ieeexplore.ieee.org/document/8255053" style="color:#0645AD;">link</a>] [<a href="https://dspace.mit.edu/handle/1721.1/122466" style="color:#0645AD;">DSpace</a>]

Patents
---------------
* A. P. Chandrakasan, C. Juvekar, <b>U. Banerjee</b>, "Systems and Methods for Providing Secure Communications using a Protocol Engine," <i>U.S. Patent</i>, July 2021. [<a href="https://patents.google.com/patent/US11070362B2/en" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, A. P. Chandrakasan, "Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things and Related Techniques," <i>U.S. Patent Application</i>, February 2020. [<a href="https://patents.google.com/patent/US20200265167A1/en" style="color:#0645AD;">link</a>]

Manuscripts and Technical Reports
---------------
* <b>U. Banerjee</b>, A. P. Chandrakasan, "Sapphire-Sim: Macro-Op-Level Simulator for Ring-LWE and Module-LWE Hardware Acceleration," December 2019. [<a href="https://github.com/banerjeeutsav/sapphire_sim" style="color:#0645AD;">GitHub</a>]
* <b>U. Banerjee</b>, T. S. Ukyab, A. P. Chandrakasan, "Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols (Extended Version)," October 2019. [<a href="https://eprint.iacr.org/2019/1140" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, L. Ho, S. Koppula, "Power-Based Side-Channel Attack for AES Key Extraction on the ATMega328 Microcontroller," December 2015. [<a href="https://css.csail.mit.edu/6.858/2015/projects/utsav-lisayz-skoppula.pdf" style="color:#0645AD;">link</a>]

Theses
---------------
* <b>U. Banerjee</b>, "Efficient Algorithms, Protocols and Hardware Architectures for Next-Generation Cryptography in Embedded Systems," <i>Ph.D. Thesis, Massachusetts Institute of Technology</i>, June 2021.
* <b>U. Banerjee</b>, "Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security," <i>S.M. Thesis, Massachusetts Institute of Technology</i>, June 2017. [<a href="https://dspace.mit.edu/handle/1721.1/111861" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, "Study of Thermal Effects in AlGaN/GaN HEMTs and Refinement of Existing Mobility and I-V Models," <i>B.Tech. Thesis, Indian Institute of Technology Kharagpur</i>, April 2013.
