
<html>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>Head</title>
  <style media="screen" type="text/css">

    body
    {
      color: #000000;
      background-color: #FFFFFF;
    }

    /* Link formats: use maroon w/underlines */
    a:link
    {
      color: navy;
      text-decoration: underline;
    }
    a:visited
    {
      color: maroon;
      text-decoration: underline;
    }
    a:active
    {
      color: navy;
      text-decoration: underline;
    }

    /*** TD formats ***/
    td
    {
      font-family: sans-serif;
    }
    td.title
    {
      text-align: center;
      padding-bottom: 10px;
      font-size: 20pt;
      font-weight: bold;
    }

    /* TD Header Information */
    td.headerName
    {
      text-align: right;
      color: black;
      padding-right: 6px;
      font-weight: bold;
      vertical-align: top;
      white-space: nowrap;
    }
    td.headerValue
    {
      text-align: left;
      color: blue;
      font-weight: bold;
      white-space: nowrap;
    }
    td.headerTableEntry
    {
      text-align: right;
      color: black;
      font-weight: bold;
      white-space: nowrap;
      padding-left: 12px;
      padding-right: 4px;
      background-color: LightBlue;
    }
    td.headerValueLeg
    {
      text-align: left;
      color: black;
      font-size: 80%;
      white-space: nowrap;
      padding-left: 10px;
      padding-right: 10px;
      padding-top: 2px;
    }

    /* Color of horizontal ruler */
    td.hr
    {
      background-color: navy;
      height:3px;
    }
    /* Footer format */
    td.footer
    {
      text-align: center;
      padding-top: 3px;
      font-family: sans-serif;
    }

    /* Coverage Table */

    td.coverTableHead
    {
      text-align: center;
      color: white;
      background-color: SteelBlue;
      font-family: sans-serif;
      font-size: 120%;
      white-space: nowrap;
      padding-left: 4px;
      padding-right: 4px;
    }
    td.coverFile
    {
      text-align: left;
      padding-left: 10px;
      padding-right: 20px;
      color: black;
      background-color: LightBlue;
      font-family: monospace;
      font-weight: bold;
      font-size: 110%;
    }
    td.coverBar
    {
      padding-left: 10px;
      padding-right: 10px;
      background-color: LightBlue;
    }
    td.coverBarOutline
    {
      background-color: white;
    }
    td.coverValue
    {
      padding-top: 2px;
      text-align: right;
      padding-left: 10px;
      padding-right: 10px;
      font-family: sans-serif;
      white-space: nowrap;
      font-weight: bold;
    }

    /* Link Details */
    a.detail:link
    {
      color: #B8D0FF;
      font-size:80%;
    }
    a.detail:visited
    {
      color: #B8D0FF;
      font-size:80%;
    }
    a.detail:active
    {
      color: #FFFFFF;
      font-size:80%;
    }

    .graphcont{
        color:#000;
        font-weight:700;
        float:left
    }

    .graph{
        float:left;
        background-color: white;
        position:relative;
        width:280px;
        padding:0
    }

    .graph .bar{
        display:block;
        position:relative;
        border:black 1px solid;
        text-align:center;
        color:#fff;
        height:10px;
        font-family:Arial,Helvetica,sans-serif;
        font-size:12px;
        line-height:1.9em
    }

    .graph .bar span{
        position:absolute;
        left:1em
    }

    td.coveredLine,
    span.coveredLine
    {
        background-color: LightGreen!important;
    }

    td.uncoveredLine,
    span.uncoveredLine
    {
        background-color: LightPink!important;
    }

    .linebranch, .linecount
    {
        border-right: 1px gray solid;
        background-color: lightgray;
    }

    span.takenBranch
    {
        color: Green!important;
        cursor: help;
    }

    span.notTakenBranch
    {
        color: Red!important;
        cursor: help;
    }

    .src
    {
        padding-left: 12px;
    }

    .srcHeader,
    span.takenBranch,
    span.notTakenBranch
    {
        font-family: monospace;
        font-weight: bold;
    }

    pre
    {
        height : 15px;
        margin-top: 0;
        margin-bottom: 0;
    }

    .lineno
    {
        background-color: #EFE383;
        border-right: 1px solid #BBB15F;
    }

  </style>
</head>

<body>

  <table width="100%" border="0" cellspacing="0" cellpadding="0">
    <tr><td class="title">GCC Code Coverage Report</td></tr>
    <tr><td class="hr"></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding="1" border="0" width="100%">
          <tr>
            <td width="10%" class="headerName">Directory:</td>
            <td width="35%" class="headerValue">library/</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerValue" style="text-align:right;">Exec</td>
            <td width="10%" class="headerValue" style="text-align:right;">Total</td>
            <td width="15%" class="headerValue" style="text-align:right;">Coverage</td>
          </tr>
          <tr>
            <td class="headerName">File:</td>
            <td class="headerValue">library/L0_LowLevel/SystemFiles/core_cm4.h</td>
            <td></td>
            <td class="headerName">Lines:</td>
            <td class="headerTableEntry">0</td>
            <td class="headerTableEntry">6</td>
            <td class="headerTableEntry" style="background-color:LightPink">0.0 %</td>
          </tr>
          <tr>
            <td class="headerName">Date:</td>
            <td class="headerValue">2018-08-15 21:31:20</td>
            <td></td>
            <td class="headerName">Branches:</td>
            <td class="headerTableEntry">0</td>
            <td class="headerTableEntry">2</td>
            <td class="headerTableEntry" style="background-color:LightPink">0.0 %</td>
          </tr>
        </table>
      </td>
    </tr>

    <tr><td class="hr"></td></tr>
  </table>

  <br>
  <table cellspacing="0" cellpadding="1">
    <tr>
      <td width="5%" align="right" class="srcHeader">Line</td>
      <td width="5%" align="right" class="srcHeader">Branch</td>
      <td width="5%" align="right" class="srcHeader">Exec</td>
      <td width="75%" align="left" class="srcHeader src">Source</td>
    </tr>


    <tr>
    <td align="right" class="lineno"><pre>1</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**************************************************************************//**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>2</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> * @file     core_cm4.h</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>3</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>4</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> * @version  V4.30</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>5</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> * @date     20. October 2015</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>6</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> ******************************************************************************/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>7</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Copyright (c) 2009 - 2015 ARM LIMITED</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>8</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>9</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   All rights reserved.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>10</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   Redistribution and use in source and binary forms, with or without</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>11</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   modification, are permitted provided that the following conditions are met:</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>12</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   - Redistributions of source code must retain the above copyright</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>13</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     notice, this list of conditions and the following disclaimer.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>14</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   - Redistributions in binary form must reproduce the above copyright</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>15</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     notice, this list of conditions and the following disclaimer in the</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>16</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     documentation and/or other materials provided with the distribution.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>17</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   - Neither the name of ARM nor the names of its contributors may be used</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>18</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     to endorse or promote products derived from this software without</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>19</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     specific prior written permission.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>20</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   *</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>21</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>22</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>23</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>24</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>25</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>26</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>27</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>28</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>29</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>30</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>31</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   POSSIBILITY OF SUCH DAMAGE.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>32</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   ---------------------------------------------------------------------------*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>33</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>34</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if   defined ( __ICCARM__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>35</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> #pragma system_include         /* treat file as system include file for MISRA check */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>36</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION >= 6010050)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>37</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #pragma clang system_header   /* treat file as system include file */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>38</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>39</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#pragma GCC system_header</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>40</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>41</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifndef __CORE_CM4_H_GENERIC</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>42</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define __CORE_CM4_H_GENERIC</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>43</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>44</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#include &lt;stdint.h></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>45</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>46</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifdef __cplusplus</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>47</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> extern "C" {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>48</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>49</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>50</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>51</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>52</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  CMSIS violates the following MISRA-C:2004 rules:</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>53</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>54</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   \li Required Rule 8.5, object/function definition in header file.&lt;br></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>55</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     Function definitions in header files are used to allow 'inlining'.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>56</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>57</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.&lt;br></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>58</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     Unions are used for effective representation of core registers.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>59</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>60</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>   \li Advisory Rule 19.7, Function-like macro defined.&lt;br></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>61</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>     Function-like macros are used to allow more efficient code.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>62</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>63</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>64</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>65</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*******************************************************************************</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>66</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> *                 CMSIS definitions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>67</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> ******************************************************************************/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>68</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>69</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup Cortex_M4</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>70</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>71</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>72</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>73</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*  CMSIS CM4 definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>74</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!&lt; [31:16] CMSIS HAL main version */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>75</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!&lt; [15:0]  CMSIS HAL sub version */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>76</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>77</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                                    __CM4_CMSIS_VERSION_SUB           )        /*!&lt; CMSIS HAL version number */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>78</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>79</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define __CORTEX_M                (0x04U)                                      /*!&lt; Cortex-M Core */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>80</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>81</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>82</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if   defined ( __CC_ARM )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>83</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            __asm                                      /*!&lt; asm keyword for ARM Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>84</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __INLINE         __inline                                   /*!&lt; inline keyword for ARM Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>85</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static __inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>86</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>87</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION >= 6010050)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>88</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            __asm                                      /*!&lt; asm keyword for ARM Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>89</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __INLINE         __inline                                   /*!&lt; inline keyword for ARM Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>90</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static __inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>91</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>92</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __GNUC__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>93</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            __asm                                      /*!&lt; asm keyword for GNU Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>94</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __INLINE         inline                                     /*!&lt; inline keyword for GNU Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>95</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>96</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>97</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __ICCARM__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>98</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            __asm                                      /*!&lt; asm keyword for IAR Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>99</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __INLINE         inline                                     /*!&lt; inline keyword for IAR Compiler. Only available in High optimization mode! */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>100</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>101</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>102</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __TMS470__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>103</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            __asm                                      /*!&lt; asm keyword for TI CCS Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>104</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>105</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>106</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __TASKING__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>107</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            __asm                                      /*!&lt; asm keyword for TASKING Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>108</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __INLINE         inline                                     /*!&lt; inline keyword for TASKING Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>109</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>110</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>111</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __CSMC__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>112</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __packed</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>113</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __ASM            _asm                                      /*!&lt; asm keyword for COSMIC Compiler */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>114</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __INLINE         inline                                    /*!&lt; inline keyword for COSMIC Compiler. Use -pc99 on compile line */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>115</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define __STATIC_INLINE  static inline</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>116</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>117</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>118</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #error Unknown compiler</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>119</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>120</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>121</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/** __FPU_USED indicates whether an FPU is used or not.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>122</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>123</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>124</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if defined ( __CC_ARM )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>125</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if defined __TARGET_FPU_VFP</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>126</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>127</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>128</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>129</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>130</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>131</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>132</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>133</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>134</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>135</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>136</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION >= 6010050)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>137</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if defined __ARM_PCS_VFP</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>138</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>139</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>140</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>141</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>142</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>143</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>144</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>145</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>146</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>147</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>148</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __GNUC__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>149</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>150</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>151</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>152</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>153</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>154</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>155</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>156</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>157</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>158</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>159</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>160</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __ICCARM__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>161</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if defined __ARMVFP__</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>162</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>163</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>164</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>165</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>166</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>167</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>168</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>169</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>170</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>171</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>172</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __TMS470__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>173</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if defined __TI_VFP_SUPPORT__</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>174</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>175</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>176</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>177</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>178</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>179</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>180</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>181</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>182</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>183</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>184</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __TASKING__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>185</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if defined __FPU_VFP__</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>186</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>187</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>188</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>189</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>190</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>191</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>192</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>193</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>194</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>195</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>196</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#elif defined ( __CSMC__ )</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>197</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #if ( __CSMC__ &amp; 0x400U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>198</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>199</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       1U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>200</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>201</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>202</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      #define __FPU_USED       0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>203</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>204</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>205</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_USED         0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>206</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>207</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>208</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>209</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>210</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#include "core_cmInstr.h"                /* Core Instruction Access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>211</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#include "core_cmFunc.h"                 /* Core Function Access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>212</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>213</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>214</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifdef __cplusplus</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>215</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>216</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>217</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>218</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif /* __CORE_CM4_H_GENERIC */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>219</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>220</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifndef __CMSIS_GENERIC</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>221</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>222</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifndef __CORE_CM4_H_DEPENDANT</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>223</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define __CORE_CM4_H_DEPENDANT</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>224</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>225</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifdef __cplusplus</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>226</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> extern "C" {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>227</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>228</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>229</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* check device defines and use defaults */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>230</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if defined __CHECK_DEVICE_DEFINES</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>231</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #ifndef __CM4_REV</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>232</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __CM4_REV               0x0000U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>233</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #warning "__CM4_REV not defined in device header file; using default!"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>234</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>235</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>236</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #ifndef __FPU_PRESENT</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>237</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __FPU_PRESENT             0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>238</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #warning "__FPU_PRESENT not defined in device header file; using default!"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>239</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>240</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>241</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #ifndef __MPU_PRESENT</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>242</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __MPU_PRESENT             0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>243</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #warning "__MPU_PRESENT not defined in device header file; using default!"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>244</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>245</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>246</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #ifndef __NVIC_PRIO_BITS</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>247</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __NVIC_PRIO_BITS          4U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>248</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>249</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>250</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>251</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #ifndef __Vendor_SysTickConfig</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>252</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #define __Vendor_SysTickConfig    0U</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>253</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>254</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>255</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>256</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>257</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* IO definitions (access restrictions to peripheral registers) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>258</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>259</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    \defgroup CMSIS_glob_defs CMSIS Global Defines</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>260</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>261</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    &lt;strong>IO Type Qualifiers&lt;/strong> are used</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>262</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    \li to specify the access to peripheral variables.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>263</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    \li for automatic generation of peripheral register debug information.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>264</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>265</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifdef __cplusplus</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>266</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define   __I     volatile             /*!&lt; Defines 'read only' permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>267</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>268</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define   __I     volatile const       /*!&lt; Defines 'read only' permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>269</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>270</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define     __O     volatile             /*!&lt; Defines 'write only' permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>271</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define     __IO    volatile             /*!&lt; Defines 'read / write' permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>272</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>273</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* following defines should be used for structure members */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>274</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>275</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define     __OM     volatile            /*! Defines 'write only' structure member permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>276</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>277</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>278</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group Cortex_M4 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>279</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>280</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>281</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>282</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*******************************************************************************</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>283</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> *                 Register Abstraction</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>284</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  Core Register contain:</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>285</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>286</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core NVIC Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>287</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core SCB Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>288</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core SysTick Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>289</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core Debug Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>290</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core MPU Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>291</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core FPU Register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>292</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> ******************************************************************************/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>293</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>294</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_core_register Defines and Type Definitions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>295</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief Type definitions and defines for Cortex-M processor based devices.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>296</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>297</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>298</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>299</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup    CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>300</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup   CMSIS_CORE  Status and Control Registers</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>301</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief      Core Register type definitions.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>302</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>303</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>304</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>305</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>306</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Union type to access the Application Program Status Register (APSR).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>307</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>308</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef union</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>309</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>310</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>311</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>312</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t _reserved0:16;              /*!&lt; bit:  0..15  Reserved */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>313</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t GE:4;                       /*!&lt; bit: 16..19  Greater than or Equal flags */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>314</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t _reserved1:7;               /*!&lt; bit: 20..26  Reserved */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>315</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t Q:1;                        /*!&lt; bit:     27  Saturation condition flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>316</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t V:1;                        /*!&lt; bit:     28  Overflow condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>317</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t C:1;                        /*!&lt; bit:     29  Carry condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>318</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t Z:1;                        /*!&lt; bit:     30  Zero condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>319</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t N:1;                        /*!&lt; bit:     31  Negative condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>320</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  } b;                                   /*!&lt; Structure used for bit  access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>321</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t w;                            /*!&lt; Type      used for word access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>322</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} APSR_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>323</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>324</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* APSR Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>325</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_N_Pos                         31U                                            /*!&lt; APSR: N Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>326</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            /*!&lt; APSR: N Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>327</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>328</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_Z_Pos                         30U                                            /*!&lt; APSR: Z Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>329</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            /*!&lt; APSR: Z Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>330</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>331</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_C_Pos                         29U                                            /*!&lt; APSR: C Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>332</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            /*!&lt; APSR: C Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>333</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>334</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_V_Pos                         28U                                            /*!&lt; APSR: V Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>335</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            /*!&lt; APSR: V Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>336</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>337</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_Q_Pos                         27U                                            /*!&lt; APSR: Q Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>338</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            /*!&lt; APSR: Q Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>339</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>340</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_GE_Pos                        16U                                            /*!&lt; APSR: GE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>341</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         /*!&lt; APSR: GE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>342</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>343</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>344</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>345</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Union type to access the Interrupt Program Status Register (IPSR).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>346</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>347</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef union</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>348</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>349</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>350</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>351</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t ISR:9;                      /*!&lt; bit:  0.. 8  Exception number */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>352</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t _reserved0:23;              /*!&lt; bit:  9..31  Reserved */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>353</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  } b;                                   /*!&lt; Structure used for bit  access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>354</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t w;                            /*!&lt; Type      used for word access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>355</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} IPSR_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>356</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>357</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* IPSR Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>358</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define IPSR_ISR_Pos                        0U                                            /*!&lt; IPSR: ISR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>359</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define IPSR_ISR_Msk                       (0x1FFUL /*&lt;&lt; IPSR_ISR_Pos*/)                  /*!&lt; IPSR: ISR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>360</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>361</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>362</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>363</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>364</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>365</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef union</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>366</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>367</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>368</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>369</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t ISR:9;                      /*!&lt; bit:  0.. 8  Exception number */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>370</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t _reserved0:7;               /*!&lt; bit:  9..15  Reserved */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>371</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t GE:4;                       /*!&lt; bit: 16..19  Greater than or Equal flags */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>372</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t _reserved1:4;               /*!&lt; bit: 20..23  Reserved */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>373</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t T:1;                        /*!&lt; bit:     24  Thumb bit        (read 0) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>374</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t IT:2;                       /*!&lt; bit: 25..26  saved IT state   (read 0) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>375</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t Q:1;                        /*!&lt; bit:     27  Saturation condition flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>376</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t V:1;                        /*!&lt; bit:     28  Overflow condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>377</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t C:1;                        /*!&lt; bit:     29  Carry condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>378</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t Z:1;                        /*!&lt; bit:     30  Zero condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>379</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t N:1;                        /*!&lt; bit:     31  Negative condition code flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>380</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  } b;                                   /*!&lt; Structure used for bit  access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>381</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t w;                            /*!&lt; Type      used for word access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>382</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} xPSR_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>383</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>384</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* xPSR Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>385</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_N_Pos                         31U                                            /*!&lt; xPSR: N Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>386</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            /*!&lt; xPSR: N Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>387</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>388</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_Z_Pos                         30U                                            /*!&lt; xPSR: Z Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>389</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            /*!&lt; xPSR: Z Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>390</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>391</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_C_Pos                         29U                                            /*!&lt; xPSR: C Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>392</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            /*!&lt; xPSR: C Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>393</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>394</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_V_Pos                         28U                                            /*!&lt; xPSR: V Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>395</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            /*!&lt; xPSR: V Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>396</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>397</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_Q_Pos                         27U                                            /*!&lt; xPSR: Q Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>398</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            /*!&lt; xPSR: Q Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>399</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>400</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_IT_Pos                        25U                                            /*!&lt; xPSR: IT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>401</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           /*!&lt; xPSR: IT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>402</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>403</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_T_Pos                         24U                                            /*!&lt; xPSR: T Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>404</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            /*!&lt; xPSR: T Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>405</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>406</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_GE_Pos                        16U                                            /*!&lt; xPSR: GE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>407</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         /*!&lt; xPSR: GE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>408</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>409</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_ISR_Pos                        0U                                            /*!&lt; xPSR: ISR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>410</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define xPSR_ISR_Msk                       (0x1FFUL /*&lt;&lt; xPSR_ISR_Pos*/)                  /*!&lt; xPSR: ISR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>411</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>412</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>413</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>414</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Union type to access the Control Registers (CONTROL).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>415</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>416</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef union</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>417</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>418</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>419</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>420</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t nPRIV:1;                    /*!&lt; bit:      0  Execution privilege in Thread mode */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>421</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t SPSEL:1;                    /*!&lt; bit:      1  Stack to be used */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>422</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t FPCA:1;                     /*!&lt; bit:      2  FP extension active flag */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>423</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    uint32_t _reserved0:29;              /*!&lt; bit:  3..31  Reserved */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>424</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  } b;                                   /*!&lt; Structure used for bit  access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>425</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t w;                            /*!&lt; Type      used for word access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>426</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} CONTROL_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>427</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>428</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* CONTROL Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>429</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CONTROL_FPCA_Pos                    2U                                            /*!&lt; CONTROL: FPCA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>430</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      /*!&lt; CONTROL: FPCA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>431</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>432</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CONTROL_SPSEL_Pos                   1U                                            /*!&lt; CONTROL: SPSEL Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>433</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     /*!&lt; CONTROL: SPSEL Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>434</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>435</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CONTROL_nPRIV_Pos                   0U                                            /*!&lt; CONTROL: nPRIV Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>436</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CONTROL_nPRIV_Msk                  (1UL /*&lt;&lt; CONTROL_nPRIV_Pos*/)                 /*!&lt; CONTROL: nPRIV Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>437</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>438</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_CORE */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>439</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>440</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>441</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>442</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup    CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>443</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>444</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief      Type definitions for the NVIC Registers</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>445</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>446</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>447</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>448</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>449</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>450</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>451</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>452</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>453</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ISER[8U];               /*!&lt; Offset: 0x000 (R/W)  Interrupt Set Enable Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>454</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[24U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>455</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ICER[8U];               /*!&lt; Offset: 0x080 (R/W)  Interrupt Clear Enable Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>456</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RSERVED1[24U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>457</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ISPR[8U];               /*!&lt; Offset: 0x100 (R/W)  Interrupt Set Pending Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>458</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED2[24U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>459</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ICPR[8U];               /*!&lt; Offset: 0x180 (R/W)  Interrupt Clear Pending Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>460</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED3[24U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>461</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t IABR[8U];               /*!&lt; Offset: 0x200 (R/W)  Interrupt Active bit Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>462</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED4[56U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>463</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint8_t  IP[240U];               /*!&lt; Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>464</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED5[644U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>465</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __OM  uint32_t STIR;                   /*!&lt; Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>466</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}  NVIC_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>467</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>468</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Software Triggered Interrupt Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>469</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define NVIC_STIR_INTID_Pos                 0U                                         /*!&lt; STIR: INTLINESNUM Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>470</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define NVIC_STIR_INTID_Msk                (0x1FFUL /*&lt;&lt; NVIC_STIR_INTID_Pos*/)        /*!&lt; STIR: INTLINESNUM Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>471</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>472</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_NVIC */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>473</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>474</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>475</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>476</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>477</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_SCB     System Control Block (SCB)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>478</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the System Control Block Registers</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>479</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>480</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>481</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>482</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>483</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the System Control Block (SCB).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>484</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>485</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>486</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>487</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t CPUID;                  /*!&lt; Offset: 0x000 (R/ )  CPUID Base Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>488</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ICSR;                   /*!&lt; Offset: 0x004 (R/W)  Interrupt Control and State Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>489</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t VTOR;                   /*!&lt; Offset: 0x008 (R/W)  Vector Table Offset Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>490</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t AIRCR;                  /*!&lt; Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>491</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t SCR;                    /*!&lt; Offset: 0x010 (R/W)  System Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>492</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CCR;                    /*!&lt; Offset: 0x014 (R/W)  Configuration Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>493</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint8_t  SHP[12U];               /*!&lt; Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>494</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t SHCSR;                  /*!&lt; Offset: 0x024 (R/W)  System Handler Control and State Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>495</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CFSR;                   /*!&lt; Offset: 0x028 (R/W)  Configurable Fault Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>496</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t HFSR;                   /*!&lt; Offset: 0x02C (R/W)  HardFault Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>497</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t DFSR;                   /*!&lt; Offset: 0x030 (R/W)  Debug Fault Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>498</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t MMFAR;                  /*!&lt; Offset: 0x034 (R/W)  MemManage Fault Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>499</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t BFAR;                   /*!&lt; Offset: 0x038 (R/W)  BusFault Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>500</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t AFSR;                   /*!&lt; Offset: 0x03C (R/W)  Auxiliary Fault Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>501</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PFR[2U];                /*!&lt; Offset: 0x040 (R/ )  Processor Feature Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>502</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t DFR;                    /*!&lt; Offset: 0x048 (R/ )  Debug Feature Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>503</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t ADR;                    /*!&lt; Offset: 0x04C (R/ )  Auxiliary Feature Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>504</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t MMFR[4U];               /*!&lt; Offset: 0x050 (R/ )  Memory Model Feature Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>505</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t ISAR[5U];               /*!&lt; Offset: 0x060 (R/ )  Instruction Set Attributes Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>506</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[5U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>507</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CPACR;                  /*!&lt; Offset: 0x088 (R/W)  Coprocessor Access Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>508</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} SCB_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>509</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>510</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB CPUID Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>511</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!&lt; SCB CPUID: IMPLEMENTER Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>512</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          /*!&lt; SCB CPUID: IMPLEMENTER Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>513</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>514</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_VARIANT_Pos              20U                                            /*!&lt; SCB CPUID: VARIANT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>515</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               /*!&lt; SCB CPUID: VARIANT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>516</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>517</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!&lt; SCB CPUID: ARCHITECTURE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>518</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          /*!&lt; SCB CPUID: ARCHITECTURE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>519</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>520</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_PARTNO_Pos                4U                                            /*!&lt; SCB CPUID: PARTNO Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>521</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              /*!&lt; SCB CPUID: PARTNO Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>522</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>523</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_REVISION_Pos              0U                                            /*!&lt; SCB CPUID: REVISION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>524</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CPUID_REVISION_Msk             (0xFUL /*&lt;&lt; SCB_CPUID_REVISION_Pos*/)          /*!&lt; SCB CPUID: REVISION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>525</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>526</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Interrupt Control State Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>527</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!&lt; SCB ICSR: NMIPENDSET Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>528</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               /*!&lt; SCB ICSR: NMIPENDSET Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>529</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>530</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!&lt; SCB ICSR: PENDSVSET Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>531</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                /*!&lt; SCB ICSR: PENDSVSET Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>532</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>533</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!&lt; SCB ICSR: PENDSVCLR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>534</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                /*!&lt; SCB ICSR: PENDSVCLR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>535</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>536</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!&lt; SCB ICSR: PENDSTSET Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>537</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                /*!&lt; SCB ICSR: PENDSTSET Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>538</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>539</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!&lt; SCB ICSR: PENDSTCLR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>540</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                /*!&lt; SCB ICSR: PENDSTCLR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>541</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>542</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!&lt; SCB ICSR: ISRPREEMPT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>543</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               /*!&lt; SCB ICSR: ISRPREEMPT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>544</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>545</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!&lt; SCB ICSR: ISRPENDING Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>546</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               /*!&lt; SCB ICSR: ISRPENDING Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>547</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>548</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!&lt; SCB ICSR: VECTPENDING Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>549</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          /*!&lt; SCB ICSR: VECTPENDING Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>550</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>551</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!&lt; SCB ICSR: RETTOBASE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>552</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                /*!&lt; SCB ICSR: RETTOBASE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>553</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>554</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!&lt; SCB ICSR: VECTACTIVE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>555</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/)       /*!&lt; SCB ICSR: VECTACTIVE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>556</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>557</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Vector Table Offset Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>558</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!&lt; SCB VTOR: TBLOFF Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>559</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           /*!&lt; SCB VTOR: TBLOFF Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>560</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>561</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Application Interrupt and Reset Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>562</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!&lt; SCB AIRCR: VECTKEY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>563</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            /*!&lt; SCB AIRCR: VECTKEY Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>564</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>565</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!&lt; SCB AIRCR: VECTKEYSTAT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>566</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        /*!&lt; SCB AIRCR: VECTKEYSTAT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>567</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>568</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!&lt; SCB AIRCR: ENDIANESS Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>569</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               /*!&lt; SCB AIRCR: ENDIANESS Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>570</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>571</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!&lt; SCB AIRCR: PRIGROUP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>572</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                /*!&lt; SCB AIRCR: PRIGROUP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>573</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>574</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!&lt; SCB AIRCR: SYSRESETREQ Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>575</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             /*!&lt; SCB AIRCR: SYSRESETREQ Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>576</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>577</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!&lt; SCB AIRCR: VECTCLRACTIVE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>578</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!&lt; SCB AIRCR: VECTCLRACTIVE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>579</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>580</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!&lt; SCB AIRCR: VECTRESET Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>581</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_AIRCR_VECTRESET_Msk            (1UL /*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/)           /*!&lt; SCB AIRCR: VECTRESET Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>582</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>583</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB System Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>584</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!&lt; SCB SCR: SEVONPEND Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>585</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 /*!&lt; SCB SCR: SEVONPEND Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>586</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>587</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!&lt; SCB SCR: SLEEPDEEP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>588</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 /*!&lt; SCB SCR: SLEEPDEEP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>589</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>590</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!&lt; SCB SCR: SLEEPONEXIT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>591</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               /*!&lt; SCB SCR: SLEEPONEXIT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>592</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>593</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Configuration Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>594</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_STKALIGN_Pos                9U                                            /*!&lt; SCB CCR: STKALIGN Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>595</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  /*!&lt; SCB CCR: STKALIGN Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>596</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>597</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!&lt; SCB CCR: BFHFNMIGN Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>598</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 /*!&lt; SCB CCR: BFHFNMIGN Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>599</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>600</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!&lt; SCB CCR: DIV_0_TRP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>601</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 /*!&lt; SCB CCR: DIV_0_TRP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>602</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>603</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!&lt; SCB CCR: UNALIGN_TRP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>604</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               /*!&lt; SCB CCR: UNALIGN_TRP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>605</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>606</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!&lt; SCB CCR: USERSETMPEND Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>607</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              /*!&lt; SCB CCR: USERSETMPEND Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>608</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>609</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!&lt; SCB CCR: NONBASETHRDENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>610</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/)        /*!&lt; SCB CCR: NONBASETHRDENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>611</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>612</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB System Handler Control and State Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>613</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!&lt; SCB SHCSR: USGFAULTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>614</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             /*!&lt; SCB SHCSR: USGFAULTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>615</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>616</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!&lt; SCB SHCSR: BUSFAULTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>617</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             /*!&lt; SCB SHCSR: BUSFAULTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>618</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>619</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!&lt; SCB SHCSR: MEMFAULTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>620</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             /*!&lt; SCB SHCSR: MEMFAULTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>621</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>622</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!&lt; SCB SHCSR: SVCALLPENDED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>623</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            /*!&lt; SCB SHCSR: SVCALLPENDED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>624</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>625</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!&lt; SCB SHCSR: BUSFAULTPENDED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>626</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!&lt; SCB SHCSR: BUSFAULTPENDED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>627</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>628</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!&lt; SCB SHCSR: MEMFAULTPENDED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>629</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!&lt; SCB SHCSR: MEMFAULTPENDED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>630</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>631</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!&lt; SCB SHCSR: USGFAULTPENDED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>632</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          /*!&lt; SCB SHCSR: USGFAULTPENDED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>633</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>634</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!&lt; SCB SHCSR: SYSTICKACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>635</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              /*!&lt; SCB SHCSR: SYSTICKACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>636</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>637</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!&lt; SCB SHCSR: PENDSVACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>638</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               /*!&lt; SCB SHCSR: PENDSVACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>639</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>640</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!&lt; SCB SHCSR: MONITORACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>641</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              /*!&lt; SCB SHCSR: MONITORACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>642</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>643</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!&lt; SCB SHCSR: SVCALLACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>644</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               /*!&lt; SCB SHCSR: SVCALLACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>645</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>646</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!&lt; SCB SHCSR: USGFAULTACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>647</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             /*!&lt; SCB SHCSR: USGFAULTACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>648</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>649</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!&lt; SCB SHCSR: BUSFAULTACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>650</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             /*!&lt; SCB SHCSR: BUSFAULTACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>651</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>652</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!&lt; SCB SHCSR: MEMFAULTACT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>653</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!&lt; SCB SHCSR: MEMFAULTACT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>654</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>655</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Configurable Fault Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>656</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!&lt; SCB CFSR: Usage Fault Status Register Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>657</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          /*!&lt; SCB CFSR: Usage Fault Status Register Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>658</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>659</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!&lt; SCB CFSR: Bus Fault Status Register Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>660</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            /*!&lt; SCB CFSR: Bus Fault Status Register Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>661</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>662</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!&lt; SCB CFSR: Memory Manage Fault Status Register Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>663</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/)        /*!&lt; SCB CFSR: Memory Manage Fault Status Register Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>664</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>665</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Hard Fault Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>666</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!&lt; SCB HFSR: DEBUGEVT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>667</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 /*!&lt; SCB HFSR: DEBUGEVT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>668</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>669</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_HFSR_FORCED_Pos                30U                                            /*!&lt; SCB HFSR: FORCED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>670</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   /*!&lt; SCB HFSR: FORCED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>671</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>672</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!&lt; SCB HFSR: VECTTBL Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>673</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  /*!&lt; SCB HFSR: VECTTBL Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>674</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>675</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SCB Debug Fault Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>676</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!&lt; SCB DFSR: EXTERNAL Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>677</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 /*!&lt; SCB DFSR: EXTERNAL Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>678</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>679</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!&lt; SCB DFSR: VCATCH Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>680</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   /*!&lt; SCB DFSR: VCATCH Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>681</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>682</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!&lt; SCB DFSR: DWTTRAP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>683</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  /*!&lt; SCB DFSR: DWTTRAP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>684</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>685</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_BKPT_Pos                   1U                                            /*!&lt; SCB DFSR: BKPT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>686</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     /*!&lt; SCB DFSR: BKPT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>687</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>688</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_HALTED_Pos                 0U                                            /*!&lt; SCB DFSR: HALTED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>689</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_DFSR_HALTED_Msk                (1UL /*&lt;&lt; SCB_DFSR_HALTED_Pos*/)               /*!&lt; SCB DFSR: HALTED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>690</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>691</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_SCB */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>692</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>693</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>694</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>695</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>696</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>697</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the System Control and ID Register not in the SCB</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>698</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>699</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>700</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>701</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>702</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the System Control and ID Register not in the SCB.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>703</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>704</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>705</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>706</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[1U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>707</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t ICTR;                   /*!&lt; Offset: 0x004 (R/ )  Interrupt Controller Type Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>708</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ACTLR;                  /*!&lt; Offset: 0x008 (R/W)  Auxiliary Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>709</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} SCnSCB_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>710</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>711</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Interrupt Controller Type Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>712</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!&lt; ICTR: INTLINESNUM Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>713</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!&lt; ICTR: INTLINESNUM Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>714</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>715</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Auxiliary Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>716</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!&lt; ACTLR: DISOOFP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>717</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           /*!&lt; ACTLR: DISOOFP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>718</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>719</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!&lt; ACTLR: DISFPCA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>720</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           /*!&lt; ACTLR: DISFPCA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>721</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>722</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!&lt; ACTLR: DISFOLD Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>723</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           /*!&lt; ACTLR: DISFOLD Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>724</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>725</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!&lt; ACTLR: DISDEFWBUF Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>726</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!&lt; ACTLR: DISDEFWBUF Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>727</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>728</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!&lt; ACTLR: DISMCYCINT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>729</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!&lt; ACTLR: DISMCYCINT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>730</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>731</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_SCnotSCB */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>732</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>733</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>734</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>735</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>736</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>737</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the System Timer Registers.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>738</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>739</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>740</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>741</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>742</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the System Timer (SysTick).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>743</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>744</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>745</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>746</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CTRL;                   /*!&lt; Offset: 0x000 (R/W)  SysTick Control and Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>747</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t LOAD;                   /*!&lt; Offset: 0x004 (R/W)  SysTick Reload Value Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>748</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t VAL;                    /*!&lt; Offset: 0x008 (R/W)  SysTick Current Value Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>749</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t CALIB;                  /*!&lt; Offset: 0x00C (R/ )  SysTick Calibration Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>750</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} SysTick_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>751</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>752</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SysTick Control / Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>753</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!&lt; SysTick CTRL: COUNTFLAG Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>754</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            /*!&lt; SysTick CTRL: COUNTFLAG Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>755</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>756</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!&lt; SysTick CTRL: CLKSOURCE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>757</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            /*!&lt; SysTick CTRL: CLKSOURCE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>758</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>759</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!&lt; SysTick CTRL: TICKINT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>760</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              /*!&lt; SysTick CTRL: TICKINT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>761</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>762</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!&lt; SysTick CTRL: ENABLE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>763</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CTRL_ENABLE_Msk            (1UL /*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/)           /*!&lt; SysTick CTRL: ENABLE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>764</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>765</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SysTick Reload Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>766</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!&lt; SysTick LOAD: RELOAD Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>767</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/)    /*!&lt; SysTick LOAD: RELOAD Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>768</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>769</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SysTick Current Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>770</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_VAL_CURRENT_Pos             0U                                            /*!&lt; SysTick VAL: CURRENT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>771</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*&lt;&lt; SysTick_VAL_CURRENT_Pos*/)    /*!&lt; SysTick VAL: CURRENT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>772</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>773</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* SysTick Calibration Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>774</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CALIB_NOREF_Pos            31U                                            /*!&lt; SysTick CALIB: NOREF Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>775</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               /*!&lt; SysTick CALIB: NOREF Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>776</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>777</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CALIB_SKEW_Pos             30U                                            /*!&lt; SysTick CALIB: SKEW Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>778</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                /*!&lt; SysTick CALIB: SKEW Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>779</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>780</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CALIB_TENMS_Pos             0U                                            /*!&lt; SysTick CALIB: TENMS Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>781</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*&lt;&lt; SysTick_CALIB_TENMS_Pos*/)    /*!&lt; SysTick CALIB: TENMS Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>782</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>783</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_SysTick */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>784</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>785</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>786</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>787</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>788</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>789</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>790</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>791</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>792</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>793</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>794</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>795</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>796</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>797</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>798</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __OM  union</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>799</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>800</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    __OM  uint8_t    u8;                 /*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>801</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    __OM  uint16_t   u16;                /*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>802</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    __OM  uint32_t   u32;                /*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>803</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }  PORT [32U];                         /*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port Registers */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>804</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[864U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>805</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t TER;                    /*!&lt; Offset: 0xE00 (R/W)  ITM Trace Enable Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>806</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED1[15U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>807</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t TPR;                    /*!&lt; Offset: 0xE40 (R/W)  ITM Trace Privilege Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>808</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED2[15U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>809</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t TCR;                    /*!&lt; Offset: 0xE80 (R/W)  ITM Trace Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>810</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED3[29U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>811</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __OM  uint32_t IWR;                    /*!&lt; Offset: 0xEF8 ( /W)  ITM Integration Write Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>812</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t IRR;                    /*!&lt; Offset: 0xEFC (R/ )  ITM Integration Read Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>813</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t IMCR;                   /*!&lt; Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>814</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED4[43U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>815</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __OM  uint32_t LAR;                    /*!&lt; Offset: 0xFB0 ( /W)  ITM Lock Access Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>816</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t LSR;                    /*!&lt; Offset: 0xFB4 (R/ )  ITM Lock Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>817</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED5[6U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>818</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID4;                   /*!&lt; Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>819</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID5;                   /*!&lt; Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>820</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID6;                   /*!&lt; Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>821</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID7;                   /*!&lt; Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>822</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID0;                   /*!&lt; Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>823</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID1;                   /*!&lt; Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>824</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID2;                   /*!&lt; Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>825</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PID3;                   /*!&lt; Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>826</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t CID0;                   /*!&lt; Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>827</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t CID1;                   /*!&lt; Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>828</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t CID2;                   /*!&lt; Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>829</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t CID3;                   /*!&lt; Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>830</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} ITM_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>831</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>832</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ITM Trace Privilege Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>833</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!&lt; ITM TPR: PRIVMASK Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>834</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/)            /*!&lt; ITM TPR: PRIVMASK Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>835</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>836</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ITM Trace Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>837</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_BUSY_Pos                   23U                                            /*!&lt; ITM TCR: BUSY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>838</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      /*!&lt; ITM TCR: BUSY Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>839</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>840</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_TraceBusID_Pos             16U                                            /*!&lt; ITM TCR: ATBID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>841</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             /*!&lt; ITM TCR: ATBID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>842</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>843</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!&lt; ITM TCR: Global timestamp frequency Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>844</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   /*!&lt; ITM TCR: Global timestamp frequency Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>845</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>846</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_TSPrescale_Pos              8U                                            /*!&lt; ITM TCR: TSPrescale Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>847</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                /*!&lt; ITM TCR: TSPrescale Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>848</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>849</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_SWOENA_Pos                  4U                                            /*!&lt; ITM TCR: SWOENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>850</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    /*!&lt; ITM TCR: SWOENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>851</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>852</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_DWTENA_Pos                  3U                                            /*!&lt; ITM TCR: DWTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>853</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    /*!&lt; ITM TCR: DWTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>854</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>855</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!&lt; ITM TCR: SYNCENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>856</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   /*!&lt; ITM TCR: SYNCENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>857</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>858</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_TSENA_Pos                   1U                                            /*!&lt; ITM TCR: TSENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>859</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     /*!&lt; ITM TCR: TSENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>860</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>861</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_ITMENA_Pos                  0U                                            /*!&lt; ITM TCR: ITM Enable bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>862</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_TCR_ITMENA_Msk                 (1UL /*&lt;&lt; ITM_TCR_ITMENA_Pos*/)                /*!&lt; ITM TCR: ITM Enable bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>863</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>864</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ITM Integration Write Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>865</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!&lt; ITM IWR: ATVALIDM Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>866</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_IWR_ATVALIDM_Msk               (1UL /*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/)              /*!&lt; ITM IWR: ATVALIDM Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>867</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>868</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ITM Integration Read Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>869</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_IRR_ATREADYM_Pos                0U                                            /*!&lt; ITM IRR: ATREADYM Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>870</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_IRR_ATREADYM_Msk               (1UL /*&lt;&lt; ITM_IRR_ATREADYM_Pos*/)              /*!&lt; ITM IRR: ATREADYM Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>871</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>872</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ITM Integration Mode Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>873</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!&lt; ITM IMCR: INTEGRATION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>874</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_IMCR_INTEGRATION_Msk           (1UL /*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/)          /*!&lt; ITM IMCR: INTEGRATION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>875</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>876</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ITM Lock Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>877</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!&lt; ITM LSR: ByteAcc Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>878</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   /*!&lt; ITM LSR: ByteAcc Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>879</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>880</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_LSR_Access_Pos                  1U                                            /*!&lt; ITM LSR: Access Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>881</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    /*!&lt; ITM LSR: Access Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>882</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>883</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_LSR_Present_Pos                 0U                                            /*!&lt; ITM LSR: Present Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>884</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_LSR_Present_Msk                (1UL /*&lt;&lt; ITM_LSR_Present_Pos*/)               /*!&lt; ITM LSR: Present Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>885</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>886</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@}*/ /* end of group CMSIS_ITM */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>887</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>888</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>889</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>890</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>891</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>892</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the Data Watchpoint and Trace (DWT)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>893</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>894</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>895</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>896</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>897</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>898</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>899</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>900</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>901</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CTRL;                   /*!&lt; Offset: 0x000 (R/W)  Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>902</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CYCCNT;                 /*!&lt; Offset: 0x004 (R/W)  Cycle Count Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>903</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CPICNT;                 /*!&lt; Offset: 0x008 (R/W)  CPI Count Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>904</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t EXCCNT;                 /*!&lt; Offset: 0x00C (R/W)  Exception Overhead Count Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>905</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t SLEEPCNT;               /*!&lt; Offset: 0x010 (R/W)  Sleep Count Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>906</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t LSUCNT;                 /*!&lt; Offset: 0x014 (R/W)  LSU Count Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>907</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FOLDCNT;                /*!&lt; Offset: 0x018 (R/W)  Folded-instruction Count Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>908</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t PCSR;                   /*!&lt; Offset: 0x01C (R/ )  Program Counter Sample Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>909</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t COMP0;                  /*!&lt; Offset: 0x020 (R/W)  Comparator Register 0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>910</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t MASK0;                  /*!&lt; Offset: 0x024 (R/W)  Mask Register 0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>911</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FUNCTION0;              /*!&lt; Offset: 0x028 (R/W)  Function Register 0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>912</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[1U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>913</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t COMP1;                  /*!&lt; Offset: 0x030 (R/W)  Comparator Register 1 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>914</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t MASK1;                  /*!&lt; Offset: 0x034 (R/W)  Mask Register 1 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>915</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FUNCTION1;              /*!&lt; Offset: 0x038 (R/W)  Function Register 1 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>916</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED1[1U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>917</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t COMP2;                  /*!&lt; Offset: 0x040 (R/W)  Comparator Register 2 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>918</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t MASK2;                  /*!&lt; Offset: 0x044 (R/W)  Mask Register 2 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>919</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FUNCTION2;              /*!&lt; Offset: 0x048 (R/W)  Function Register 2 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>920</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED2[1U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>921</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t COMP3;                  /*!&lt; Offset: 0x050 (R/W)  Comparator Register 3 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>922</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t MASK3;                  /*!&lt; Offset: 0x054 (R/W)  Mask Register 3 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>923</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FUNCTION3;              /*!&lt; Offset: 0x058 (R/W)  Function Register 3 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>924</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} DWT_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>925</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>926</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>927</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!&lt; DWT CTRL: NUMCOMP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>928</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             /*!&lt; DWT CTRL: NUMCOMP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>929</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>930</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!&lt; DWT CTRL: NOTRCPKT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>931</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            /*!&lt; DWT CTRL: NOTRCPKT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>932</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>933</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!&lt; DWT CTRL: NOEXTTRIG Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>934</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           /*!&lt; DWT CTRL: NOEXTTRIG Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>935</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>936</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!&lt; DWT CTRL: NOCYCCNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>937</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            /*!&lt; DWT CTRL: NOCYCCNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>938</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>939</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!&lt; DWT CTRL: NOPRFCNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>940</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            /*!&lt; DWT CTRL: NOPRFCNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>941</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>942</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!&lt; DWT CTRL: CYCEVTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>943</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           /*!&lt; DWT CTRL: CYCEVTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>944</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>945</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!&lt; DWT CTRL: FOLDEVTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>946</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          /*!&lt; DWT CTRL: FOLDEVTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>947</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>948</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!&lt; DWT CTRL: LSUEVTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>949</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           /*!&lt; DWT CTRL: LSUEVTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>950</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>951</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!&lt; DWT CTRL: SLEEPEVTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>952</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         /*!&lt; DWT CTRL: SLEEPEVTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>953</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>954</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!&lt; DWT CTRL: EXCEVTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>955</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           /*!&lt; DWT CTRL: EXCEVTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>956</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>957</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!&lt; DWT CTRL: CPIEVTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>958</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           /*!&lt; DWT CTRL: CPIEVTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>959</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>960</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!&lt; DWT CTRL: EXCTRCENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>961</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           /*!&lt; DWT CTRL: EXCTRCENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>962</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>963</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!&lt; DWT CTRL: PCSAMPLENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>964</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          /*!&lt; DWT CTRL: PCSAMPLENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>965</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>966</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!&lt; DWT CTRL: SYNCTAP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>967</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             /*!&lt; DWT CTRL: SYNCTAP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>968</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>969</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!&lt; DWT CTRL: CYCTAP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>970</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              /*!&lt; DWT CTRL: CYCTAP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>971</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>972</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!&lt; DWT CTRL: POSTINIT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>973</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            /*!&lt; DWT CTRL: POSTINIT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>974</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>975</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!&lt; DWT CTRL: POSTPRESET Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>976</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          /*!&lt; DWT CTRL: POSTPRESET Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>977</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>978</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!&lt; DWT CTRL: CYCCNTENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>979</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/)       /*!&lt; DWT CTRL: CYCCNTENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>980</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>981</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT CPI Count Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>982</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!&lt; DWT CPICNT: CPICNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>983</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/)       /*!&lt; DWT CPICNT: CPICNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>984</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>985</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT Exception Overhead Count Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>986</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!&lt; DWT EXCCNT: EXCCNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>987</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/)       /*!&lt; DWT EXCCNT: EXCCNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>988</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>989</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT Sleep Count Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>990</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!&lt; DWT SLEEPCNT: SLEEPCNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>991</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!&lt; DWT SLEEPCNT: SLEEPCNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>992</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>993</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT LSU Count Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>994</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!&lt; DWT LSUCNT: LSUCNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>995</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/)       /*!&lt; DWT LSUCNT: LSUCNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>996</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>997</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT Folded-instruction Count Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>998</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!&lt; DWT FOLDCNT: FOLDCNT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>999</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!&lt; DWT FOLDCNT: FOLDCNT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1000</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1001</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT Comparator Mask Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1002</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_MASK_MASK_Pos                   0U                                         /*!&lt; DWT MASK: MASK Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1003</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_MASK_MASK_Msk                  (0x1FUL /*&lt;&lt; DWT_MASK_MASK_Pos*/)           /*!&lt; DWT MASK: MASK Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1004</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1005</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* DWT Comparator Function Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1006</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!&lt; DWT FUNCTION: MATCHED Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1007</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         /*!&lt; DWT FUNCTION: MATCHED Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1008</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1009</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!&lt; DWT FUNCTION: DATAVADDR1 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1010</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      /*!&lt; DWT FUNCTION: DATAVADDR1 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1011</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1012</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!&lt; DWT FUNCTION: DATAVADDR0 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1013</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      /*!&lt; DWT FUNCTION: DATAVADDR0 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1014</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1015</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!&lt; DWT FUNCTION: DATAVSIZE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1016</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       /*!&lt; DWT FUNCTION: DATAVSIZE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1017</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1018</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!&lt; DWT FUNCTION: LNK1ENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1019</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         /*!&lt; DWT FUNCTION: LNK1ENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1020</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1021</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!&lt; DWT FUNCTION: DATAVMATCH Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1022</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      /*!&lt; DWT FUNCTION: DATAVMATCH Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1023</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1024</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!&lt; DWT FUNCTION: CYCMATCH Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1025</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        /*!&lt; DWT FUNCTION: CYCMATCH Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1026</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1027</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!&lt; DWT FUNCTION: EMITRANGE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1028</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       /*!&lt; DWT FUNCTION: EMITRANGE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1029</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1030</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!&lt; DWT FUNCTION: FUNCTION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1031</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/)    /*!&lt; DWT FUNCTION: FUNCTION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1032</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1033</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@}*/ /* end of group CMSIS_DWT */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1034</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1035</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1036</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1037</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1038</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_TPI     Trace Port Interface (TPI)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1039</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the Trace Port Interface (TPI)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1040</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1041</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1042</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1043</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1044</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Trace Port Interface Register (TPI).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1045</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1046</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1047</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1048</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t SSPSR;                  /*!&lt; Offset: 0x000 (R/ )  Supported Parallel Port Size Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1049</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CSPSR;                  /*!&lt; Offset: 0x004 (R/W)  Current Parallel Port Size Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1050</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[2U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1051</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ACPR;                   /*!&lt; Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1052</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED1[55U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1053</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t SPPR;                   /*!&lt; Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1054</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED2[131U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1055</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t FFSR;                   /*!&lt; Offset: 0x300 (R/ )  Formatter and Flush Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1056</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FFCR;                   /*!&lt; Offset: 0x304 (R/W)  Formatter and Flush Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1057</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t FSCR;                   /*!&lt; Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1058</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED3[759U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1059</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t TRIGGER;                /*!&lt; Offset: 0xEE8 (R/ )  TRIGGER */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1060</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t FIFO0;                  /*!&lt; Offset: 0xEEC (R/ )  Integration ETM Data */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1061</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t ITATBCTR2;              /*!&lt; Offset: 0xEF0 (R/ )  ITATBCTR2 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1062</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED4[1U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1063</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t ITATBCTR0;              /*!&lt; Offset: 0xEF8 (R/ )  ITATBCTR0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1064</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t FIFO1;                  /*!&lt; Offset: 0xEFC (R/ )  Integration ITM Data */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1065</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t ITCTRL;                 /*!&lt; Offset: 0xF00 (R/W)  Integration Mode Control */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1066</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED5[39U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1067</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CLAIMSET;               /*!&lt; Offset: 0xFA0 (R/W)  Claim tag set */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1068</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CLAIMCLR;               /*!&lt; Offset: 0xFA4 (R/W)  Claim tag clear */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1069</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED7[8U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1070</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t DEVID;                  /*!&lt; Offset: 0xFC8 (R/ )  TPIU_DEVID */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1071</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t DEVTYPE;                /*!&lt; Offset: 0xFCC (R/ )  TPIU_DEVTYPE */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1072</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} TPI_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1073</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1074</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Asynchronous Clock Prescaler Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1075</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!&lt; TPI ACPR: PRESCALER Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1076</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/)    /*!&lt; TPI ACPR: PRESCALER Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1077</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1078</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Selected Pin Protocol Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1079</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!&lt; TPI SPPR: TXMODE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1080</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_SPPR_TXMODE_Msk                (0x3UL /*&lt;&lt; TPI_SPPR_TXMODE_Pos*/)          /*!&lt; TPI SPPR: TXMODE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1081</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1082</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Formatter and Flush Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1083</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!&lt; TPI FFSR: FtNonStop Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1084</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           /*!&lt; TPI FFSR: FtNonStop Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1085</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1086</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_TCPresent_Pos              2U                                         /*!&lt; TPI FFSR: TCPresent Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1087</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           /*!&lt; TPI FFSR: TCPresent Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1088</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1089</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_FtStopped_Pos              1U                                         /*!&lt; TPI FFSR: FtStopped Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1090</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           /*!&lt; TPI FFSR: FtStopped Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1091</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1092</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_FlInProg_Pos               0U                                         /*!&lt; TPI FFSR: FlInProg Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1093</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFSR_FlInProg_Msk              (0x1UL /*&lt;&lt; TPI_FFSR_FlInProg_Pos*/)        /*!&lt; TPI FFSR: FlInProg Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1094</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1095</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Formatter and Flush Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1096</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!&lt; TPI FFCR: TrigIn Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1097</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              /*!&lt; TPI FFCR: TrigIn Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1098</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1099</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFCR_EnFCont_Pos                1U                                         /*!&lt; TPI FFCR: EnFCont Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1100</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             /*!&lt; TPI FFCR: EnFCont Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1101</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1102</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI TRIGGER Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1103</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!&lt; TPI TRIGGER: TRIGGER Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1104</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/)      /*!&lt; TPI TRIGGER: TRIGGER Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1105</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1106</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Integration ETM Data Register Definitions (FIFO0) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1107</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!&lt; TPI FIFO0: ITM_ATVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1108</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        /*!&lt; TPI FIFO0: ITM_ATVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1109</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1110</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!&lt; TPI FIFO0: ITM_bytecount Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1111</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      /*!&lt; TPI FIFO0: ITM_bytecount Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1112</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1113</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!&lt; TPI FIFO0: ETM_ATVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1114</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        /*!&lt; TPI FIFO0: ETM_ATVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1115</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1116</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!&lt; TPI FIFO0: ETM_bytecount Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1117</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      /*!&lt; TPI FIFO0: ETM_bytecount Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1118</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1119</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!&lt; TPI FIFO0: ETM2 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1120</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              /*!&lt; TPI FIFO0: ETM2 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1121</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1122</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!&lt; TPI FIFO0: ETM1 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1123</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              /*!&lt; TPI FIFO0: ETM1 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1124</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1125</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!&lt; TPI FIFO0: ETM0 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1126</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*&lt;&lt; TPI_FIFO0_ETM0_Pos*/)          /*!&lt; TPI FIFO0: ETM0 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1127</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1128</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI ITATBCTR2 Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1129</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!&lt; TPI ITATBCTR2: ATREADY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1130</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/)    /*!&lt; TPI ITATBCTR2: ATREADY Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1131</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1132</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Integration ITM Data Register Definitions (FIFO1) */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1133</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!&lt; TPI FIFO1: ITM_ATVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1134</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        /*!&lt; TPI FIFO1: ITM_ATVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1135</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1136</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!&lt; TPI FIFO1: ITM_bytecount Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1137</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      /*!&lt; TPI FIFO1: ITM_bytecount Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1138</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1139</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!&lt; TPI FIFO1: ETM_ATVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1140</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        /*!&lt; TPI FIFO1: ETM_ATVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1141</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1142</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!&lt; TPI FIFO1: ETM_bytecount Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1143</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      /*!&lt; TPI FIFO1: ETM_bytecount Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1144</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1145</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!&lt; TPI FIFO1: ITM2 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1146</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              /*!&lt; TPI FIFO1: ITM2 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1147</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1148</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!&lt; TPI FIFO1: ITM1 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1149</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              /*!&lt; TPI FIFO1: ITM1 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1150</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1151</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!&lt; TPI FIFO1: ITM0 Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1152</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*&lt;&lt; TPI_FIFO1_ITM0_Pos*/)          /*!&lt; TPI FIFO1: ITM0 Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1153</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1154</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI ITATBCTR0 Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1155</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!&lt; TPI ITATBCTR0: ATREADY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1156</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/)    /*!&lt; TPI ITATBCTR0: ATREADY Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1157</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1158</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI Integration Mode Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1159</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!&lt; TPI ITCTRL: Mode Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1160</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_ITCTRL_Mode_Msk                (0x1UL /*&lt;&lt; TPI_ITCTRL_Mode_Pos*/)          /*!&lt; TPI ITCTRL: Mode Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1161</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1162</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI DEVID Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1163</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!&lt; TPI DEVID: NRZVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1164</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           /*!&lt; TPI DEVID: NRZVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1165</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1166</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!&lt; TPI DEVID: MANCVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1167</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          /*!&lt; TPI DEVID: MANCVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1168</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1169</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!&lt; TPI DEVID: PTINVALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1170</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          /*!&lt; TPI DEVID: PTINVALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1171</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1172</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!&lt; TPI DEVID: MinBufSz Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1173</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           /*!&lt; TPI DEVID: MinBufSz Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1174</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1175</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!&lt; TPI DEVID: AsynClkIn Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1176</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          /*!&lt; TPI DEVID: AsynClkIn Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1177</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1178</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!&lt; TPI DEVID: NrTraceInput Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1179</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/)  /*!&lt; TPI DEVID: NrTraceInput Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1180</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1181</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* TPI DEVTYPE Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1182</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!&lt; TPI DEVTYPE: MajorType Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1183</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        /*!&lt; TPI DEVTYPE: MajorType Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1184</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1185</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!&lt; TPI DEVTYPE: SubType Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1186</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/)      /*!&lt; TPI DEVTYPE: SubType Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1187</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1188</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@}*/ /* end of group CMSIS_TPI */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1189</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1190</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1191</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if (__MPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1192</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1193</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1194</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1195</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the Memory Protection Unit (MPU)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1196</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1197</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1198</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1199</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1200</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Memory Protection Unit (MPU).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1201</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1202</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1203</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1204</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t TYPE;                   /*!&lt; Offset: 0x000 (R/ )  MPU Type Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1205</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t CTRL;                   /*!&lt; Offset: 0x004 (R/W)  MPU Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1206</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RNR;                    /*!&lt; Offset: 0x008 (R/W)  MPU Region RNRber Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1207</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RBAR;                   /*!&lt; Offset: 0x00C (R/W)  MPU Region Base Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1208</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RASR;                   /*!&lt; Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1209</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RBAR_A1;                /*!&lt; Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1210</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RASR_A1;                /*!&lt; Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1211</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RBAR_A2;                /*!&lt; Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1212</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RASR_A2;                /*!&lt; Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1213</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RBAR_A3;                /*!&lt; Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1214</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t RASR_A3;                /*!&lt; Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1215</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} MPU_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1216</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1217</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* MPU Type Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1218</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_TYPE_IREGION_Pos               16U                                            /*!&lt; MPU TYPE: IREGION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1219</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               /*!&lt; MPU TYPE: IREGION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1220</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1221</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_TYPE_DREGION_Pos                8U                                            /*!&lt; MPU TYPE: DREGION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1222</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               /*!&lt; MPU TYPE: DREGION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1223</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1224</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!&lt; MPU TYPE: SEPARATE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1225</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_TYPE_SEPARATE_Msk              (1UL /*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/)             /*!&lt; MPU TYPE: SEPARATE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1226</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1227</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* MPU Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1228</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!&lt; MPU CTRL: PRIVDEFENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1229</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               /*!&lt; MPU CTRL: PRIVDEFENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1230</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1231</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!&lt; MPU CTRL: HFNMIENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1232</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 /*!&lt; MPU CTRL: HFNMIENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1233</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1234</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!&lt; MPU CTRL: ENABLE Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1235</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_CTRL_ENABLE_Msk                (1UL /*&lt;&lt; MPU_CTRL_ENABLE_Pos*/)               /*!&lt; MPU CTRL: ENABLE Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1236</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1237</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* MPU Region Number Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1238</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RNR_REGION_Pos                  0U                                            /*!&lt; MPU RNR: REGION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1239</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RNR_REGION_Msk                 (0xFFUL /*&lt;&lt; MPU_RNR_REGION_Pos*/)             /*!&lt; MPU RNR: REGION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1240</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1241</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* MPU Region Base Address Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1242</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RBAR_ADDR_Pos                   5U                                            /*!&lt; MPU RBAR: ADDR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1243</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             /*!&lt; MPU RBAR: ADDR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1244</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1245</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RBAR_VALID_Pos                  4U                                            /*!&lt; MPU RBAR: VALID Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1246</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    /*!&lt; MPU RBAR: VALID Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1247</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1248</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RBAR_REGION_Pos                 0U                                            /*!&lt; MPU RBAR: REGION Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1249</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RBAR_REGION_Msk                (0xFUL /*&lt;&lt; MPU_RBAR_REGION_Pos*/)             /*!&lt; MPU RBAR: REGION Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1250</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1251</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* MPU Region Attribute and Size Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1252</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_ATTRS_Pos                 16U                                            /*!&lt; MPU RASR: MPU Region Attribute field Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1253</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               /*!&lt; MPU RASR: MPU Region Attribute field Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1254</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1255</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_XN_Pos                    28U                                            /*!&lt; MPU RASR: ATTRS.XN Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1256</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       /*!&lt; MPU RASR: ATTRS.XN Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1257</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1258</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_AP_Pos                    24U                                            /*!&lt; MPU RASR: ATTRS.AP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1259</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     /*!&lt; MPU RASR: ATTRS.AP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1260</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1261</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_TEX_Pos                   19U                                            /*!&lt; MPU RASR: ATTRS.TEX Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1262</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    /*!&lt; MPU RASR: ATTRS.TEX Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1263</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1264</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_S_Pos                     18U                                            /*!&lt; MPU RASR: ATTRS.S Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1265</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        /*!&lt; MPU RASR: ATTRS.S Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1266</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1267</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_C_Pos                     17U                                            /*!&lt; MPU RASR: ATTRS.C Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1268</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        /*!&lt; MPU RASR: ATTRS.C Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1269</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1270</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_B_Pos                     16U                                            /*!&lt; MPU RASR: ATTRS.B Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1271</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        /*!&lt; MPU RASR: ATTRS.B Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1272</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1273</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_SRD_Pos                    8U                                            /*!&lt; MPU RASR: Sub-Region Disable Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1274</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   /*!&lt; MPU RASR: Sub-Region Disable Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1275</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1276</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_SIZE_Pos                   1U                                            /*!&lt; MPU RASR: Region Size Field Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1277</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  /*!&lt; MPU RASR: Region Size Field Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1278</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1279</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_ENABLE_Pos                 0U                                            /*!&lt; MPU RASR: Region enable bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1280</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define MPU_RASR_ENABLE_Msk                (1UL /*&lt;&lt; MPU_RASR_ENABLE_Pos*/)               /*!&lt; MPU RASR: Region enable bit Disable Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1281</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1282</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_MPU */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1283</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1284</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1285</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1286</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1287</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1288</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1289</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_FPU     Floating Point Unit (FPU)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1290</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the Floating Point Unit (FPU)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1291</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1292</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1293</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1294</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1295</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Floating Point Unit (FPU).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1296</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1297</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1298</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1299</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>        uint32_t RESERVED0[1U];</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1300</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FPCCR;                  /*!&lt; Offset: 0x004 (R/W)  Floating-Point Context Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1301</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FPCAR;                  /*!&lt; Offset: 0x008 (R/W)  Floating-Point Context Address Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1302</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t FPDSCR;                 /*!&lt; Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1303</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t MVFR0;                  /*!&lt; Offset: 0x010 (R/ )  Media and FP Feature Register 0 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1304</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IM  uint32_t MVFR1;                  /*!&lt; Offset: 0x014 (R/ )  Media and FP Feature Register 1 */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1305</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} FPU_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1306</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1307</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Floating-Point Context Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1308</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!&lt; FPCCR: ASPEN bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1309</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   /*!&lt; FPCCR: ASPEN bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1310</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1311</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!&lt; FPCCR: LSPEN Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1312</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   /*!&lt; FPCCR: LSPEN bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1313</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1314</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!&lt; FPCCR: MONRDY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1315</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  /*!&lt; FPCCR: MONRDY bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1316</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1317</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!&lt; FPCCR: BFRDY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1318</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   /*!&lt; FPCCR: BFRDY bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1319</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1320</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!&lt; FPCCR: MMRDY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1321</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   /*!&lt; FPCCR: MMRDY bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1322</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1323</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!&lt; FPCCR: HFRDY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1324</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   /*!&lt; FPCCR: HFRDY bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1325</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1326</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_THREAD_Pos                3U                                            /*!&lt; FPCCR: processor mode bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1327</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  /*!&lt; FPCCR: processor mode active bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1328</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1329</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_USER_Pos                  1U                                            /*!&lt; FPCCR: privilege level bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1330</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    /*!&lt; FPCCR: privilege level bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1331</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1332</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!&lt; FPCCR: Lazy state preservation active bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1333</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCCR_LSPACT_Msk               (1UL /*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/)              /*!&lt; FPCCR: Lazy state preservation active bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1334</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1335</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Floating-Point Context Address Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1336</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!&lt; FPCAR: ADDRESS bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1337</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        /*!&lt; FPCAR: ADDRESS bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1338</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1339</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Floating-Point Default Status Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1340</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!&lt; FPDSCR: AHP bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1341</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    /*!&lt; FPDSCR: AHP bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1342</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1343</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_DN_Pos                  25U                                            /*!&lt; FPDSCR: DN bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1344</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     /*!&lt; FPDSCR: DN bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1345</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1346</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!&lt; FPDSCR: FZ bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1347</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     /*!&lt; FPDSCR: FZ bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1348</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1349</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_RMode_Pos               22U                                            /*!&lt; FPDSCR: RMode bit Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1350</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  /*!&lt; FPDSCR: RMode bit Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1351</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1352</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Media and FP Feature Register 0 Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1353</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!&lt; MVFR0: FP rounding modes bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1354</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     /*!&lt; MVFR0: FP rounding modes bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1355</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1356</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!&lt; MVFR0: Short vectors bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1357</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         /*!&lt; MVFR0: Short vectors bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1358</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1359</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Square_root_Pos          20U                                            /*!&lt; MVFR0: Square root bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1360</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           /*!&lt; MVFR0: Square root bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1361</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1362</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Divide_Pos               16U                                            /*!&lt; MVFR0: Divide bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1363</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                /*!&lt; MVFR0: Divide bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1364</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1365</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!&lt; MVFR0: FP exception trapping bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1366</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     /*!&lt; MVFR0: FP exception trapping bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1367</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1368</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!&lt; MVFR0: Double-precision bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1369</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      /*!&lt; MVFR0: Double-precision bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1370</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1371</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!&lt; MVFR0: Single-precision bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1372</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      /*!&lt; MVFR0: Single-precision bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1373</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1374</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!&lt; MVFR0: A_SIMD registers bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1375</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!&lt; MVFR0: A_SIMD registers bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1376</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1377</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Media and FP Feature Register 1 Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1378</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!&lt; MVFR1: FP fused MAC bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1379</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          /*!&lt; MVFR1: FP fused MAC bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1380</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1381</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!&lt; MVFR1: FP HPFP bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1382</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               /*!&lt; MVFR1: FP HPFP bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1383</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1384</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!&lt; MVFR1: D_NaN mode bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1385</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            /*!&lt; MVFR1: D_NaN mode bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1386</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1387</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!&lt; MVFR1: FtZ mode bits Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1388</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/)          /*!&lt; MVFR1: FtZ mode bits Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1389</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1390</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_FPU */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1391</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1392</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1393</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1394</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1395</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1396</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1397</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Type definitions for the Core Debug Registers</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1398</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1399</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1400</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1401</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1402</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief  Structure type to access the Core Debug Register (CoreDebug).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1403</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1404</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>typedef struct</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1405</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1406</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t DHCSR;                  /*!&lt; Offset: 0x000 (R/W)  Debug Halting Control and Status Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1407</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __OM  uint32_t DCRSR;                  /*!&lt; Offset: 0x004 ( /W)  Debug Core Register Selector Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1408</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t DCRDR;                  /*!&lt; Offset: 0x008 (R/W)  Debug Core Register Data Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1409</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __IOM uint32_t DEMCR;                  /*!&lt; Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1410</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>} CoreDebug_Type;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1411</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1412</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Debug Halting Control and Status Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1413</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!&lt; CoreDebug DHCSR: DBGKEY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1414</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       /*!&lt; CoreDebug DHCSR: DBGKEY Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1415</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1416</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!&lt; CoreDebug DHCSR: S_RESET_ST Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1417</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!&lt; CoreDebug DHCSR: S_RESET_ST Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1418</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1419</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!&lt; CoreDebug DHCSR: S_RETIRE_ST Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1420</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!&lt; CoreDebug DHCSR: S_RETIRE_ST Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1421</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1422</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!&lt; CoreDebug DHCSR: S_LOCKUP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1423</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!&lt; CoreDebug DHCSR: S_LOCKUP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1424</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1425</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!&lt; CoreDebug DHCSR: S_SLEEP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1426</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           /*!&lt; CoreDebug DHCSR: S_SLEEP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1427</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1428</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!&lt; CoreDebug DHCSR: S_HALT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1429</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            /*!&lt; CoreDebug DHCSR: S_HALT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1430</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1431</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!&lt; CoreDebug DHCSR: S_REGRDY Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1432</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          /*!&lt; CoreDebug DHCSR: S_REGRDY Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1433</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1434</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!&lt; CoreDebug DHCSR: C_SNAPSTALL Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1435</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!&lt; CoreDebug DHCSR: C_SNAPSTALL Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1436</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1437</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!&lt; CoreDebug DHCSR: C_MASKINTS Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1438</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!&lt; CoreDebug DHCSR: C_MASKINTS Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1439</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1440</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!&lt; CoreDebug DHCSR: C_STEP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1441</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            /*!&lt; CoreDebug DHCSR: C_STEP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1442</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1443</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!&lt; CoreDebug DHCSR: C_HALT Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1444</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            /*!&lt; CoreDebug DHCSR: C_HALT Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1445</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1446</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!&lt; CoreDebug DHCSR: C_DEBUGEN Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1447</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!&lt; CoreDebug DHCSR: C_DEBUGEN Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1448</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1449</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Debug Core Register Selector Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1450</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!&lt; CoreDebug DCRSR: REGWnR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1451</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            /*!&lt; CoreDebug DCRSR: REGWnR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1452</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1453</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!&lt; CoreDebug DCRSR: REGSEL Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1454</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/)     /*!&lt; CoreDebug DCRSR: REGSEL Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1455</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1456</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Debug Exception and Monitor Control Register Definitions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1457</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!&lt; CoreDebug DEMCR: TRCENA Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1458</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            /*!&lt; CoreDebug DEMCR: TRCENA Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1459</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1460</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!&lt; CoreDebug DEMCR: MON_REQ Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1461</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           /*!&lt; CoreDebug DEMCR: MON_REQ Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1462</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1463</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!&lt; CoreDebug DEMCR: MON_STEP Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1464</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          /*!&lt; CoreDebug DEMCR: MON_STEP Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1465</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1466</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!&lt; CoreDebug DEMCR: MON_PEND Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1467</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          /*!&lt; CoreDebug DEMCR: MON_PEND Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1468</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1469</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!&lt; CoreDebug DEMCR: MON_EN Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1470</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            /*!&lt; CoreDebug DEMCR: MON_EN Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1471</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1472</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!&lt; CoreDebug DEMCR: VC_HARDERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1473</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!&lt; CoreDebug DEMCR: VC_HARDERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1474</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1475</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!&lt; CoreDebug DEMCR: VC_INTERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1476</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         /*!&lt; CoreDebug DEMCR: VC_INTERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1477</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1478</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!&lt; CoreDebug DEMCR: VC_BUSERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1479</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!&lt; CoreDebug DEMCR: VC_BUSERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1480</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1481</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!&lt; CoreDebug DEMCR: VC_STATERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1482</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        /*!&lt; CoreDebug DEMCR: VC_STATERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1483</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1484</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!&lt; CoreDebug DEMCR: VC_CHKERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1485</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!&lt; CoreDebug DEMCR: VC_CHKERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1486</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1487</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!&lt; CoreDebug DEMCR: VC_NOCPERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1488</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!&lt; CoreDebug DEMCR: VC_NOCPERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1489</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1490</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!&lt; CoreDebug DEMCR: VC_MMERR Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1491</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          /*!&lt; CoreDebug DEMCR: VC_MMERR Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1492</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1493</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!&lt; CoreDebug DEMCR: VC_CORERESET Position */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1494</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!&lt; CoreDebug DEMCR: VC_CORERESET Mask */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1495</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1496</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_CoreDebug */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1497</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1498</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1499</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1500</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup    CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1501</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup   CMSIS_core_bitfield     Core register bit field macros</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1502</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1503</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1504</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1505</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1506</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1507</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Mask and shift a bit field value for use in a register bit range.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1508</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param[in] field  Name of the register bit field.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1509</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param[in] value  Value of the bit field.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1510</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return           Masked and shifted value.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1511</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1512</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define _VAL2FLD(field, value)    ((value &lt;&lt; field ## _Pos) &amp; field ## _Msk)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1513</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1514</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1515</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief     Mask and shift a register value to extract a bit filed value.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1516</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param[in] field  Name of the register bit field.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1517</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param[in] value  Value of register.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1518</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return           Masked and shifted bit field value.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1519</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1520</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define _FLD2VAL(field, value)    ((value &amp; field ## _Msk) >> field ## _Pos)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1521</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1522</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of group CMSIS_core_bitfield */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1523</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1524</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1525</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1526</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup    CMSIS_core_register</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1527</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup   CMSIS_core_base     Core Definitions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1528</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief      Definitions for base addresses, unions, and structures.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1529</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1530</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1531</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1532</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* Memory mapping of Cortex-M4 Hardware */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1533</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCS_BASE            (0xE000E000UL)                            /*!&lt; System Control Space Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1534</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM_BASE            (0xE0000000UL)                            /*!&lt; ITM Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1535</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT_BASE            (0xE0001000UL)                            /*!&lt; DWT Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1536</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI_BASE            (0xE0040000UL)                            /*!&lt; TPI Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1537</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!&lt; Core Debug Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1538</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!&lt; SysTick Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1539</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!&lt; NVIC Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1540</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!&lt; System Control Block Base Address */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1541</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1542</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!&lt; System control Register not in SCB */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1543</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!&lt; SCB configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1544</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!&lt; SysTick configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1545</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!&lt; NVIC configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1546</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!&lt; ITM configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1547</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!&lt; DWT configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1548</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!&lt; TPI configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1549</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!&lt; Core Debug configuration struct */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1550</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1551</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if (__MPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1552</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!&lt; Memory Protection Unit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1553</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!&lt; Memory Protection Unit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1554</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1555</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1556</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if (__FPU_PRESENT == 1U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1557</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!&lt; Floating Point Unit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1558</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!&lt; Floating Point Unit */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1559</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1560</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1561</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1562</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1563</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1564</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1565</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*******************************************************************************</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1566</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> *                Hardware Abstraction Layer</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1567</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  Core Function Interface contains:</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1568</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core NVIC Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1569</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core SysTick Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1570</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core Debug Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1571</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  - Core Register Access Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1572</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> ******************************************************************************/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1573</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1574</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1575</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>*/</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1576</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1577</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1578</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1579</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ##########################   NVIC functions  #################################### */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1580</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1581</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_Core_FunctionInterface</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1582</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_Core_NVICFunctions NVIC Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1583</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Functions that manage interrupts and exceptions via the NVIC.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1584</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1585</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1586</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1587</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1588</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Set Priority Grouping</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1589</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Sets the priority grouping field using the required unlock sequence.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1590</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1591</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           Only values from 0..7 are used.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1592</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           In case of a conflict between priority grouping and available</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1593</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1594</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      PriorityGroup  Priority grouping field.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1595</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1596</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1597</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1598</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t reg_value;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1599</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             /* only values 0..7 are used          */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1600</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1601</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1602</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  reg_value &amp;= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1603</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  reg_value  =  (reg_value                                   |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1604</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                ((uint32_t)0x5FAUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos) |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1605</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                (PriorityGroupTmp &lt;&lt; 8U)                      );              /* Insert write key and priorty group */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1606</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SCB->AIRCR =  reg_value;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1607</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1608</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1609</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1610</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1611</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Get Priority Grouping</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1612</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Reads the priority grouping field from the NVIC Interrupt Controller.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1613</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1614</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1615</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1616</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1617</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return ((uint32_t)((SCB->AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1618</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1619</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1620</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1621</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1622</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Enable External Interrupt</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1623</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Enables a device-specific interrupt in the NVIC interrupt controller.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1624</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  External interrupt number. Value cannot be negative.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1625</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1626</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount uncoveredLine"><pre></pre></td>
    <td align="left" class="src uncoveredLine"><pre>__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1627</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1628</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount uncoveredLine"><pre></pre></td>
    <td align="left" class="src uncoveredLine"><pre>  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1629</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1630</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1631</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1632</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1633</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Disable External Interrupt</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1634</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Disables a device-specific interrupt in the NVIC interrupt controller.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1635</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  External interrupt number. Value cannot be negative.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1636</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1637</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1638</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1639</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1640</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1641</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1642</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1643</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1644</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Get Pending Interrupt</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1645</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1646</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  Interrupt number.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1647</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return             0  Interrupt status is not pending.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1648</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return             1  Interrupt status is pending.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1649</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1650</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1651</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1652</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1653</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1654</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1655</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1656</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1657</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Set Pending Interrupt</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1658</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Sets the pending bit of an external interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1659</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  Interrupt number. Value cannot be negative.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1660</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1661</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1662</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1663</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1664</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1665</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1666</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1667</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1668</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Clear Pending Interrupt</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1669</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Clears the pending bit of an external interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1670</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  External interrupt number. Value cannot be negative.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1671</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1672</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1673</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1674</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1675</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1676</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1677</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1678</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1679</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Get Active Interrupt</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1680</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Reads the active register in NVIC and returns the active bit.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1681</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  Interrupt number.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1682</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return             0  Interrupt status is not active.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1683</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return             1  Interrupt status is active.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1684</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1685</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1686</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1687</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1688</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1689</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1690</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1691</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1692</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Set Interrupt Priority</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1693</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Sets the priority of an interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1694</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \note    The priority cannot be set for every core interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1695</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]      IRQn  Interrupt number.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1696</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]  priority  Priority to set.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1697</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1698</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount uncoveredLine"><pre></pre></td>
    <td align="left" class="src uncoveredLine"><pre>__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1699</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1700</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount uncoveredLine"><pre></pre></td>
    <td align="left" class="src uncoveredLine"><pre>  if ((int32_t)(IRQn) &lt; 0)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1701</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1702</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount uncoveredLine"><pre></pre></td>
    <td align="left" class="src uncoveredLine"><pre>    SCB->SHP[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1703</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1704</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1705</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1706</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount uncoveredLine"><pre></pre></td>
    <td align="left" class="src uncoveredLine"><pre>    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1707</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1708</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1709</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1710</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1711</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1712</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Get Interrupt Priority</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1713</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Reads the priority of an interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1714</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           The interrupt number can be positive to specify an external (device specific) interrupt,</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1715</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           or negative to specify an internal (core) interrupt.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1716</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]   IRQn  Interrupt number.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1717</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return             Interrupt Priority.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1718</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                      Value is aligned automatically to the implemented priority bits of the microcontroller.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1719</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1720</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1721</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1722</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1723</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  if ((int32_t)(IRQn) &lt; 0)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1724</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1725</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1726</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1727</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1728</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1729</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1730</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1731</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1732</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1733</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1734</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1735</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Encode Priority</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1736</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Encodes the priority for an interrupt with the given priority group,</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1737</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           preemptive priority value, and subpriority value.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1738</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           In case of a conflict between priority grouping and available</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1739</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1740</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]     PriorityGroup  Used priority group.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1741</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1742</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]       SubPriority  Subpriority value (starting from 0).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1743</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1744</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1745</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1746</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1747</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   /* only values 0..7 are used          */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1748</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t PreemptPriorityBits;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1749</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t SubPriorityBits;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1750</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1751</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1752</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1753</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1754</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return (</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1755</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1756</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1757</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>         );</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1758</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1759</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1760</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1761</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1762</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   Decode Priority</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1763</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Decodes an interrupt priority value with a given priority group to</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1764</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           preemptive priority value and subpriority value.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1765</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           In case of a conflict between priority grouping and available</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1766</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1767</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1768</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]     PriorityGroup  Used priority group.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1769</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1770</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [out]     pSubPriority  Subpriority value (starting from 0).</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1771</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1772</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1773</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1774</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   /* only values 0..7 are used          */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1775</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t PreemptPriorityBits;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1776</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  uint32_t SubPriorityBits;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1777</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1778</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1779</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1780</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1781</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  *pPreemptPriority = (Priority >> SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1782</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1783</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1784</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1785</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1786</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1787</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   System Reset</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1788</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Initiates a system reset request to reset the MCU.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1789</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1790</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE void NVIC_SystemReset(void)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1791</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1792</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __DSB();                                                          /* Ensure all outstanding memory accesses included</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1793</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                                                                       buffered write are completed before reset */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1794</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SCB->AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)    |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1795</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                           (SCB->AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1796</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1797</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  __DSB();                                                          /* Ensure completion of memory access */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1798</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1799</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  for(;;)                                                           /* wait until reset */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1800</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1801</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    __NOP();</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1802</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1803</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1804</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1805</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of CMSIS_Core_NVICFunctions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1806</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1807</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1808</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1809</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ##################################    SysTick function  ############################################ */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1810</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1811</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_Core_FunctionInterface</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1812</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1813</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Functions that configure the System.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1814</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1815</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1816</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1817</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#if (__Vendor_SysTickConfig == 0U)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1818</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1819</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1820</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   System Tick Configuration</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1821</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1822</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           Counter is in free running mode to generate periodic interrupts.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1823</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]  ticks  Number of ticks between two interrupts.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1824</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return          0  Function succeeded.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1825</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return          1  Function failed.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1826</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \note    When the variable &lt;b>__Vendor_SysTickConfig&lt;/b> is set to 1, then the</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1827</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           function &lt;b>SysTick_Config&lt;/b> is not included. In this case, the file &lt;b>&lt;i>device&lt;/i>.h&lt;/b></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1828</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           must contain a vendor-specific implementation of this function.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1829</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1830</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1831</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1832</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1833</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1834</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    return (1UL);                                                   /* Reload value impossible */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1835</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1836</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1837</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1838</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  NVIC_SetPriority (SysTick_IRQn, (1UL &lt;&lt; __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1839</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1840</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1841</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                   SysTick_CTRL_TICKINT_Msk   |</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1842</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1843</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return (0UL);                                                     /* Function successful */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1844</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1845</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1846</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1847</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1848</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of CMSIS_Core_SysTickFunctions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1849</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1850</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1851</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1852</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/* ##################################### Debug In/Output function ########################################### */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1853</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1854</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \ingroup  CMSIS_Core_FunctionInterface</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1855</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \defgroup CMSIS_core_DebugFunctions ITM Functions</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1856</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief    Functions that access the ITM debug interface.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1857</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  @{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1858</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1859</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1860</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>extern volatile int32_t ITM_RxBuffer;                    /*!&lt; External variable to receive characters. */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1861</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!&lt; Value identifying \ref ITM_RxBuffer is ready for next character. */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1862</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1863</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1864</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1865</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   ITM Send Character</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1866</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Transmits a character via the ITM channel 0, and</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1867</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           \li Just returns when no debugger is connected that has booked the output.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1868</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1869</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \param [in]     ch  Character to transmit.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1870</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \returns            Character to transmit.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1871</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1872</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1873</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1874</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  if (((ITM->TCR &amp; ITM_TCR_ITMENA_Msk) != 0UL) &amp;&amp;      /* ITM enabled */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1875</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      ((ITM->TER &amp; 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1876</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1877</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    while (ITM->PORT[0U].u32 == 0UL)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1878</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1879</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>      __NOP();</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1880</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1881</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    ITM->PORT[0U].u8 = (uint8_t)ch;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1882</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1883</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return (ch);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1884</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1885</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1886</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1887</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1888</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   ITM Receive Character</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1889</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Inputs a character via the external variable \ref ITM_RxBuffer.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1890</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return             Received character.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1891</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return         -1  No character pending.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1892</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1893</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE int32_t ITM_ReceiveChar (void)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1894</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1895</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  int32_t ch = -1;                           /* no character available */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1896</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1897</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1898</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1899</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    ch = ITM_RxBuffer;</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1900</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1901</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1902</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1903</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  return (ch);</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1904</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1905</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1906</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1907</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/**</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1908</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \brief   ITM Check Character</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1909</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1910</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return          0  No character available.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1911</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  \return          1  Character available.</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1912</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre> */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1913</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>__STATIC_INLINE int32_t ITM_CheckChar (void)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1914</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>{</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1915</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1916</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1917</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1918</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    return (0);                              /* no character available */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1919</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1920</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  else</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1921</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  {</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1922</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>    return (1);                              /*    character available */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1923</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>  }</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1924</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1925</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1926</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>/*@} end of CMSIS_core_DebugFunctions */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1927</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1928</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1929</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1930</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1931</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#ifdef __cplusplus</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1932</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>}</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1933</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1934</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1935</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif /* __CORE_CM4_H_DEPENDANT */</pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1936</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre></pre></td>
    </tr>

    <tr>
    <td align="right" class="lineno"><pre>1937</pre></td>
    <td align="right" class="linebranch"></td>
    <td align="right" class="linecount "><pre></pre></td>
    <td align="left" class="src "><pre>#endif /* __CMSIS_GENERIC */</pre></td>
    </tr>

  </table>
  <br>

  <table width="100%" border="0" cellspacing="0" cellpadding="0">
    <tr><td class="hr"><td></tr>
    <tr><td class="footer">Generated by: <a href="http://gcovr.com">GCOVR (Version 4.1)</a></td></tr>
  </table>
  <br>

</body>

</html>

