I 000047 55 1353          1586797593209 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 10 ))
  (_version v33)
  (_time 1586797593208 2020.04.13 20:06:33)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586797550847)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (p1(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (2 2 )
  )
  (_model . mux4_1 1 -1
  )
)
I 000047 55 1353          1586797976379 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 10 ))
  (_version v33)
  (_time 1586797976378 2020.04.13 20:12:56)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586797550847)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (p1(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (2 2 )
  )
  (_model . mux4_1 1 -1
  )
)
I 000051 55 1654          1586803300215 behavioral
(_unit VHDL (bcd 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1586803300215 2020.04.13 21:41:40)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586802385634)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd_in ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segmente ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1654          1586803321485 behavioral
(_unit VHDL (bcd 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1586803321484 2020.04.13 21:42:01)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586802385634)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd_in ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segmente ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000049 55 2469          1586887784185 sumator8
(_unit VHDL (sumator 0 4 (sumator8 0 11 ))
  (_version v33)
  (_time 1586887784185 2020.04.14 21:09:44)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586887673448)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000049 55 2469          1586887796764 sumator8
(_unit VHDL (sumator 0 4 (sumator8 0 11 ))
  (_version v33)
  (_time 1586887796764 2020.04.14 21:09:56)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586887673448)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000050 55 2479          1586891333938 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1586891333937 2020.04.14 22:08:53)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586891333879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 4 -1
  )
)
I 000050 55 2479          1586891340569 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1586891340568 2020.04.14 22:09:00)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586891333879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 4 -1
  )
)
I 000050 55 2793          1586894673073 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1586894673073 2020.04.14 23:04:33)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586891333879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(0)(1)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(0)(1)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 5 -1
  )
)
I 000050 55 2793          1586894748212 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1586894748212 2020.04.14 23:05:48)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586891333879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(5)(0)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(5)(0)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 5 -1
  )
)
I 000051 55 1060          1586974955041 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586974955040 2020.04.15 21:22:35)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586974963243 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586974963243 2020.04.15 21:22:43)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586976980841 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586976980841 2020.04.15 21:56:20)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586976991057 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586976991057 2020.04.15 21:56:31)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586977057432 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586977057431 2020.04.15 21:57:37)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586977075482 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586977075481 2020.04.15 21:57:55)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586977362980 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586977362980 2020.04.15 22:02:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 1060          1586977394856 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586977394856 2020.04.15 22:03:14)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2331          1586977395027 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1586977395026 2020.04.15 22:03:15)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000051 55 1060          1586977412480 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586977412480 2020.04.15 22:03:32)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2331          1586977412647 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1586977412646 2020.04.15 22:03:32)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000047 55 1353          1586977768044 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 10 ))
  (_version v33)
  (_time 1586977768043 2020.04.15 22:09:28)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586797550847)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (p1(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (2 2 )
  )
  (_model . mux4_1 1 -1
  )
)
I 000051 55 1654          1586977768288 behavioral
(_unit VHDL (bcd 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1586977768287 2020.04.15 22:09:28)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586802385634)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd_in ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segmente ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000049 55 2469          1586977768526 sumator8
(_unit VHDL (sumator 0 4 (sumator8 0 12 ))
  (_version v33)
  (_time 1586977768525 2020.04.15 22:09:28)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586887673448)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(1)(0)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(1)(0)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000050 55 2793          1586977768769 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1586977768768 2020.04.15 22:09:28)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586891333879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(3))(_sensitivity(4(d_7_0))(5)(0)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_target(4(d_8_1)))(_sensitivity(4(d_7_0))(5)(0)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 5 -1
  )
)
I 000051 55 1060          1586977769214 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1586977769213 2020.04.15 22:09:29)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2331          1586977769433 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1586977769432 2020.04.15 22:09:29)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000050 55 4827          1586982715574 impartire
(_unit VHDL (impartire 0 6 (impartire 0 13 ))
  (_version v33)
  (_time 1586982715574 2020.04.15 23:31:55)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586982440716)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~1319 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal restL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal restH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1323 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1324 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1325 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2(d_7_0))(2(d_15_8))(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_internal impartire 1 0 14 (_architecture (_procedure )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . impartire 2 -1
  )
)
I 000051 55 1060          1587736486957 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1587736486968 2020.04.24 16:54:46)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2331          1587736488709 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1587736488708 2020.04.24 16:54:48)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000044 55 2658          1587736489099 inm
(_unit VHDL (inmultire 0 52 (inm 0 60 ))
  (_version v33)
  (_time 1587736489098 2020.04.24 16:54:49)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587736489019)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 54 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a ~std_logic_vector{6~downto~0}~124 0 55 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{6~downto~0}~124 0 55 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_port (_internal semnrez ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal y ~std_logic_vector{6~downto~0}~126 0 58 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal Result ~std_logic_vector{6~downto~0}~13 0 63 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{6~downto~0}~138 0 64 (_process 0 )))
    (_variable (_internal k ~extSTD.STANDARD.INTEGER 0 65 (_process 0 )))
    (_process
      (line__62(_architecture 0 0 62 (_process (_simple)(_target(6)(7))(_sensitivity(4)(5)(3)(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000047 55 2754          1587742564515 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587742564514 2020.04.24 18:36:04)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(8)(2)(5)(0)(4)(6)(1)(3)(7)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000049 55 2469          1587747485943 sumator8
(_unit VHDL (sumator 0 5 (sumator8 0 12 ))
  (_version v33)
  (_time 1587747485942 2020.04.24 19:58:05)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587747485808)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(4(d_8_0))(0)(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(4(d_8_0))(0)(1)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000049 55 2469          1587747496364 sumator8
(_unit VHDL (sumator 0 5 (sumator8 0 12 ))
  (_version v33)
  (_time 1587747496363 2020.04.24 19:58:16)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587747485808)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(4(d_8_0))(0)(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(4(d_8_0))(0)(1)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((cout)(cin(9))))(_target(2))(_sensitivity(4(9))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000044 55 2643          1587749558509 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587749558509 2020.04.24 20:32:38)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587749558411)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(5)(2)(4)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2643          1587750004605 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587750004605 2020.04.24 20:40:04)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587749558411)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(3)(4)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2643          1587750140978 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587750140979 2020.04.24 20:42:20)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587749558411)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(5)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2495          1587754447001 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587754447000 2020.04.24 21:54:07)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587749558411)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(3)(2)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2547          1587754908664 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587754908663 2020.04.24 22:01:48)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587754908505)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(4)(2)(5)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000047 55 2754          1587755710545 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587755710544 2020.04.24 22:15:10)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(2)(8)(6)(3)(4)(1)(0)(5)(7)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 1654          1587755710737 behavioral
(_unit VHDL (bcd 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1587755710736 2020.04.24 22:15:10)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586802385634)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd_in ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segmente ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000049 55 2469          1587755710915 sumator8
(_unit VHDL (sumator 0 5 (sumator8 0 12 ))
  (_version v33)
  (_time 1587755710914 2020.04.24 22:15:10)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587747485808)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(4(d_8_0))(1)(0)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(4(d_8_0))(1)(0)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((cout)(cin(9))))(_target(2))(_sensitivity(4(9))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000050 55 2793          1587755711162 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1587755711161 2020.04.24 22:15:11)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587755711056)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(4(d_8_0))(5)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(0)(4(d_8_0))(5)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 5 -1
  )
)
I 000051 55 1060          1587755711453 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1587755711452 2020.04.24 22:15:11)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2331          1587755711578 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1587755711577 2020.04.24 22:15:11)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000050 55 4827          1587755711797 impartire
(_unit VHDL (impartire 0 6 (impartire 0 13 ))
  (_version v33)
  (_time 1587755711796 2020.04.24 22:15:11)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586982440716)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~1319 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal restL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal restH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1323 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1324 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1325 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(2(d_7_0))(2(d_15_8)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_internal impartire 1 0 14 (_architecture (_procedure )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . impartire 2 -1
  )
)
I 000044 55 2547          1587755712000 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587755711999 2020.04.24 22:15:11)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587754908505)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0)(2)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000047 55 2754          1587755874237 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587755874236 2020.04.24 22:17:54)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(7)(6)(8)(2)(0)(3)(4)(5)(1)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 1654          1587755874399 behavioral
(_unit VHDL (bcd 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1587755874398 2020.04.24 22:17:54)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586802385634)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd_in ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segmente ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000049 55 2469          1587755874525 sumator8
(_unit VHDL (sumator 0 5 (sumator8 0 12 ))
  (_version v33)
  (_time 1587755874525 2020.04.24 22:17:54)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587747485808)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(4(d_8_0))(1)(0)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(4(d_8_0))(1)(0)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((cout)(cin(9))))(_target(2))(_sensitivity(4(9))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000050 55 2793          1587755874676 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1587755874675 2020.04.24 22:17:54)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587755711056)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(4(d_8_0))(5)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(0)(4(d_8_0))(5)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 5 -1
  )
)
I 000051 55 1060          1587755874888 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1587755874887 2020.04.24 22:17:54)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2331          1587755875077 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1587755875076 2020.04.24 22:17:55)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000050 55 4827          1587755875269 impartire
(_unit VHDL (impartire 0 6 (impartire 0 13 ))
  (_version v33)
  (_time 1587755875268 2020.04.24 22:17:55)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586982440716)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~1319 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal restL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal restH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1323 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1324 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1325 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(2(d_7_0))(2(d_15_8)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_internal impartire 1 0 14 (_architecture (_procedure )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . impartire 2 -1
  )
)
I 000044 55 2547          1587755875581 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587755875580 2020.04.24 22:17:55)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587754908505)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(4)(5)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000047 55 2754          1587755954363 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587755954362 2020.04.24 22:19:14)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(1)(5)(4)(2)(3)(6)(7)(8)(0)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 1654          1587755954496 behavioral
(_unit VHDL (bcd 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1587755954495 2020.04.24 22:19:14)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586802385634)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd_in ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segmente ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000049 55 2469          1587755954630 sumator8
(_unit VHDL (sumator 0 5 (sumator8 0 12 ))
  (_version v33)
  (_time 1587755954629 2020.04.24 22:19:14)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587747485808)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(4(d_8_0))(0)(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(4(d_8_0))(0)(1)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((cout)(cin(9))))(_target(2))(_sensitivity(4(9))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator8 4 -1
  )
)
I 000050 55 2793          1587755954761 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 11 ))
  (_version v33)
  (_time 1587755954761 2020.04.24 22:19:14)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587755711056)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4(0))))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(4(d_8_0))(5)))))
      (line__18(_architecture 3 0 18 (_assignment (_simple)(_target(4(d_9_1)))(_sensitivity(0)(4(d_8_0))(5)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_alias((cout)(cin(8))))(_target(2))(_sensitivity(4(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . scazator8 5 -1
  )
)
V 000051 55 1060          1587755954891 behavioral
(_unit VHDL (bistabil_d 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1587755954890 2020.04.24 22:19:14)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586974954870)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . behavioral 1 -1
  )
)
V 000051 55 2331          1587755955011 deinmultit
(_unit VHDL (deinmultit 0 26 (deinmultit 0 33 ))
  (_version v33)
  (_time 1587755955010 2020.04.24 22:19:15)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586977394989)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_generate Registru 0 42 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation Registru_8 0 43 (_component bistabil_d )
      (_port
        ((d)(a(_index 0)))
        ((reset)(reset))
        ((clk)(load))
        ((q)(qa(_index 1)))
      )
      (_use (_entity . bistabil_d)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~7~downto~0~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal qa ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 42 (_scalar (_downto (i 7)(i 0)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . deinmultit 2 -1
  )
)
I 000050 55 4827          1587755955164 impartire
(_unit VHDL (impartire 0 6 (impartire 0 13 ))
  (_version v33)
  (_time 1587755955163 2020.04.24 22:19:15)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586982440716)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~1319 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal restL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal restH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1323 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1324 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1325 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(2(d_7_0))(2(d_15_8)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_internal impartire 1 0 14 (_architecture (_procedure )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . impartire 2 -1
  )
)
I 000044 55 2547          1587755955599 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587755955598 2020.04.24 22:19:15)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587754908505)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(2)(4)(5)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2521          1587756206266 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587756206265 2020.04.24 22:23:26)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587756206181)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)(3)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2521          1587756244389 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587756244388 2020.04.24 22:24:04)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587756206181)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semna ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semnb ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semnrez ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rez ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rezultat ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rz ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(3)(2)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2537          1587894691454 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587894691453 2020.04.26 12:51:31)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587894565228)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{16~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~132 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2641          1587894789993 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587894789992 2020.04.26 12:53:09)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587894745257)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{8~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~134 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2641          1587895013081 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587895013080 2020.04.26 12:56:53)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587894745257)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{8~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~134 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2773          1587895276126 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587895276125 2020.04.26 13:01:16)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587894745257)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{8~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~134 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2773          1587895282379 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587895282378 2020.04.26 13:01:22)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587894745257)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{8~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~134 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2707          1587896062121 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587896062120 2020.04.26 13:14:22)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587896014671)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semni ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(2)(1))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2576          1587896230559 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1587896230558 2020.04.26 13:17:10)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587896014671)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semni ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2643          1587896865933 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1587896865932 2020.04.26 13:27:45)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587896843084)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semni ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_port (_internal semnprodus ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(2)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000044 55 2673          1587906098950 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1587906098985 2020.04.26 16:01:38)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587906098767)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal semni ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(7))(_sensitivity(2)(3)(1)(0))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2740          1587906103470 inm
(_unit VHDL (inmultire 0 7 (inm 0 17 ))
  (_version v33)
  (_time 1587906103470 2020.04.26 16:01:43)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587906103377)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal semni ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(6))(_sensitivity(3)(2)(1)(0))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000051 55 4241          1587909371718 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1587909371717 2020.04.26 16:56:11)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587909371606)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal nr ~std_logic_vector{15~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(2))(_read(5)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(4))(_sensitivity(5(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(6))(_sensitivity(4)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(6)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(7))(_sensitivity(6))(_read(3(d_15_12))(3(d_11_8))(3(d_7_4))(3(d_3_0))))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 6 -1
  )
)
I 000049 55 2504          1587914351089 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 16 ))
  (_version v33)
  (_time 1587914351089 2020.04.26 18:19:11)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914082165)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5(d_9_1))(5(0))(3)(4))(_sensitivity(2))(_read(5(9))(5(d_8_0))(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2666          1587914428436 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1587914428435 2020.04.26 18:20:28)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914428405)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_9_1))(5(0))(6)(3)(4))(_sensitivity(2))(_read(5(8))(5(d_8_0))(6)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 2552          1587914577345 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1587914577344 2020.04.26 18:22:57)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2619          1587914580661 inm
(_unit VHDL (inmultire 0 7 (inm 0 17 ))
  (_version v33)
  (_time 1587914580660 2020.04.26 18:23:00)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914580599)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(6))(_sensitivity(2)(1)(0))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000044 55 1402          1587914593495 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 11 ))
  (_version v33)
  (_time 1587914593494 2020.04.26 18:23:13)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914593423)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1402          1587914593635 nr2
(_unit VHDL (bistabil_d 0 4 (nr2 0 23 ))
  (_version v33)
  (_time 1587914593634 2020.04.26 18:23:13)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914593423)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000044 55 1473          1587914619276 nr1
(_unit VHDL (bistabil_d 0 7 (nr1 0 14 ))
  (_version v33)
  (_time 1587914619276 2020.04.26 18:23:39)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914619206)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1473          1587914619434 nr2
(_unit VHDL (bistabil_d 0 7 (nr2 0 26 ))
  (_version v33)
  (_time 1587914619434 2020.04.26 18:23:39)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914619206)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000044 55 1473          1587914641657 nr1
(_unit VHDL (bistabil_d 0 7 (nr1 0 14 ))
  (_version v33)
  (_time 1587914641656 2020.04.26 18:24:01)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914619206)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1473          1587914641787 nr2
(_unit VHDL (bistabil_d 0 7 (nr2 0 26 ))
  (_version v33)
  (_time 1587914641787 2020.04.26 18:24:01)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914619206)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1487          1587914641972 rezultat
(_unit VHDL (registru_mem 0 44 (rezultat 0 51 ))
  (_version v33)
  (_time 1587914641971 2020.04.26 18:24:01)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914641925)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 45 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 48 (_entity (_out ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1402          1587914666205 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 11 ))
  (_version v33)
  (_time 1587914666205 2020.04.26 18:24:26)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1402          1587914666301 nr2
(_unit VHDL (bistabil_d 0 4 (nr2 0 23 ))
  (_version v33)
  (_time 1587914666299 2020.04.26 18:24:26)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1419          1587914666441 rezultat
(_unit VHDL (registru_mem 0 38 (rezultat 0 45 ))
  (_version v33)
  (_time 1587914666440 2020.04.26 18:24:26)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 39 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000047 55 2754          1587914812487 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587914812486 2020.04.26 18:26:52)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(2)(3)(4)(0)(7)(1)(5)(8)(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000049 55 2998          1587915787541 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1587915787540 2020.04.26 18:43:07)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587915787494)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal semn1 ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal semn2 ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(8(d_9_1))(8(0))(9)(10)(2)(5)(6)(3)(7))(_sensitivity(4))(_read(8(9))(8(d_8_0))(9)(10)(1)(7(8))(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2854          1587915905840 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 13 ))
  (_version v33)
  (_time 1587915905839 2020.04.26 18:45:05)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587915905807)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7(d_9_1))(7(0))(8)(3)(4)(5)(6))(_sensitivity(2))(_read(7(8))(7(d_8_0))(8)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000049 55 2792          1587915979075 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1587915979074 2020.04.26 18:46:19)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587915787494)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(8(d_9_1))(8(0))(3)(2)(6)(5)(7))(_sensitivity(4))(_read(8(9))(8(d_8_0))(0)(1)(7(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000044 55 1402          1587916743340 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 11 ))
  (_version v33)
  (_time 1587916743339 2020.04.26 18:59:03)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
V 000044 55 1402          1587916743606 nr2
(_unit VHDL (bistabil_d 0 4 (nr2 0 33 ))
  (_version v33)
  (_time 1587916743605 2020.04.26 18:59:03)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1419          1587916743840 rezultat
(_unit VHDL (registru_mem 0 38 (rezultat 0 55 ))
  (_version v33)
  (_time 1587916743839 2020.04.26 18:59:03)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 39 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1402          1587916794408 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 11 ))
  (_version v33)
  (_time 1587916794407 2020.04.26 18:59:54)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1409          1587916794568 nr2
(_unit VHDL (bistabil 0 26 (nr2 0 33 ))
  (_version v33)
  (_time 1587916794567 2020.04.26 18:59:54)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587916743544)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 27 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 30 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1419          1587916794783 rezultat
(_unit VHDL (registru_mem 0 38 (rezultat 0 55 ))
  (_version v33)
  (_time 1587916794783 2020.04.26 18:59:54)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 39 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000050 55 2953          1587917743192 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 14 ))
  (_version v33)
  (_time 1587917743192 2020.04.26 19:15:43)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587917743143)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(8(d_9_1))(8(0))(9)(5)(6)(7)(3)(4))(_sensitivity(2))(_read(8(8))(8(d_8_0))(9)(7(8))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000047 55 2754          1587918037622 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587918037621 2020.04.26 19:20:37)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(5)(6)(2)(1)(4)(7)(8)(3)(0)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 4241          1587918037843 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1587918037843 2020.04.26 19:20:37)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587909371606)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal nr ~std_logic_vector{15~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(2))(_read(5)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(4))(_sensitivity(5(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(6))(_sensitivity(4)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(6)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(7))(_sensitivity(6))(_read(3(d_15_12))(3(d_11_8))(3(d_7_4))(3(d_3_0))))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 6 -1
  )
)
I 000049 55 2792          1587918038068 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1587918038067 2020.04.26 19:20:38)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587915787494)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal suma ~std_logic_vector{8~downto~0}~124 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2)(5)(3)(8(d_9_1))(8(0))(7)(6))(_sensitivity(4))(_read(1)(0)(8(9))(8(d_8_0))(7(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2953          1587918038552 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 14 ))
  (_version v33)
  (_time 1587918038551 2020.04.26 19:20:38)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587917743143)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal X ~std_logic_vector{8~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{8~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{9~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(8(d_9_1))(8(0))(9)(4)(3)(7)(5)(6))(_sensitivity(2))(_read(8(8))(8(d_8_0))(9)(0)(1)(7(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 1402          1587918038943 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 11 ))
  (_version v33)
  (_time 1587918038942 2020.04.26 19:20:38)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1409          1587918039131 nr2
(_unit VHDL (bistabil 0 26 (nr2 0 33 ))
  (_version v33)
  (_time 1587918039130 2020.04.26 19:20:39)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587916743544)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 27 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 30 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1419          1587918039303 rezultat
(_unit VHDL (registru_mem 0 38 (rezultat 0 55 ))
  (_version v33)
  (_time 1587918039302 2020.04.26 19:20:39)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914666410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 39 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000050 55 4827          1587918039505 impartire
(_unit VHDL (impartire 0 6 (impartire 0 13 ))
  (_version v33)
  (_time 1587918039505 2020.04.26 19:20:39)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586982440716)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~1319 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal restL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal restH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1323 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1324 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1325 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2(d_7_0))(2(d_15_8))(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_internal impartire 1 0 14 (_architecture (_procedure )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . impartire 2 -1
  )
)
I 000044 55 2552          1587918039882 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1587918039881 2020.04.26 19:20:39)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(5))(_sensitivity(1)(2)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2619          1587918040038 inm
(_unit VHDL (inmultire 0 7 (inm 0 17 ))
  (_version v33)
  (_time 1587918040037 2020.04.26 19:20:40)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914580599)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000047 55 2754          1587918470453 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1587918470452 2020.04.26 19:27:50)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587742533978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(11)(12))(_sensitivity(5)(1)(2)(6)(4)(8)(0)(3)(7)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Y)(rez)))(_target(9))(_sensitivity(11)))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(10))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000049 55 2786          1587919146884 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1587919146884 2020.04.26 19:39:06)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919146835)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(8(d_8_1))(8(0))(5)(6)(7))(_sensitivity(4))(_read(8(8))(8(d_7_0))(1)(7(7))(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000049 55 2780          1587919201612 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1587919201612 2020.04.26 19:40:01)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919201551)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(8(d_8_1))(8(0))(6)(5)(7))(_sensitivity(4))(_read(8(8))(8(d_7_0))(1)(7(7))(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2941          1587919209011 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 14 ))
  (_version v33)
  (_time 1587919209011 2020.04.26 19:40:09)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919208940)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(8(d_8_1))(8(0))(9)(5)(6)(7))(_sensitivity(2))(_read(8(8))(8(d_7_0))(9)(0)(1)(7(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000050 55 15012         1587919269356 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1587919269355 2020.04.26 19:41:09)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 82 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 85 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_inout ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 56 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 62 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 49 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 52 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 66 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 66 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 66 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 66 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 69 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 96 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 99 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 76 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{7~downto~0}~1344 0 78 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr1 0 103 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 104 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 105 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((sel)(sel))
      ((cout)(_open))
      ((semnsuma)(semna))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 106 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((cout)(_open))
      ((semndif)(semns))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 107 (_component inmultire )
    (_port
      ((sel)(sel))
      ((clk)(clk))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
  )
  (_instantiation imp 0 108 (_component impartiree )
    (_port
      ((sel)(sel))
      ((clk)(clk))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
  )
  (_instantiation m 0 109 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 110 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 111 (_component bcd )
    (_port
      ((anod)(anode))
      ((semn)(semnre))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(a))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal b ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 2585          1587919357453 inm
(_unit VHDL (inmultire 0 7 (inm 0 17 ))
  (_version v33)
  (_time 1587919357452 2020.04.26 19:42:37)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919349706)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal produs ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000050 55 14875         1587919361682 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1587919361681 2020.04.26 19:42:41)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_inout ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 72 (_entity (_out ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 74 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{7~downto~0}~1344 0 76 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((sel)(sel))
      ((cout)(_open))
      ((semnsuma)(semna))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((cout)(_open))
      ((semndif)(semns))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component bcd )
    (_port
      ((anod)(anode))
      ((semn)(semnre))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(a))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal b ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14875         1587919396476 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1587919396475 2020.04.26 19:43:16)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_inout ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 72 (_entity (_out ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 74 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{7~downto~0}~1344 0 76 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((sel)(sel))
      ((cout)(_open))
      ((semnsuma)(semna))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((cout)(_open))
      ((semndif)(semns))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component bcd )
    (_port
      ((anod)(anode))
      ((semn)(semnre))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(a))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal b ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 4327          1587919415185 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 14 ))
  (_version v33)
  (_time 1587919415184 2020.04.26 19:43:35)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919415117)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal nr ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (Div_frecv(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(3))(_read(6)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(5))(_sensitivity(6(d_15_14))))))
      (Sel_anod(_architecture 2 0 27 (_process (_simple)(_target(7))(_sensitivity(5)))))
      (line__36(_architecture 3 0 36 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(7)))))
      (Sel_cifra(_architecture 4 0 37 (_process (_simple)(_target(8))(_sensitivity(7))(_read(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))))))
      (Sel_catod(_architecture 5 0 47 (_process (_simple)(_target(2))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 6 -1
  )
)
I 000051 55 4327          1587919452368 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 14 ))
  (_version v33)
  (_time 1587919452367 2020.04.26 19:44:12)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919452315)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal nr ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (Div_frecv(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(3))(_read(6)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(5))(_sensitivity(6(d_15_14))))))
      (Sel_anod(_architecture 2 0 27 (_process (_simple)(_target(7))(_sensitivity(5)))))
      (line__36(_architecture 3 0 36 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(7)))))
      (Sel_cifra(_architecture 4 0 37 (_process (_simple)(_target(8))(_sensitivity(7))(_read(4(d_15_12))(4(d_11_8))(4(d_7_4))(4(d_3_0))))))
      (Sel_catod(_architecture 5 0 47 (_process (_simple)(_target(2))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 6 -1
  )
)
I 000051 55 4280          1588190588157 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 14 ))
  (_version v33)
  (_time 1588190588173 2020.04.29 23:03:08)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588190588080)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal nr ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (Div_frecv(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(2))(_read(5)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(4))(_sensitivity(5(d_15_14))))))
      (Sel_anod(_architecture 2 0 27 (_process (_simple)(_target(6))(_sensitivity(4)))))
      (line__36(_architecture 3 0 36 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(6)))))
      (Sel_cifra(_architecture 4 0 37 (_process (_simple)(_target(7))(_sensitivity(6))(_read(3(d_15_12))(3(d_11_8))(3(d_7_4))(3(d_3_0))))))
      (Sel_catod(_architecture 5 0 47 (_process (_simple)(_target(1))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 6 -1
  )
)
I 000048 55 5097          1588190594093 afisare
(_unit VHDL (afisare 0 6 (afisare 0 14 ))
  (_version v33)
  (_time 1588190594092 2020.04.29 23:03:14)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588189851880)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 50 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 16 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(1)(0)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__48(_architecture 4 0 48 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000050 55 14842         1588191069746 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1588191069745 2020.04.29 23:11:09)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_inout ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal numar ~std_logic_vector{7~downto~0}~1344 0 72 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal anode ~std_logic_vector{3~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal cathode ~std_logic_vector{6~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((sel)(sel))
      ((cout)(_open))
      ((semnsuma)(semna))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((cout)(_open))
      ((semndif)(semns))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component afisare )
    (_port
      ((numar)(a))
      ((semn)(semnre))
      ((clk)(clk))
      ((anode)(anode))
      ((cathode)(cathode))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14842         1588191167289 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1588191167288 2020.04.29 23:12:47)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_inout ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal numar ~std_logic_vector{7~downto~0}~1344 0 72 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal anode ~std_logic_vector{3~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal cathode ~std_logic_vector{6~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((sel)(sel))
      ((cout)(_open))
      ((semnsuma)(semna))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((cout)(_open))
      ((semndif)(semns))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component afisare )
    (_port
      ((numar)(a))
      ((semn)(semnre))
      ((clk)(clk))
      ((anode)(anode))
      ((cathode)(cathode))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2769          1588193087123 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1588193087122 2020.04.29 23:44:47)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193045653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal semnsuma ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(8(d_8_1))(8(0))(5)(7))(_sensitivity(4))(_read(8(8))(8(d_7_0))(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000049 55 2504          1588193150579 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 18 ))
  (_version v33)
  (_time 1588193150578 2020.04.29 23:45:50)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(2))(_read(5(8))(5(d_7_0))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 14484         1588193154094 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1588193154093 2020.04.29 23:45:54)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal semnX ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal semnY ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal numar ~std_logic_vector{7~downto~0}~1344 0 72 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal anode ~std_logic_vector{3~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal cathode ~std_logic_vector{6~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((semnX)(semnnr1))
      ((semnY)(semnnr2))
      ((cout)(_open))
      ((semndif)(semns))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component afisare )
    (_port
      ((numar)(a))
      ((semn)(semnre))
      ((clk)(clk))
      ((anode)(anode))
      ((cathode)(cathode))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2504          1588193398838 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 17 ))
  (_version v33)
  (_time 1588193398837 2020.04.29 23:49:58)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(2))(_read(5(8))(5(d_7_0))(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000049 55 2504          1588193844386 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 17 ))
  (_version v33)
  (_time 1588193844385 2020.04.29 23:57:24)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(0)(2)(1))(_read(5(8))(5(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2758          1588193849332 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 14 ))
  (_version v33)
  (_time 1588193849331 2020.04.29 23:57:29)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193849263)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal semndif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6(d_8_1))(6(0))(7)(3)(5))(_sensitivity(1)(2)(0))(_read(6(8))(6(d_7_0))(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000050 55 14297         1588193871121 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1588193871120 2020.04.29 23:57:51)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal numar ~std_logic_vector{7~downto~0}~1344 0 72 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal anode ~std_logic_vector{3~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal cathode ~std_logic_vector{6~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
      (_port
        ((X)(x))
        ((Y)(y))
        ((sel)(sel))
        ((cout)(cout))
        ((semndif)(_open))
        ((diferenta)(diferenta))
      )
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component afisare )
    (_port
      ((numar)(a))
      ((semn)(semnre))
      ((clk)(clk))
      ((anode)(anode))
      ((cathode)(cathode))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 2668          1588193899436 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 14 ))
  (_version v33)
  (_time 1588193899435 2020.04.29 23:58:19)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193899357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(4)(3))(_sensitivity(0)(1)(2))(_read(5(8))(5(d_7_0))(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000049 55 2484          1588194404562 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 17 ))
  (_version v33)
  (_time 1588194404561 2020.04.30 00:06:44)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5(d_8_1))(5(0))(4)(3))(_sensitivity(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000049 55 2484          1588194451463 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 17 ))
  (_version v33)
  (_time 1588194451462 2020.04.30 00:07:31)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2655          1588194607796 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 14 ))
  (_version v33)
  (_time 1588194607796 2020.04.30 00:10:07)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193899357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(3)(4))(_sensitivity(5)(2)(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 2545          1588196770281 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1588196770281 2020.04.30 00:46:10)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(6))(_sensitivity(0)(2)(1)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2545          1588196868477 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1588196868477 2020.04.30 00:47:48)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(2)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2632          1588197051073 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1588197051072 2020.04.30 00:50:51)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_target(5))(_sensitivity(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2665          1588197209626 inm
(_unit VHDL (inmultire 0 7 (inm 0 17 ))
  (_version v33)
  (_time 1588197209626 2020.04.30 00:53:29)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919349706)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal produs ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(5))(_sensitivity(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2632          1588197458014 imp
(_unit VHDL (impartiree 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1588197458013 2020.04.30 00:57:38)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000050 55 14130         1588197462616 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1588197462615 2020.04.30 00:57:42)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 80 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 94 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 97 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal numar ~std_logic_vector{7~downto~0}~1344 0 72 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal anode ~std_logic_vector{3~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal cathode ~std_logic_vector{6~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation nr1 0 101 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 102 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 103 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 104 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 105 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 106 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 107 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 108 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation af 0 109 (_component afisare )
    (_port
      ((numar)(a))
      ((semn)(semnre))
      ((clk)(clk))
      ((anode)(anode))
      ((cathode)(cathode))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5097          1588198530685 afisare
(_unit VHDL (afisare 0 6 (afisare 0 14 ))
  (_version v33)
  (_time 1588198530685 2020.04.30 01:15:30)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588189851880)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 50 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 16 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__48(_architecture 4 0 48 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000048 55 5228          1588198597357 afisare
(_unit VHDL (afisare 0 6 (afisare 0 14 ))
  (_version v33)
  (_time 1588198597356 2020.04.30 01:16:37)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588189851880)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 50 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 16 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__48(_architecture 4 0 48 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000048 55 5097          1588198968244 afisare
(_unit VHDL (afisare 0 6 (afisare 0 14 ))
  (_version v33)
  (_time 1588198968243 2020.04.30 01:22:48)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588189851880)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 50 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 16 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__48(_architecture 4 0 48 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000048 55 5093          1588199165931 afisare
(_unit VHDL (afisare 0 6 (afisare 0 14 ))
  (_version v33)
  (_time 1588199165930 2020.04.30 01:26:05)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588189851880)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 50 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 16 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__48(_architecture 4 0 48 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000045 55 5282          1588199901018 afis
(_unit VHDL (afisare 0 7 (afis 0 15 ))
  (_version v33)
  (_time 1588199901017 2020.04.30 01:38:21)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588199900950)
    (_use )
  )
  (_component
    (afisor
      (_object
        (_port (_internal numar ~std_logic_vector{15~downto~0}~135 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~137 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation afiso 0 55 (_component afisor )
    (_port
      ((numar)(data))
      ((clk)(clk))
      ((catod)(cathode))
      ((anod)(anode))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal numar ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~122 0 12 (_entity (_out ))))
    (_signal (_internal b ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
    (_signal (_internal b1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
    (_signal (_internal b2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 20 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~133 0 21 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal z ~INTEGER~range~0~to~9~133 0 21 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 22 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 23 (_architecture (_uni (_string \"1110"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal data ~std_logic_vector{15~downto~0}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (C1(_architecture 0 0 35 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((data(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 2 )
  )
  (_model . afis 5 -1
  )
)
V 000045 55 4296          1588199941441 afis
(_unit VHDL (afisare 0 7 (afis 0 15 ))
  (_version v33)
  (_time 1588199941441 2020.04.30 01:39:01)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588199900950)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal numar ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~122 0 12 (_entity (_out ))))
    (_signal (_internal b ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
    (_signal (_internal b1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
    (_signal (_internal b2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 20 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~133 0 21 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal z ~INTEGER~range~0~to~9~133 0 21 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 22 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 23 (_architecture (_uni (_string \"1110"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal data ~std_logic_vector{15~downto~0}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (C1(_architecture 0 0 28 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((data(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 2 )
  )
  (_model . afis 5 -1
  )
)
I 000050 55 13005         1588200220903 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 19 ))
  (_version v33)
  (_time 1588200220902 2020.04.30 01:43:40)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587918413131)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 72 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 55 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 56 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 57 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 46 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 47 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 48 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{7~downto~0}~1322 0 51 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{7~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal semnad ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnsc ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 66 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1352 0 86 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1354 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation nr1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((reset)(reset))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semnad)(semna))
      ((semnsc)(semns))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((reset)(reset))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semna ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semns ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2484          1589444306778 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 17 ))
  (_version v33)
  (_time 1589444306808 2020.05.14 11:18:26)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000047 55 2571          1589729723642 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589729723642 2020.05.17 18:35:23)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589729714180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(6)(0)(4)(3)(1)(5)(2)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000049 55 2484          1589730273760 sumator8
(_unit VHDL (sumator 0 8 (sumator8 0 15 ))
  (_version v33)
  (_time 1589730273759 2020.05.17 18:44:33)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193150542)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma ~std_logic_vector{7~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2655          1589730277447 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1589730277447 2020.05.17 18:44:37)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588193899357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~135 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(4)(3))(_sensitivity(5)(1)(2)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 2632          1589730281695 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589730281694 2020.05.17 18:44:41)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2665          1589730285189 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589730285188 2020.05.17 18:44:45)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919349706)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal produs ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000047 55 2571          1589734348765 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589734348764 2020.05.17 19:52:28)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589729714180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(6)(5)(2)(3)(0)(1)(4)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 4123          1589734500869 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1589734500868 2020.05.17 19:55:00)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589734500766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr0 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr1 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr3 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(2))(_read(8)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(7))(_sensitivity(8(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(9))(_sensitivity(7)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(9)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(10))(_sensitivity(9))(_read(3)(4)(5)(6)))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 2 )
  )
  (_model . behavioral 6 -1
  )
)
I 000044 55 1313          1589735667026 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589735667025 2020.05.17 20:14:27)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1319          1589735667303 nr2
(_unit VHDL (bistabil 0 23 (nr2 0 29 ))
  (_version v33)
  (_time 1589735667302 2020.05.17 20:14:27)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1331          1589735667465 rezultat
(_unit VHDL (registru_mem 0 42 (rezultat 0 48 ))
  (_version v33)
  (_time 1589735667464 2020.05.17 20:14:27)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667431)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~128 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~1210 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 2632          1589736280634 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589736280633 2020.05.17 20:24:40)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2632          1589736524090 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589736524089 2020.05.17 20:28:44)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2632          1589736546114 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589736546114 2020.05.17 20:29:06)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2665          1589736822633 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589736822632 2020.05.17 20:33:42)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587919349706)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal produs ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2632          1589736827293 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589736827292 2020.05.17 20:33:47)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1587914577271)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cat ~std_logic_vector{7~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~136 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000047 55 2583          1589739796687 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589739796687 2020.05.17 21:23:16)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589739796656)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(2)(5)(4)(0)(6)(1)(3)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000047 55 2571          1589739852713 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589739852712 2020.05.17 21:24:12)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589739852683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{7~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(6)(1)(4)(0)(2)(3)(5)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000049 55 2507          1589740125516 sumator8
(_unit VHDL (sumator 0 7 (sumator8 0 15 ))
  (_version v33)
  (_time 1589740125516 2020.05.17 21:28:45)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740125379)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal suma ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(4)(3))(_sensitivity(5)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2678          1589740156505 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1589740156505 2020.05.17 21:29:16)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740156471)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(3)(4))(_sensitivity(5)(0)(2)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000049 55 2507          1589740161119 sumator8
(_unit VHDL (sumator 0 7 (sumator8 0 15 ))
  (_version v33)
  (_time 1589740161119 2020.05.17 21:29:21)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740125379)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal suma ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sumator8 1 -1
  )
)
I 000047 55 2583          1589740208348 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589740208348 2020.05.17 21:30:08)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740208247)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(2)(5)(4)(3)(1)(0)(6)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 4123          1589740212582 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1589740212582 2020.05.17 21:30:12)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589734500766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr0 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr1 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr3 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(2))(_read(8)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(7))(_sensitivity(8(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(9))(_sensitivity(7)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(9)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(10))(_sensitivity(9))(_read(5)(6)(3)(4)))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 2 )
  )
  (_model . behavioral 6 -1
  )
)
I 000044 55 2664          1589740289611 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589740289610 2020.05.17 21:31:29)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740289518)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2697          1589740316595 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589740316595 2020.05.17 21:31:56)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740316426)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 1313          1589740582253 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589740582253 2020.05.17 21:36:22)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1319          1589740582407 nr2
(_unit VHDL (bistabil 0 23 (nr2 0 29 ))
  (_version v33)
  (_time 1589740582406 2020.05.17 21:36:22)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1333          1589740582544 rezultat
(_unit VHDL (registru_mem 0 42 (rezultat 0 48 ))
  (_version v33)
  (_time 1589740582543 2020.05.17 21:36:22)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000050 55 15051         1589740607178 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589740607177 2020.05.17 21:36:47)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740543945)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 30 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 36 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 38 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 51 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 52 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 53 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 56 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 42 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 44 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 47 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 60 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 60 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 60 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 60 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 63 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 80 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 82 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 87 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 89 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 89 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 89 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 89 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 96 (_component bistabil_d )
    (_port
      ((d)(nr1))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 97 (_component bistabil_d )
    (_port
      ((d)(nr2))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 98 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 99 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 100 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 101 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 102 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 103 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 104 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal nr1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal nr2 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__93(_architecture 0 0 93 (_assignment (_simple)(_alias((nr1)(switch(d_7_0))))(_target(9))(_sensitivity(0(d_7_0))))))
      (line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((nr2)(switch(d_15_8))))(_target(10))(_sensitivity(0(d_15_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . conexiuni 2 -1
  )
)
I 000050 55 14565         1589741483142 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589741483141 2020.05.17 21:51:23)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740543945)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 2664          1589743845415 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589743845415 2020.05.17 22:30:45)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740289518)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2634          1589792624566 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589792624565 2020.05.18 12:03:44)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589792624503)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(3))(_sensitivity(2)(1)(0)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3(15)))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2886          1589801773546 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589801773545 2020.05.18 14:36:13)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589792624503)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((semn_d)(deinmultit(7))))(_target(4))(_sensitivity(1(7))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((semn_i)(inmultitor(7))))(_target(5))(_sensitivity(2(7))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_target(3(15)))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 4 -1
  )
)
I 000044 55 2772          1589801871127 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589801871126 2020.05.18 14:37:51)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589792624503)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(1)(2))(_read(4)(5)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((produs(15))(semnp)))(_target(3(15)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2697          1589802111116 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589802111115 2020.05.18 14:41:51)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802111047)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2764          1589802771645 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589802771644 2020.05.18 14:52:51)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802758357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(3))(_sensitivity(0)(2)(1))(_read(4)(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((produs(7))(semnp)))(_target(3(7)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2770          1589802866234 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589802866233 2020.05.18 14:54:26)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802758357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(2)(1))(_read(4)(5)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((produs(7))(semnp)))(_target(3(7)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2772          1589803076886 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589803076885 2020.05.18 14:57:56)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802758357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(2)(1))(_read(4)(5)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((produs(15))(semnp)))(_target(3(15)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2739          1589803894710 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589803894709 2020.05.18 15:11:34)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589803857999)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnc ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(2)(1))(_read(4)(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((cat(15))(semnc)))(_target(3(15)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2739          1589804480067 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589804480066 2020.05.18 15:21:20)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589803857999)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnc ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3))(_sensitivity(0)(2)(1))(_read(4)(5)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((cat(15))(semnc)))(_target(3(15)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2656          1589805117930 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589805117929 2020.05.18 15:31:57)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802758357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3)(3(15)))(_sensitivity(0)(2)(1))(_read(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000044 55 2799          1589805212589 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589805212588 2020.05.18 15:33:32)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802758357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{14~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{14~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3)(3(d_14_0))(3(15)))(_sensitivity(0)(2)(1))(_read(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000044 55 2915          1589805316184 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589805316183 2020.05.18 15:35:16)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589802758357)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semn_d ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semn_i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{14~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{14~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3)(3(d_14_0)))(_sensitivity(0)(2)(1))(_read(4)(5)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((produs(15))(semnp)))(_target(3(15)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2841          1589805719710 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589805719710 2020.05.18 15:41:59)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589805680959)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semn_d ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semn_i ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semnc ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(6(15)))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2841          1589805731425 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589805731424 2020.05.18 15:42:11)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589805680959)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semn_d ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semn_i ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semnc ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(6(15)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2697          1589805905340 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589805905339 2020.05.18 15:45:05)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589805883395)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000044 55 2664          1589805929357 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589805929356 2020.05.18 15:45:29)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589805680959)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000050 55 14565         1589805934084 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589805934083 2020.05.18 15:45:34)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740543945)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14565         1589806335248 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589806335247 2020.05.18 15:52:15)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740543945)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 2767          1589813037094 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589813037093 2020.05.18 17:43:57)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semnd ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semni ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnc ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{14~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3)(3(15))(3(d_14_0)))(_sensitivity(0)(1)(2))(_read(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2880          1589813303886 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589813303885 2020.05.18 17:48:23)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal semnd ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semni ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal semnc ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{14~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6)(3)(3(d_14_0)))(_sensitivity(0)(1)(2))(_read(4)(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((cat(15))(semnc)))(_target(3(15)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 2718          1589813475917 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589813475917 2020.05.18 17:51:15)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{14~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnd ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semni ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semnc ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(15))(3(d_14_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000047 55 2583          1589813822055 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589813822054 2020.05.18 17:57:02)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740208247)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(0)(2)(4)(5)(1)(6)(3)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000051 55 4123          1589813822227 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1589813822226 2020.05.18 17:57:02)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589734500766)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr0 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr1 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr3 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(2))(_read(8)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(7))(_sensitivity(8(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(9))(_sensitivity(7)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(9)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(10))(_sensitivity(9))(_read(3)(4)(5)(6)))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 2 )
  )
  (_model . behavioral 6 -1
  )
)
I 000049 55 2507          1589813822399 sumator8
(_unit VHDL (sumator 0 7 (sumator8 0 15 ))
  (_version v33)
  (_time 1589813822398 2020.05.18 17:57:02)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740125379)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal suma ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(4)(3))(_sensitivity(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2678          1589813822587 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1589813822586 2020.05.18 17:57:02)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740156471)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(4)(3))(_sensitivity(5)(0)(2)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 1313          1589813822837 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589813822836 2020.05.18 17:57:02)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1319          1589813822977 nr2
(_unit VHDL (bistabil 0 23 (nr2 0 29 ))
  (_version v33)
  (_time 1589813822976 2020.05.18 17:57:02)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1333          1589813823196 rezultat
(_unit VHDL (registru_mem 0 42 (rezultat 0 48 ))
  (_version v33)
  (_time 1589813823195 2020.05.18 17:57:03)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
V 000050 55 4827          1589813823368 impartire
(_unit VHDL (impartire 0 6 (impartire 0 13 ))
  (_version v33)
  (_time 1589813823367 2020.05.18 17:57:03)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586982440716)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~1319 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal restL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal restH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catH ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_variable (_internal catL ~std_logic_vector{7~downto~0}~1321 0 39 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1323 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~1324 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~1325 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2(d_7_0))(2(d_15_8))(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_internal impartire 1 0 14 (_architecture (_procedure )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . impartire 2 -1
  )
)
I 000044 55 2697          1589813823602 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589813823601 2020.05.18 17:57:03)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589805883395)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(1)(0)(2)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000050 55 14518         1589813823758 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589813823757 2020.05.18 17:57:03)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589813823727)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 2718          1589813901387 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589813901386 2020.05.18 17:58:21)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{14~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnd ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semni ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_variable (_internal semnc ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(15))(3(d_14_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2304          1589813998537 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589813998536 2020.05.18 17:59:58)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000048 55 5064          1589814958235 afisare
(_unit VHDL (afisare 0 7 (afisare 0 15 ))
  (_version v33)
  (_time 1589814958234 2020.05.18 18:15:58)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589814941287)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 23 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 27 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 51 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 17 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 17 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(1)(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000051 55 4431          1589815057680 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1589815057679 2020.05.18 18:17:37)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815049103)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal nr ~std_logic_vector{15~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(2))(_read(5)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(4))(_sensitivity(5(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(6))(_sensitivity(4)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(6)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(7))(_sensitivity(6))(_read(3(d_15_12))(3(d_11_8))(3(d_7_4))(3(d_3_0))))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 2 )
  )
  (_model . behavioral 6 -1
  )
)
V 000048 55 5098          1589815065850 afisare
(_unit VHDL (afisare 0 7 (afisare 0 15 ))
  (_version v33)
  (_time 1589815065849 2020.05.18 18:17:45)
  (_source (\./src/formare_numar.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589814941287)
    (_use )
  )
  (_component
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~132 0 23 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal nr ~std_logic_vector{15~downto~0}~134 0 27 (_entity (_in ))))
      )
    )
  )
  (_instantiation afis 0 51 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr)(temp))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal numar ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal a ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal a1 ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal a2 ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 17 (_scalar (_to (i 0)(i 9)))))
    (_signal (_internal u ~INTEGER~range~0~to~9~13 0 17 (_architecture (_uni ))))
    (_signal (_internal z ~INTEGER~range~0~to~9~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal s ~INTEGER~range~0~to~1~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnul ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11))(_sensitivity(5)(6)(7)(9)(10)(0)(1)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(8)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_target(12(d_7_4)))(_sensitivity(9)))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_target(12(d_11_8)))(_sensitivity(10)))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((temp(d_15_12))(semnul)))(_target(12(d_15_12)))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 2 3 2 )
    (3 3 3 3 )
  )
  (_model . afisare 5 -1
  )
)
I 000051 55 4123          1589815191029 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1589815191028 2020.05.18 18:19:51)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815190982)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr0 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr1 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr3 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(2))(_read(8)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(7))(_sensitivity(8(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(9))(_sensitivity(7)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(9)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(10))(_sensitivity(9))(_read(3)(4)(5)(6)))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 2 )
  )
  (_model . behavioral 6 -1
  )
)
I 000050 55 14518         1589815269052 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589815269051 2020.05.18 18:21:09)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589813823727)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 2334          1589815371975 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589815371974 2020.05.18 18:22:51)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815371865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000044 55 2304          1589815374865 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589815374864 2020.05.18 18:22:54)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000047 55 2457          1589815395188 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589815395187 2020.05.18 18:23:15)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740208247)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9))(_sensitivity(1)(4)(3)(2)(0)(5)(6)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000047 55 2187          1589815415963 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589815415962 2020.05.18 18:23:35)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815408964)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(6))(_sensitivity(2)(3)(0)(1)(4)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000050 55 13015         1589815447514 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589815447513 2020.05.18 18:24:07)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815353829)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2507          1589816594509 sumator8
(_unit VHDL (sumator 0 7 (sumator8 0 15 ))
  (_version v33)
  (_time 1589816594508 2020.05.18 18:43:14)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740125379)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal suma ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sumator8 1 -1
  )
)
I 000044 55 3035          1589817028727 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589817028726 2020.05.18 18:50:28)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589812994411)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3065          1589817287804 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589817287803 2020.05.18 18:54:47)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815371865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{11~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semnp ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000044 55 3351          1589818268170 imp
(_unit VHDL (impartiree 0 7 (imp 0 15 ))
  (_version v33)
  (_time 1589818268169 2020.05.18 19:11:08)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589818268076)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal semnnr1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal semnnr2 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3381          1589818404364 inm
(_unit VHDL (inmultire 0 7 (inm 0 15 ))
  (_version v33)
  (_time 1589818404363 2020.05.18 19:13:24)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589818404264)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal semnnr1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal semnnr2 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnp ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(5(d_15_12))(5(d_11_0))(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000047 55 2363          1589819313075 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 11 ))
  (_version v33)
  (_time 1589819313074 2020.05.18 19:28:33)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589819313037)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(3)(2)(6)(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000047 55 2187          1589819715763 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 10 ))
  (_version v33)
  (_time 1589819715762 2020.05.18 19:35:15)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589819715683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(4)(2)(0)(3)(1)))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((Y)(rez)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000050 55 14027         1589819725993 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589819725992 2020.05.18 19:35:25)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589819685064)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1354 0 64 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1356 0 66 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~1310 0 28 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~1312 0 32 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1314 0 33 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 34 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1318 0 36 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1330 0 48 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1332 0 49 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1334 0 50 (_entity (_in ))))
        (_port (_internal semnnr1 ~std_logic_vector{3~downto~0}~1338 0 51 (_entity (_out ))))
        (_port (_internal semnnr2 ~std_logic_vector{3~downto~0}~1338 0 51 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1340 0 52 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal semnnr1 ~std_logic_vector{3~downto~0}~1326 0 43 (_entity (_out ))))
        (_port (_internal semnnr2 ~std_logic_vector{3~downto~0}~1326 0 43 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1328 0 44 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1348 0 56 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1348 0 56 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1348 0 56 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1348 0 56 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1350 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1352 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1362 0 76 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1364 0 78 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1366 0 82 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 83 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1374 0 85 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1374 0 85 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1374 0 85 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1374 0 85 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnnr1)(semnnr1))
      ((semnnr2)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal semnnr1 ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal semnnr2 ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1350 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1362 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1364 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 13405         1589820213599 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589820213598 2020.05.18 19:43:33)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 62 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 64 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 36 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 48 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 49 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 50 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 40 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 41 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 42 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 44 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 57 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 58 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 76 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 80 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 88 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 89 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 90 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 91 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 92 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
      (_port
        ((sel)(sel))
        ((deinmultit)(deinmultit))
        ((inmultitor)(inmultitor))
        ((semnnr1)(_open))
        ((semnnr2)(_open))
        ((produs)(produs))
      )
    )
  )
  (_instantiation imp 0 93 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
      (_port
        ((sel)(sel))
        ((deimpartit)(deimpartit))
        ((impartitor)(impartitor))
        ((semnnr1)(_open))
        ((semnnr2)(_open))
        ((cat)(cat))
      )
    )
  )
  (_instantiation m 0 94 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 95 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 96 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 13405         1589820863901 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589820863900 2020.05.18 19:54:23)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 62 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 64 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 36 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 48 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 49 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 50 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 40 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 41 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 42 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 44 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 57 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 58 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 76 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 80 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 88 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 89 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 90 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 91 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 92 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
      (_port
        ((sel)(sel))
        ((deinmultit)(deinmultit))
        ((inmultitor)(inmultitor))
        ((semnnr1)(_open))
        ((semnnr2)(_open))
        ((produs)(produs))
      )
    )
  )
  (_instantiation imp 0 93 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
      (_port
        ((sel)(sel))
        ((deimpartit)(deimpartit))
        ((impartitor)(impartitor))
        ((semnnr1)(_open))
        ((semnnr2)(_open))
        ((cat)(cat))
      )
    )
  )
  (_instantiation m 0 94 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 95 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 96 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3035          1589820884507 imp
(_unit VHDL (impartiree 0 7 (imp 0 15 ))
  (_version v33)
  (_time 1589820884506 2020.05.18 19:54:44)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820884444)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3065          1589820899671 inm
(_unit VHDL (inmultire 0 7 (inm 0 15 ))
  (_version v33)
  (_time 1589820899670 2020.05.18 19:54:59)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820899609)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnp ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000050 55 13009         1589820907875 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589820907874 2020.05.18 19:55:07)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 62 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 64 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 36 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 48 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 49 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 50 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 40 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 41 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 42 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 44 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 57 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 58 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 76 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 80 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 88 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 89 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 90 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 91 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 92 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 93 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 94 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 95 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 96 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3035          1589823490035 imp
(_unit VHDL (impartiree 0 7 (imp 0 15 ))
  (_version v33)
  (_time 1589823490168 2020.05.18 20:38:10)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820884444)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000050 55 13009         1589823634420 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589823634419 2020.05.18 20:40:34)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 62 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 64 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 36 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 48 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 49 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 50 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 40 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 41 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 42 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 44 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 56 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 57 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 58 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 76 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 80 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 88 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 89 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 90 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 91 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 92 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 93 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 94 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 95 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 96 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 13493         1589824022199 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589824022200 2020.05.18 20:47:02)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 65 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(nr1))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil_d )
    (_port
      ((d)(nr2))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal nr1 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((nr1)(switch(d_15_8))))(_target(11))(_sensitivity(0(d_15_8))))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((nr2)(switch(d_7_0))))(_target(12))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . conexiuni 2 -1
  )
)
I 000050 55 13493         1589824399473 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589824399473 2020.05.18 20:53:19)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 65 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(nr1))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil_d )
    (_port
      ((d)(nr2))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal nr1 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((nr1)(switch(d_15_8))))(_target(11))(_sensitivity(0(d_15_8))))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((nr2)(switch(d_7_0))))(_target(12))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . conexiuni 2 -1
  )
)
I 000050 55 13805         1589824750787 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589824750804 2020.05.18 20:59:10)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 65 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 71 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(nr1))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil )
    (_port
      ((d)(nr2))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal nr1 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((nr1)(switch(d_15_8))))(_target(11))(_sensitivity(0(d_15_8))))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((nr2)(switch(d_7_0))))(_target(12))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . conexiuni 2 -1
  )
)
I 000050 55 13805         1589824883961 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589824883961 2020.05.18 21:01:23)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589820213537)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 65 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 71 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(nr1))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil )
    (_port
      ((d)(nr2))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal nr1 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((nr1)(switch(d_15_8))))(_target(11))(_sensitivity(0(d_15_8))))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((nr2)(switch(d_7_0))))(_target(12))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . conexiuni 2 -1
  )
)
I 000044 55 2664          1589825447253 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589825447267 2020.05.18 21:10:47)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825446998)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000047 55 2583          1589825570349 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589825570350 2020.05.18 21:12:50)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825570230)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(1)(6)(3)(2)(5)(4)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
I 000050 55 14525         1589825583321 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589825583320 2020.05.18 21:13:03)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 2697          1589825656601 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589825656600 2020.05.18 21:14:16)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825656334)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 2 -1
  )
)
I 000050 55 14565         1589825661365 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589825661364 2020.05.18 21:14:21)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(a(d_3_0)))
      ((nr1)(a(d_7_4)))
      ((nr2)(a(d_11_8)))
      ((nr3)(a(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2583          1589826119919 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 12 ))
  (_version v33)
  (_time 1589826119918 2020.05.18 21:21:59)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825570230)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 16 (_process (_simple)(_target(9)(10))(_sensitivity(4)(1)(2)(3)(5)(6)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Y_semn)(semn_rez)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 3 -1
  )
)
V 000051 55 4123          1589826260467 behavioral
(_unit VHDL (bcd 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1589826260467 2020.05.18 21:24:20)
  (_source (\./src/bcd_7segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589815190982)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr0 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr1 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_port (_internal nr3 ~std_logic_vector{3~downto~0}~128 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (Div_frecv(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(2))(_read(8)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((sel)(numarator(d_15_14))))(_target(7))(_sensitivity(8(d_15_14))))))
      (Sel_anod(_architecture 2 0 26 (_process (_simple)(_target(9))(_sensitivity(7)))))
      (line__35(_architecture 3 0 35 (_assignment (_simple)(_alias((anod)(an)))(_target(0))(_sensitivity(9)))))
      (Sel_cifra(_architecture 4 0 36 (_process (_simple)(_target(10))(_sensitivity(9))(_read(5)(6)(4)(3)))))
      (Sel_catod(_architecture 5 0 46 (_process (_simple)(_target(1))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 2 )
  )
  (_model . behavioral 6 -1
  )
)
I 000050 55 14565         1589834653418 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589834653417 2020.05.18 23:44:13)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2507          1589834789670 sumator8
(_unit VHDL (sumator 0 7 (sumator8 0 15 ))
  (_version v33)
  (_time 1589834789670 2020.05.18 23:46:29)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740125379)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal suma ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2678          1589834855299 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1589834855298 2020.05.18 23:47:35)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740156471)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(4)(3))(_sensitivity(5)(2)(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 1313          1589834922467 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589834922466 2020.05.18 23:48:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1319          1589834922607 nr2
(_unit VHDL (bistabil 0 23 (nr2 0 29 ))
  (_version v33)
  (_time 1589834922606 2020.05.18 23:48:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1333          1589834922775 rezultat
(_unit VHDL (registru_mem 0 42 (rezultat 0 48 ))
  (_version v33)
  (_time 1589834922774 2020.05.18 23:48:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1313          1589834982473 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589834982472 2020.05.18 23:49:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1319          1589834982624 nr2
(_unit VHDL (bistabil 0 23 (nr2 0 29 ))
  (_version v33)
  (_time 1589834982624 2020.05.18 23:49:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1333          1589834982733 rezultat
(_unit VHDL (registru_mem 0 42 (rezultat 0 48 ))
  (_version v33)
  (_time 1589834982732 2020.05.18 23:49:42)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1337          1589835069032 nr2
(_unit VHDL (bistabil 1 23 (nr2 1 10 ))
  (_version v33)
  (_time 1589835069031 2020.05.18 23:51:09)
  (_source (\./src/bistabil_D.vhd\(\./src/bist.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1352          1589835097898 rezultat
(_unit VHDL (registru_mem 1 42 (rezultat 1 10 ))
  (_version v33)
  (_time 1589835097897 2020.05.18 23:51:37)
  (_source (\./src/bistabil_D.vhd\(\./src/bist1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1337          1589835148364 nr2
(_unit VHDL (bistabil 1 23 (nr2 1 10 ))
  (_version v33)
  (_time 1589835148364 2020.05.18 23:52:28)
  (_source (\./src/bistabil_D.vhd\(\./src/bist.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1352          1589835184050 rezultat
(_unit VHDL (registru_mem 1 42 (rezultat 1 10 ))
  (_version v33)
  (_time 1589835184049 2020.05.18 23:53:04)
  (_source (\./src/bistabil_D.vhd\(\./src/bist1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1313          1589835268931 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589835268930 2020.05.18 23:54:28)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000050 55 14877         1589835275820 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589835275819 2020.05.18 23:54:35)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14877         1589836042569 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589836042568 2020.05.19 00:07:22)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 15208         1589836146451 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589836146450 2020.05.19 00:09:06)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 102 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1363 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__101(_architecture 0 0 101 (_assignment (_simple)(_target(10(d_15_12)))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . conexiuni 1 -1
  )
)
I 000044 55 2664          1589836794632 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589836794632 2020.05.19 00:19:54)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825446998)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000050 55 15208         1589836805936 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589836805935 2020.05.19 00:20:05)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 102 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1363 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__101(_architecture 0 0 101 (_assignment (_simple)(_target(10(d_15_12)))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . conexiuni 1 -1
  )
)
I 000050 55 15207         1589836846458 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589836846457 2020.05.19 00:20:46)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 101 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 102 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1363 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(9(d_15_12)))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . conexiuni 1 -1
  )
)
I 000050 55 14877         1589837061883 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589837061882 2020.05.19 00:24:21)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000049 55 2507          1589908890621 sumator8
(_unit VHDL (sumator 0 7 (sumator8 0 15 ))
  (_version v33)
  (_time 1589908890621 2020.05.19 20:21:30)
  (_source (\./src/sumator_biti.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740125379)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal suma ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(d_8_1))(5(0))(3)(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sumator8 1 -1
  )
)
I 000050 55 2678          1589908897119 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1589908897119 2020.05.19 20:21:37)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740156471)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(3)(4))(_sensitivity(5)(2)(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . scazator8 1 -1
  )
)
I 000044 55 3034          1589909344549 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589909344549 2020.05.19 20:29:04)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909328253)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3034          1589909443613 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589909443613 2020.05.19 20:30:43)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909328253)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3058          1589909543752 imp
(_unit VHDL (impartiree 1 7 (imp 1 15 ))
  (_version v33)
  (_time 1589909543752 2020.05.19 20:32:23)
  (_source (\./src/impartire.vhd\(\./src/impartiree.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909328253)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 1 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 1 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 1 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 1 20 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 1 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 1 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3058          1589909568346 imp
(_unit VHDL (impartiree 1 7 (imp 1 15 ))
  (_version v33)
  (_time 1589909568346 2020.05.19 20:32:48)
  (_source (\./src/impartire.vhd\(\./src/impartiree.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909328253)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 1 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 1 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 1 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 1 20 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 1 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 1 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2663          1589909577819 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589909577819 2020.05.19 20:32:57)
  (_source (\./src/impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909577754)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 3035          1589909751024 imp
(_unit VHDL (impartiree 0 7 (imp 0 15 ))
  (_version v33)
  (_time 1589909751023 2020.05.19 20:35:51)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909750934)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnd ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semni ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal semnc ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(3(d_15_12))(3(d_11_0)))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2664          1589909836483 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589909836483 2020.05.19 20:37:16)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589909836313)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{7~downto~0}~13 0 20 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000050 55 14877         1589909842861 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589909842860 2020.05.19 20:37:22)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1328 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1330 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{7~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{7~downto~0}~1320 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semncat ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1322 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1340 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1342 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1354 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x))
      ((impartitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semncat)(semnim))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3040          1589910128029 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589910128029 2020.05.19 20:42:08)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589910114278)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semncat ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{6~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(0)(1)(2))(_read(6)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3160          1589910212833 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589910212833 2020.05.19 20:43:32)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589910114278)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semncat ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{6~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(5)(5(d_11_0)))(_sensitivity(0)(2)(1))(_read(4)(3)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((cat(d_15_12))(semncat)))(_target(5(d_15_12)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 3160          1589910309892 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589910309892 2020.05.19 20:45:09)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589910114278)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semncat ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{6~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6)(5)(5(d_11_0)))(_sensitivity(0)(2)(1))(_read(3)(4)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((cat(d_15_12))(semncat)))(_target(5(d_15_12)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 2 -1
  )
)
I 000044 55 3026          1589910455665 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589910455664 2020.05.19 20:47:35)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589910114278)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{6~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semncat ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(0)(2)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 3026          1589910676893 imp
(_unit VHDL (impartiree 0 7 (imp 0 16 ))
  (_version v33)
  (_time 1589910676893 2020.05.19 20:51:16)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589910114278)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{6~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semncat ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(0)(2)(1))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000050 55 15034         1589910737376 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589910737375 2020.05.19 20:52:17)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 69 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 75 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~1324 0 51 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~1326 0 52 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal semnprodus ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 55 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 46 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 62 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 79 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 81 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 85 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 86 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 88 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 93 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 94 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 95 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 96 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 97 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x))
      ((inmultitor)(y))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((semnprodus)(semnin))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 98 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 99 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 100 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 101 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3054          1589911125984 inm
(_unit VHDL (inmultire 0 7 (inm 0 16 ))
  (_version v33)
  (_time 1589911125984 2020.05.19 20:58:45)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589911116381)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{11~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnp ~std_logic_vector{3~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(0)(1)(2))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
V 000044 55 3054          1589911317432 inm
(_unit VHDL (inmultire 0 7 (inm 0 15 ))
  (_version v33)
  (_time 1589911317431 2020.05.19 21:01:57)
  (_source (\./src/inmultire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589911317364)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal produs ~std_logic_vector{15~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal contor ~std_logic_vector{7~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal produs_s ~std_logic_vector{11~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semnp ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(0)(1)(2))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . inm 1 -1
  )
)
I 000050 55 15181         1589911321120 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589911321119 2020.05.19 21:02:01)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 60 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 77 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 83 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 91 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 92 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 93 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 94 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 95 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 96 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 97 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 98 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 99 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 15181         1589911348225 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589911348224 2020.05.19 21:02:28)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825583274)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 60 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 77 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 83 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 91 (_component bistabil_d )
    (_port
      ((d)(switch(d_15_8)))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 92 (_component bistabil )
    (_port
      ((d)(switch(d_7_0)))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 93 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 94 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 95 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 96 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 97 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 98 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 99 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal switch ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~8}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000044 55 3026          1589911359061 imp
(_unit VHDL (impartiree 0 7 (imp 0 15 ))
  (_version v33)
  (_time 1589911359061 2020.05.19 21:02:39)
  (_source (\./src/impartiree.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589910114278)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal impartitor ~std_logic_vector{6~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cat ~std_logic_vector{15~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal cat_s ~std_logic_vector{11~downto~0}~13 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal rest ~std_logic_vector{6~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semncat ~std_logic_vector{3~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{11~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(5(d_15_12))(5(d_11_0)))(_sensitivity(0)(2)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
  )
  (_model . imp 1 -1
  )
)
I 000050 55 14897         1589913865853 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589913865853 2020.05.19 21:44:25)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589913865530)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 67 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 73 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 60 (_entity (_out ))))
        (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 77 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 79 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 83 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 86 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 91 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 92 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 93 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 94 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 95 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 96 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 97 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
      ((Y_semn)(semnre))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 98 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 99 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2461          1589915218963 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 11 ))
  (_version v33)
  (_time 1589915218963 2020.05.19 22:06:58)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589825570230)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_port (_internal Y_semn ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 15 (_process (_simple)(_target(9)(10))(_sensitivity(0)(1)(3)(5)(2)(4)(6)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000047 55 2372          1589915232798 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 11 ))
  (_version v33)
  (_time 1589915232798 2020.05.19 22:07:12)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589915232581)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 15 (_process (_simple)(_target(8)(9))(_sensitivity(5)(6)(2)(4)(3)(0)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Y)(rez)))(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000050 55 14778         1589915250369 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589915250369 2020.05.19 22:07:30)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589913865530)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 70 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 72 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 60 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 76 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 78 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 1337          1589921951156 nr2
(_unit VHDL (bistabil 1 23 (nr2 1 10 ))
  (_version v33)
  (_time 1589921951155 2020.05.19 23:59:11)
  (_source (\./src/bistabil_D.vhd\(\./src/bist.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
I 000049 55 1352          1589921958331 rezultat
(_unit VHDL (registru_mem 1 42 (rezultat 1 10 ))
  (_version v33)
  (_time 1589921958331 2020.05.19 23:59:18)
  (_source (\./src/bistabil_D.vhd\(\./src/bist1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1313          1589921964547 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589921964547 2020.05.19 23:59:24)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000044 55 1313          1589922147302 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589922147302 2020.05.20 00:02:27)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
I 000050 55 14778         1589924357855 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589924357854 2020.05.20 00:39:17)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589913865530)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 70 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 72 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 60 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 76 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 78 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14772         1589924889691 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589924889690 2020.05.20 00:48:09)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589924889639)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 70 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 72 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal semninm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal semnimp ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 59 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 60 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 76 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 78 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 82 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 85 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 90 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 91 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 92 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 93 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 94 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 95 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 96 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((semninm)(semnin))
      ((semnimp)(semnim))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 97 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 98 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnre ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2187          1589925899660 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 10 ))
  (_version v33)
  (_time 1589925899660 2020.05.20 01:04:59)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589925888569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal semn_rez ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(1)(3)(0)(2)(4)))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((Y)(rez)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000050 55 14435         1589925953640 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589925953640 2020.05.20 01:05:53)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589924889639)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 71 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 89 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 90 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 91 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 92 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((cout)(_open))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 93 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 94 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 95 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 96 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 97 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000047 55 2088          1589926051903 mux4_1
(_unit VHDL (mux 0 4 (mux4_1 0 10 ))
  (_version v33)
  (_time 1589926051903 2020.05.20 01:07:31)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589925888569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal adunare ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal scadere ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal inm ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal imp ~std_logic_vector{15~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~128 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{15~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (p1(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(1)(0)(2)(3)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Y)(rez)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (3 2 )
    (2 3 )
  )
  (_model . mux4_1 2 -1
  )
)
I 000050 55 14389         1589959087621 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589959087620 2020.05.20 10:18:07)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589924889639)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 71 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 89 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 90 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 91 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 92 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 93 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 94 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 95 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 96 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 97 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14305         1589975558866 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589975558865 2020.05.20 14:52:38)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589975538371)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 71 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 89 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 90 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 91 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 92 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 93 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr12))
      ((semni)(semnnr12))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 94 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr12))
      ((semni)(semnnr12))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 95 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 96 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 97 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr12 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 14201         1589975702511 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 17 ))
  (_version v33)
  (_time 1589975702510 2020.05.20 14:55:02)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589975690137)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 62 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 36 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 49 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 50 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 52 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 40 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 41 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 44 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 56 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 57 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 58 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 76 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 80 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 81 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 83 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 88 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 89 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 90 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 91 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 92 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnd))
      ((semni)(semni))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 93 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnd))
      ((semni)(semni))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 94 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 95 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 96 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal semnd ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal semni ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 14389         1589975984726 conexiuni
(_unit VHDL (conex 0 7 (conexiuni 0 18 ))
  (_version v33)
  (_time 1589975984726 2020.05.20 14:59:44)
  (_source (\./src/conexiuni.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589975984692)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~std_logic_vector{7~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~1348 0 71 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{15~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal x ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal diferenta ~std_logic_vector{15~downto~0}~1314 0 37 (_entity (_inout ))))
      )
    )
    (inmultire
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal deinmultit ~std_logic_vector{6~downto~0}~1324 0 50 (_entity (_in ))))
        (_port (_internal inmultitor ~std_logic_vector{6~downto~0}~1326 0 51 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal produs ~std_logic_vector{15~downto~0}~1328 0 53 (_entity (_out ))))
      )
    )
    (impartiree
      (_object
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal deimpartit ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal impartitor ~std_logic_vector{6~downto~0}~1318 0 43 (_entity (_in ))))
        (_port (_internal semnd ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal semni ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal cat ~std_logic_vector{15~downto~0}~1320 0 45 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal adunare ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal scadere ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal inm ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal imp ~std_logic_vector{15~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{15~downto~0}~1340 0 59 (_entity (_out ))))
      )
    )
    (registru_mem
      (_object
        (_port (_internal d ~std_logic_vector{15~downto~0}~1350 0 75 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{15~downto~0}~1352 0 77 (_entity (_out ))))
      )
    )
    (bcd
      (_object
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1354 0 82 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal nr0 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr1 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr2 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
        (_port (_internal nr3 ~std_logic_vector{3~downto~0}~1362 0 84 (_entity (_in ))))
      )
    )
  )
  (_instantiation nr_1 0 89 (_component bistabil_d )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(x))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation nr_2 0 90 (_component bistabil )
    (_port
      ((d)(switch))
      ((enable)(enable))
      ((q)(y))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation ad 0 91 (_component sumator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((suma)(adunare))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation sc 0 92 (_component scazator )
    (_port
      ((x)(x))
      ((y)(y))
      ((sel)(sel))
      ((diferenta)(scadere))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation inm 0 93 (_component inmultire )
    (_port
      ((sel)(sel))
      ((deinmultit)(x(d_6_0)))
      ((inmultitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((produs)(inmul))
    )
    (_use (_entity . inmultire)
    )
  )
  (_instantiation imp 0 94 (_component impartiree )
    (_port
      ((sel)(sel))
      ((deimpartit)(x(d_6_0)))
      ((impartitor)(y(d_6_0)))
      ((semnd)(semnnr1))
      ((semni)(semnnr2))
      ((cat)(impar))
    )
    (_use (_entity . impartiree)
    )
  )
  (_instantiation m 0 95 (_component mux )
    (_port
      ((adunare)(adunare))
      ((scadere)(scadere))
      ((inm)(inmul))
      ((imp)(impar))
      ((S)(sel))
      ((y)(a))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation r 0 96 (_component registru_mem )
    (_port
      ((d)(a))
      ((en)(en))
      ((q)(z))
    )
    (_use (_entity . registru_mem)
    )
  )
  (_instantiation afis 0 97 (_component bcd )
    (_port
      ((anod)(anode))
      ((catod)(cathode))
      ((clk)(clk))
      ((nr0)(z(d_3_0)))
      ((nr1)(z(d_7_4)))
      ((nr2)(z(d_11_8)))
      ((nr3)(z(d_15_12)))
    )
    (_use (_entity . bcd)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal switch ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal semnnr1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal semnnr2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal a ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal z ~std_logic_vector{15~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal x ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal y ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal adunare ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal scadere ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal impar ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal inmul ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal semnin ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal semnim ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1363 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1365 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 1330          1589983738404 nr2
(_unit VHDL (bistabil 1 23 (nr2 1 10 ))
  (_version v33)
  (_time 1589983738404 2020.05.20 17:08:58)
  (_source (\./src/bistabil_D.vhd\(\./src/bist.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
V 000049 55 1345          1589983756973 rezultat
(_unit VHDL (registru_mem 1 42 (rezultat 1 10 ))
  (_version v33)
  (_time 1589983756973 2020.05.20 17:09:16)
  (_source (\./src/bistabil_D.vhd\(\./src/bist1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740582520)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal d ~std_logic_vector{15~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal q ~std_logic_vector{15~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rezultat 1 -1
  )
)
I 000044 55 1330          1589983763633 nr2
(_unit VHDL (bistabil 1 23 (nr2 1 10 ))
  (_version v33)
  (_time 1589983763632 2020.05.20 17:09:23)
  (_source (\./src/bistabil_D.vhd\(\./src/bist.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
V 000044 55 1330          1589983783095 nr2
(_unit VHDL (bistabil 1 23 (nr2 1 10 ))
  (_version v33)
  (_time 1589983783095 2020.05.20 17:09:43)
  (_source (\./src/bistabil_D.vhd\(\./src/bist.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735667182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~124 0 24 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~126 0 26 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr2 1 -1
  )
)
V 000044 55 1306          1589983794922 nr1
(_unit VHDL (bistabil_d 0 4 (nr1 0 10 ))
  (_version v33)
  (_time 1589983794922 2020.05.20 17:09:54)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589735666989)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal d ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . nr1 1 -1
  )
)
V 000050 55 2671          1589986475442 scazator8
(_unit VHDL (scazator 0 4 (scazator8 0 12 ))
  (_version v33)
  (_time 1589986475442 2020.05.20 17:54:35)
  (_source (\./src/scazator8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589740156471)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal X ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Y ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal diferenta ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal cin ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal yn ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{8{7~downto~0}~133 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(d_8_1))(5(0))(6)(4)(3))(_sensitivity(5)(6)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . scazator8 1 -1
  )
)
