// Seed: 3452878120
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  logic id_3;
  assign id_2 = !id_1;
endmodule
