
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.78

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: controller_i.fence_active_q$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
 20806 37001.66    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ controller_i.fence_active_q$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.00   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ controller_i.fence_active_q$_DFFE_PN0P_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)


Startpoint: axi_resp_i[3] (input port clocked by core_clock)
Endpoint: i_cache_subsystem.i_icache.sram_block_0__data_sram.genblk1_0__i_ram/macro_mem_0
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 v input external delay
     6    5.32    0.00    0.00    0.00 v axi_resp_i[3] (in)
                                         axi_resp_i[3] (net)
                  0.00    0.00    0.00 v _10141_/A1 (AND2_X1)
     4   20.00    0.02    0.05    0.05 v _10141_/ZN (AND2_X1)
                                         i_cache_subsystem.i_icache.data_wdata[0] (net)
                  0.04    0.00    0.05 v i_cache_subsystem.i_icache.sram_block_0__data_sram.genblk1_0__i_ram/macro_mem_0/wd_in[0] (fakeram45_256x16)
                                  0.05   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ i_cache_subsystem.i_icache.sram_block_0__data_sram.genblk1_0__i_ram/macro_mem_0/clk (fakeram45_256x16)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.05   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: csr_regfile_i/dcache_en_o$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
 20806 37001.66    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ csr_regfile_i/dcache_en_o$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.00   data arrival time

                  0.00    6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ csr_regfile_i/dcache_en_o$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    6.04   library recovery time
                                  6.04   data required time
-----------------------------------------------------------------------------
                                  6.04   data required time
                                 -0.00   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)


Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ex_stage_i/i_mult.i_div.op_a_q[62]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X1)
     4   11.58    0.02    0.10    0.10 v issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X1)
                                         issue_stage_i.i_scoreboard/N68 (net)
                  0.02    0.00    0.10 v issue_stage_i.i_scoreboard/_58831_/A (HA_X1)
     2    6.68    0.01    0.04    0.14 v issue_stage_i.i_scoreboard/_58831_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29256_ (net)
                  0.01    0.00    0.14 v issue_stage_i.i_scoreboard/_58834_/B (HA_X1)
     1    0.88    0.01    0.03    0.17 v issue_stage_i.i_scoreboard/_58834_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29265_ (net)
                  0.01    0.00    0.17 v issue_stage_i.i_scoreboard/_30581_/A (BUF_X1)
     5    5.05    0.01    0.03    0.20 v issue_stage_i.i_scoreboard/_30581_/Z (BUF_X1)
                                         issue_stage_i.i_scoreboard/_26050_ (net)
                  0.01    0.00    0.20 v issue_stage_i.i_scoreboard/_30582_/A (BUF_X1)
    10   12.98    0.02    0.04    0.24 v issue_stage_i.i_scoreboard/_30582_/Z (BUF_X1)
                                         issue_stage_i.i_scoreboard/_26051_ (net)
                  0.02    0.00    0.24 v issue_stage_i.i_scoreboard/_33273_/A (CLKBUF_X1)
    10   15.62    0.04    0.07    0.31 v issue_stage_i.i_scoreboard/_33273_/Z (CLKBUF_X1)
                                         issue_stage_i.i_scoreboard/_03029_ (net)
                  0.04    0.00    0.31 v issue_stage_i.i_scoreboard/_33374_/A1 (NAND3_X1)
     1    1.68    0.02    0.03    0.34 ^ issue_stage_i.i_scoreboard/_33374_/ZN (NAND3_X1)
                                         issue_stage_i.i_scoreboard/_03121_ (net)
                  0.02    0.00    0.34 ^ issue_stage_i.i_scoreboard/_33375_/B2 (AOI21_X1)
     1    1.54    0.01    0.02    0.36 v issue_stage_i.i_scoreboard/_33375_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03122_ (net)
                  0.01    0.00    0.36 v issue_stage_i.i_scoreboard/_33376_/A (AOI21_X1)
     1    1.66    0.02    0.04    0.40 ^ issue_stage_i.i_scoreboard/_33376_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03123_ (net)
                  0.02    0.00    0.40 ^ issue_stage_i.i_scoreboard/_33377_/B1 (OAI21_X1)
     1    0.91    0.01    0.01    0.41 v issue_stage_i.i_scoreboard/_33377_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_03124_ (net)
                  0.01    0.00    0.41 v issue_stage_i.i_scoreboard/_33378_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.47 v issue_stage_i.i_scoreboard/_33378_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03125_ (net)
                  0.01    0.00    0.47 v issue_stage_i.i_scoreboard/_33379_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.53 v issue_stage_i.i_scoreboard/_33379_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03126_ (net)
                  0.01    0.00    0.53 v issue_stage_i.i_scoreboard/_33380_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.58 v issue_stage_i.i_scoreboard/_33380_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03127_ (net)
                  0.01    0.00    0.58 v issue_stage_i.i_scoreboard/_33381_/B (MUX2_X1)
     3    5.28    0.01    0.07    0.65 v issue_stage_i.i_scoreboard/_33381_/Z (MUX2_X1)
                                         commit_instr_id_commit[284] (net)
                  0.01    0.00    0.65 v _05357_/A (BUF_X1)
     6    9.09    0.01    0.04    0.69 v _05357_/Z (BUF_X1)
                                         _00556_ (net)
                  0.01    0.00    0.69 v _05358_/A2 (NAND2_X1)
     1    1.65    0.01    0.02    0.71 ^ _05358_/ZN (NAND2_X1)
                                         _00557_ (net)
                  0.01    0.00    0.71 ^ _05359_/A3 (NAND3_X1)
     1    1.55    0.01    0.02    0.73 v _05359_/ZN (NAND3_X1)
                                         _00558_ (net)
                  0.01    0.00    0.73 v _05360_/A4 (NOR4_X1)
     1    1.63    0.04    0.08    0.81 ^ _05360_/ZN (NOR4_X1)
                                         _00559_ (net)
                  0.04    0.00    0.81 ^ _05365_/A (AOI21_X1)
     5    7.67    0.02    0.03    0.84 v _05365_/ZN (AOI21_X1)
                                         _00564_ (net)
                  0.02    0.00    0.84 v _05408_/A2 (NOR2_X1)
     4    6.18    0.04    0.06    0.89 ^ _05408_/ZN (NOR2_X1)
                                         _00602_ (net)
                  0.04    0.00    0.89 ^ _05409_/A (INV_X1)
     1    1.41    0.01    0.01    0.90 v _05409_/ZN (INV_X1)
                                         _00603_ (net)
                  0.01    0.00    0.90 v _05410_/B2 (AOI21_X1)
     4    6.57    0.04    0.06    0.96 ^ _05410_/ZN (AOI21_X1)
                                         _00604_ (net)
                  0.04    0.00    0.96 ^ _09394_/A1 (NAND2_X1)
     6    5.93    0.02    0.03    0.99 v _09394_/ZN (NAND2_X1)
                                         _03811_ (net)
                  0.02    0.00    0.99 v _09400_/A (BUF_X1)
    10   16.19    0.02    0.05    1.05 v _09400_/Z (BUF_X1)
                                         _03815_ (net)
                  0.02    0.00    1.05 v _09401_/A (BUF_X1)
    10   17.09    0.02    0.05    1.10 v _09401_/Z (BUF_X1)
                                         _03816_ (net)
                  0.02    0.00    1.10 v _09403_/A2 (NOR2_X1)
     4    7.14    0.04    0.06    1.16 ^ _09403_/ZN (NOR2_X1)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.04    0.00    1.16 ^ csr_regfile_i/_08079_/A2 (AND2_X1)
     5    6.80    0.02    0.05    1.21 ^ csr_regfile_i/_08079_/ZN (AND2_X1)
                                         csr_regfile_i/_02986_ (net)
                  0.02    0.00    1.21 ^ csr_regfile_i/_10134_/A3 (NAND3_X1)
     2    2.92    0.01    0.03    1.24 v csr_regfile_i/_10134_/ZN (NAND3_X1)
                                         csr_regfile_i/_04977_ (net)
                  0.01    0.00    1.24 v csr_regfile_i/_10138_/B1 (OAI21_X1)
     3    4.23    0.03    0.04    1.28 ^ csr_regfile_i/_10138_/ZN (OAI21_X1)
                                         csr_regfile_i/_04981_ (net)
                  0.03    0.00    1.28 ^ csr_regfile_i/_10156_/A2 (AND2_X1)
     4    5.77    0.02    0.05    1.33 ^ csr_regfile_i/_10156_/ZN (AND2_X1)
                                         csr_regfile_i/_04999_ (net)
                  0.02    0.00    1.33 ^ csr_regfile_i/_10159_/A1 (NAND2_X1)
     1    0.89    0.01    0.01    1.34 v csr_regfile_i/_10159_/ZN (NAND2_X1)
                                         csr_regfile_i/_05002_ (net)
                  0.01    0.00    1.34 v csr_regfile_i/_10160_/A4 (OR4_X1)
     1    1.41    0.02    0.11    1.46 v csr_regfile_i/_10160_/ZN (OR4_X1)
                                         csr_regfile_i/_05003_ (net)
                  0.02    0.00    1.46 v csr_regfile_i/_10161_/B2 (AOI21_X1)
     4    6.55    0.04    0.06    1.51 ^ csr_regfile_i/_10161_/ZN (AOI21_X1)
                                         csr_regfile_i/_05004_ (net)
                  0.04    0.00    1.51 ^ csr_regfile_i/_12385_/A2 (NOR2_X1)
     2    3.05    0.01    0.02    1.53 v csr_regfile_i/_12385_/ZN (NOR2_X1)
                                         csr_regfile_i/_06623_ (net)
                  0.01    0.00    1.53 v csr_regfile_i/_12391_/A (OAI21_X1)
     2    3.30    0.03    0.03    1.56 ^ csr_regfile_i/_12391_/ZN (OAI21_X1)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    1.56 ^ _05427_/A1 (NAND2_X1)
     1    0.90    0.01    0.01    1.57 v _05427_/ZN (NAND2_X1)
                                         _00620_ (net)
                  0.01    0.00    1.57 v _05428_/A2 (OR2_X1)
     2    2.34    0.01    0.05    1.62 v _05428_/ZN (OR2_X1)
                                         _00621_ (net)
                  0.01    0.00    1.62 v _09509_/A (BUF_X1)
    10   11.27    0.01    0.04    1.67 v _09509_/Z (BUF_X1)
                                         _03852_ (net)
                  0.01    0.00    1.67 v _09864_/A (BUF_X1)
    10   14.86    0.02    0.05    1.72 v _09864_/Z (BUF_X1)
                                         _04094_ (net)
                  0.02    0.00    1.72 v _09907_/A3 (NAND3_X1)
     1    1.68    0.02    0.02    1.74 ^ _09907_/ZN (NAND3_X1)
                                         _04128_ (net)
                  0.02    0.00    1.74 ^ _09908_/B2 (AOI21_X1)
     1    1.54    0.01    0.02    1.76 v _09908_/ZN (AOI21_X1)
                                         _04129_ (net)
                  0.01    0.00    1.76 v _09909_/A (AOI21_X1)
     1    1.65    0.02    0.04    1.80 ^ _09909_/ZN (AOI21_X1)
                                         _04130_ (net)
                  0.02    0.00    1.80 ^ _09910_/A2 (NOR2_X1)
     3    2.71    0.01    0.01    1.81 v _09910_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[95] (net)
                  0.01    0.00    1.81 v csr_regfile_i/_12857_/A4 (OR4_X1)
     1    1.55    0.02    0.12    1.93 v csr_regfile_i/_12857_/ZN (OR4_X1)
                                         csr_regfile_i/_07026_ (net)
                  0.02    0.00    1.93 v csr_regfile_i/_12858_/A4 (NOR4_X1)
     1    1.52    0.04    0.08    2.01 ^ csr_regfile_i/_12858_/ZN (NOR4_X1)
                                         csr_regfile_i/_07027_ (net)
                  0.04    0.00    2.01 ^ csr_regfile_i/_12863_/A1 (NAND4_X1)
     1    0.83    0.02    0.03    2.04 v csr_regfile_i/_12863_/ZN (NAND4_X1)
                                         csr_regfile_i/_07032_ (net)
                  0.02    0.00    2.04 v csr_regfile_i/_12874_/A2 (OR4_X1)
     4    5.41    0.02    0.12    2.15 v csr_regfile_i/_12874_/ZN (OR4_X1)
                                         csr_regfile_i/_07043_ (net)
                  0.02    0.00    2.15 v csr_regfile_i/_12904_/B2 (OAI21_X1)
     2    3.33    0.03    0.05    2.20 ^ csr_regfile_i/_12904_/ZN (OAI21_X1)
                                         csr_regfile_i/_07070_ (net)
                  0.03    0.00    2.20 ^ csr_regfile_i/_15295_/A2 (NAND2_X1)
     1    1.52    0.01    0.02    2.21 v csr_regfile_i/_15295_/ZN (NAND2_X1)
                                         csr_regfile_i/_02679_ (net)
                  0.01    0.00    2.21 v csr_regfile_i/_15296_/A (OAI21_X1)
     3    4.31    0.03    0.03    2.24 ^ csr_regfile_i/_15296_/ZN (OAI21_X1)
                                         controller_i.set_debug_pc_i (net)
                  0.03    0.00    2.24 ^ _05441_/A2 (NOR3_X1)
     1    1.50    0.01    0.01    2.25 v _05441_/ZN (NOR3_X1)
                                         _00633_ (net)
                  0.01    0.00    2.25 v _05442_/A2 (NAND2_X1)
     6    8.49    0.03    0.03    2.29 ^ _05442_/ZN (NAND2_X1)
                                         controller_i.flush_ex_o (net)
                  0.03    0.00    2.29 ^ ex_stage_i/_41200_/A (BUF_X1)
     8   11.27    0.03    0.05    2.34 ^ ex_stage_i/_41200_/Z (BUF_X1)
                                         ex_stage_i/_03477_ (net)
                  0.03    0.00    2.34 ^ ex_stage_i/_41488_/A1 (NOR3_X1)
     3    3.23    0.01    0.02    2.35 v ex_stage_i/_41488_/ZN (NOR3_X1)
                                         ex_stage_i/_03649_ (net)
                  0.01    0.00    2.35 v ex_stage_i/_41489_/A4 (NAND4_X1)
     2    3.70    0.02    0.03    2.38 ^ ex_stage_i/_41489_/ZN (NAND4_X1)
                                         ex_stage_i/_03650_ (net)
                  0.02    0.00    2.38 ^ ex_stage_i/_41490_/A (BUF_X2)
    10   16.30    0.02    0.04    2.42 ^ ex_stage_i/_41490_/Z (BUF_X2)
                                         ex_stage_i/_03651_ (net)
                  0.02    0.00    2.42 ^ ex_stage_i/_41491_/A (BUF_X1)
    10   17.61    0.04    0.06    2.49 ^ ex_stage_i/_41491_/Z (BUF_X1)
                                         ex_stage_i/_03652_ (net)
                  0.04    0.00    2.49 ^ ex_stage_i/_41492_/A (BUF_X1)
    10   15.76    0.04    0.06    2.55 ^ ex_stage_i/_41492_/Z (BUF_X1)
                                         ex_stage_i/_03653_ (net)
                  0.04    0.00    2.55 ^ ex_stage_i/_41493_/A (BUF_X1)
    10   17.08    0.04    0.07    2.62 ^ ex_stage_i/_41493_/Z (BUF_X1)
                                         ex_stage_i/_03654_ (net)
                  0.04    0.00    2.62 ^ ex_stage_i/_41494_/A (BUF_X1)
    10   14.93    0.04    0.06    2.68 ^ ex_stage_i/_41494_/Z (BUF_X1)
                                         ex_stage_i/_03655_ (net)
                  0.04    0.00    2.68 ^ ex_stage_i/_41495_/A (BUF_X1)
    10   16.13    0.04    0.06    2.74 ^ ex_stage_i/_41495_/Z (BUF_X1)
                                         ex_stage_i/_03656_ (net)
                  0.04    0.00    2.74 ^ ex_stage_i/_41496_/A (BUF_X1)
    10   12.87    0.03    0.06    2.80 ^ ex_stage_i/_41496_/Z (BUF_X1)
                                         ex_stage_i/_03657_ (net)
                  0.03    0.00    2.80 ^ ex_stage_i/_41511_/A (BUF_X1)
    10   12.92    0.03    0.06    2.86 ^ ex_stage_i/_41511_/Z (BUF_X1)
                                         ex_stage_i/_03671_ (net)
                  0.03    0.00    2.86 ^ ex_stage_i/_41512_/A (BUF_X1)
    10   16.49    0.04    0.06    2.92 ^ ex_stage_i/_41512_/Z (BUF_X1)
                                         ex_stage_i/_03672_ (net)
                  0.04    0.00    2.92 ^ ex_stage_i/_41517_/A1 (NOR2_X1)
     1    1.54    0.01    0.01    2.93 v ex_stage_i/_41517_/ZN (NOR2_X1)
                                         ex_stage_i/_03675_ (net)
                  0.01    0.00    2.93 v ex_stage_i/_41518_/A (AOI21_X1)
     1    3.45    0.03    0.05    2.98 ^ ex_stage_i/_41518_/ZN (AOI21_X1)
                                         ex_stage_i/_38452_ (net)
                  0.03    0.00    2.98 ^ ex_stage_i/_71815_/B (HA_X1)
     4    6.41    0.02    0.05    3.03 ^ ex_stage_i/_71815_/CO (HA_X1)
                                         ex_stage_i/_38453_ (net)
                  0.02    0.00    3.03 ^ ex_stage_i/_50216_/A1 (NAND4_X1)
     4    6.74    0.03    0.05    3.08 v ex_stage_i/_50216_/ZN (NAND4_X1)
                                         ex_stage_i/_05132_ (net)
                  0.03    0.00    3.08 v ex_stage_i/_50254_/A1 (NOR2_X1)
     5    8.14    0.05    0.07    3.14 ^ ex_stage_i/_50254_/ZN (NOR2_X1)
                                         ex_stage_i/_05166_ (net)
                  0.05    0.00    3.14 ^ ex_stage_i/_50311_/A1 (NAND3_X1)
     4    6.68    0.03    0.05    3.19 v ex_stage_i/_50311_/ZN (NAND3_X1)
                                         ex_stage_i/_05217_ (net)
                  0.03    0.00    3.19 v ex_stage_i/_50346_/A1 (NOR3_X1)
     3    5.14    0.05    0.07    3.26 ^ ex_stage_i/_50346_/ZN (NOR3_X1)
                                         ex_stage_i/_05248_ (net)
                  0.05    0.00    3.26 ^ ex_stage_i/_50363_/A1 (AND2_X1)
     1    1.78    0.01    0.04    3.30 ^ ex_stage_i/_50363_/ZN (AND2_X1)
                                         ex_stage_i/_05263_ (net)
                  0.01    0.00    3.30 ^ ex_stage_i/_50364_/A (BUF_X2)
     8   12.37    0.02    0.03    3.33 ^ ex_stage_i/_50364_/Z (BUF_X2)
                                         ex_stage_i/_05264_ (net)
                  0.02    0.00    3.33 ^ ex_stage_i/_50404_/A1 (NAND2_X1)
     6    9.90    0.02    0.03    3.36 v ex_stage_i/_50404_/ZN (NAND2_X1)
                                         ex_stage_i/_05300_ (net)
                  0.02    0.00    3.36 v ex_stage_i/_50418_/A3 (NOR3_X1)
     1    1.67    0.03    0.05    3.42 ^ ex_stage_i/_50418_/ZN (NOR3_X1)
                                         ex_stage_i/_05312_ (net)
                  0.03    0.00    3.42 ^ ex_stage_i/_50419_/B1 (OAI22_X1)
     1    2.18    0.01    0.02    3.44 v ex_stage_i/_50419_/ZN (OAI22_X1)
                                         ex_stage_i/_05313_ (net)
                  0.01    0.00    3.44 v ex_stage_i/_50421_/A (XOR2_X1)
     1    3.06    0.01    0.05    3.50 v ex_stage_i/_50421_/Z (XOR2_X1)
                                         ex_stage_i/_38569_ (net)
                  0.01    0.00    3.50 v ex_stage_i/_71845_/A (HA_X1)
     1    0.88    0.01    0.05    3.55 v ex_stage_i/_71845_/S (HA_X1)
                                         ex_stage_i/_38572_ (net)
                  0.01    0.00    3.55 v ex_stage_i/_51950_/A (BUF_X1)
     5    7.50    0.01    0.04    3.58 v ex_stage_i/_51950_/Z (BUF_X1)
                                         ex_stage_i/_06212_ (net)
                  0.01    0.00    3.58 v ex_stage_i/_51959_/A (INV_X1)
     2    3.14    0.01    0.02    3.60 ^ ex_stage_i/_51959_/ZN (INV_X1)
                                         ex_stage_i/_06220_ (net)
                  0.01    0.00    3.60 ^ ex_stage_i/_51965_/B2 (OAI21_X1)
     1    1.45    0.01    0.02    3.62 v ex_stage_i/_51965_/ZN (OAI21_X1)
                                         ex_stage_i/_06225_ (net)
                  0.01    0.00    3.62 v ex_stage_i/_51966_/B1 (AOI21_X1)
     2    3.36    0.03    0.03    3.65 ^ ex_stage_i/_51966_/ZN (AOI21_X1)
                                         ex_stage_i/_06226_ (net)
                  0.03    0.00    3.65 ^ ex_stage_i/_52000_/B1 (OAI21_X1)
     1    1.55    0.01    0.02    3.67 v ex_stage_i/_52000_/ZN (OAI21_X1)
                                         ex_stage_i/_06256_ (net)
                  0.01    0.00    3.67 v ex_stage_i/_52001_/B2 (AOI221_X1)
     1    1.66    0.04    0.08    3.75 ^ ex_stage_i/_52001_/ZN (AOI221_X1)
                                         ex_stage_i/_06257_ (net)
                  0.04    0.00    3.75 ^ ex_stage_i/_52002_/B1 (OAI21_X1)
     2    2.87    0.02    0.02    3.77 v ex_stage_i/_52002_/ZN (OAI21_X1)
                                         ex_stage_i/_06258_ (net)
                  0.02    0.00    3.77 v ex_stage_i/_52006_/A1 (NOR2_X1)
     2    4.15    0.03    0.04    3.81 ^ ex_stage_i/_52006_/ZN (NOR2_X1)
                                         ex_stage_i/_06262_ (net)
                  0.03    0.00    3.81 ^ ex_stage_i/_52136_/B2 (OAI21_X1)
     3    5.41    0.02    0.03    3.84 v ex_stage_i/_52136_/ZN (OAI21_X1)
                                         ex_stage_i/_06376_ (net)
                  0.02    0.00    3.84 v ex_stage_i/_52163_/B2 (AOI221_X1)
     2    3.34    0.05    0.09    3.94 ^ ex_stage_i/_52163_/ZN (AOI221_X1)
                                         ex_stage_i/_06399_ (net)
                  0.05    0.00    3.94 ^ ex_stage_i/_52181_/B2 (AOI21_X1)
     2    2.86    0.01    0.03    3.96 v ex_stage_i/_52181_/ZN (AOI21_X1)
                                         ex_stage_i/_06415_ (net)
                  0.01    0.00    3.96 v ex_stage_i/_52197_/B2 (AOI21_X1)
     2    2.65    0.03    0.04    4.00 ^ ex_stage_i/_52197_/ZN (AOI21_X1)
                                         ex_stage_i/_06429_ (net)
                  0.03    0.00    4.00 ^ ex_stage_i/_52216_/B2 (AOI21_X1)
     2    3.99    0.01    0.02    4.02 v ex_stage_i/_52216_/ZN (AOI21_X1)
                                         ex_stage_i/_06445_ (net)
                  0.01    0.00    4.02 v ex_stage_i/_52235_/B1 (AOI221_X1)
     1    2.57    0.05    0.08    4.10 ^ ex_stage_i/_52235_/ZN (AOI221_X1)
                                         ex_stage_i/_06462_ (net)
                  0.05    0.00    4.10 ^ ex_stage_i/_52236_/B (XNOR2_X1)
     1    0.90    0.02    0.02    4.12 v ex_stage_i/_52236_/ZN (XNOR2_X1)
                                         ex_stage_i/_06463_ (net)
                  0.02    0.00    4.12 v ex_stage_i/_52237_/B (MUX2_X1)
     1    1.05    0.01    0.06    4.18 v ex_stage_i/_52237_/Z (MUX2_X1)
                                         ex_stage_i/_00223_ (net)
                  0.01    0.00    4.18 v ex_stage_i/i_mult.i_div.op_a_q[62]$_DFFE_PN0P_/D (DFFR_X1)
                                  4.18   data arrival time

                  0.00    6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ ex_stage_i/i_mult.i_div.op_a_q[62]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    5.96   library setup time
                                  5.96   data required time
-----------------------------------------------------------------------------
                                  5.96   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: csr_regfile_i/dcache_en_o$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
 20806 37001.66    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ csr_regfile_i/dcache_en_o$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.00   data arrival time

                  0.00    6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ csr_regfile_i/dcache_en_o$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    6.04   library recovery time
                                  6.04   data required time
-----------------------------------------------------------------------------
                                  6.04   data required time
                                 -0.00   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)


Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ex_stage_i/i_mult.i_div.op_a_q[62]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X1)
     4   11.58    0.02    0.10    0.10 v issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X1)
                                         issue_stage_i.i_scoreboard/N68 (net)
                  0.02    0.00    0.10 v issue_stage_i.i_scoreboard/_58831_/A (HA_X1)
     2    6.68    0.01    0.04    0.14 v issue_stage_i.i_scoreboard/_58831_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29256_ (net)
                  0.01    0.00    0.14 v issue_stage_i.i_scoreboard/_58834_/B (HA_X1)
     1    0.88    0.01    0.03    0.17 v issue_stage_i.i_scoreboard/_58834_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29265_ (net)
                  0.01    0.00    0.17 v issue_stage_i.i_scoreboard/_30581_/A (BUF_X1)
     5    5.05    0.01    0.03    0.20 v issue_stage_i.i_scoreboard/_30581_/Z (BUF_X1)
                                         issue_stage_i.i_scoreboard/_26050_ (net)
                  0.01    0.00    0.20 v issue_stage_i.i_scoreboard/_30582_/A (BUF_X1)
    10   12.98    0.02    0.04    0.24 v issue_stage_i.i_scoreboard/_30582_/Z (BUF_X1)
                                         issue_stage_i.i_scoreboard/_26051_ (net)
                  0.02    0.00    0.24 v issue_stage_i.i_scoreboard/_33273_/A (CLKBUF_X1)
    10   15.62    0.04    0.07    0.31 v issue_stage_i.i_scoreboard/_33273_/Z (CLKBUF_X1)
                                         issue_stage_i.i_scoreboard/_03029_ (net)
                  0.04    0.00    0.31 v issue_stage_i.i_scoreboard/_33374_/A1 (NAND3_X1)
     1    1.68    0.02    0.03    0.34 ^ issue_stage_i.i_scoreboard/_33374_/ZN (NAND3_X1)
                                         issue_stage_i.i_scoreboard/_03121_ (net)
                  0.02    0.00    0.34 ^ issue_stage_i.i_scoreboard/_33375_/B2 (AOI21_X1)
     1    1.54    0.01    0.02    0.36 v issue_stage_i.i_scoreboard/_33375_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03122_ (net)
                  0.01    0.00    0.36 v issue_stage_i.i_scoreboard/_33376_/A (AOI21_X1)
     1    1.66    0.02    0.04    0.40 ^ issue_stage_i.i_scoreboard/_33376_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03123_ (net)
                  0.02    0.00    0.40 ^ issue_stage_i.i_scoreboard/_33377_/B1 (OAI21_X1)
     1    0.91    0.01    0.01    0.41 v issue_stage_i.i_scoreboard/_33377_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_03124_ (net)
                  0.01    0.00    0.41 v issue_stage_i.i_scoreboard/_33378_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.47 v issue_stage_i.i_scoreboard/_33378_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03125_ (net)
                  0.01    0.00    0.47 v issue_stage_i.i_scoreboard/_33379_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.53 v issue_stage_i.i_scoreboard/_33379_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03126_ (net)
                  0.01    0.00    0.53 v issue_stage_i.i_scoreboard/_33380_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.58 v issue_stage_i.i_scoreboard/_33380_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03127_ (net)
                  0.01    0.00    0.58 v issue_stage_i.i_scoreboard/_33381_/B (MUX2_X1)
     3    5.28    0.01    0.07    0.65 v issue_stage_i.i_scoreboard/_33381_/Z (MUX2_X1)
                                         commit_instr_id_commit[284] (net)
                  0.01    0.00    0.65 v _05357_/A (BUF_X1)
     6    9.09    0.01    0.04    0.69 v _05357_/Z (BUF_X1)
                                         _00556_ (net)
                  0.01    0.00    0.69 v _05358_/A2 (NAND2_X1)
     1    1.65    0.01    0.02    0.71 ^ _05358_/ZN (NAND2_X1)
                                         _00557_ (net)
                  0.01    0.00    0.71 ^ _05359_/A3 (NAND3_X1)
     1    1.55    0.01    0.02    0.73 v _05359_/ZN (NAND3_X1)
                                         _00558_ (net)
                  0.01    0.00    0.73 v _05360_/A4 (NOR4_X1)
     1    1.63    0.04    0.08    0.81 ^ _05360_/ZN (NOR4_X1)
                                         _00559_ (net)
                  0.04    0.00    0.81 ^ _05365_/A (AOI21_X1)
     5    7.67    0.02    0.03    0.84 v _05365_/ZN (AOI21_X1)
                                         _00564_ (net)
                  0.02    0.00    0.84 v _05408_/A2 (NOR2_X1)
     4    6.18    0.04    0.06    0.89 ^ _05408_/ZN (NOR2_X1)
                                         _00602_ (net)
                  0.04    0.00    0.89 ^ _05409_/A (INV_X1)
     1    1.41    0.01    0.01    0.90 v _05409_/ZN (INV_X1)
                                         _00603_ (net)
                  0.01    0.00    0.90 v _05410_/B2 (AOI21_X1)
     4    6.57    0.04    0.06    0.96 ^ _05410_/ZN (AOI21_X1)
                                         _00604_ (net)
                  0.04    0.00    0.96 ^ _09394_/A1 (NAND2_X1)
     6    5.93    0.02    0.03    0.99 v _09394_/ZN (NAND2_X1)
                                         _03811_ (net)
                  0.02    0.00    0.99 v _09400_/A (BUF_X1)
    10   16.19    0.02    0.05    1.05 v _09400_/Z (BUF_X1)
                                         _03815_ (net)
                  0.02    0.00    1.05 v _09401_/A (BUF_X1)
    10   17.09    0.02    0.05    1.10 v _09401_/Z (BUF_X1)
                                         _03816_ (net)
                  0.02    0.00    1.10 v _09403_/A2 (NOR2_X1)
     4    7.14    0.04    0.06    1.16 ^ _09403_/ZN (NOR2_X1)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.04    0.00    1.16 ^ csr_regfile_i/_08079_/A2 (AND2_X1)
     5    6.80    0.02    0.05    1.21 ^ csr_regfile_i/_08079_/ZN (AND2_X1)
                                         csr_regfile_i/_02986_ (net)
                  0.02    0.00    1.21 ^ csr_regfile_i/_10134_/A3 (NAND3_X1)
     2    2.92    0.01    0.03    1.24 v csr_regfile_i/_10134_/ZN (NAND3_X1)
                                         csr_regfile_i/_04977_ (net)
                  0.01    0.00    1.24 v csr_regfile_i/_10138_/B1 (OAI21_X1)
     3    4.23    0.03    0.04    1.28 ^ csr_regfile_i/_10138_/ZN (OAI21_X1)
                                         csr_regfile_i/_04981_ (net)
                  0.03    0.00    1.28 ^ csr_regfile_i/_10156_/A2 (AND2_X1)
     4    5.77    0.02    0.05    1.33 ^ csr_regfile_i/_10156_/ZN (AND2_X1)
                                         csr_regfile_i/_04999_ (net)
                  0.02    0.00    1.33 ^ csr_regfile_i/_10159_/A1 (NAND2_X1)
     1    0.89    0.01    0.01    1.34 v csr_regfile_i/_10159_/ZN (NAND2_X1)
                                         csr_regfile_i/_05002_ (net)
                  0.01    0.00    1.34 v csr_regfile_i/_10160_/A4 (OR4_X1)
     1    1.41    0.02    0.11    1.46 v csr_regfile_i/_10160_/ZN (OR4_X1)
                                         csr_regfile_i/_05003_ (net)
                  0.02    0.00    1.46 v csr_regfile_i/_10161_/B2 (AOI21_X1)
     4    6.55    0.04    0.06    1.51 ^ csr_regfile_i/_10161_/ZN (AOI21_X1)
                                         csr_regfile_i/_05004_ (net)
                  0.04    0.00    1.51 ^ csr_regfile_i/_12385_/A2 (NOR2_X1)
     2    3.05    0.01    0.02    1.53 v csr_regfile_i/_12385_/ZN (NOR2_X1)
                                         csr_regfile_i/_06623_ (net)
                  0.01    0.00    1.53 v csr_regfile_i/_12391_/A (OAI21_X1)
     2    3.30    0.03    0.03    1.56 ^ csr_regfile_i/_12391_/ZN (OAI21_X1)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    1.56 ^ _05427_/A1 (NAND2_X1)
     1    0.90    0.01    0.01    1.57 v _05427_/ZN (NAND2_X1)
                                         _00620_ (net)
                  0.01    0.00    1.57 v _05428_/A2 (OR2_X1)
     2    2.34    0.01    0.05    1.62 v _05428_/ZN (OR2_X1)
                                         _00621_ (net)
                  0.01    0.00    1.62 v _09509_/A (BUF_X1)
    10   11.27    0.01    0.04    1.67 v _09509_/Z (BUF_X1)
                                         _03852_ (net)
                  0.01    0.00    1.67 v _09864_/A (BUF_X1)
    10   14.86    0.02    0.05    1.72 v _09864_/Z (BUF_X1)
                                         _04094_ (net)
                  0.02    0.00    1.72 v _09907_/A3 (NAND3_X1)
     1    1.68    0.02    0.02    1.74 ^ _09907_/ZN (NAND3_X1)
                                         _04128_ (net)
                  0.02    0.00    1.74 ^ _09908_/B2 (AOI21_X1)
     1    1.54    0.01    0.02    1.76 v _09908_/ZN (AOI21_X1)
                                         _04129_ (net)
                  0.01    0.00    1.76 v _09909_/A (AOI21_X1)
     1    1.65    0.02    0.04    1.80 ^ _09909_/ZN (AOI21_X1)
                                         _04130_ (net)
                  0.02    0.00    1.80 ^ _09910_/A2 (NOR2_X1)
     3    2.71    0.01    0.01    1.81 v _09910_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[95] (net)
                  0.01    0.00    1.81 v csr_regfile_i/_12857_/A4 (OR4_X1)
     1    1.55    0.02    0.12    1.93 v csr_regfile_i/_12857_/ZN (OR4_X1)
                                         csr_regfile_i/_07026_ (net)
                  0.02    0.00    1.93 v csr_regfile_i/_12858_/A4 (NOR4_X1)
     1    1.52    0.04    0.08    2.01 ^ csr_regfile_i/_12858_/ZN (NOR4_X1)
                                         csr_regfile_i/_07027_ (net)
                  0.04    0.00    2.01 ^ csr_regfile_i/_12863_/A1 (NAND4_X1)
     1    0.83    0.02    0.03    2.04 v csr_regfile_i/_12863_/ZN (NAND4_X1)
                                         csr_regfile_i/_07032_ (net)
                  0.02    0.00    2.04 v csr_regfile_i/_12874_/A2 (OR4_X1)
     4    5.41    0.02    0.12    2.15 v csr_regfile_i/_12874_/ZN (OR4_X1)
                                         csr_regfile_i/_07043_ (net)
                  0.02    0.00    2.15 v csr_regfile_i/_12904_/B2 (OAI21_X1)
     2    3.33    0.03    0.05    2.20 ^ csr_regfile_i/_12904_/ZN (OAI21_X1)
                                         csr_regfile_i/_07070_ (net)
                  0.03    0.00    2.20 ^ csr_regfile_i/_15295_/A2 (NAND2_X1)
     1    1.52    0.01    0.02    2.21 v csr_regfile_i/_15295_/ZN (NAND2_X1)
                                         csr_regfile_i/_02679_ (net)
                  0.01    0.00    2.21 v csr_regfile_i/_15296_/A (OAI21_X1)
     3    4.31    0.03    0.03    2.24 ^ csr_regfile_i/_15296_/ZN (OAI21_X1)
                                         controller_i.set_debug_pc_i (net)
                  0.03    0.00    2.24 ^ _05441_/A2 (NOR3_X1)
     1    1.50    0.01    0.01    2.25 v _05441_/ZN (NOR3_X1)
                                         _00633_ (net)
                  0.01    0.00    2.25 v _05442_/A2 (NAND2_X1)
     6    8.49    0.03    0.03    2.29 ^ _05442_/ZN (NAND2_X1)
                                         controller_i.flush_ex_o (net)
                  0.03    0.00    2.29 ^ ex_stage_i/_41200_/A (BUF_X1)
     8   11.27    0.03    0.05    2.34 ^ ex_stage_i/_41200_/Z (BUF_X1)
                                         ex_stage_i/_03477_ (net)
                  0.03    0.00    2.34 ^ ex_stage_i/_41488_/A1 (NOR3_X1)
     3    3.23    0.01    0.02    2.35 v ex_stage_i/_41488_/ZN (NOR3_X1)
                                         ex_stage_i/_03649_ (net)
                  0.01    0.00    2.35 v ex_stage_i/_41489_/A4 (NAND4_X1)
     2    3.70    0.02    0.03    2.38 ^ ex_stage_i/_41489_/ZN (NAND4_X1)
                                         ex_stage_i/_03650_ (net)
                  0.02    0.00    2.38 ^ ex_stage_i/_41490_/A (BUF_X2)
    10   16.30    0.02    0.04    2.42 ^ ex_stage_i/_41490_/Z (BUF_X2)
                                         ex_stage_i/_03651_ (net)
                  0.02    0.00    2.42 ^ ex_stage_i/_41491_/A (BUF_X1)
    10   17.61    0.04    0.06    2.49 ^ ex_stage_i/_41491_/Z (BUF_X1)
                                         ex_stage_i/_03652_ (net)
                  0.04    0.00    2.49 ^ ex_stage_i/_41492_/A (BUF_X1)
    10   15.76    0.04    0.06    2.55 ^ ex_stage_i/_41492_/Z (BUF_X1)
                                         ex_stage_i/_03653_ (net)
                  0.04    0.00    2.55 ^ ex_stage_i/_41493_/A (BUF_X1)
    10   17.08    0.04    0.07    2.62 ^ ex_stage_i/_41493_/Z (BUF_X1)
                                         ex_stage_i/_03654_ (net)
                  0.04    0.00    2.62 ^ ex_stage_i/_41494_/A (BUF_X1)
    10   14.93    0.04    0.06    2.68 ^ ex_stage_i/_41494_/Z (BUF_X1)
                                         ex_stage_i/_03655_ (net)
                  0.04    0.00    2.68 ^ ex_stage_i/_41495_/A (BUF_X1)
    10   16.13    0.04    0.06    2.74 ^ ex_stage_i/_41495_/Z (BUF_X1)
                                         ex_stage_i/_03656_ (net)
                  0.04    0.00    2.74 ^ ex_stage_i/_41496_/A (BUF_X1)
    10   12.87    0.03    0.06    2.80 ^ ex_stage_i/_41496_/Z (BUF_X1)
                                         ex_stage_i/_03657_ (net)
                  0.03    0.00    2.80 ^ ex_stage_i/_41511_/A (BUF_X1)
    10   12.92    0.03    0.06    2.86 ^ ex_stage_i/_41511_/Z (BUF_X1)
                                         ex_stage_i/_03671_ (net)
                  0.03    0.00    2.86 ^ ex_stage_i/_41512_/A (BUF_X1)
    10   16.49    0.04    0.06    2.92 ^ ex_stage_i/_41512_/Z (BUF_X1)
                                         ex_stage_i/_03672_ (net)
                  0.04    0.00    2.92 ^ ex_stage_i/_41517_/A1 (NOR2_X1)
     1    1.54    0.01    0.01    2.93 v ex_stage_i/_41517_/ZN (NOR2_X1)
                                         ex_stage_i/_03675_ (net)
                  0.01    0.00    2.93 v ex_stage_i/_41518_/A (AOI21_X1)
     1    3.45    0.03    0.05    2.98 ^ ex_stage_i/_41518_/ZN (AOI21_X1)
                                         ex_stage_i/_38452_ (net)
                  0.03    0.00    2.98 ^ ex_stage_i/_71815_/B (HA_X1)
     4    6.41    0.02    0.05    3.03 ^ ex_stage_i/_71815_/CO (HA_X1)
                                         ex_stage_i/_38453_ (net)
                  0.02    0.00    3.03 ^ ex_stage_i/_50216_/A1 (NAND4_X1)
     4    6.74    0.03    0.05    3.08 v ex_stage_i/_50216_/ZN (NAND4_X1)
                                         ex_stage_i/_05132_ (net)
                  0.03    0.00    3.08 v ex_stage_i/_50254_/A1 (NOR2_X1)
     5    8.14    0.05    0.07    3.14 ^ ex_stage_i/_50254_/ZN (NOR2_X1)
                                         ex_stage_i/_05166_ (net)
                  0.05    0.00    3.14 ^ ex_stage_i/_50311_/A1 (NAND3_X1)
     4    6.68    0.03    0.05    3.19 v ex_stage_i/_50311_/ZN (NAND3_X1)
                                         ex_stage_i/_05217_ (net)
                  0.03    0.00    3.19 v ex_stage_i/_50346_/A1 (NOR3_X1)
     3    5.14    0.05    0.07    3.26 ^ ex_stage_i/_50346_/ZN (NOR3_X1)
                                         ex_stage_i/_05248_ (net)
                  0.05    0.00    3.26 ^ ex_stage_i/_50363_/A1 (AND2_X1)
     1    1.78    0.01    0.04    3.30 ^ ex_stage_i/_50363_/ZN (AND2_X1)
                                         ex_stage_i/_05263_ (net)
                  0.01    0.00    3.30 ^ ex_stage_i/_50364_/A (BUF_X2)
     8   12.37    0.02    0.03    3.33 ^ ex_stage_i/_50364_/Z (BUF_X2)
                                         ex_stage_i/_05264_ (net)
                  0.02    0.00    3.33 ^ ex_stage_i/_50404_/A1 (NAND2_X1)
     6    9.90    0.02    0.03    3.36 v ex_stage_i/_50404_/ZN (NAND2_X1)
                                         ex_stage_i/_05300_ (net)
                  0.02    0.00    3.36 v ex_stage_i/_50418_/A3 (NOR3_X1)
     1    1.67    0.03    0.05    3.42 ^ ex_stage_i/_50418_/ZN (NOR3_X1)
                                         ex_stage_i/_05312_ (net)
                  0.03    0.00    3.42 ^ ex_stage_i/_50419_/B1 (OAI22_X1)
     1    2.18    0.01    0.02    3.44 v ex_stage_i/_50419_/ZN (OAI22_X1)
                                         ex_stage_i/_05313_ (net)
                  0.01    0.00    3.44 v ex_stage_i/_50421_/A (XOR2_X1)
     1    3.06    0.01    0.05    3.50 v ex_stage_i/_50421_/Z (XOR2_X1)
                                         ex_stage_i/_38569_ (net)
                  0.01    0.00    3.50 v ex_stage_i/_71845_/A (HA_X1)
     1    0.88    0.01    0.05    3.55 v ex_stage_i/_71845_/S (HA_X1)
                                         ex_stage_i/_38572_ (net)
                  0.01    0.00    3.55 v ex_stage_i/_51950_/A (BUF_X1)
     5    7.50    0.01    0.04    3.58 v ex_stage_i/_51950_/Z (BUF_X1)
                                         ex_stage_i/_06212_ (net)
                  0.01    0.00    3.58 v ex_stage_i/_51959_/A (INV_X1)
     2    3.14    0.01    0.02    3.60 ^ ex_stage_i/_51959_/ZN (INV_X1)
                                         ex_stage_i/_06220_ (net)
                  0.01    0.00    3.60 ^ ex_stage_i/_51965_/B2 (OAI21_X1)
     1    1.45    0.01    0.02    3.62 v ex_stage_i/_51965_/ZN (OAI21_X1)
                                         ex_stage_i/_06225_ (net)
                  0.01    0.00    3.62 v ex_stage_i/_51966_/B1 (AOI21_X1)
     2    3.36    0.03    0.03    3.65 ^ ex_stage_i/_51966_/ZN (AOI21_X1)
                                         ex_stage_i/_06226_ (net)
                  0.03    0.00    3.65 ^ ex_stage_i/_52000_/B1 (OAI21_X1)
     1    1.55    0.01    0.02    3.67 v ex_stage_i/_52000_/ZN (OAI21_X1)
                                         ex_stage_i/_06256_ (net)
                  0.01    0.00    3.67 v ex_stage_i/_52001_/B2 (AOI221_X1)
     1    1.66    0.04    0.08    3.75 ^ ex_stage_i/_52001_/ZN (AOI221_X1)
                                         ex_stage_i/_06257_ (net)
                  0.04    0.00    3.75 ^ ex_stage_i/_52002_/B1 (OAI21_X1)
     2    2.87    0.02    0.02    3.77 v ex_stage_i/_52002_/ZN (OAI21_X1)
                                         ex_stage_i/_06258_ (net)
                  0.02    0.00    3.77 v ex_stage_i/_52006_/A1 (NOR2_X1)
     2    4.15    0.03    0.04    3.81 ^ ex_stage_i/_52006_/ZN (NOR2_X1)
                                         ex_stage_i/_06262_ (net)
                  0.03    0.00    3.81 ^ ex_stage_i/_52136_/B2 (OAI21_X1)
     3    5.41    0.02    0.03    3.84 v ex_stage_i/_52136_/ZN (OAI21_X1)
                                         ex_stage_i/_06376_ (net)
                  0.02    0.00    3.84 v ex_stage_i/_52163_/B2 (AOI221_X1)
     2    3.34    0.05    0.09    3.94 ^ ex_stage_i/_52163_/ZN (AOI221_X1)
                                         ex_stage_i/_06399_ (net)
                  0.05    0.00    3.94 ^ ex_stage_i/_52181_/B2 (AOI21_X1)
     2    2.86    0.01    0.03    3.96 v ex_stage_i/_52181_/ZN (AOI21_X1)
                                         ex_stage_i/_06415_ (net)
                  0.01    0.00    3.96 v ex_stage_i/_52197_/B2 (AOI21_X1)
     2    2.65    0.03    0.04    4.00 ^ ex_stage_i/_52197_/ZN (AOI21_X1)
                                         ex_stage_i/_06429_ (net)
                  0.03    0.00    4.00 ^ ex_stage_i/_52216_/B2 (AOI21_X1)
     2    3.99    0.01    0.02    4.02 v ex_stage_i/_52216_/ZN (AOI21_X1)
                                         ex_stage_i/_06445_ (net)
                  0.01    0.00    4.02 v ex_stage_i/_52235_/B1 (AOI221_X1)
     1    2.57    0.05    0.08    4.10 ^ ex_stage_i/_52235_/ZN (AOI221_X1)
                                         ex_stage_i/_06462_ (net)
                  0.05    0.00    4.10 ^ ex_stage_i/_52236_/B (XNOR2_X1)
     1    0.90    0.02    0.02    4.12 v ex_stage_i/_52236_/ZN (XNOR2_X1)
                                         ex_stage_i/_06463_ (net)
                  0.02    0.00    4.12 v ex_stage_i/_52237_/B (MUX2_X1)
     1    1.05    0.01    0.06    4.18 v ex_stage_i/_52237_/Z (MUX2_X1)
                                         ex_stage_i/_00223_ (net)
                  0.01    0.00    4.18 v ex_stage_i/i_mult.i_div.op_a_q[62]$_DFFE_PN0P_/D (DFFR_X1)
                                  4.18   data arrival time

                  0.00    6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ ex_stage_i/i_mult.i_div.op_a_q[62]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    5.96   library setup time
                                  5.96   data required time
-----------------------------------------------------------------------------
                                  5.96   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.52e-02   2.05e-04   1.66e-03   2.71e-02  22.2%
Combinational          2.32e-03   2.79e-03   4.27e-03   9.38e-03   7.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  6.23e-02   0.00e+00   2.31e-02   8.54e-02  70.1%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.98e-02   3.00e-03   2.90e-02   1.22e-01 100.0%
                          73.7%       2.5%      23.8%
