INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/addpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addpc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/decode_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_write
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/mem_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/pc_fresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_fresh
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/reg_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_set
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/seq_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_cpu/project_1/project_1.srcs/sim_1/new/sim_seq_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_seq_top
