// Seed: 3240575519
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wire id_3,
    output wand id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output uwire id_11
);
  wire id_13;
  wire id_14 = id_10;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4
);
  module_0(
      id_3, id_0, id_4, id_4, id_0, id_3, id_2, id_2, id_3, id_4, id_2, id_1
  );
  `define pp_6 0
  assign id_4 = 1'b0;
endmodule
