//
//Written by GowinSynthesis
//Tool Version "V1.9.12 (64-bit)"
//Thu Dec 11 17:36:24 2025

//Source file index table:
//file0 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/gowin_user_flash.vhd"
//file1 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_ProcessorTop_MinimalBoot.vhd"
//file2 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/uflash.vhd"
//file3 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_application_image.vhd"
//file4 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_boot_rom.vhd"
//file5 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_bootloader_image.vhd"
//file6 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_bus.vhd"
//file7 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cache.vhd"
//file8 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cfs.vhd"
//file9 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_clint.vhd"
//file10 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu.vhd"
//file11 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_alu.vhd"
//file12 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_control.vhd"
//file13 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_counters.vhd"
//file14 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_bitmanip.vhd"
//file15 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_cfu.vhd"
//file16 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_cond.vhd"
//file17 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_crypto.vhd"
//file18 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_fpu.vhd"
//file19 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_muldiv.vhd"
//file20 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_cp_shifter.vhd"
//file21 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_decompressor.vhd"
//file22 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_frontend.vhd"
//file23 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_hwtrig.vhd"
//file24 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_lsu.vhd"
//file25 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_pmp.vhd"
//file26 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_regfile.vhd"
//file27 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_cpu_trace.vhd"
//file28 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_debug_auth.vhd"
//file29 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_debug_dm.vhd"
//file30 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_debug_dtm.vhd"
//file31 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_dma.vhd"
//file32 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_dmem.vhd"
//file33 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_gpio.vhd"
//file34 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_gptmr.vhd"
//file35 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_imem.vhd"
//file36 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_neoled.vhd"
//file37 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_onewire.vhd"
//file38 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_package.vhd"
//file39 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_prim.vhd"
//file40 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_pwm.vhd"
//file41 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_sdi.vhd"
//file42 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_slink.vhd"
//file43 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_spi.vhd"
//file44 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_sys.vhd"
//file45 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_sysinfo.vhd"
//file46 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_top.vhd"
//file47 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_tracer.vhd"
//file48 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_trng.vhd"
//file49 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_twd.vhd"
//file50 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_twi.vhd"
//file51 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_uart.vhd"
//file52 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_wdt.vhd"
//file53 "\C:/Users/HP/Documents/Github/fpga_gng/gng/src/neorv32_xbus.vhd"
`timescale 100 ps/100 ps
module Gowin_User_Flash (
  xe,
  ye,
  se,
  erase,
  prog,
  nvstr,
  xbus_adr_o,
  xbus_dat_o,
  uflash_dat_i
)
;
input xe;
input ye;
input se;
input erase;
input prog;
input nvstr;
input [16:2] xbus_adr_o;
input [31:0] xbus_dat_o;
output [31:0] uflash_dat_i;
wire VCC;
wire GND;
  FLASH608K flash_inst_s31 (
    .DOUT(uflash_dat_i[31:0]),
    .XADR(xbus_adr_o[16:8]),
    .YADR(xbus_adr_o[7:2]),
    .XE(xe),
    .YE(ye),
    .SE(se),
    .ERASE(erase),
    .PROG(prog),
    .NVSTR(nvstr),
    .DIN(xbus_dat_o[31:0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_User_Flash */
module uflash (
  clk_i_d,
  n993_9,
  n251_7,
  \ipb.we_0_12 ,
  \cpu_d_req[0].rw ,
  \io_req.stb_4 ,
  xbus_we_o,
  rstn_i_d,
  \cpu_d_req[0].ben ,
  xbus_adr_o,
  xbus_dat_o,
  uflash_err_i,
  n91_6,
  state,
  uflash_dat_i
)
;
input clk_i_d;
input n993_9;
input n251_7;
input \ipb.we_0_12 ;
input \cpu_d_req[0].rw ;
input \io_req.stb_4 ;
input xbus_we_o;
input rstn_i_d;
input [3:0] \cpu_d_req[0].ben ;
input [16:2] xbus_adr_o;
input [31:0] xbus_dat_o;
output uflash_err_i;
output n91_6;
output [0:0] state;
output [31:0] uflash_dat_i;
wire n726_9;
wire n677_26;
wire n641_17;
wire n645_17;
wire n651_17;
wire n659_17;
wire n665_21;
wire n670_17;
wire n661_12;
wire n672_23;
wire n681_26;
wire n683_26;
wire n687_26;
wire n689_26;
wire n691_26;
wire n693_26;
wire n695_26;
wire n697_26;
wire n699_26;
wire n701_26;
wire n703_26;
wire n705_26;
wire n707_26;
wire n709_26;
wire n711_26;
wire n713_26;
wire n715_26;
wire n717_26;
wire n721_26;
wire n723_26;
wire n637_6;
wire state_11_8;
wire state_6_8;
wire state_2_8;
wire state_15_8;
wire se_9;
wire n663_22;
wire n672_24;
wire n677_28;
wire n675_18;
wire n653_18;
wire n665_23;
wire n665_24;
wire n661_13;
wire n672_25;
wire n681_27;
wire n681_28;
wire n683_27;
wire n687_27;
wire n687_28;
wire n693_27;
wire n699_27;
wire n705_27;
wire n711_27;
wire n717_27;
wire n675_19;
wire n663_23;
wire n663_25;
wire n637_7;
wire n647_7;
wire state_9_9;
wire state_9_10;
wire n643_18;
wire n653_19;
wire n653_20;
wire n653_21;
wire n665_25;
wire n681_29;
wire n683_28;
wire n663_26;
wire n655_8;
wire state_9_11;
wire n643_19;
wire n643_20;
wire n643_21;
wire n653_22;
wire n653_23;
wire n653_24;
wire n683_29;
wire n655_9;
wire n643_22;
wire n643_23;
wire n675_21;
wire n675_23;
wire n647_9;
wire n663_28;
wire n685_28;
wire n699_30;
wire n672_27;
wire n670_23;
wire n665_27;
wire n663_32;
wire n677_30;
wire n643_28;
wire n691_29;
wire n689_29;
wire n705_30;
wire n711_30;
wire n719_28;
wire state_9_13;
wire state_1_10;
wire state_5_10;
wire state_8_10;
wire n653_27;
wire n633_11;
wire n665_29;
wire n653_29;
wire n643_30;
wire n670_25;
wire state_10_14;
wire n655_13;
wire state_4_10;
wire n701_29;
wire se;
wire xe;
wire ye;
wire erase;
wire nvstr;
wire prog;
wire [15:1] state_0;
wire [21:0] cycle_count;
wire VCC;
wire GND;
  LUT3 n726_s5 (
    .F(n726_9),
    .I0(state[0]),
    .I1(state_0[3]),
    .I2(state_0[7]) 
);
defparam n726_s5.INIT=8'hFE;
  LUT3 n677_s22 (
    .F(n677_26),
    .I0(n672_24),
    .I1(n677_30),
    .I2(n677_28) 
);
defparam n677_s22.INIT=8'h7F;
  LUT2 n641_s10 (
    .F(n641_17),
    .I0(state_0[11]),
    .I1(state_9_13) 
);
defparam n641_s10.INIT=4'h8;
  LUT2 n645_s10 (
    .F(n645_17),
    .I0(state_0[9]),
    .I1(state_9_13) 
);
defparam n645_s10.INIT=4'h8;
  LUT2 n651_s10 (
    .F(n651_17),
    .I0(state_0[6]),
    .I1(state_9_13) 
);
defparam n651_s10.INIT=4'h8;
  LUT2 n659_s10 (
    .F(n659_17),
    .I0(state_0[2]),
    .I1(state_9_13) 
);
defparam n659_s10.INIT=4'h8;
  LUT3 n665_s16 (
    .F(n665_21),
    .I0(n665_29),
    .I1(n665_23),
    .I2(n665_24) 
);
defparam n665_s16.INIT=8'hF4;
  LUT4 n670_s12 (
    .F(n670_17),
    .I0(n665_23),
    .I1(n670_25),
    .I2(erase),
    .I3(state_0[12]) 
);
defparam n670_s12.INIT=16'hFFE0;
  LUT4 n661_s8 (
    .F(n661_12),
    .I0(n653_18),
    .I1(n663_22),
    .I2(state_0[13]),
    .I3(n661_13) 
);
defparam n661_s8.INIT=16'hFFF1;
  LUT4 n672_s18 (
    .F(n672_23),
    .I0(n672_24),
    .I1(n672_25),
    .I2(nvstr),
    .I3(n665_23) 
);
defparam n672_s18.INIT=16'hF444;
  LUT4 n681_s22 (
    .F(n681_26),
    .I0(n681_27),
    .I1(n681_28),
    .I2(cycle_count[21]),
    .I3(n670_25) 
);
defparam n681_s22.INIT=16'hF800;
  LUT4 n683_s22 (
    .F(n683_26),
    .I0(cycle_count[19]),
    .I1(n681_27),
    .I2(n683_27),
    .I3(cycle_count[20]) 
);
defparam n683_s22.INIT=16'h0708;
  LUT4 n687_s22 (
    .F(n687_26),
    .I0(n687_27),
    .I1(n687_28),
    .I2(n683_27),
    .I3(cycle_count[18]) 
);
defparam n687_s22.INIT=16'h0708;
  LUT4 n689_s22 (
    .F(n689_26),
    .I0(n689_29),
    .I1(n687_27),
    .I2(n683_27),
    .I3(cycle_count[17]) 
);
defparam n689_s22.INIT=16'h0708;
  LUT4 n691_s22 (
    .F(n691_26),
    .I0(n687_27),
    .I1(n691_29),
    .I2(n683_27),
    .I3(cycle_count[16]) 
);
defparam n691_s22.INIT=16'h0708;
  LUT4 n693_s22 (
    .F(n693_26),
    .I0(n693_27),
    .I1(n687_27),
    .I2(n683_27),
    .I3(cycle_count[15]) 
);
defparam n693_s22.INIT=16'h0708;
  LUT4 n695_s22 (
    .F(n695_26),
    .I0(cycle_count[13]),
    .I1(n687_27),
    .I2(n683_27),
    .I3(cycle_count[14]) 
);
defparam n695_s22.INIT=16'h0708;
  LUT3 n697_s22 (
    .F(n697_26),
    .I0(n683_27),
    .I1(cycle_count[13]),
    .I2(n687_27) 
);
defparam n697_s22.INIT=8'h14;
  LUT3 n699_s22 (
    .F(n699_26),
    .I0(n683_27),
    .I1(cycle_count[12]),
    .I2(n699_27) 
);
defparam n699_s22.INIT=8'h14;
  LUT4 n701_s22 (
    .F(n701_26),
    .I0(cycle_count[10]),
    .I1(n701_29),
    .I2(n683_27),
    .I3(cycle_count[11]) 
);
defparam n701_s22.INIT=16'h0708;
  LUT3 n703_s22 (
    .F(n703_26),
    .I0(n683_27),
    .I1(cycle_count[10]),
    .I2(n701_29) 
);
defparam n703_s22.INIT=8'h14;
  LUT4 n705_s22 (
    .F(n705_26),
    .I0(n705_27),
    .I1(n705_30),
    .I2(n683_27),
    .I3(cycle_count[9]) 
);
defparam n705_s22.INIT=16'h0708;
  LUT4 n707_s22 (
    .F(n707_26),
    .I0(cycle_count[7]),
    .I1(n705_30),
    .I2(n683_27),
    .I3(cycle_count[8]) 
);
defparam n707_s22.INIT=16'h0708;
  LUT3 n709_s22 (
    .F(n709_26),
    .I0(n683_27),
    .I1(cycle_count[7]),
    .I2(n705_30) 
);
defparam n709_s22.INIT=8'h14;
  LUT4 n711_s22 (
    .F(n711_26),
    .I0(n711_27),
    .I1(n711_30),
    .I2(n683_27),
    .I3(cycle_count[6]) 
);
defparam n711_s22.INIT=16'h0708;
  LUT4 n713_s22 (
    .F(n713_26),
    .I0(cycle_count[4]),
    .I1(n711_30),
    .I2(n683_27),
    .I3(cycle_count[5]) 
);
defparam n713_s22.INIT=16'h0708;
  LUT3 n715_s22 (
    .F(n715_26),
    .I0(n683_27),
    .I1(cycle_count[4]),
    .I2(n711_30) 
);
defparam n715_s22.INIT=8'h14;
  LUT4 n717_s22 (
    .F(n717_26),
    .I0(cycle_count[2]),
    .I1(n717_27),
    .I2(n683_27),
    .I3(cycle_count[3]) 
);
defparam n717_s22.INIT=16'h0708;
  LUT3 n721_s22 (
    .F(n721_26),
    .I0(n683_27),
    .I1(cycle_count[1]),
    .I2(cycle_count[0]) 
);
defparam n721_s22.INIT=8'h14;
  LUT2 n723_s22 (
    .F(n723_26),
    .I0(cycle_count[0]),
    .I1(n683_27) 
);
defparam n723_s22.INIT=4'h1;
  LUT3 n637_s1 (
    .F(n637_6),
    .I0(state_0[15]),
    .I1(n993_9),
    .I2(n637_7) 
);
defparam n637_s1.INIT=8'h80;
  LUT2 state_11_s3 (
    .F(state_11_8),
    .I0(state_0[12]),
    .I1(state_9_13) 
);
defparam state_11_s3.INIT=4'hE;
  LUT2 state_6_s3 (
    .F(state_6_8),
    .I0(state_0[7]),
    .I1(state_9_13) 
);
defparam state_6_s3.INIT=4'hE;
  LUT2 state_2_s3 (
    .F(state_2_8),
    .I0(state_0[3]),
    .I1(state_9_13) 
);
defparam state_2_s3.INIT=4'hE;
  LUT2 state_15_s3 (
    .F(state_15_8),
    .I0(state[0]),
    .I1(n251_7) 
);
defparam state_15_s3.INIT=4'hE;
  LUT3 se_s4 (
    .F(se_9),
    .I0(n675_18),
    .I1(n665_23),
    .I2(state_0[14]) 
);
defparam se_s4.INIT=8'hF1;
  LUT2 n663_s16 (
    .F(n663_22),
    .I0(state_0[1]),
    .I1(state_0[8]) 
);
defparam n663_s16.INIT=4'h1;
  LUT4 n672_s19 (
    .F(n672_24),
    .I0(state_0[2]),
    .I1(state_0[6]),
    .I2(state_0[9]),
    .I3(state_0[11]) 
);
defparam n672_s19.INIT=16'h0001;
  LUT3 n677_s24 (
    .F(n677_28),
    .I0(state_0[4]),
    .I1(state_0[10]),
    .I2(state_0[12]) 
);
defparam n677_s24.INIT=8'h01;
  LUT3 n675_s12 (
    .F(n675_18),
    .I0(state_0[15]),
    .I1(state_0[13]),
    .I2(state[0]) 
);
defparam n675_s12.INIT=8'h01;
  LUT3 n653_s11 (
    .F(n653_18),
    .I0(n653_19),
    .I1(n653_20),
    .I2(n653_21) 
);
defparam n653_s11.INIT=8'h40;
  LUT3 n665_s18 (
    .F(n665_23),
    .I0(n637_7),
    .I1(n993_9),
    .I2(state_0[15]) 
);
defparam n665_s18.INIT=8'h70;
  LUT3 n665_s19 (
    .F(n665_24),
    .I0(n653_27),
    .I1(ye),
    .I2(n665_25) 
);
defparam n665_s19.INIT=8'h0E;
  LUT3 n661_s9 (
    .F(n661_13),
    .I0(state_0[15]),
    .I1(n251_7),
    .I2(n663_23) 
);
defparam n661_s9.INIT=8'h80;
  LUT4 n672_s20 (
    .F(n672_25),
    .I0(state_0[11]),
    .I1(state_0[6]),
    .I2(nvstr),
    .I3(state_9_13) 
);
defparam n672_s20.INIT=16'hEEF0;
  LUT2 n681_s23 (
    .F(n681_27),
    .I0(n699_27),
    .I1(n681_29) 
);
defparam n681_s23.INIT=4'h8;
  LUT2 n681_s24 (
    .F(n681_28),
    .I0(cycle_count[19]),
    .I1(cycle_count[20]) 
);
defparam n681_s24.INIT=4'h8;
  LUT4 n683_s23 (
    .F(n683_27),
    .I0(n643_18),
    .I1(state_0[10]),
    .I2(n683_28),
    .I3(state_9_10) 
);
defparam n683_s23.INIT=16'hB0BB;
  LUT4 n687_s23 (
    .F(n687_27),
    .I0(cycle_count[10]),
    .I1(cycle_count[11]),
    .I2(cycle_count[12]),
    .I3(n701_29) 
);
defparam n687_s23.INIT=16'h8000;
  LUT2 n687_s24 (
    .F(n687_28),
    .I0(cycle_count[17]),
    .I1(n689_29) 
);
defparam n687_s24.INIT=4'h8;
  LUT2 n693_s23 (
    .F(n693_27),
    .I0(cycle_count[13]),
    .I1(cycle_count[14]) 
);
defparam n693_s23.INIT=4'h8;
  LUT4 n699_s23 (
    .F(n699_27),
    .I0(cycle_count[10]),
    .I1(cycle_count[11]),
    .I2(n705_30),
    .I3(n699_30) 
);
defparam n699_s23.INIT=16'h8000;
  LUT2 n705_s23 (
    .F(n705_27),
    .I0(cycle_count[7]),
    .I1(cycle_count[8]) 
);
defparam n705_s23.INIT=4'h8;
  LUT2 n711_s23 (
    .F(n711_27),
    .I0(cycle_count[4]),
    .I1(cycle_count[5]) 
);
defparam n711_s23.INIT=4'h8;
  LUT2 n717_s23 (
    .F(n717_27),
    .I0(cycle_count[1]),
    .I1(cycle_count[0]) 
);
defparam n717_s23.INIT=4'h8;
  LUT4 n675_s13 (
    .F(n675_19),
    .I0(state_0[1]),
    .I1(n653_18),
    .I2(state_0[15]),
    .I3(uflash_err_i) 
);
defparam n675_s13.INIT=16'hF800;
  LUT4 n663_s17 (
    .F(n663_23),
    .I0(\ipb.we_0_12 ),
    .I1(n663_26),
    .I2(n647_7),
    .I3(\cpu_d_req[0].rw ) 
);
defparam n663_s17.INIT=16'h0100;
  LUT4 n663_s19 (
    .F(n663_25),
    .I0(n663_22),
    .I1(n653_18),
    .I2(state_0[15]),
    .I3(xe) 
);
defparam n663_s19.INIT=16'hF400;
  LUT4 n637_s2 (
    .F(n637_7),
    .I0(\ipb.we_0_12 ),
    .I1(\cpu_d_req[0].rw ),
    .I2(\io_req.stb_4 ),
    .I3(n663_26) 
);
defparam n637_s2.INIT=16'h4000;
  LUT4 n647_s2 (
    .F(n647_7),
    .I0(\cpu_d_req[0].ben [0]),
    .I1(\cpu_d_req[0].ben [1]),
    .I2(\cpu_d_req[0].ben [2]),
    .I3(\cpu_d_req[0].ben [3]) 
);
defparam n647_s2.INIT=16'h8000;
  LUT4 state_9_s4 (
    .F(state_9_9),
    .I0(state_9_11),
    .I1(cycle_count[5]),
    .I2(cycle_count[6]),
    .I3(cycle_count[7]) 
);
defparam state_9_s4.INIT=16'hF400;
  LUT2 state_9_s5 (
    .F(state_9_10),
    .I0(n653_21),
    .I1(n653_20) 
);
defparam state_9_s5.INIT=4'h8;
  LUT4 n643_s11 (
    .F(n643_18),
    .I0(n643_19),
    .I1(cycle_count[16]),
    .I2(n643_20),
    .I3(n643_21) 
);
defparam n643_s11.INIT=16'h4F00;
  LUT4 n653_s12 (
    .F(n653_19),
    .I0(n653_22),
    .I1(n711_27),
    .I2(n653_23),
    .I3(cycle_count[8]) 
);
defparam n653_s12.INIT=16'hEF00;
  LUT4 n653_s13 (
    .F(n653_20),
    .I0(cycle_count[16]),
    .I1(cycle_count[20]),
    .I2(cycle_count[21]),
    .I3(n643_20) 
);
defparam n653_s13.INIT=16'h0100;
  LUT4 n653_s14 (
    .F(n653_21),
    .I0(cycle_count[12]),
    .I1(cycle_count[13]),
    .I2(n653_24),
    .I3(n653_29) 
);
defparam n653_s14.INIT=16'h1000;
  LUT4 n665_s20 (
    .F(n665_25),
    .I0(n655_8),
    .I1(state_9_10),
    .I2(state_0[4]),
    .I3(state_0[5]) 
);
defparam n665_s20.INIT=16'h00BF;
  LUT4 n681_s25 (
    .F(n681_29),
    .I0(cycle_count[12]),
    .I1(cycle_count[17]),
    .I2(cycle_count[18]),
    .I3(n689_29) 
);
defparam n681_s25.INIT=16'h8000;
  LUT4 n683_s24 (
    .F(n683_28),
    .I0(n672_24),
    .I1(state_9_9),
    .I2(cycle_count[8]),
    .I3(n683_29) 
);
defparam n683_s24.INIT=16'hFE00;
  LUT4 n663_s20 (
    .F(n663_26),
    .I0(\cpu_d_req[0].ben [1]),
    .I1(\cpu_d_req[0].ben [2]),
    .I2(\cpu_d_req[0].ben [3]),
    .I3(\cpu_d_req[0].ben [0]) 
);
defparam n663_s20.INIT=16'h0100;
  LUT4 n655_s3 (
    .F(n655_8),
    .I0(n655_9),
    .I1(n711_27),
    .I2(cycle_count[6]),
    .I3(n705_27) 
);
defparam n655_s3.INIT=16'hF400;
  LUT4 state_9_s6 (
    .F(state_9_11),
    .I0(cycle_count[2]),
    .I1(cycle_count[3]),
    .I2(cycle_count[4]),
    .I3(n717_27) 
);
defparam state_9_s6.INIT=16'h0001;
  LUT4 n643_s12 (
    .F(n643_19),
    .I0(n643_22),
    .I1(n643_23),
    .I2(n643_28),
    .I3(cycle_count[15]) 
);
defparam n643_s12.INIT=16'h004F;
  LUT3 n643_s13 (
    .F(n643_20),
    .I0(cycle_count[17]),
    .I1(cycle_count[18]),
    .I2(cycle_count[19]) 
);
defparam n643_s13.INIT=8'h01;
  LUT2 n643_s14 (
    .F(n643_21),
    .I0(cycle_count[20]),
    .I1(cycle_count[21]) 
);
defparam n643_s14.INIT=4'h8;
  LUT4 n653_s15 (
    .F(n653_22),
    .I0(cycle_count[2]),
    .I1(cycle_count[1]),
    .I2(cycle_count[3]),
    .I3(cycle_count[5]) 
);
defparam n653_s15.INIT=16'hE000;
  LUT2 n653_s16 (
    .F(n653_23),
    .I0(cycle_count[6]),
    .I1(cycle_count[7]) 
);
defparam n653_s16.INIT=4'h1;
  LUT3 n653_s17 (
    .F(n653_24),
    .I0(cycle_count[9]),
    .I1(cycle_count[10]),
    .I2(cycle_count[11]) 
);
defparam n653_s17.INIT=8'h01;
  LUT4 n683_s25 (
    .F(n683_29),
    .I0(n653_19),
    .I1(n677_30),
    .I2(n655_8),
    .I3(state_0[4]) 
);
defparam n683_s25.INIT=16'hE0EE;
  LUT4 n655_s4 (
    .F(n655_9),
    .I0(cycle_count[1]),
    .I1(cycle_count[0]),
    .I2(cycle_count[2]),
    .I3(cycle_count[3]) 
);
defparam n655_s4.INIT=16'h0001;
  LUT4 n643_s15 (
    .F(n643_22),
    .I0(cycle_count[5]),
    .I1(cycle_count[4]),
    .I2(n655_9),
    .I3(cycle_count[6]) 
);
defparam n643_s15.INIT=16'hEF00;
  LUT3 n643_s16 (
    .F(n643_23),
    .I0(cycle_count[7]),
    .I1(cycle_count[8]),
    .I2(n653_24) 
);
defparam n643_s16.INIT=8'h10;
  LUT4 n675_s14 (
    .F(n675_21),
    .I0(state_0[15]),
    .I1(n251_7),
    .I2(n663_23),
    .I3(n675_19) 
);
defparam n675_s14.INIT=16'hFF80;
  LUT4 n675_s15 (
    .F(n675_23),
    .I0(state_0[1]),
    .I1(state_0[15]),
    .I2(state_0[13]),
    .I3(state[0]) 
);
defparam n675_s15.INIT=16'hFFFE;
  LUT4 n647_s3 (
    .F(n647_9),
    .I0(xbus_we_o),
    .I1(n647_7),
    .I2(state_0[15]),
    .I3(n251_7) 
);
defparam n647_s3.INIT=16'h8000;
  LUT4 n663_s21 (
    .F(n663_28),
    .I0(n663_23),
    .I1(state_0[15]),
    .I2(n251_7),
    .I3(n663_25) 
);
defparam n663_s21.INIT=16'hFF40;
  LUT4 n685_s23 (
    .F(n685_28),
    .I0(n683_27),
    .I1(cycle_count[19]),
    .I2(n699_27),
    .I3(n681_29) 
);
defparam n685_s23.INIT=16'h1444;
  LUT3 n699_s25 (
    .F(n699_30),
    .I0(cycle_count[9]),
    .I1(cycle_count[7]),
    .I2(cycle_count[8]) 
);
defparam n699_s25.INIT=8'h80;
  LUT3 n672_s21 (
    .F(n672_27),
    .I0(state_0[15]),
    .I1(state[0]),
    .I2(n672_24) 
);
defparam n672_s21.INIT=8'hEF;
  LUT4 n670_s16 (
    .F(n670_23),
    .I0(state_0[10]),
    .I1(state_0[12]),
    .I2(state_0[15]),
    .I3(state[0]) 
);
defparam n670_s16.INIT=16'hFFFE;
  LUT4 n665_s21 (
    .F(n665_27),
    .I0(state_0[4]),
    .I1(state_0[5]),
    .I2(state_0[15]),
    .I3(state[0]) 
);
defparam n665_s21.INIT=16'hFFFE;
  LUT4 n663_s23 (
    .F(n663_32),
    .I0(state_0[15]),
    .I1(state[0]),
    .I2(state_0[1]),
    .I3(state_0[8]) 
);
defparam n663_s23.INIT=16'hFFFE;
  LUT3 n677_s25 (
    .F(n677_30),
    .I0(state_0[5]),
    .I1(state_0[1]),
    .I2(state_0[8]) 
);
defparam n677_s25.INIT=8'h01;
  LUT3 n643_s19 (
    .F(n643_28),
    .I0(cycle_count[12]),
    .I1(cycle_count[13]),
    .I2(cycle_count[14]) 
);
defparam n643_s19.INIT=8'h80;
  LUT3 n691_s24 (
    .F(n691_29),
    .I0(cycle_count[15]),
    .I1(cycle_count[13]),
    .I2(cycle_count[14]) 
);
defparam n691_s24.INIT=8'h80;
  LUT4 n689_s24 (
    .F(n689_29),
    .I0(cycle_count[15]),
    .I1(cycle_count[16]),
    .I2(cycle_count[13]),
    .I3(cycle_count[14]) 
);
defparam n689_s24.INIT=16'h8000;
  LUT4 n705_s25 (
    .F(n705_30),
    .I0(cycle_count[6]),
    .I1(cycle_count[4]),
    .I2(cycle_count[5]),
    .I3(n711_30) 
);
defparam n705_s25.INIT=16'h8000;
  LUT4 n711_s25 (
    .F(n711_30),
    .I0(cycle_count[2]),
    .I1(cycle_count[3]),
    .I2(cycle_count[1]),
    .I3(cycle_count[0]) 
);
defparam n711_s25.INIT=16'h8000;
  LUT4 n719_s23 (
    .F(n719_28),
    .I0(n683_27),
    .I1(cycle_count[2]),
    .I2(cycle_count[1]),
    .I3(cycle_count[0]) 
);
defparam n719_s23.INIT=16'h1444;
  LUT4 state_9_s7 (
    .F(state_9_13),
    .I0(cycle_count[8]),
    .I1(state_9_9),
    .I2(n653_21),
    .I3(n653_20) 
);
defparam state_9_s7.INIT=16'hEFFF;
  LUT4 state_1_s4 (
    .F(state_1_10),
    .I0(n659_17),
    .I1(n653_19),
    .I2(n653_20),
    .I3(n653_21) 
);
defparam state_1_s4.INIT=16'hEFFF;
  LUT4 state_5_s4 (
    .F(state_5_10),
    .I0(n651_17),
    .I1(n653_19),
    .I2(n653_20),
    .I3(n653_21) 
);
defparam state_5_s4.INIT=16'hEFFF;
  LUT4 state_8_s4 (
    .F(state_8_10),
    .I0(n645_17),
    .I1(n653_19),
    .I2(n653_20),
    .I3(n653_21) 
);
defparam state_8_s4.INIT=16'hEFFF;
  LUT4 n653_s19 (
    .F(n653_27),
    .I0(n653_19),
    .I1(n653_20),
    .I2(n653_21),
    .I3(state_0[5]) 
);
defparam n653_s19.INIT=16'hBF00;
  LUT4 n633_s4 (
    .F(n633_11),
    .I0(\ipb.we_0_12 ),
    .I1(\cpu_d_req[0].rw ),
    .I2(state_0[15]),
    .I3(n251_7) 
);
defparam n633_s4.INIT=16'hB000;
  LUT4 n665_s22 (
    .F(n665_29),
    .I0(n251_7),
    .I1(\ipb.we_0_12 ),
    .I2(\cpu_d_req[0].rw ),
    .I3(ye) 
);
defparam n665_s22.INIT=16'h0075;
  LUT2 n653_s20 (
    .F(n653_29),
    .I0(cycle_count[14]),
    .I1(cycle_count[15]) 
);
defparam n653_s20.INIT=4'h1;
  LUT2 n643_s20 (
    .F(n643_30),
    .I0(state_0[10]),
    .I1(n643_18) 
);
defparam n643_s20.INIT=4'h8;
  LUT2 n670_s17 (
    .F(n670_25),
    .I0(n643_18),
    .I1(state_0[10]) 
);
defparam n670_s17.INIT=4'h4;
  LUT3 state_10_s6 (
    .F(state_10_14),
    .I0(state_0[11]),
    .I1(state_9_13),
    .I2(n643_18) 
);
defparam state_10_s6.INIT=8'hF8;
  LUT4 n655_s6 (
    .F(n655_13),
    .I0(n655_8),
    .I1(n653_21),
    .I2(n653_20),
    .I3(state_0[4]) 
);
defparam n655_s6.INIT=16'hBF00;
  LUT4 state_4_s4 (
    .F(state_4_10),
    .I0(n653_27),
    .I1(n655_8),
    .I2(n653_21),
    .I3(n653_20) 
);
defparam state_4_s4.INIT=16'hEFFF;
  LUT4 n701_s24 (
    .F(n701_29),
    .I0(n705_30),
    .I1(cycle_count[9]),
    .I2(cycle_count[7]),
    .I3(cycle_count[8]) 
);
defparam n701_s24.INIT=16'h8000;
  DFFC state_14_s0 (
    .Q(state_0[14]),
    .D(n633_11),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
defparam state_14_s0.INIT=1'b0;
  DFFC state_13_s0 (
    .Q(state_0[13]),
    .D(state_0[14]),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
defparam state_13_s0.INIT=1'b0;
  DFFC state_12_s0 (
    .Q(state_0[12]),
    .D(n637_6),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
defparam state_12_s0.INIT=1'b0;
  DFFC state_7_s0 (
    .Q(state_0[7]),
    .D(n647_9),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
defparam state_7_s0.INIT=1'b0;
  DFFC state_3_s0 (
    .Q(state_0[3]),
    .D(n655_13),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
defparam state_3_s0.INIT=1'b0;
  DFFC state_0_s0 (
    .Q(state[0]),
    .D(n661_12),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
defparam state_0_s0.INIT=1'b0;
  DFFCE se_s2 (
    .Q(se),
    .D(state_0[14]),
    .CLK(clk_i_d),
    .CE(se_9),
    .CLEAR(n91_6) 
);
defparam se_s2.INIT=1'b0;
  DFFCE xe_s2 (
    .Q(xe),
    .D(n663_28),
    .CLK(clk_i_d),
    .CE(n663_32),
    .CLEAR(n91_6) 
);
defparam xe_s2.INIT=1'b0;
  DFFCE ye_s2 (
    .Q(ye),
    .D(n665_21),
    .CLK(clk_i_d),
    .CE(n665_27),
    .CLEAR(n91_6) 
);
defparam ye_s2.INIT=1'b0;
  DFFCE erase_s4 (
    .Q(erase),
    .D(n670_17),
    .CLK(clk_i_d),
    .CE(n670_23),
    .CLEAR(n91_6) 
);
defparam erase_s4.INIT=1'b0;
  DFFCE nvstr_s2 (
    .Q(nvstr),
    .D(n672_23),
    .CLK(clk_i_d),
    .CE(n672_27),
    .CLEAR(n91_6) 
);
defparam nvstr_s2.INIT=1'b0;
  DFFCE prog_s1 (
    .Q(prog),
    .D(state_0[7]),
    .CLK(clk_i_d),
    .CE(n726_9),
    .CLEAR(n91_6) 
);
defparam prog_s1.INIT=1'b0;
  DFFCE cycle_count_21_s1 (
    .Q(cycle_count[21]),
    .D(n681_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_21_s1.INIT=1'b0;
  DFFCE cycle_count_20_s1 (
    .Q(cycle_count[20]),
    .D(n683_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_20_s1.INIT=1'b0;
  DFFCE cycle_count_19_s1 (
    .Q(cycle_count[19]),
    .D(n685_28),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_19_s1.INIT=1'b0;
  DFFCE cycle_count_18_s1 (
    .Q(cycle_count[18]),
    .D(n687_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_18_s1.INIT=1'b0;
  DFFCE cycle_count_17_s1 (
    .Q(cycle_count[17]),
    .D(n689_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_17_s1.INIT=1'b0;
  DFFCE cycle_count_16_s1 (
    .Q(cycle_count[16]),
    .D(n691_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_16_s1.INIT=1'b0;
  DFFCE cycle_count_15_s1 (
    .Q(cycle_count[15]),
    .D(n693_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_15_s1.INIT=1'b0;
  DFFCE cycle_count_14_s1 (
    .Q(cycle_count[14]),
    .D(n695_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_14_s1.INIT=1'b0;
  DFFCE cycle_count_13_s1 (
    .Q(cycle_count[13]),
    .D(n697_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_13_s1.INIT=1'b0;
  DFFCE cycle_count_12_s1 (
    .Q(cycle_count[12]),
    .D(n699_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_12_s1.INIT=1'b0;
  DFFCE cycle_count_11_s1 (
    .Q(cycle_count[11]),
    .D(n701_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_11_s1.INIT=1'b0;
  DFFCE cycle_count_10_s1 (
    .Q(cycle_count[10]),
    .D(n703_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_10_s1.INIT=1'b0;
  DFFCE cycle_count_9_s1 (
    .Q(cycle_count[9]),
    .D(n705_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_9_s1.INIT=1'b0;
  DFFCE cycle_count_8_s1 (
    .Q(cycle_count[8]),
    .D(n707_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_8_s1.INIT=1'b0;
  DFFCE cycle_count_7_s1 (
    .Q(cycle_count[7]),
    .D(n709_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_7_s1.INIT=1'b0;
  DFFCE cycle_count_6_s1 (
    .Q(cycle_count[6]),
    .D(n711_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_6_s1.INIT=1'b0;
  DFFCE cycle_count_5_s1 (
    .Q(cycle_count[5]),
    .D(n713_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_5_s1.INIT=1'b0;
  DFFCE cycle_count_4_s1 (
    .Q(cycle_count[4]),
    .D(n715_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_4_s1.INIT=1'b0;
  DFFCE cycle_count_3_s1 (
    .Q(cycle_count[3]),
    .D(n717_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_3_s1.INIT=1'b0;
  DFFCE cycle_count_2_s1 (
    .Q(cycle_count[2]),
    .D(n719_28),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_2_s1.INIT=1'b0;
  DFFCE cycle_count_1_s1 (
    .Q(cycle_count[1]),
    .D(n721_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_1_s1.INIT=1'b0;
  DFFCE cycle_count_0_s1 (
    .Q(cycle_count[0]),
    .D(n723_26),
    .CLK(clk_i_d),
    .CE(n677_26),
    .CLEAR(n91_6) 
);
defparam cycle_count_0_s1.INIT=1'b0;
  DFFCE wb_err_o_s2 (
    .Q(uflash_err_i),
    .D(n675_21),
    .CLK(clk_i_d),
    .CE(n675_23),
    .CLEAR(n91_6) 
);
defparam wb_err_o_s2.INIT=1'b0;
  DFFCE state_11_s1 (
    .Q(state_0[11]),
    .D(state_0[12]),
    .CLK(clk_i_d),
    .CE(state_11_8),
    .CLEAR(n91_6) 
);
defparam state_11_s1.INIT=1'b0;
  DFFCE state_10_s1 (
    .Q(state_0[10]),
    .D(n641_17),
    .CLK(clk_i_d),
    .CE(state_10_14),
    .CLEAR(n91_6) 
);
defparam state_10_s1.INIT=1'b0;
  DFFCE state_9_s1 (
    .Q(state_0[9]),
    .D(n643_30),
    .CLK(clk_i_d),
    .CE(state_9_13),
    .CLEAR(n91_6) 
);
defparam state_9_s1.INIT=1'b0;
  DFFCE state_8_s1 (
    .Q(state_0[8]),
    .D(n645_17),
    .CLK(clk_i_d),
    .CE(state_8_10),
    .CLEAR(n91_6) 
);
defparam state_8_s1.INIT=1'b0;
  DFFCE state_6_s1 (
    .Q(state_0[6]),
    .D(state_0[7]),
    .CLK(clk_i_d),
    .CE(state_6_8),
    .CLEAR(n91_6) 
);
defparam state_6_s1.INIT=1'b0;
  DFFCE state_5_s1 (
    .Q(state_0[5]),
    .D(n651_17),
    .CLK(clk_i_d),
    .CE(state_5_10),
    .CLEAR(n91_6) 
);
defparam state_5_s1.INIT=1'b0;
  DFFCE state_4_s1 (
    .Q(state_0[4]),
    .D(n653_27),
    .CLK(clk_i_d),
    .CE(state_4_10),
    .CLEAR(n91_6) 
);
defparam state_4_s1.INIT=1'b0;
  DFFCE state_2_s1 (
    .Q(state_0[2]),
    .D(state_0[3]),
    .CLK(clk_i_d),
    .CE(state_2_8),
    .CLEAR(n91_6) 
);
defparam state_2_s1.INIT=1'b0;
  DFFCE state_1_s1 (
    .Q(state_0[1]),
    .D(n659_17),
    .CLK(clk_i_d),
    .CE(state_1_10),
    .CLEAR(n91_6) 
);
defparam state_1_s1.INIT=1'b0;
  DFFPE state_15_s1 (
    .Q(state_0[15]),
    .D(state[0]),
    .CLK(clk_i_d),
    .CE(state_15_8),
    .PRESET(n91_6) 
);
defparam state_15_s1.INIT=1'b1;
  INV n91_s2 (
    .O(n91_6),
    .I(rstn_i_d) 
);
  Gowin_User_Flash flash_inst (
    .xe(xe),
    .ye(ye),
    .se(se),
    .erase(erase),
    .prog(prog),
    .nvstr(nvstr),
    .xbus_adr_o(xbus_adr_o[16:2]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .uflash_dat_i(uflash_dat_i[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uflash */
module neorv32_sys_reset (
  clk_i_d,
  n91_6,
  \dm_reg.ndmreset ,
  \dm_reg.dmactive ,
  rstn_ext,
  rstn_sys
)
;
input clk_i_d;
input n91_6;
input \dm_reg.ndmreset ;
input \dm_reg.dmactive ;
output rstn_ext;
output rstn_sys;
wire n8_4;
wire n18_3;
wire n15_5;
wire n12_9;
wire n13_9;
wire n14_9;
wire [3:0] sreg_ext;
wire [3:0] sreg_sys;
wire VCC;
wire GND;
  LUT4 n8_s0 (
    .F(n8_4),
    .I0(sreg_ext[3]),
    .I1(sreg_ext[2]),
    .I2(sreg_ext[1]),
    .I3(sreg_ext[0]) 
);
defparam n8_s0.INIT=16'h8000;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(sreg_sys[3]),
    .I1(sreg_sys[2]),
    .I2(sreg_sys[1]),
    .I3(sreg_sys[0]) 
);
defparam n18_s0.INIT=16'h8000;
  LUT2 n15_s1 (
    .F(n15_5),
    .I0(\dm_reg.ndmreset ),
    .I1(\dm_reg.dmactive ) 
);
defparam n15_s1.INIT=4'h7;
  LUT3 n12_s3 (
    .F(n12_9),
    .I0(sreg_sys[2]),
    .I1(\dm_reg.ndmreset ),
    .I2(\dm_reg.dmactive ) 
);
defparam n12_s3.INIT=8'h2A;
  LUT3 n13_s3 (
    .F(n13_9),
    .I0(sreg_sys[1]),
    .I1(\dm_reg.ndmreset ),
    .I2(\dm_reg.dmactive ) 
);
defparam n13_s3.INIT=8'h2A;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(sreg_sys[0]),
    .I1(\dm_reg.ndmreset ),
    .I2(\dm_reg.dmactive ) 
);
defparam n14_s3.INIT=8'h2A;
  DFFC sreg_ext_2_s0 (
    .Q(sreg_ext[2]),
    .D(sreg_ext[1]),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_ext_1_s0 (
    .Q(sreg_ext[1]),
    .D(sreg_ext[0]),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_ext_0_s0 (
    .Q(sreg_ext[0]),
    .D(VCC),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC rstn_ext_o_s0 (
    .Q(rstn_ext),
    .D(n8_4),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_sys_3_s0 (
    .Q(sreg_sys[3]),
    .D(n12_9),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_sys_2_s0 (
    .Q(sreg_sys[2]),
    .D(n13_9),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_sys_1_s0 (
    .Q(sreg_sys[1]),
    .D(n14_9),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_sys_0_s0 (
    .Q(sreg_sys[0]),
    .D(n15_5),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC rstn_sys_o_s0 (
    .Q(rstn_sys),
    .D(n18_3),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  DFFC sreg_ext_3_s0 (
    .Q(sreg_ext[3]),
    .D(sreg_ext[2]),
    .CLK(clk_i_d),
    .CLEAR(n91_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_sys_reset */
module neorv32_sys_clock (
  clk_i_d,
  rstn_sys,
  n4_6,
  cnt_0,
  cnt_1,
  cnt_2,
  cnt_5,
  cnt_6,
  cnt_9,
  cnt_10,
  cnt_11,
  cnt2_0,
  cnt2_1,
  cnt2_2,
  cnt2_5,
  cnt2_6,
  cnt2_9,
  cnt2_10,
  cnt2_11
)
;
input clk_i_d;
input rstn_sys;
output n4_6;
output cnt_0;
output cnt_1;
output cnt_2;
output cnt_5;
output cnt_6;
output cnt_9;
output cnt_10;
output cnt_11;
output cnt2_0;
output cnt2_1;
output cnt2_2;
output cnt2_5;
output cnt2_6;
output cnt2_9;
output cnt2_10;
output cnt2_11;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n18_6;
wire [8:3] cnt_3;
wire VCC;
wire GND;
  DFFC cnt_10_s0 (
    .Q(cnt_10),
    .D(n8_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_9_s0 (
    .Q(cnt_9),
    .D(n9_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_8_s0 (
    .Q(cnt_3[8]),
    .D(n10_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_7_s0 (
    .Q(cnt_3[7]),
    .D(n11_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_6_s0 (
    .Q(cnt_6),
    .D(n12_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_5_s0 (
    .Q(cnt_5),
    .D(n13_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_4_s0 (
    .Q(cnt_3[4]),
    .D(n14_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_3_s0 (
    .Q(cnt_3[3]),
    .D(n15_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_2_s0 (
    .Q(cnt_2),
    .D(n16_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_1_s0 (
    .Q(cnt_1),
    .D(n17_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_0_s0 (
    .Q(cnt_0),
    .D(n18_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_11_s0 (
    .Q(cnt2_11),
    .D(cnt_11),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_10_s0 (
    .Q(cnt2_10),
    .D(cnt_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_9_s0 (
    .Q(cnt2_9),
    .D(cnt_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_6_s0 (
    .Q(cnt2_6),
    .D(cnt_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_5_s0 (
    .Q(cnt2_5),
    .D(cnt_5),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_2_s0 (
    .Q(cnt2_2),
    .D(cnt_2),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_1_s0 (
    .Q(cnt2_1),
    .D(cnt_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt2_0_s0 (
    .Q(cnt2_0),
    .D(cnt_0),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_11_s0 (
    .Q(cnt_11),
    .D(n7_1),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(cnt_1),
    .I1(cnt_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(cnt_2),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(cnt_3[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(cnt_3[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(cnt_5),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(cnt_6),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(cnt_3[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(cnt_3[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(cnt_9),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(cnt_10),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(cnt_11),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n4_s2 (
    .O(n4_6),
    .I(rstn_sys) 
);
  INV n18_s2 (
    .O(n18_6),
    .I(cnt_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_sys_clock */
module neorv32_cpu_frontend_ipb (
  n16_7,
  clk_i_d,
  n4_6,
  \icache_rsp[0].err ,
  n10_10,
  n17_10,
  n9_10,
  \exe_engine_nxt.ir_31_8 ,
  \fetch.restart ,
  \icache_rsp[0].data ,
  \ipb.we ,
  \exe_engine.state ,
  \frontend.fault ,
  r_pnt,
  \frontend.instr ,
  w_pnt
)
;
input n16_7;
input clk_i_d;
input n4_6;
input \icache_rsp[0].err ;
input n10_10;
input n17_10;
input n9_10;
input \exe_engine_nxt.ir_31_8 ;
input \fetch.restart ;
input [15:0] \icache_rsp[0].data ;
input [0:0] \ipb.we ;
input [10:10] \exe_engine.state ;
output \frontend.fault ;
output [1:0] r_pnt;
output [15:0] \frontend.instr ;
output [1:0] w_pnt;
wire r_pnt_1_12;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 r_pnt_1_s5 (
    .F(r_pnt_1_12),
    .I0(\exe_engine_nxt.ir_31_8 ),
    .I1(\exe_engine.state [10]),
    .I2(\fetch.restart ) 
);
defparam r_pnt_1_s5.INIT=8'hF4;
  DFFCE r_pnt_1_s1 (
    .Q(r_pnt[1]),
    .D(n16_7),
    .CLK(clk_i_d),
    .CE(r_pnt_1_12),
    .CLEAR(n4_6) 
);
defparam r_pnt_1_s1.INIT=1'b0;
  DFFC w_pnt_0_s5 (
    .Q(w_pnt[0]),
    .D(n10_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam w_pnt_0_s5.INIT=1'b0;
  DFFC r_pnt_0_s4 (
    .Q(r_pnt[0]),
    .D(n17_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam r_pnt_0_s4.INIT=1'b0;
  DFFC w_pnt_1_s3 (
    .Q(w_pnt[1]),
    .D(n9_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam w_pnt_1_s3.INIT=1'b0;
  RAM16SDP4 ipb_ipb_0_0_s (
    .DO(\frontend.instr [3:0]),
    .DI(\icache_rsp[0].data [3:0]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_1_s (
    .DO(\frontend.instr [7:4]),
    .DI(\icache_rsp[0].data [7:4]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_2_s (
    .DO(\frontend.instr [11:8]),
    .DI(\icache_rsp[0].data [11:8]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_3_s (
    .DO(\frontend.instr [15:12]),
    .DI(\icache_rsp[0].data [15:12]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_4_s (
    .DO({DO[3:1],\frontend.fault }),
    .DI({GND,GND,GND,\icache_rsp[0].err }),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_frontend_ipb */
module neorv32_cpu_frontend_ipb_0 (
  clk_i_d,
  \fetch.restart ,
  \exe_engine_nxt.ir_31_8 ,
  \icache_rsp[0].data ,
  w_pnt,
  r_pnt,
  \ipb.we ,
  \exe_engine.state ,
  n16_7,
  n10_10,
  n17_10,
  n9_10,
  \frontend.instr 
)
;
input clk_i_d;
input \fetch.restart ;
input \exe_engine_nxt.ir_31_8 ;
input [31:16] \icache_rsp[0].data ;
input [1:0] w_pnt;
input [1:0] r_pnt;
input [0:0] \ipb.we ;
input [10:10] \exe_engine.state ;
output n16_7;
output n10_10;
output n17_10;
output n9_10;
output [31:16] \frontend.instr ;
wire VCC;
wire GND;
  LUT3 n16_s2 (
    .F(n16_7),
    .I0(\fetch.restart ),
    .I1(r_pnt[0]),
    .I2(r_pnt[1]) 
);
defparam n16_s2.INIT=8'h14;
  LUT3 n10_s4 (
    .F(n10_10),
    .I0(\fetch.restart ),
    .I1(w_pnt[0]),
    .I2(\ipb.we [0]) 
);
defparam n10_s4.INIT=8'h14;
  LUT4 n17_s4 (
    .F(n17_10),
    .I0(\exe_engine_nxt.ir_31_8 ),
    .I1(\exe_engine.state [10]),
    .I2(\fetch.restart ),
    .I3(r_pnt[0]) 
);
defparam n17_s4.INIT=16'h0B04;
  LUT4 n9_s4 (
    .F(n9_10),
    .I0(w_pnt[0]),
    .I1(\ipb.we [0]),
    .I2(\fetch.restart ),
    .I3(w_pnt[1]) 
);
defparam n9_s4.INIT=16'h0708;
  RAM16SDP4 ipb_ipb_0_0_s (
    .DO(\frontend.instr [19:16]),
    .DI(\icache_rsp[0].data [19:16]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_1_s (
    .DO(\frontend.instr [23:20]),
    .DI(\icache_rsp[0].data [23:20]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_2_s (
    .DO(\frontend.instr [27:24]),
    .DI(\icache_rsp[0].data [27:24]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  RAM16SDP4 ipb_ipb_0_3_s (
    .DO(\frontend.instr [31:28]),
    .DI(\icache_rsp[0].data [31:28]),
    .WAD({GND,GND,GND,w_pnt[0]}),
    .RAD({GND,GND,GND,r_pnt[0]}),
    .WRE(\ipb.we [0]),
    .CLK(clk_i_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_frontend_ipb_0 */
module neorv32_cpu_frontend (
  clk_i_d,
  n4_6,
  \icache_rsp[0].data_4_4 ,
  \icache_rsp[0].data_4_3 ,
  pending_9,
  pending,
  \io_rsp.ack ,
  xbus_terminate,
  wack,
  \trap_ctrl.exc_buf_2_9 ,
  state_nxt_1_15,
  \io_req.stb_7 ,
  b_req,
  \ctrl.cpu_debug_Z ,
  \icache_rsp[0].err ,
  \exe_engine_nxt.ir_31_8 ,
  \ctrl.pc_nxt_Z ,
  rden,
  \exe_engine.state_4 ,
  \exe_engine.state_10 ,
  \exe_engine.state_11 ,
  state,
  \icache_rsp[0].data ,
  \ipb.we_0_4 ,
  \ipb.we_0_5 ,
  \ipb.we_0_8 ,
  \ipb.we_0_9 ,
  n88_17,
  n101_16,
  n49_14,
  \ipb.we_0_12 ,
  \frontend.fault ,
  \cpu_i_req[0].addr ,
  \cpu_i_req[0].meta ,
  r_pnt,
  \frontend.instr ,
  w_pnt,
  \frontend.instr_0 
)
;
input clk_i_d;
input n4_6;
input \icache_rsp[0].data_4_4 ;
input \icache_rsp[0].data_4_3 ;
input pending_9;
input pending;
input \io_rsp.ack ;
input xbus_terminate;
input wack;
input \trap_ctrl.exc_buf_2_9 ;
input state_nxt_1_15;
input \io_req.stb_7 ;
input b_req;
input \ctrl.cpu_debug_Z ;
input \icache_rsp[0].err ;
input \exe_engine_nxt.ir_31_8 ;
input [31:2] \ctrl.pc_nxt_Z ;
input [0:0] rden;
input \exe_engine.state_4 ;
input \exe_engine.state_10 ;
input \exe_engine.state_11 ;
input [1:0] state;
input [31:0] \icache_rsp[0].data ;
output \ipb.we_0_4 ;
output \ipb.we_0_5 ;
output \ipb.we_0_8 ;
output \ipb.we_0_9 ;
output n88_17;
output n101_16;
output n49_14;
output \ipb.we_0_12 ;
output \frontend.fault ;
output [31:2] \cpu_i_req[0].addr ;
output [2:2] \cpu_i_req[0].meta ;
output [1:0] r_pnt;
output [15:0] \frontend.instr ;
output [1:0] w_pnt;
output [31:16] \frontend.instr_0 ;
wire n83_22;
wire n85_14;
wire n86_14;
wire n87_14;
wire n88_14;
wire n89_14;
wire n90_14;
wire n91_14;
wire n92_14;
wire n93_14;
wire n94_14;
wire n95_14;
wire n96_14;
wire n97_14;
wire n98_14;
wire n99_14;
wire n100_14;
wire n101_14;
wire n102_14;
wire n103_14;
wire n104_14;
wire n105_14;
wire n106_14;
wire n107_14;
wire n108_14;
wire n109_14;
wire n110_14;
wire n111_14;
wire n112_14;
wire n113_14;
wire n114_14;
wire \fetch.pc_31_6 ;
wire \ipb.we_0_7 ;
wire n83_23;
wire n85_15;
wire n86_15;
wire n87_15;
wire n88_15;
wire n89_15;
wire n90_15;
wire n91_15;
wire n92_15;
wire n93_15;
wire n94_15;
wire n95_15;
wire n96_15;
wire n97_15;
wire n99_15;
wire n100_15;
wire n100_16;
wire n101_15;
wire n102_15;
wire n103_15;
wire n104_15;
wire n104_16;
wire n105_15;
wire n106_15;
wire n107_15;
wire n108_15;
wire n109_15;
wire n110_15;
wire n110_16;
wire n111_15;
wire n112_15;
wire n113_15;
wire \fetch.state_1_10 ;
wire \fetch.state_1_11 ;
wire n49_11;
wire n49_12;
wire n85_16;
wire n88_18;
wire n89_17;
wire n93_16;
wire n93_17;
wire n96_16;
wire n97_16;
wire n100_18;
wire n104_17;
wire \ipb.we_0_10 ;
wire n85_17;
wire n107_18;
wire n84_13;
wire n92_18;
wire n98_17;
wire n88_20;
wire n100_20;
wire n89_19;
wire \fetch.state_0_9 ;
wire n90_18;
wire n118_14;
wire \fetch.restart ;
wire n16_7;
wire n10_10;
wire n17_10;
wire n9_10;
wire [0:0] \ipb.we ;
wire [1:0] \fetch.state ;
wire VCC;
wire GND;
  LUT4 \ipb.we_0_s0  (
    .F(\ipb.we [0]),
    .I0(\ipb.we_0_4 ),
    .I1(\ipb.we_0_5 ),
    .I2(\ipb.we_0_12 ),
    .I3(\ipb.we_0_7 ) 
);
defparam \ipb.we_0_s0 .INIT=16'hB000;
  LUT3 n83_s14 (
    .F(n83_22),
    .I0(n83_23),
    .I1(\fetch.state [1]),
    .I2(\fetch.state [0]) 
);
defparam n83_s14.INIT=8'h0B;
  LUT3 n85_s8 (
    .F(n85_14),
    .I0(n85_15),
    .I1(\ctrl.pc_nxt_Z [31]),
    .I2(\fetch.state [1]) 
);
defparam n85_s8.INIT=8'hAC;
  LUT4 n86_s8 (
    .F(n86_14),
    .I0(\fetch.state [0]),
    .I1(n86_15),
    .I2(\ctrl.pc_nxt_Z [30]),
    .I3(\fetch.state [1]) 
);
defparam n86_s8.INIT=16'h44F0;
  LUT3 n87_s8 (
    .F(n87_14),
    .I0(n87_15),
    .I1(\ctrl.pc_nxt_Z [29]),
    .I2(\fetch.state [1]) 
);
defparam n87_s8.INIT=8'hAC;
  LUT4 n88_s8 (
    .F(n88_14),
    .I0(n88_15),
    .I1(\cpu_i_req[0].addr [28]),
    .I2(n88_20),
    .I3(\ipb.we_0_7 ) 
);
defparam n88_s8.INIT=16'hBEAA;
  LUT3 n89_s8 (
    .F(n89_14),
    .I0(n89_15),
    .I1(\ctrl.pc_nxt_Z [27]),
    .I2(\fetch.state [1]) 
);
defparam n89_s8.INIT=8'hAC;
  LUT3 n90_s8 (
    .F(n90_14),
    .I0(n90_15),
    .I1(\ctrl.pc_nxt_Z [26]),
    .I2(\fetch.state [1]) 
);
defparam n90_s8.INIT=8'hAC;
  LUT3 n91_s8 (
    .F(n91_14),
    .I0(n91_15),
    .I1(\ctrl.pc_nxt_Z [25]),
    .I2(\fetch.state [1]) 
);
defparam n91_s8.INIT=8'hAC;
  LUT3 n92_s8 (
    .F(n92_14),
    .I0(n92_15),
    .I1(\ctrl.pc_nxt_Z [24]),
    .I2(\fetch.state [1]) 
);
defparam n92_s8.INIT=8'hAC;
  LUT4 n93_s8 (
    .F(n93_14),
    .I0(\fetch.state [0]),
    .I1(n93_15),
    .I2(\ctrl.pc_nxt_Z [23]),
    .I3(\fetch.state [1]) 
);
defparam n93_s8.INIT=16'h44F0;
  LUT4 n94_s8 (
    .F(n94_14),
    .I0(\fetch.state [0]),
    .I1(n94_15),
    .I2(\ctrl.pc_nxt_Z [22]),
    .I3(\fetch.state [1]) 
);
defparam n94_s8.INIT=16'h44F0;
  LUT3 n95_s8 (
    .F(n95_14),
    .I0(n95_15),
    .I1(\ctrl.pc_nxt_Z [21]),
    .I2(\fetch.state [1]) 
);
defparam n95_s8.INIT=8'hAC;
  LUT3 n96_s8 (
    .F(n96_14),
    .I0(n96_15),
    .I1(\ctrl.pc_nxt_Z [20]),
    .I2(\fetch.state [1]) 
);
defparam n96_s8.INIT=8'hAC;
  LUT4 n97_s8 (
    .F(n97_14),
    .I0(\fetch.state [0]),
    .I1(n97_15),
    .I2(\ctrl.pc_nxt_Z [19]),
    .I3(\fetch.state [1]) 
);
defparam n97_s8.INIT=16'h44F0;
  LUT4 n98_s8 (
    .F(n98_14),
    .I0(\fetch.state [0]),
    .I1(n98_17),
    .I2(\ctrl.pc_nxt_Z [18]),
    .I3(\fetch.state [1]) 
);
defparam n98_s8.INIT=16'h44F0;
  LUT3 n99_s8 (
    .F(n99_14),
    .I0(n99_15),
    .I1(\ctrl.pc_nxt_Z [17]),
    .I2(\fetch.state [1]) 
);
defparam n99_s8.INIT=8'hAC;
  LUT4 n100_s8 (
    .F(n100_14),
    .I0(n100_15),
    .I1(\cpu_i_req[0].addr [16]),
    .I2(n100_16),
    .I3(\ipb.we_0_7 ) 
);
defparam n100_s8.INIT=16'hBEAA;
  LUT4 n101_s8 (
    .F(n101_14),
    .I0(\fetch.state [0]),
    .I1(n101_15),
    .I2(\ctrl.pc_nxt_Z [15]),
    .I3(\fetch.state [1]) 
);
defparam n101_s8.INIT=16'h44F0;
  LUT3 n102_s8 (
    .F(n102_14),
    .I0(n102_15),
    .I1(\ctrl.pc_nxt_Z [14]),
    .I2(\fetch.state [1]) 
);
defparam n102_s8.INIT=8'hAC;
  LUT3 n103_s8 (
    .F(n103_14),
    .I0(n103_15),
    .I1(\ctrl.pc_nxt_Z [13]),
    .I2(\fetch.state [1]) 
);
defparam n103_s8.INIT=8'hAC;
  LUT4 n104_s8 (
    .F(n104_14),
    .I0(n104_15),
    .I1(\cpu_i_req[0].addr [12]),
    .I2(n104_16),
    .I3(\ipb.we_0_7 ) 
);
defparam n104_s8.INIT=16'hBEAA;
  LUT4 n105_s8 (
    .F(n105_14),
    .I0(n105_15),
    .I1(\ipb.we_0_7 ),
    .I2(\fetch.state [1]),
    .I3(\ctrl.pc_nxt_Z [11]) 
);
defparam n105_s8.INIT=16'h8F88;
  LUT3 n106_s8 (
    .F(n106_14),
    .I0(n106_15),
    .I1(\ctrl.pc_nxt_Z [10]),
    .I2(\fetch.state [1]) 
);
defparam n106_s8.INIT=8'hAC;
  LUT4 n107_s8 (
    .F(n107_14),
    .I0(n107_15),
    .I1(\cpu_i_req[0].addr [9]),
    .I2(n107_18),
    .I3(\ipb.we_0_7 ) 
);
defparam n107_s8.INIT=16'hBEAA;
  LUT4 n108_s8 (
    .F(n108_14),
    .I0(\fetch.state [0]),
    .I1(n108_15),
    .I2(\ctrl.pc_nxt_Z [8]),
    .I3(\fetch.state [1]) 
);
defparam n108_s8.INIT=16'h44F0;
  LUT3 n109_s8 (
    .F(n109_14),
    .I0(n109_15),
    .I1(\ctrl.pc_nxt_Z [7]),
    .I2(\fetch.state [1]) 
);
defparam n109_s8.INIT=8'hAC;
  LUT4 n110_s8 (
    .F(n110_14),
    .I0(n110_15),
    .I1(\cpu_i_req[0].addr [6]),
    .I2(n110_16),
    .I3(\ipb.we_0_7 ) 
);
defparam n110_s8.INIT=16'hBEAA;
  LUT4 n111_s8 (
    .F(n111_14),
    .I0(\fetch.state [0]),
    .I1(n111_15),
    .I2(\ctrl.pc_nxt_Z [5]),
    .I3(\fetch.state [1]) 
);
defparam n111_s8.INIT=16'h44F0;
  LUT3 n112_s8 (
    .F(n112_14),
    .I0(n112_15),
    .I1(\ctrl.pc_nxt_Z [4]),
    .I2(\fetch.state [1]) 
);
defparam n112_s8.INIT=8'hAC;
  LUT3 n113_s8 (
    .F(n113_14),
    .I0(n113_15),
    .I1(\ctrl.pc_nxt_Z [3]),
    .I2(\fetch.state [1]) 
);
defparam n113_s8.INIT=8'hAC;
  LUT4 n114_s8 (
    .F(n114_14),
    .I0(\cpu_i_req[0].addr [2]),
    .I1(\fetch.state [0]),
    .I2(\ctrl.pc_nxt_Z [2]),
    .I3(\fetch.state [1]) 
);
defparam n114_s8.INIT=16'h11F0;
  LUT3 \fetch.pc_31_s3  (
    .F(\fetch.pc_31_6 ),
    .I0(\fetch.state_1_10 ),
    .I1(\fetch.state [0]),
    .I2(\fetch.state [1]) 
);
defparam \fetch.pc_31_s3 .INIT=8'hE3;
  LUT4 \ipb.we_0_s1  (
    .F(\ipb.we_0_4 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(pending_9),
    .I3(pending) 
);
defparam \ipb.we_0_s1 .INIT=16'h1F00;
  LUT4 \ipb.we_0_s2  (
    .F(\ipb.we_0_5 ),
    .I0(\io_rsp.ack ),
    .I1(xbus_terminate),
    .I2(rden[0]),
    .I3(wack) 
);
defparam \ipb.we_0_s2 .INIT=16'h0001;
  LUT2 \ipb.we_0_s4  (
    .F(\ipb.we_0_7 ),
    .I0(\fetch.state [0]),
    .I1(\fetch.state [1]) 
);
defparam \ipb.we_0_s4 .INIT=4'h4;
  LUT4 n83_s15 (
    .F(n83_23),
    .I0(\trap_ctrl.exc_buf_2_9 ),
    .I1(\exe_engine.state_4 ),
    .I2(\exe_engine.state_11 ),
    .I3(\fetch.restart ) 
);
defparam n83_s15.INIT=16'h000B;
  LUT4 n85_s9 (
    .F(n85_15),
    .I0(n100_16),
    .I1(n85_16),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [31]) 
);
defparam n85_s9.INIT=16'h0708;
  LUT4 n86_s9 (
    .F(n86_15),
    .I0(\cpu_i_req[0].addr [29]),
    .I1(\cpu_i_req[0].addr [28]),
    .I2(n88_20),
    .I3(\cpu_i_req[0].addr [30]) 
);
defparam n86_s9.INIT=16'h7F80;
  LUT4 n87_s9 (
    .F(n87_15),
    .I0(\cpu_i_req[0].addr [28]),
    .I1(n88_20),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [29]) 
);
defparam n87_s9.INIT=16'h0708;
  LUT2 n88_s9 (
    .F(n88_15),
    .I0(\fetch.state [1]),
    .I1(\ctrl.pc_nxt_Z [28]) 
);
defparam n88_s9.INIT=4'h4;
  LUT4 n89_s9 (
    .F(n89_15),
    .I0(n89_19),
    .I1(n89_17),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [27]) 
);
defparam n89_s9.INIT=16'h0708;
  LUT4 n90_s9 (
    .F(n90_15),
    .I0(n100_16),
    .I1(n90_18),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [26]) 
);
defparam n90_s9.INIT=16'h0708;
  LUT3 n91_s9 (
    .F(n91_15),
    .I0(\fetch.state [0]),
    .I1(\cpu_i_req[0].addr [25]),
    .I2(n88_18) 
);
defparam n91_s9.INIT=8'h14;
  LUT4 n92_s9 (
    .F(n92_15),
    .I0(n100_16),
    .I1(n92_18),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [24]) 
);
defparam n92_s9.INIT=16'h0708;
  LUT4 n93_s9 (
    .F(n93_15),
    .I0(n93_16),
    .I1(n100_16),
    .I2(n93_17),
    .I3(\cpu_i_req[0].addr [23]) 
);
defparam n93_s9.INIT=16'h7F80;
  LUT4 n94_s9 (
    .F(n94_15),
    .I0(\cpu_i_req[0].addr [21]),
    .I1(n100_16),
    .I2(n93_17),
    .I3(\cpu_i_req[0].addr [22]) 
);
defparam n94_s9.INIT=16'h7F80;
  LUT4 n95_s9 (
    .F(n95_15),
    .I0(n100_16),
    .I1(n93_17),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [21]) 
);
defparam n95_s9.INIT=16'h0708;
  LUT4 n96_s9 (
    .F(n96_15),
    .I0(n100_16),
    .I1(n96_16),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [20]) 
);
defparam n96_s9.INIT=16'h0708;
  LUT4 n97_s9 (
    .F(n97_15),
    .I0(\cpu_i_req[0].addr [18]),
    .I1(n97_16),
    .I2(n89_19),
    .I3(\cpu_i_req[0].addr [19]) 
);
defparam n97_s9.INIT=16'h7F80;
  LUT4 n99_s9 (
    .F(n99_15),
    .I0(\cpu_i_req[0].addr [16]),
    .I1(n100_16),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [17]) 
);
defparam n99_s9.INIT=16'h0708;
  LUT2 n100_s9 (
    .F(n100_15),
    .I0(\fetch.state [1]),
    .I1(\ctrl.pc_nxt_Z [16]) 
);
defparam n100_s9.INIT=4'h4;
  LUT3 n100_s10 (
    .F(n100_16),
    .I0(n100_20),
    .I1(n107_18),
    .I2(n100_18) 
);
defparam n100_s10.INIT=8'h80;
  LUT4 n101_s9 (
    .F(n101_15),
    .I0(\cpu_i_req[0].addr [14]),
    .I1(n101_16),
    .I2(n104_16),
    .I3(\cpu_i_req[0].addr [15]) 
);
defparam n101_s9.INIT=16'h7F80;
  LUT4 n102_s9 (
    .F(n102_15),
    .I0(n101_16),
    .I1(n104_16),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [14]) 
);
defparam n102_s9.INIT=16'h0708;
  LUT4 n103_s9 (
    .F(n103_15),
    .I0(\cpu_i_req[0].addr [12]),
    .I1(n104_16),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [13]) 
);
defparam n103_s9.INIT=16'h0708;
  LUT2 n104_s9 (
    .F(n104_15),
    .I0(\fetch.state [1]),
    .I1(\ctrl.pc_nxt_Z [12]) 
);
defparam n104_s9.INIT=4'h4;
  LUT3 n104_s10 (
    .F(n104_16),
    .I0(n110_16),
    .I1(n104_17),
    .I2(n100_18) 
);
defparam n104_s10.INIT=8'h80;
  LUT4 n105_s9 (
    .F(n105_15),
    .I0(\cpu_i_req[0].addr [10]),
    .I1(\cpu_i_req[0].addr [9]),
    .I2(n107_18),
    .I3(\cpu_i_req[0].addr [11]) 
);
defparam n105_s9.INIT=16'h7F80;
  LUT4 n106_s9 (
    .F(n106_15),
    .I0(\cpu_i_req[0].addr [9]),
    .I1(n107_18),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [10]) 
);
defparam n106_s9.INIT=16'h0708;
  LUT2 n107_s9 (
    .F(n107_15),
    .I0(\fetch.state [1]),
    .I1(\ctrl.pc_nxt_Z [9]) 
);
defparam n107_s9.INIT=4'h4;
  LUT4 n108_s9 (
    .F(n108_15),
    .I0(\cpu_i_req[0].addr [7]),
    .I1(\cpu_i_req[0].addr [6]),
    .I2(n110_16),
    .I3(\cpu_i_req[0].addr [8]) 
);
defparam n108_s9.INIT=16'h7F80;
  LUT4 n109_s9 (
    .F(n109_15),
    .I0(\cpu_i_req[0].addr [6]),
    .I1(n110_16),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [7]) 
);
defparam n109_s9.INIT=16'h0708;
  LUT2 n110_s9 (
    .F(n110_15),
    .I0(\fetch.state [1]),
    .I1(\ctrl.pc_nxt_Z [6]) 
);
defparam n110_s9.INIT=4'h4;
  LUT4 n110_s10 (
    .F(n110_16),
    .I0(\cpu_i_req[0].addr [5]),
    .I1(\cpu_i_req[0].addr [4]),
    .I2(\cpu_i_req[0].addr [3]),
    .I3(\cpu_i_req[0].addr [2]) 
);
defparam n110_s10.INIT=16'h8000;
  LUT4 n111_s9 (
    .F(n111_15),
    .I0(\cpu_i_req[0].addr [4]),
    .I1(\cpu_i_req[0].addr [3]),
    .I2(\cpu_i_req[0].addr [2]),
    .I3(\cpu_i_req[0].addr [5]) 
);
defparam n111_s9.INIT=16'h7F80;
  LUT4 n112_s9 (
    .F(n112_15),
    .I0(\cpu_i_req[0].addr [3]),
    .I1(\cpu_i_req[0].addr [2]),
    .I2(\fetch.state [0]),
    .I3(\cpu_i_req[0].addr [4]) 
);
defparam n112_s9.INIT=16'h0708;
  LUT3 n113_s9 (
    .F(n113_15),
    .I0(\fetch.state [0]),
    .I1(\cpu_i_req[0].addr [3]),
    .I2(\cpu_i_req[0].addr [2]) 
);
defparam n113_s9.INIT=8'h14;
  LUT3 \fetch.state_1_s5  (
    .F(\fetch.state_1_10 ),
    .I0(\ipb.we_0_4 ),
    .I1(\ipb.we_0_5 ),
    .I2(\ipb.we_0_12 ) 
);
defparam \fetch.state_1_s5 .INIT=8'hB0;
  LUT4 \fetch.state_1_s6  (
    .F(\fetch.state_1_11 ),
    .I0(n49_11),
    .I1(n49_11),
    .I2(n49_12),
    .I3(n83_23) 
);
defparam \fetch.state_1_s6 .INIT=16'hE000;
  LUT4 n49_s6 (
    .F(n49_11),
    .I0(w_pnt[0]),
    .I1(r_pnt[0]),
    .I2(r_pnt[1]),
    .I3(w_pnt[1]) 
);
defparam n49_s6.INIT=16'h0990;
  LUT2 n49_s7 (
    .F(n49_12),
    .I0(\fetch.state [1]),
    .I1(\fetch.state [0]) 
);
defparam n49_s7.INIT=4'h4;
  LUT3 \ipb.we_0_s5  (
    .F(\ipb.we_0_8 ),
    .I0(state[1]),
    .I1(state_nxt_1_15),
    .I2(state[0]) 
);
defparam \ipb.we_0_s5 .INIT=8'h8E;
  LUT4 \ipb.we_0_s6  (
    .F(\ipb.we_0_9 ),
    .I0(n49_11),
    .I1(n49_11),
    .I2(n49_12),
    .I3(\ipb.we_0_10 ) 
);
defparam \ipb.we_0_s6 .INIT=16'hEF00;
  LUT4 n85_s10 (
    .F(n85_16),
    .I0(n88_17),
    .I1(\io_req.stb_7 ),
    .I2(n93_17),
    .I3(n85_17) 
);
defparam n85_s10.INIT=16'h8000;
  LUT3 n88_s11 (
    .F(n88_17),
    .I0(\cpu_i_req[0].addr [27]),
    .I1(\cpu_i_req[0].addr [26]),
    .I2(\cpu_i_req[0].addr [25]) 
);
defparam n88_s11.INIT=8'h80;
  LUT4 n88_s12 (
    .F(n88_18),
    .I0(\io_req.stb_7 ),
    .I1(n100_20),
    .I2(n93_17),
    .I3(n104_16) 
);
defparam n88_s12.INIT=16'h8000;
  LUT4 n89_s11 (
    .F(n89_17),
    .I0(\cpu_i_req[0].addr [26]),
    .I1(\cpu_i_req[0].addr [25]),
    .I2(\io_req.stb_7 ),
    .I3(n93_17) 
);
defparam n89_s11.INIT=16'h8000;
  LUT2 n93_s10 (
    .F(n93_16),
    .I0(\cpu_i_req[0].addr [22]),
    .I1(\cpu_i_req[0].addr [21]) 
);
defparam n93_s10.INIT=4'h8;
  LUT2 n93_s11 (
    .F(n93_17),
    .I0(\cpu_i_req[0].addr [20]),
    .I1(n96_16) 
);
defparam n93_s11.INIT=4'h8;
  LUT4 n96_s10 (
    .F(n96_16),
    .I0(\cpu_i_req[0].addr [19]),
    .I1(\cpu_i_req[0].addr [18]),
    .I2(\cpu_i_req[0].addr [17]),
    .I3(\cpu_i_req[0].addr [16]) 
);
defparam n96_s10.INIT=16'h8000;
  LUT2 n97_s10 (
    .F(n97_16),
    .I0(\cpu_i_req[0].addr [17]),
    .I1(\cpu_i_req[0].addr [16]) 
);
defparam n97_s10.INIT=4'h8;
  LUT3 n100_s12 (
    .F(n100_18),
    .I0(\cpu_i_req[0].addr [11]),
    .I1(\cpu_i_req[0].addr [10]),
    .I2(\cpu_i_req[0].addr [9]) 
);
defparam n100_s12.INIT=8'h80;
  LUT2 n101_s10 (
    .F(n101_16),
    .I0(\cpu_i_req[0].addr [13]),
    .I1(\cpu_i_req[0].addr [12]) 
);
defparam n101_s10.INIT=4'h8;
  LUT3 n104_s11 (
    .F(n104_17),
    .I0(\cpu_i_req[0].addr [8]),
    .I1(\cpu_i_req[0].addr [7]),
    .I2(\cpu_i_req[0].addr [6]) 
);
defparam n104_s11.INIT=8'h80;
  LUT3 \ipb.we_0_s7  (
    .F(\ipb.we_0_10 ),
    .I0(state[0]),
    .I1(state[1]),
    .I2(b_req) 
);
defparam \ipb.we_0_s7 .INIT=8'h0B;
  LUT3 n85_s11 (
    .F(n85_17),
    .I0(\cpu_i_req[0].addr [30]),
    .I1(\cpu_i_req[0].addr [29]),
    .I2(\cpu_i_req[0].addr [28]) 
);
defparam n85_s11.INIT=8'h80;
  LUT4 n107_s11 (
    .F(n107_18),
    .I0(n110_16),
    .I1(\cpu_i_req[0].addr [8]),
    .I2(\cpu_i_req[0].addr [7]),
    .I3(\cpu_i_req[0].addr [6]) 
);
defparam n107_s11.INIT=16'h8000;
  LUT3 n84_s6 (
    .F(n84_13),
    .I0(\fetch.state [0]),
    .I1(\fetch.state [1]),
    .I2(n83_23) 
);
defparam n84_s6.INIT=8'h06;
  LUT4 n92_s11 (
    .F(n92_18),
    .I0(\cpu_i_req[0].addr [23]),
    .I1(\cpu_i_req[0].addr [22]),
    .I2(\cpu_i_req[0].addr [21]),
    .I3(n93_17) 
);
defparam n92_s11.INIT=16'h8000;
  LUT4 n98_s10 (
    .F(n98_17),
    .I0(\cpu_i_req[0].addr [17]),
    .I1(\cpu_i_req[0].addr [16]),
    .I2(n89_19),
    .I3(\cpu_i_req[0].addr [18]) 
);
defparam n98_s10.INIT=16'h7F80;
  LUT4 n49_s8 (
    .F(n49_14),
    .I0(n49_11),
    .I1(n49_11),
    .I2(\fetch.state [1]),
    .I3(\fetch.state [0]) 
);
defparam n49_s8.INIT=16'h0100;
  LUT4 n88_s13 (
    .F(n88_20),
    .I0(\cpu_i_req[0].addr [27]),
    .I1(\cpu_i_req[0].addr [26]),
    .I2(\cpu_i_req[0].addr [25]),
    .I3(n88_18) 
);
defparam n88_s13.INIT=16'h8000;
  LUT4 n100_s13 (
    .F(n100_20),
    .I0(\cpu_i_req[0].addr [15]),
    .I1(\cpu_i_req[0].addr [14]),
    .I2(\cpu_i_req[0].addr [13]),
    .I3(\cpu_i_req[0].addr [12]) 
);
defparam n100_s13.INIT=16'h8000;
  LUT4 \ipb.we_0_s8  (
    .F(\ipb.we_0_12 ),
    .I0(state[1]),
    .I1(state_nxt_1_15),
    .I2(state[0]),
    .I3(\ipb.we_0_9 ) 
);
defparam \ipb.we_0_s8 .INIT=16'h008E;
  LUT4 n89_s12 (
    .F(n89_19),
    .I0(n100_20),
    .I1(n110_16),
    .I2(n104_17),
    .I3(n100_18) 
);
defparam n89_s12.INIT=16'h8000;
  LUT4 \fetch.state_0_s3  (
    .F(\fetch.state_0_9 ),
    .I0(\fetch.state_1_10 ),
    .I1(\fetch.state [0]),
    .I2(\fetch.state [1]),
    .I3(\fetch.state_1_11 ) 
);
defparam \fetch.state_0_s3 .INIT=16'h00EF;
  LUT4 n90_s11 (
    .F(n90_18),
    .I0(\cpu_i_req[0].addr [25]),
    .I1(\io_req.stb_7 ),
    .I2(\cpu_i_req[0].addr [20]),
    .I3(n96_16) 
);
defparam n90_s11.INIT=16'h8000;
  LUT4 n118_s7 (
    .F(n118_14),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\cpu_i_req[0].meta [2]),
    .I2(\fetch.state [1]),
    .I3(\fetch.state [0]) 
);
defparam n118_s7.INIT=16'h0CCA;
  DFFP \fetch.restart_s0  (
    .Q(\fetch.restart ),
    .D(n84_13),
    .CLK(clk_i_d),
    .PRESET(n4_6) 
);
  DFFCE \fetch.state_1_s1  (
    .Q(\fetch.state [1]),
    .D(n49_14),
    .CLK(clk_i_d),
    .CE(\fetch.state_0_9 ),
    .CLEAR(n4_6) 
);
defparam \fetch.state_1_s1 .INIT=1'b0;
  DFFCE \fetch.state_0_s1  (
    .Q(\fetch.state [0]),
    .D(n83_22),
    .CLK(clk_i_d),
    .CE(\fetch.state_0_9 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_31_s1  (
    .Q(\cpu_i_req[0].addr [31]),
    .D(n85_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_30_s1  (
    .Q(\cpu_i_req[0].addr [30]),
    .D(n86_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_29_s1  (
    .Q(\cpu_i_req[0].addr [29]),
    .D(n87_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_28_s1  (
    .Q(\cpu_i_req[0].addr [28]),
    .D(n88_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_27_s1  (
    .Q(\cpu_i_req[0].addr [27]),
    .D(n89_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_26_s1  (
    .Q(\cpu_i_req[0].addr [26]),
    .D(n90_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_25_s1  (
    .Q(\cpu_i_req[0].addr [25]),
    .D(n91_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_24_s1  (
    .Q(\cpu_i_req[0].addr [24]),
    .D(n92_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_23_s1  (
    .Q(\cpu_i_req[0].addr [23]),
    .D(n93_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_22_s1  (
    .Q(\cpu_i_req[0].addr [22]),
    .D(n94_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_21_s1  (
    .Q(\cpu_i_req[0].addr [21]),
    .D(n95_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_20_s1  (
    .Q(\cpu_i_req[0].addr [20]),
    .D(n96_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_19_s1  (
    .Q(\cpu_i_req[0].addr [19]),
    .D(n97_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_18_s1  (
    .Q(\cpu_i_req[0].addr [18]),
    .D(n98_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_17_s1  (
    .Q(\cpu_i_req[0].addr [17]),
    .D(n99_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_16_s1  (
    .Q(\cpu_i_req[0].addr [16]),
    .D(n100_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_15_s1  (
    .Q(\cpu_i_req[0].addr [15]),
    .D(n101_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_14_s1  (
    .Q(\cpu_i_req[0].addr [14]),
    .D(n102_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_13_s1  (
    .Q(\cpu_i_req[0].addr [13]),
    .D(n103_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_12_s1  (
    .Q(\cpu_i_req[0].addr [12]),
    .D(n104_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_11_s1  (
    .Q(\cpu_i_req[0].addr [11]),
    .D(n105_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_10_s1  (
    .Q(\cpu_i_req[0].addr [10]),
    .D(n106_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_9_s1  (
    .Q(\cpu_i_req[0].addr [9]),
    .D(n107_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_8_s1  (
    .Q(\cpu_i_req[0].addr [8]),
    .D(n108_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_7_s1  (
    .Q(\cpu_i_req[0].addr [7]),
    .D(n109_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_6_s1  (
    .Q(\cpu_i_req[0].addr [6]),
    .D(n110_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_5_s1  (
    .Q(\cpu_i_req[0].addr [5]),
    .D(n111_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_4_s1  (
    .Q(\cpu_i_req[0].addr [4]),
    .D(n112_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_3_s1  (
    .Q(\cpu_i_req[0].addr [3]),
    .D(n113_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \fetch.pc_2_s1  (
    .Q(\cpu_i_req[0].addr [2]),
    .D(n114_14),
    .CLK(clk_i_d),
    .CE(\fetch.pc_31_6 ),
    .CLEAR(n4_6) 
);
  DFFC \fetch.debug_s2  (
    .Q(\cpu_i_req[0].meta [2]),
    .D(n118_14),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \fetch.debug_s2 .INIT=1'b0;
  neorv32_cpu_frontend_ipb \prefetch_buffer[0].ipb_inst  (
    .n16_7(n16_7),
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\icache_rsp[0].err (\icache_rsp[0].err ),
    .n10_10(n10_10),
    .n17_10(n17_10),
    .n9_10(n9_10),
    .\exe_engine_nxt.ir_31_8 (\exe_engine_nxt.ir_31_8 ),
    .\fetch.restart (\fetch.restart ),
    .\icache_rsp[0].data (\icache_rsp[0].data [15:0]),
    .\ipb.we (\ipb.we [0]),
    .\exe_engine.state (\exe_engine.state_10 ),
    .\frontend.fault (\frontend.fault ),
    .r_pnt(r_pnt[1:0]),
    .\frontend.instr (\frontend.instr [15:0]),
    .w_pnt(w_pnt[1:0])
);
  neorv32_cpu_frontend_ipb_0 \prefetch_buffer[1].ipb_inst  (
    .clk_i_d(clk_i_d),
    .\fetch.restart (\fetch.restart ),
    .\exe_engine_nxt.ir_31_8 (\exe_engine_nxt.ir_31_8 ),
    .\icache_rsp[0].data (\icache_rsp[0].data [31:16]),
    .w_pnt(w_pnt[1:0]),
    .r_pnt(r_pnt[1:0]),
    .\ipb.we (\ipb.we [0]),
    .\exe_engine.state (\exe_engine.state_10 ),
    .n16_7(n16_7),
    .n10_10(n10_10),
    .n17_10(n17_10),
    .n9_10(n9_10),
    .\frontend.instr (\frontend.instr_0 [31:16])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_frontend */
module neorv32_cpu_control (
  clk_i_d,
  n4_6,
  \dm_reg.dmactive ,
  \dm_reg.halt_req ,
  pending,
  misaligned,
  xbus_terminate,
  \icache_rsp[0].err_5 ,
  \io_rsp.err ,
  pending_9,
  rf_we_5,
  valid_cmd_5,
  valid_cmd_8,
  \ipb.we_0_12 ,
  n103_3,
  n422_13,
  n592_4,
  cmp_ls_131,
  n422_11,
  valid_cmd_4,
  n6_7,
  \shifter.busy ,
  cp_valid_0_3,
  n592_7,
  n167_9,
  \frontend.fault ,
  \frontend.instr ,
  \frontend.instr_1 ,
  firq,
  firq_2,
  mtime_irq,
  msw_irq,
  alu_add,
  \dm_reg.hartsel ,
  rs1,
  cp_valid,
  w_pnt,
  r_pnt,
  inhibit_0,
  inhibit_2,
  count,
  count_3,
  rs2,
  \cpu_d_req[0].addr ,
  \ctrl.rf_wb_en ,
  \ctrl.rf_zero_we_Z ,
  \ctrl.alu_sub_Z ,
  \ctrl.alu_opa_mux_Z ,
  \ctrl.alu_opb_mux_Z ,
  \ctrl.alu_unsigned_Z ,
  \ctrl.alu_cp_alu ,
  \ctrl.lsu_req_Z ,
  \ctrl.lsu_rw_Z ,
  \ctrl.csr_we_Z ,
  \debug_ctrl.trig_halt_5 ,
  \trap_ctrl.exc_buf_2_9 ,
  n3653_7,
  n3756_6,
  n3796_7,
  n6845_5,
  \exe_engine_nxt.ir_31_8 ,
  n5187_22,
  \ctrl.cpu_debug_Z ,
  \ctrl.alu_sub_Z_1_3 ,
  \ctrl.alu_imm_Z ,
  \ctrl.alu_op_Z ,
  \exe_engine.state_1 ,
  \exe_engine.state_4 ,
  \exe_engine.state_6 ,
  \exe_engine.state_7 ,
  \exe_engine.state_9 ,
  \exe_engine.state_10 ,
  \exe_engine.state_11 ,
  \ctrl.ir_funct12_Z ,
  \ctrl.rf_rs2_Z ,
  \ctrl.rf_rs1_Z ,
  \ctrl.ir_funct3_Z ,
  \ctrl.rf_rd_Z ,
  \ctrl.pc_cur_Z ,
  \ctrl.pc_ret_Z ,
  \ctrl.csr_addr_Z ,
  csr_rdata,
  \trap_ctrl.exc_buf_0 ,
  \trap_ctrl.exc_buf_1 ,
  \trap_ctrl.exc_buf_2 ,
  \trap_ctrl.exc_buf_5 ,
  \trap_ctrl.exc_buf_6 ,
  \trap_ctrl.exc_buf_7 ,
  \trap_ctrl.exc_buf_8 ,
  \ctrl.pc_nxt_Z ,
  \ctrl.csr_wdata_Z 
)
;
input clk_i_d;
input n4_6;
input \dm_reg.dmactive ;
input \dm_reg.halt_req ;
input pending;
input misaligned;
input xbus_terminate;
input \icache_rsp[0].err_5 ;
input \io_rsp.err ;
input pending_9;
input rf_we_5;
input valid_cmd_5;
input valid_cmd_8;
input \ipb.we_0_12 ;
input n103_3;
input n422_13;
input n592_4;
input cmp_ls_131;
input n422_11;
input valid_cmd_4;
input n6_7;
input \shifter.busy ;
input cp_valid_0_3;
input n592_7;
input n167_9;
input \frontend.fault ;
input [31:16] \frontend.instr ;
input [15:0] \frontend.instr_1 ;
input [8:8] firq;
input [1:1] firq_2;
input [0:0] mtime_irq;
input [0:0] msw_irq;
input [31:1] alu_add;
input [2:0] \dm_reg.hartsel ;
input [31:0] rs1;
input [0:0] cp_valid;
input [1:0] w_pnt;
input [1:0] r_pnt;
input inhibit_0;
input inhibit_2;
input [63:0] count;
input [63:0] count_3;
input [31:31] rs2;
input [31:0] \cpu_d_req[0].addr ;
output \ctrl.rf_wb_en ;
output \ctrl.rf_zero_we_Z ;
output \ctrl.alu_sub_Z ;
output \ctrl.alu_opa_mux_Z ;
output \ctrl.alu_opb_mux_Z ;
output \ctrl.alu_unsigned_Z ;
output \ctrl.alu_cp_alu ;
output \ctrl.lsu_req_Z ;
output \ctrl.lsu_rw_Z ;
output \ctrl.csr_we_Z ;
output \debug_ctrl.trig_halt_5 ;
output \trap_ctrl.exc_buf_2_9 ;
output n3653_7;
output n3756_6;
output n3796_7;
output n6845_5;
output \exe_engine_nxt.ir_31_8 ;
output n5187_22;
output \ctrl.cpu_debug_Z ;
output \ctrl.alu_sub_Z_1_3 ;
output [31:0] \ctrl.alu_imm_Z ;
output [2:0] \ctrl.alu_op_Z ;
output \exe_engine.state_1 ;
output \exe_engine.state_4 ;
output \exe_engine.state_6 ;
output \exe_engine.state_7 ;
output \exe_engine.state_9 ;
output \exe_engine.state_10 ;
output \exe_engine.state_11 ;
output [11:5] \ctrl.ir_funct12_Z ;
output [4:0] \ctrl.rf_rs2_Z ;
output [4:0] \ctrl.rf_rs1_Z ;
output [2:0] \ctrl.ir_funct3_Z ;
output [4:0] \ctrl.rf_rd_Z ;
output [31:1] \ctrl.pc_cur_Z ;
output [31:1] \ctrl.pc_ret_Z ;
output [11:4] \ctrl.csr_addr_Z ;
output [31:0] csr_rdata;
output \trap_ctrl.exc_buf_0 ;
output \trap_ctrl.exc_buf_1 ;
output \trap_ctrl.exc_buf_2 ;
output \trap_ctrl.exc_buf_5 ;
output \trap_ctrl.exc_buf_6 ;
output \trap_ctrl.exc_buf_7 ;
output \trap_ctrl.exc_buf_8 ;
output [31:2] \ctrl.pc_nxt_Z ;
output [31:0] \ctrl.csr_wdata_Z ;
wire n934_13;
wire n936_13;
wire n2862_13;
wire n2863_13;
wire \ctrl_nxt.alu_unsigned ;
wire n3462_6;
wire n3653_4;
wire n3756_3;
wire n3796_3;
wire n6842_4;
wire n3992_3;
wire n6606_3;
wire n4446_3;
wire n4447_3;
wire n4469_3;
wire n4470_3;
wire n4471_3;
wire n4472_3;
wire n4473_3;
wire n4474_3;
wire n4475_3;
wire n4476_3;
wire n4477_3;
wire n4478_3;
wire n4479_3;
wire n4480_3;
wire n4481_3;
wire n4482_3;
wire n4483_3;
wire n4484_3;
wire n4485_3;
wire n4486_3;
wire n4487_3;
wire n4488_3;
wire n4489_3;
wire n4490_3;
wire n4491_3;
wire n4492_3;
wire n4493_3;
wire n4494_3;
wire n4495_3;
wire n4496_3;
wire n4497_3;
wire n4498_3;
wire n6641_3;
wire n6801_3;
wire n4976_4;
wire \debug_ctrl.trig_halt ;
wire \trap_ctrl.exc_buf_11_8 ;
wire \trap_ctrl.exc_buf_9_8 ;
wire \trap_ctrl.exc_buf_6_8 ;
wire \trap_ctrl.exc_buf_5_8 ;
wire \trap_ctrl.exc_buf_4_8 ;
wire \trap_ctrl.exc_buf_3_8 ;
wire \trap_ctrl.exc_buf_2_8 ;
wire \trap_ctrl.exc_buf_1_8 ;
wire \trap_ctrl.irq_buf_19_8 ;
wire \ctrl_nxt.rf_wb_en ;
wire \exe_engine_nxt.pc2_31_16 ;
wire \exe_engine_nxt.pc2_30_14 ;
wire \exe_engine_nxt.pc2_29_14 ;
wire \exe_engine_nxt.pc2_28_14 ;
wire \exe_engine_nxt.pc2_27_14 ;
wire \exe_engine_nxt.pc2_26_14 ;
wire \exe_engine_nxt.pc2_25_14 ;
wire \exe_engine_nxt.pc2_24_14 ;
wire \exe_engine_nxt.pc2_23_14 ;
wire \exe_engine_nxt.pc2_22_14 ;
wire \exe_engine_nxt.pc2_21_14 ;
wire \exe_engine_nxt.pc2_20_14 ;
wire \exe_engine_nxt.pc2_19_14 ;
wire \exe_engine_nxt.pc2_18_14 ;
wire \exe_engine_nxt.pc2_17_14 ;
wire \exe_engine_nxt.pc2_16_14 ;
wire \exe_engine_nxt.pc2_15_14 ;
wire \exe_engine_nxt.pc2_14_14 ;
wire \exe_engine_nxt.pc2_13_14 ;
wire \exe_engine_nxt.pc2_12_14 ;
wire \exe_engine_nxt.pc2_11_14 ;
wire \exe_engine_nxt.pc2_10_14 ;
wire \exe_engine_nxt.pc2_9_14 ;
wire \exe_engine_nxt.pc2_8_14 ;
wire \exe_engine_nxt.pc2_7_14 ;
wire \exe_engine_nxt.pc2_6_14 ;
wire \exe_engine_nxt.pc2_5_14 ;
wire \exe_engine_nxt.pc2_4_14 ;
wire \exe_engine_nxt.pc2_3_14 ;
wire \exe_engine_nxt.pc2_2_14 ;
wire \exe_engine_nxt.pc2_1_14 ;
wire n4499_7;
wire n5187_6;
wire n5186_6;
wire n5185_6;
wire n5184_6;
wire n5183_6;
wire n5182_6;
wire n5181_6;
wire n5180_6;
wire n5179_6;
wire n5178_6;
wire n5177_6;
wire n5176_6;
wire n5175_6;
wire n5174_6;
wire n5173_6;
wire n5172_6;
wire n5171_6;
wire n5170_6;
wire n5169_6;
wire n5168_6;
wire n5167_6;
wire n5166_6;
wire n5165_6;
wire n5164_6;
wire n5163_6;
wire n5162_6;
wire n5161_6;
wire n5160_6;
wire n5159_6;
wire n5158_6;
wire n5157_6;
wire n5156_6;
wire n3356_6;
wire n3351_7;
wire n2177_6;
wire n2176_6;
wire n2174_6;
wire n2173_6;
wire n2172_6;
wire n2171_6;
wire n2170_6;
wire n2169_6;
wire n2168_6;
wire \ctrl_nxt.alu_cp_alu ;
wire \ctrl_nxt.alu_sub ;
wire n170_7;
wire n169_7;
wire n167_7;
wire n166_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n154_7;
wire n153_7;
wire n152_7;
wire n151_7;
wire n150_7;
wire n149_7;
wire n148_7;
wire n147_7;
wire n146_7;
wire n145_7;
wire n144_7;
wire n143_7;
wire n142_7;
wire n141_7;
wire n140_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n3357_6;
wire \ctrl_nxt.alu_opb_mux ;
wire \ctrl_nxt.alu_opa_mux ;
wire n168_6;
wire n3402_4;
wire n3462_7;
wire n3653_5;
wire n3756_4;
wire n3756_5;
wire n3796_4;
wire n3992_4;
wire n6606_4;
wire n4469_4;
wire n4470_4;
wire n4471_4;
wire n4472_4;
wire n4473_4;
wire n4474_4;
wire n4475_4;
wire n4476_4;
wire n4477_4;
wire n4478_4;
wire n4479_4;
wire n4480_4;
wire n4481_4;
wire n4482_4;
wire n4483_4;
wire n4484_4;
wire n4485_4;
wire n4486_4;
wire n4487_4;
wire n4488_4;
wire n4489_4;
wire n4490_4;
wire n4491_4;
wire n4492_4;
wire n4493_4;
wire n4494_4;
wire n4495_4;
wire n4496_4;
wire n4497_4;
wire n4498_4;
wire n6641_4;
wire n6801_4;
wire n6833_4;
wire n6845_4;
wire n4976_5;
wire \ctrl.csr_wdata_Z_31_4 ;
wire \ctrl.csr_wdata_Z_30_4 ;
wire \ctrl.csr_wdata_Z_29_4 ;
wire \ctrl.csr_wdata_Z_28_4 ;
wire \ctrl.csr_wdata_Z_27_4 ;
wire \ctrl.csr_wdata_Z_26_4 ;
wire \ctrl.csr_wdata_Z_25_4 ;
wire \ctrl.csr_wdata_Z_24_4 ;
wire \ctrl.csr_wdata_Z_23_4 ;
wire \ctrl.csr_wdata_Z_22_4 ;
wire \ctrl.csr_wdata_Z_21_4 ;
wire \ctrl.csr_wdata_Z_20_4 ;
wire \ctrl.csr_wdata_Z_19_4 ;
wire \ctrl.csr_wdata_Z_18_4 ;
wire \ctrl.csr_wdata_Z_17_4 ;
wire \ctrl.csr_wdata_Z_16_4 ;
wire \ctrl.csr_wdata_Z_15_4 ;
wire \ctrl.csr_wdata_Z_14_4 ;
wire \ctrl.csr_wdata_Z_13_4 ;
wire \ctrl.csr_wdata_Z_12_4 ;
wire \ctrl.csr_wdata_Z_11_4 ;
wire \ctrl.csr_wdata_Z_10_4 ;
wire \ctrl.csr_wdata_Z_9_4 ;
wire \ctrl.csr_wdata_Z_8_4 ;
wire \ctrl.csr_wdata_Z_7_4 ;
wire \ctrl.csr_wdata_Z_6_4 ;
wire \ctrl.csr_wdata_Z_5_4 ;
wire \ctrl.csr_wdata_Z_4_4 ;
wire \ctrl.csr_wdata_Z_3_4 ;
wire \ctrl.csr_wdata_Z_2_4 ;
wire \ctrl.csr_wdata_Z_1_4 ;
wire \ctrl.csr_wdata_Z_0_4 ;
wire \trap_ctrl.exc_buf_9_9 ;
wire \trap_ctrl.exc_buf_8_9 ;
wire \trap_ctrl.exc_buf_3_9 ;
wire \trap_ctrl.exc_buf_3_10 ;
wire \trap_ctrl.exc_buf_1_9 ;
wire \trap_ctrl.exc_buf_1_10 ;
wire \trap_ctrl.exc_buf_1_11 ;
wire \exe_engine_nxt.pc2_31_17 ;
wire \ctrl_nxt.rf_wb_en_12 ;
wire \exe_engine_nxt.state_11_17 ;
wire \exe_engine_nxt.state_11_18 ;
wire \exe_engine_nxt.state_10_20 ;
wire \exe_engine_nxt.state_10_21 ;
wire \exe_engine_nxt.state_9_16 ;
wire \exe_engine_nxt.state_9_17 ;
wire \exe_engine_nxt.state_8_16 ;
wire \exe_engine_nxt.state_7_16 ;
wire \exe_engine_nxt.state_5_16 ;
wire \exe_engine_nxt.state_4_16 ;
wire \exe_engine_nxt.state_1_16 ;
wire \exe_engine_nxt.pc2_6_15 ;
wire \exe_engine_nxt.pc2_5_15 ;
wire \exe_engine_nxt.pc2_4_15 ;
wire \exe_engine_nxt.pc2_3_15 ;
wire \ctrl_nxt.alu_op_1_11 ;
wire n5187_7;
wire n5187_8;
wire n5187_9;
wire n5186_7;
wire n5186_8;
wire n5186_9;
wire n5185_7;
wire n5185_8;
wire n5184_7;
wire n5184_8;
wire n5183_7;
wire n5183_8;
wire n5182_7;
wire n5181_7;
wire n5181_8;
wire n5181_9;
wire n5180_7;
wire n5180_8;
wire n5180_9;
wire n5179_7;
wire n5179_8;
wire n5178_7;
wire n5177_7;
wire n5177_8;
wire n5176_7;
wire n5176_8;
wire n5176_9;
wire n5175_7;
wire n5175_8;
wire n5175_9;
wire n5174_7;
wire n5173_7;
wire n5172_7;
wire n5172_8;
wire n5172_9;
wire n5171_7;
wire n5171_8;
wire n5171_9;
wire n5170_7;
wire n5170_8;
wire n5169_7;
wire n5169_8;
wire n5168_7;
wire n5168_8;
wire n5168_9;
wire n5167_7;
wire n5167_8;
wire n5166_7;
wire n5166_8;
wire n5166_9;
wire n5165_7;
wire n5165_8;
wire n5165_9;
wire n5164_7;
wire n5164_8;
wire n5163_7;
wire n5163_8;
wire n5162_7;
wire n5162_8;
wire n5162_9;
wire n5161_7;
wire n5161_8;
wire n5160_7;
wire n5160_8;
wire n5160_9;
wire n5159_7;
wire n5159_8;
wire n5159_9;
wire n5158_7;
wire n5158_8;
wire n5158_9;
wire n5157_7;
wire n5157_8;
wire n5156_7;
wire n5156_8;
wire n3356_7;
wire n3354_8;
wire n3355_7;
wire n3355_8;
wire n3351_9;
wire n3353_7;
wire n2175_7;
wire n2171_7;
wire n2168_7;
wire \ctrl_nxt.alu_cp_alu_7 ;
wire \ctrl_nxt.alu_sub_7 ;
wire n170_8;
wire n170_9;
wire n169_8;
wire n169_9;
wire n167_8;
wire n166_8;
wire n159_8;
wire n159_9;
wire n158_8;
wire n150_8;
wire n150_9;
wire n3357_7;
wire \ctrl_nxt.alu_opb_mux_7 ;
wire n168_7;
wire n6718_6;
wire n3402_5;
wire n3402_6;
wire n3756_7;
wire n3756_8;
wire n3796_5;
wire n3796_6;
wire n3796_8;
wire n3992_5;
wire n3992_6;
wire n6606_5;
wire n6641_5;
wire n4976_6;
wire n4976_7;
wire \exe_engine_nxt.ir_31_7 ;
wire \trap_ctrl.exc_buf_8_10 ;
wire \trap_ctrl.exc_buf_2_10 ;
wire \trap_ctrl.exc_buf_1_12 ;
wire \trap_ctrl.exc_buf_1_14 ;
wire \trap_ctrl.exc_buf_1_15 ;
wire \trap_ctrl.exc_buf_1_16 ;
wire \trap_ctrl.exc_buf_1_17 ;
wire \ctrl_nxt.rf_wb_en_14 ;
wire \ctrl_nxt.rf_wb_en_15 ;
wire \ctrl_nxt.rf_wb_en_16 ;
wire \exe_engine_nxt.state_11_19 ;
wire \exe_engine_nxt.state_11_20 ;
wire \exe_engine_nxt.state_10_22 ;
wire \exe_engine_nxt.state_10_23 ;
wire \exe_engine_nxt.state_9_18 ;
wire \exe_engine_nxt.state_5_17 ;
wire \exe_engine_nxt.state_4_17 ;
wire \exe_engine_nxt.state_1_17 ;
wire \exe_engine_nxt.pc2_31_20 ;
wire \exe_engine_nxt.pc2_30_16 ;
wire \exe_engine_nxt.pc2_29_16 ;
wire \exe_engine_nxt.pc2_28_16 ;
wire \exe_engine_nxt.pc2_27_16 ;
wire \exe_engine_nxt.pc2_26_16 ;
wire \exe_engine_nxt.pc2_25_16 ;
wire \exe_engine_nxt.pc2_24_16 ;
wire \exe_engine_nxt.pc2_23_16 ;
wire \exe_engine_nxt.pc2_22_16 ;
wire \exe_engine_nxt.pc2_21_16 ;
wire \exe_engine_nxt.pc2_20_16 ;
wire \exe_engine_nxt.pc2_19_16 ;
wire \exe_engine_nxt.pc2_18_16 ;
wire \exe_engine_nxt.pc2_17_16 ;
wire \exe_engine_nxt.pc2_16_16 ;
wire \exe_engine_nxt.pc2_15_16 ;
wire \exe_engine_nxt.pc2_14_16 ;
wire \exe_engine_nxt.pc2_13_16 ;
wire \exe_engine_nxt.pc2_12_16 ;
wire \exe_engine_nxt.pc2_11_16 ;
wire \exe_engine_nxt.pc2_10_16 ;
wire \exe_engine_nxt.pc2_9_16 ;
wire \exe_engine_nxt.pc2_8_16 ;
wire \exe_engine_nxt.pc2_7_16 ;
wire \exe_engine_nxt.pc2_6_16 ;
wire \exe_engine_nxt.pc2_6_17 ;
wire \exe_engine_nxt.pc2_5_16 ;
wire \exe_engine_nxt.pc2_5_17 ;
wire \exe_engine_nxt.pc2_4_16 ;
wire \exe_engine_nxt.pc2_4_17 ;
wire \exe_engine_nxt.pc2_3_16 ;
wire \exe_engine_nxt.pc2_3_17 ;
wire \exe_engine_nxt.pc2_2_16 ;
wire \exe_engine_nxt.pc2_1_16 ;
wire n5187_10;
wire n5187_11;
wire n5187_12;
wire n5187_13;
wire n5187_14;
wire n5187_15;
wire n5187_16;
wire n5187_17;
wire n5187_18;
wire n5186_10;
wire n5186_11;
wire n5186_12;
wire n5186_13;
wire n5185_9;
wire n5185_10;
wire n5185_11;
wire n5185_12;
wire n5185_13;
wire n5185_14;
wire n5185_15;
wire n5184_9;
wire n5184_10;
wire n5184_11;
wire n5184_12;
wire n5184_13;
wire n5184_14;
wire n5183_9;
wire n5183_10;
wire n5183_11;
wire n5183_12;
wire n5183_13;
wire n5183_14;
wire n5182_8;
wire n5182_9;
wire n5182_10;
wire n5181_10;
wire n5181_11;
wire n5181_12;
wire n5181_13;
wire n5180_10;
wire n5180_11;
wire n5180_12;
wire n5180_13;
wire n5180_14;
wire n5180_15;
wire n5180_16;
wire n5179_9;
wire n5179_10;
wire n5179_11;
wire n5179_12;
wire n5179_13;
wire n5179_14;
wire n5178_8;
wire n5178_9;
wire n5178_10;
wire n5177_9;
wire n5177_10;
wire n5177_11;
wire n5177_12;
wire n5177_13;
wire n5176_10;
wire n5176_11;
wire n5176_12;
wire n5176_13;
wire n5176_14;
wire n5176_15;
wire n5175_10;
wire n5175_11;
wire n5175_12;
wire n5174_8;
wire n5174_9;
wire n5174_10;
wire n5173_8;
wire n5173_9;
wire n5173_10;
wire n5172_10;
wire n5172_11;
wire n5172_12;
wire n5172_13;
wire n5171_10;
wire n5171_11;
wire n5171_12;
wire n5171_13;
wire n5171_14;
wire n5170_9;
wire n5170_10;
wire n5170_11;
wire n5170_12;
wire n5170_13;
wire n5170_14;
wire n5169_9;
wire n5169_10;
wire n5169_11;
wire n5169_12;
wire n5169_13;
wire n5169_14;
wire n5168_10;
wire n5168_11;
wire n5168_12;
wire n5168_13;
wire n5167_9;
wire n5167_10;
wire n5167_11;
wire n5167_12;
wire n5167_13;
wire n5167_14;
wire n5166_10;
wire n5166_11;
wire n5166_12;
wire n5166_13;
wire n5165_10;
wire n5165_11;
wire n5165_12;
wire n5165_13;
wire n5164_9;
wire n5164_10;
wire n5164_11;
wire n5164_12;
wire n5164_13;
wire n5163_9;
wire n5163_10;
wire n5163_11;
wire n5163_12;
wire n5163_13;
wire n5163_14;
wire n5162_10;
wire n5162_11;
wire n5162_12;
wire n5162_13;
wire n5161_9;
wire n5161_10;
wire n5161_11;
wire n5161_12;
wire n5160_10;
wire n5160_11;
wire n5160_12;
wire n5160_13;
wire n5159_10;
wire n5159_11;
wire n5159_12;
wire n5159_13;
wire n5158_10;
wire n5158_11;
wire n5158_12;
wire n5158_13;
wire n5157_9;
wire n5157_10;
wire n5157_11;
wire n5157_12;
wire n5157_13;
wire n5157_14;
wire n5156_9;
wire n5156_10;
wire n5156_11;
wire n5156_12;
wire n5156_13;
wire n5156_14;
wire n3356_8;
wire n3354_9;
wire n3355_9;
wire n170_10;
wire n3357_8;
wire \ctrl_nxt.alu_opb_mux_8 ;
wire n4976_8;
wire \trap_ctrl.exc_buf_2_11 ;
wire \trap_ctrl.exc_buf_1_18 ;
wire \trap_ctrl.exc_buf_1_19 ;
wire \trap_ctrl.exc_buf_1_20 ;
wire \trap_ctrl.exc_buf_1_21 ;
wire \trap_ctrl.exc_buf_1_22 ;
wire \trap_ctrl.exc_buf_1_23 ;
wire \trap_ctrl.exc_buf_1_24 ;
wire \trap_ctrl.exc_buf_1_25 ;
wire \trap_ctrl.exc_buf_1_27 ;
wire \trap_ctrl.exc_buf_1_28 ;
wire \trap_ctrl.exc_buf_1_29 ;
wire \exe_engine_nxt.state_10_25 ;
wire \exe_engine_nxt.state_10_26 ;
wire \exe_engine_nxt.state_10_27 ;
wire \exe_engine_nxt.pc2_31_21 ;
wire \exe_engine_nxt.pc2_30_17 ;
wire \exe_engine_nxt.pc2_29_17 ;
wire \exe_engine_nxt.pc2_28_17 ;
wire \exe_engine_nxt.pc2_27_17 ;
wire \exe_engine_nxt.pc2_26_17 ;
wire \exe_engine_nxt.pc2_25_17 ;
wire \exe_engine_nxt.pc2_24_17 ;
wire \exe_engine_nxt.pc2_23_17 ;
wire \exe_engine_nxt.pc2_22_17 ;
wire \exe_engine_nxt.pc2_21_17 ;
wire \exe_engine_nxt.pc2_20_17 ;
wire \exe_engine_nxt.pc2_19_17 ;
wire \exe_engine_nxt.pc2_18_17 ;
wire \exe_engine_nxt.pc2_17_17 ;
wire \exe_engine_nxt.pc2_16_17 ;
wire \exe_engine_nxt.pc2_15_17 ;
wire \exe_engine_nxt.pc2_14_17 ;
wire \exe_engine_nxt.pc2_13_17 ;
wire \exe_engine_nxt.pc2_12_17 ;
wire \exe_engine_nxt.pc2_11_17 ;
wire \exe_engine_nxt.pc2_10_17 ;
wire \exe_engine_nxt.pc2_9_17 ;
wire \exe_engine_nxt.pc2_8_17 ;
wire \exe_engine_nxt.pc2_7_17 ;
wire \exe_engine_nxt.pc2_6_18 ;
wire \exe_engine_nxt.pc2_2_17 ;
wire \exe_engine_nxt.pc2_2_18 ;
wire n5187_19;
wire n5187_20;
wire n5187_21;
wire n5187_23;
wire n5187_24;
wire n5186_14;
wire n5185_16;
wire n5184_15;
wire n5184_17;
wire n5184_18;
wire n5183_15;
wire n5182_11;
wire n5182_12;
wire n5182_13;
wire n5182_14;
wire n5181_14;
wire n5179_15;
wire n5179_16;
wire n5178_11;
wire n5178_12;
wire n5178_13;
wire n5178_14;
wire n5177_14;
wire n5177_15;
wire n5175_14;
wire n5174_11;
wire n5174_12;
wire n5174_13;
wire n5174_14;
wire n5173_11;
wire n5173_12;
wire n5173_13;
wire n5173_14;
wire n5172_14;
wire n5171_15;
wire n5171_16;
wire n5169_15;
wire n5168_14;
wire n5166_14;
wire n5165_14;
wire n5164_14;
wire n5164_15;
wire n5164_16;
wire n5163_15;
wire n5163_16;
wire n5162_14;
wire n5161_13;
wire n5161_14;
wire n5161_15;
wire n5161_16;
wire n5160_14;
wire n5159_14;
wire n5158_14;
wire n5157_15;
wire n5156_15;
wire n3357_10;
wire \trap_ctrl.exc_buf_1_30 ;
wire \trap_ctrl.exc_buf_1_31 ;
wire \trap_ctrl.exc_buf_1_32 ;
wire \trap_ctrl.exc_buf_1_33 ;
wire \trap_ctrl.exc_buf_1_34 ;
wire \trap_ctrl.exc_buf_1_35 ;
wire \trap_ctrl.exc_buf_1_36 ;
wire \trap_ctrl.exc_buf_1_37 ;
wire \trap_ctrl.exc_buf_1_38 ;
wire \trap_ctrl.exc_buf_1_39 ;
wire \trap_ctrl.exc_buf_1_40 ;
wire \trap_ctrl.exc_buf_1_41 ;
wire \trap_ctrl.exc_buf_1_43 ;
wire \trap_ctrl.exc_buf_1_44 ;
wire \trap_ctrl.exc_buf_1_45 ;
wire \trap_ctrl.exc_buf_1_46 ;
wire \trap_ctrl.exc_buf_1_47 ;
wire \trap_ctrl.exc_buf_1_48 ;
wire n5187_25;
wire \trap_ctrl.exc_buf_1_49 ;
wire \trap_ctrl.exc_buf_1_50 ;
wire \trap_ctrl.exc_buf_1_51 ;
wire \trap_ctrl.exc_buf_1_52 ;
wire \trap_ctrl.exc_buf_1_53 ;
wire \trap_ctrl.exc_buf_1_54 ;
wire \trap_ctrl.exc_buf_1_55 ;
wire \trap_ctrl.exc_buf_1_56 ;
wire \ctrl_nxt.rf_wb_en_18 ;
wire \exe_engine_nxt.ir_31_10 ;
wire \exe_engine_nxt.pc2_31_23 ;
wire \exe_engine_nxt.pc2_10_19 ;
wire \exe_engine_nxt.pc2_11_19 ;
wire \exe_engine_nxt.pc2_12_19 ;
wire \exe_engine_nxt.pc2_13_19 ;
wire \exe_engine_nxt.pc2_14_19 ;
wire \exe_engine_nxt.pc2_15_19 ;
wire \exe_engine_nxt.pc2_16_19 ;
wire \exe_engine_nxt.pc2_17_19 ;
wire \exe_engine_nxt.pc2_18_19 ;
wire \exe_engine_nxt.pc2_19_19 ;
wire \exe_engine_nxt.pc2_1_18 ;
wire \exe_engine_nxt.pc2_20_19 ;
wire \exe_engine_nxt.pc2_21_19 ;
wire \exe_engine_nxt.pc2_22_19 ;
wire \exe_engine_nxt.pc2_23_19 ;
wire \exe_engine_nxt.pc2_24_19 ;
wire \exe_engine_nxt.pc2_25_19 ;
wire \exe_engine_nxt.pc2_26_19 ;
wire \exe_engine_nxt.pc2_27_19 ;
wire \exe_engine_nxt.pc2_28_19 ;
wire \exe_engine_nxt.pc2_29_19 ;
wire \exe_engine_nxt.pc2_2_20 ;
wire \exe_engine_nxt.pc2_30_19 ;
wire \exe_engine_nxt.pc2_31_25 ;
wire \exe_engine_nxt.pc2_7_19 ;
wire \exe_engine_nxt.pc2_8_19 ;
wire \exe_engine_nxt.pc2_9_19 ;
wire n2170_9;
wire n3351_12;
wire n5175_16;
wire \trap_ctrl.exc_buf_1_58 ;
wire n170_13;
wire \exe_engine_nxt.state_10_29 ;
wire n2173_9;
wire n2175_9;
wire \exe_engine_nxt.state_9_21 ;
wire n3356_11;
wire n3352_11;
wire \exe_engine_nxt.ir_31_12 ;
wire n3357_14;
wire n3353_9;
wire n3352_13;
wire n3355_11;
wire \trap_ctrl.exc_buf_1_60 ;
wire \ctrl_nxt.alu_cp_alu_10 ;
wire n159_12;
wire n5184_20;
wire n6833_6;
wire \trap_ctrl.exc_buf_3_13 ;
wire n3653_9;
wire n3354_11;
wire \exe_engine_nxt.state_0_20 ;
wire \trap_ctrl.exc_buf_1_62 ;
wire n6718_8;
wire n5167_17;
wire n5170_17;
wire n4124_8;
wire n4125_8;
wire n4126_8;
wire n4127_8;
wire n4128_8;
wire n4129_8;
wire n4130_8;
wire n4131_8;
wire n4132_8;
wire n4133_8;
wire n4134_8;
wire n4135_8;
wire n4136_8;
wire n4137_8;
wire n4138_8;
wire n4139_8;
wire n4140_8;
wire n4141_8;
wire n4142_8;
wire n4143_8;
wire n4144_8;
wire n4145_8;
wire n4146_8;
wire n4147_8;
wire n4148_8;
wire n4149_8;
wire n4150_8;
wire n4151_8;
wire n4152_8;
wire n4153_8;
wire n4154_8;
wire n4155_9;
wire n6845_7;
wire \exe_engine_nxt.state_3_19 ;
wire n3089_13;
wire n3089_17;
wire n3089_20;
wire n3030_6;
wire n3012_6;
wire n3003_6;
wire n2997_6;
wire n3402_9;
wire n5259_10;
wire \exe_engine_nxt.pc2_31_27 ;
wire n165_10;
wire n139_9;
wire n3352_15;
wire n6718_10;
wire \csr.mstatus_mpp ;
wire \csr.mie_msi ;
wire \csr.mie_mei ;
wire \csr.mie_mti ;
wire \csr.dcsr_ebreakm ;
wire \csr.dcsr_step ;
wire \ctrl.csr_re_Z ;
wire \csr.mstatus_mie ;
wire \csr.mstatus_mpie ;
wire \trap_ctrl.env_pending ;
wire n3089_22;
wire [11:0] \exe_engine_nxt.state ;
wire [2:0] \ctrl_nxt.alu_op ;
wire [31:1] \exe_engine_nxt.ra ;
wire [8:0] \exe_engine.state_0 ;
wire [6:0] \exe_engine.ir ;
wire [9:0] monitor_cnt;
wire [11:0] \trap_ctrl.irq_pnd ;
wire [6:0] \trap_ctrl.cause ;
wire [3:0] \ctrl.csr_addr_Z_0 ;
wire [15:0] \csr.mie_firq ;
wire [5:0] \csr.mcause ;
wire [31:0] \csr.mtvec ;
wire [31:0] \csr.mtval ;
wire [31:0] \csr.mtinst ;
wire [31:0] \csr.mscratch ;
wire [2:0] \csr.dcsr_cause ;
wire [31:0] \csr.dscratch0 ;
wire [11:3] \trap_ctrl.exc_buf_3 ;
wire [19:0] \trap_ctrl.irq_buf ;
wire [31:1] \csr.mepc ;
wire [31:1] \csr.dpc ;
wire [1:1] \exe_engine.pc2 ;
wire VCC;
wire GND;
  LUT3 n934_s8 (
    .F(n934_13),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n934_s8.INIT=8'hD0;
  LUT3 n936_s8 (
    .F(n936_13),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n936_s8.INIT=8'h9D;
  LUT3 n2862_s8 (
    .F(n2862_13),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n2862_s8.INIT=8'hC8;
  LUT3 n2863_s8 (
    .F(n2863_13),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n2863_s8.INIT=8'hF8;
  LUT3 \ctrl_nxt.alu_unsigned_s0  (
    .F(\ctrl_nxt.alu_unsigned ),
    .I0(\ctrl.ir_funct3_Z [1]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\exe_engine.ir [4]) 
);
defparam \ctrl_nxt.alu_unsigned_s0 .INIT=8'hCA;
  LUT4 n3462_s3 (
    .F(n3462_6),
    .I0(\exe_engine.ir [2]),
    .I1(\exe_engine.ir [3]),
    .I2(\exe_engine.ir [6]),
    .I3(n3462_7) 
);
defparam n3462_s3.INIT=16'h1000;
  LUT4 n3653_s1 (
    .F(n3653_4),
    .I0(n3653_5),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\exe_engine.state_0 [2]),
    .I3(n3653_9) 
);
defparam n3653_s1.INIT=16'hB000;
  LUT3 n3756_s0 (
    .F(n3756_3),
    .I0(n3756_4),
    .I1(n3756_5),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n3756_s0.INIT=8'hCA;
  LUT3 n3796_s0 (
    .F(n3796_3),
    .I0(n6718_8),
    .I1(n3796_4),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n3796_s0.INIT=8'hCA;
  LUT4 n6842_s1 (
    .F(n6842_4),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\ctrl.csr_we_Z ),
    .I2(\trap_ctrl.cause [5]),
    .I3(\exe_engine.state_9 ) 
);
defparam n6842_s1.INIT=16'h1000;
  LUT3 n3992_s0 (
    .F(n3992_3),
    .I0(\ctrl.csr_we_Z ),
    .I1(n3992_4),
    .I2(n6842_4) 
);
defparam n3992_s0.INIT=8'hF8;
  LUT2 n6606_s0 (
    .F(n6606_3),
    .I0(\ctrl.csr_we_Z ),
    .I1(n6606_4) 
);
defparam n6606_s0.INIT=4'h8;
  LUT4 n4446_s0 (
    .F(n4446_3),
    .I0(\exe_engine.state_9 ),
    .I1(\csr.mstatus_mpie ),
    .I2(\ctrl.csr_wdata_Z [3]),
    .I3(\ctrl.csr_we_Z ) 
);
defparam n4446_s0.INIT=16'hF044;
  LUT4 n4447_s0 (
    .F(n4447_3),
    .I0(\csr.mstatus_mie ),
    .I1(\exe_engine.state_9 ),
    .I2(\ctrl.csr_wdata_Z [7]),
    .I3(\ctrl.csr_we_Z ) 
);
defparam n4447_s0.INIT=16'hF0BB;
  LUT3 n4469_s0 (
    .F(n4469_3),
    .I0(n4469_4),
    .I1(\ctrl.csr_wdata_Z [31]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4469_s0.INIT=8'hCA;
  LUT3 n4470_s0 (
    .F(n4470_3),
    .I0(n4470_4),
    .I1(\ctrl.csr_wdata_Z [30]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4470_s0.INIT=8'hCA;
  LUT3 n4471_s0 (
    .F(n4471_3),
    .I0(n4471_4),
    .I1(\ctrl.csr_wdata_Z [29]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4471_s0.INIT=8'hCA;
  LUT3 n4472_s0 (
    .F(n4472_3),
    .I0(n4472_4),
    .I1(\ctrl.csr_wdata_Z [28]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4472_s0.INIT=8'hCA;
  LUT3 n4473_s0 (
    .F(n4473_3),
    .I0(n4473_4),
    .I1(\ctrl.csr_wdata_Z [27]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4473_s0.INIT=8'hCA;
  LUT3 n4474_s0 (
    .F(n4474_3),
    .I0(n4474_4),
    .I1(\ctrl.csr_wdata_Z [26]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4474_s0.INIT=8'hCA;
  LUT3 n4475_s0 (
    .F(n4475_3),
    .I0(n4475_4),
    .I1(\ctrl.csr_wdata_Z [25]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4475_s0.INIT=8'hCA;
  LUT3 n4476_s0 (
    .F(n4476_3),
    .I0(n4476_4),
    .I1(\ctrl.csr_wdata_Z [24]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4476_s0.INIT=8'hCA;
  LUT3 n4477_s0 (
    .F(n4477_3),
    .I0(n4477_4),
    .I1(\ctrl.csr_wdata_Z [23]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4477_s0.INIT=8'hCA;
  LUT3 n4478_s0 (
    .F(n4478_3),
    .I0(n4478_4),
    .I1(\ctrl.csr_wdata_Z [22]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4478_s0.INIT=8'hCA;
  LUT3 n4479_s0 (
    .F(n4479_3),
    .I0(n4479_4),
    .I1(\ctrl.csr_wdata_Z [21]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4479_s0.INIT=8'hCA;
  LUT3 n4480_s0 (
    .F(n4480_3),
    .I0(n4480_4),
    .I1(\ctrl.csr_wdata_Z [20]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4480_s0.INIT=8'hCA;
  LUT3 n4481_s0 (
    .F(n4481_3),
    .I0(n4481_4),
    .I1(\ctrl.csr_wdata_Z [19]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4481_s0.INIT=8'hCA;
  LUT3 n4482_s0 (
    .F(n4482_3),
    .I0(n4482_4),
    .I1(\ctrl.csr_wdata_Z [18]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4482_s0.INIT=8'hCA;
  LUT3 n4483_s0 (
    .F(n4483_3),
    .I0(n4483_4),
    .I1(\ctrl.csr_wdata_Z [17]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4483_s0.INIT=8'hCA;
  LUT3 n4484_s0 (
    .F(n4484_3),
    .I0(n4484_4),
    .I1(\ctrl.csr_wdata_Z [16]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4484_s0.INIT=8'hCA;
  LUT3 n4485_s0 (
    .F(n4485_3),
    .I0(n4485_4),
    .I1(\ctrl.csr_wdata_Z [15]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4485_s0.INIT=8'hCA;
  LUT3 n4486_s0 (
    .F(n4486_3),
    .I0(n4486_4),
    .I1(\ctrl.csr_wdata_Z [14]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4486_s0.INIT=8'hCA;
  LUT3 n4487_s0 (
    .F(n4487_3),
    .I0(n4487_4),
    .I1(\ctrl.csr_wdata_Z [13]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4487_s0.INIT=8'hCA;
  LUT3 n4488_s0 (
    .F(n4488_3),
    .I0(n4488_4),
    .I1(\ctrl.csr_wdata_Z [12]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4488_s0.INIT=8'hCA;
  LUT3 n4489_s0 (
    .F(n4489_3),
    .I0(n4489_4),
    .I1(\ctrl.csr_wdata_Z [11]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4489_s0.INIT=8'hCA;
  LUT3 n4490_s0 (
    .F(n4490_3),
    .I0(n4490_4),
    .I1(\ctrl.csr_wdata_Z [10]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4490_s0.INIT=8'hCA;
  LUT3 n4491_s0 (
    .F(n4491_3),
    .I0(n4491_4),
    .I1(\ctrl.csr_wdata_Z [9]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4491_s0.INIT=8'hCA;
  LUT3 n4492_s0 (
    .F(n4492_3),
    .I0(n4492_4),
    .I1(\ctrl.csr_wdata_Z [8]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4492_s0.INIT=8'hCA;
  LUT3 n4493_s0 (
    .F(n4493_3),
    .I0(n4493_4),
    .I1(\ctrl.csr_wdata_Z [7]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4493_s0.INIT=8'hCA;
  LUT3 n4494_s0 (
    .F(n4494_3),
    .I0(n4494_4),
    .I1(\ctrl.csr_wdata_Z [6]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4494_s0.INIT=8'hCA;
  LUT3 n4495_s0 (
    .F(n4495_3),
    .I0(n4495_4),
    .I1(\ctrl.csr_wdata_Z [5]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4495_s0.INIT=8'hCA;
  LUT3 n4496_s0 (
    .F(n4496_3),
    .I0(n4496_4),
    .I1(\ctrl.csr_wdata_Z [4]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4496_s0.INIT=8'hCA;
  LUT3 n4497_s0 (
    .F(n4497_3),
    .I0(n4497_4),
    .I1(\ctrl.csr_wdata_Z [3]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4497_s0.INIT=8'hCA;
  LUT3 n4498_s0 (
    .F(n4498_3),
    .I0(n4498_4),
    .I1(\ctrl.csr_wdata_Z [2]),
    .I2(\ctrl.csr_we_Z ) 
);
defparam n4498_s0.INIT=8'hCA;
  LUT2 n6641_s0 (
    .F(n6641_3),
    .I0(\ctrl.csr_we_Z ),
    .I1(n6641_4) 
);
defparam n6641_s0.INIT=4'h8;
  LUT2 n6801_s0 (
    .F(n6801_3),
    .I0(\ctrl.csr_we_Z ),
    .I1(n6801_4) 
);
defparam n6801_s0.INIT=4'h8;
  LUT4 n4976_s1 (
    .F(n4976_4),
    .I0(n3653_5),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(n3653_9),
    .I3(n4976_5) 
);
defparam n4976_s1.INIT=16'hD000;
  LUT4 \debug_ctrl.trig_halt_s1  (
    .F(\debug_ctrl.trig_halt ),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\dm_reg.dmactive ),
    .I2(\dm_reg.halt_req ),
    .I3(\debug_ctrl.trig_halt_5 ) 
);
defparam \debug_ctrl.trig_halt_s1 .INIT=16'h4000;
  LUT4 \ctrl.csr_wdata_Z_31_s  (
    .F(\ctrl.csr_wdata_Z [31]),
    .I0(csr_rdata[31]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_31_4 ) 
);
defparam \ctrl.csr_wdata_Z_31_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_30_s  (
    .F(\ctrl.csr_wdata_Z [30]),
    .I0(csr_rdata[30]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_30_4 ) 
);
defparam \ctrl.csr_wdata_Z_30_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_29_s  (
    .F(\ctrl.csr_wdata_Z [29]),
    .I0(csr_rdata[29]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_29_4 ) 
);
defparam \ctrl.csr_wdata_Z_29_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_28_s  (
    .F(\ctrl.csr_wdata_Z [28]),
    .I0(csr_rdata[28]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_28_4 ) 
);
defparam \ctrl.csr_wdata_Z_28_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_27_s  (
    .F(\ctrl.csr_wdata_Z [27]),
    .I0(csr_rdata[27]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_27_4 ) 
);
defparam \ctrl.csr_wdata_Z_27_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_26_s  (
    .F(\ctrl.csr_wdata_Z [26]),
    .I0(csr_rdata[26]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_26_4 ) 
);
defparam \ctrl.csr_wdata_Z_26_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_25_s  (
    .F(\ctrl.csr_wdata_Z [25]),
    .I0(csr_rdata[25]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_25_4 ) 
);
defparam \ctrl.csr_wdata_Z_25_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_24_s  (
    .F(\ctrl.csr_wdata_Z [24]),
    .I0(csr_rdata[24]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_24_4 ) 
);
defparam \ctrl.csr_wdata_Z_24_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_23_s  (
    .F(\ctrl.csr_wdata_Z [23]),
    .I0(csr_rdata[23]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_23_4 ) 
);
defparam \ctrl.csr_wdata_Z_23_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_22_s  (
    .F(\ctrl.csr_wdata_Z [22]),
    .I0(csr_rdata[22]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_22_4 ) 
);
defparam \ctrl.csr_wdata_Z_22_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_21_s  (
    .F(\ctrl.csr_wdata_Z [21]),
    .I0(csr_rdata[21]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_21_4 ) 
);
defparam \ctrl.csr_wdata_Z_21_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_20_s  (
    .F(\ctrl.csr_wdata_Z [20]),
    .I0(csr_rdata[20]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_20_4 ) 
);
defparam \ctrl.csr_wdata_Z_20_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_19_s  (
    .F(\ctrl.csr_wdata_Z [19]),
    .I0(csr_rdata[19]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_19_4 ) 
);
defparam \ctrl.csr_wdata_Z_19_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_18_s  (
    .F(\ctrl.csr_wdata_Z [18]),
    .I0(csr_rdata[18]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_18_4 ) 
);
defparam \ctrl.csr_wdata_Z_18_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_17_s  (
    .F(\ctrl.csr_wdata_Z [17]),
    .I0(csr_rdata[17]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_17_4 ) 
);
defparam \ctrl.csr_wdata_Z_17_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_16_s  (
    .F(\ctrl.csr_wdata_Z [16]),
    .I0(csr_rdata[16]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_16_4 ) 
);
defparam \ctrl.csr_wdata_Z_16_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_15_s  (
    .F(\ctrl.csr_wdata_Z [15]),
    .I0(csr_rdata[15]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_15_4 ) 
);
defparam \ctrl.csr_wdata_Z_15_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_14_s  (
    .F(\ctrl.csr_wdata_Z [14]),
    .I0(csr_rdata[14]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_14_4 ) 
);
defparam \ctrl.csr_wdata_Z_14_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_13_s  (
    .F(\ctrl.csr_wdata_Z [13]),
    .I0(csr_rdata[13]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_13_4 ) 
);
defparam \ctrl.csr_wdata_Z_13_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_12_s  (
    .F(\ctrl.csr_wdata_Z [12]),
    .I0(csr_rdata[12]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_12_4 ) 
);
defparam \ctrl.csr_wdata_Z_12_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_11_s  (
    .F(\ctrl.csr_wdata_Z [11]),
    .I0(csr_rdata[11]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_11_4 ) 
);
defparam \ctrl.csr_wdata_Z_11_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_10_s  (
    .F(\ctrl.csr_wdata_Z [10]),
    .I0(csr_rdata[10]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_10_4 ) 
);
defparam \ctrl.csr_wdata_Z_10_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_9_s  (
    .F(\ctrl.csr_wdata_Z [9]),
    .I0(csr_rdata[9]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_9_4 ) 
);
defparam \ctrl.csr_wdata_Z_9_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_8_s  (
    .F(\ctrl.csr_wdata_Z [8]),
    .I0(csr_rdata[8]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_8_4 ) 
);
defparam \ctrl.csr_wdata_Z_8_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_7_s  (
    .F(\ctrl.csr_wdata_Z [7]),
    .I0(csr_rdata[7]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_7_4 ) 
);
defparam \ctrl.csr_wdata_Z_7_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_6_s  (
    .F(\ctrl.csr_wdata_Z [6]),
    .I0(csr_rdata[6]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_6_4 ) 
);
defparam \ctrl.csr_wdata_Z_6_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_5_s  (
    .F(\ctrl.csr_wdata_Z [5]),
    .I0(csr_rdata[5]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_5_4 ) 
);
defparam \ctrl.csr_wdata_Z_5_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_4_s  (
    .F(\ctrl.csr_wdata_Z [4]),
    .I0(csr_rdata[4]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_4_4 ) 
);
defparam \ctrl.csr_wdata_Z_4_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_3_s  (
    .F(\ctrl.csr_wdata_Z [3]),
    .I0(csr_rdata[3]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_3_4 ) 
);
defparam \ctrl.csr_wdata_Z_3_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_2_s  (
    .F(\ctrl.csr_wdata_Z [2]),
    .I0(csr_rdata[2]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_2_4 ) 
);
defparam \ctrl.csr_wdata_Z_2_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_1_s  (
    .F(\ctrl.csr_wdata_Z [1]),
    .I0(csr_rdata[1]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_1_4 ) 
);
defparam \ctrl.csr_wdata_Z_1_s .INIT=16'h3FA0;
  LUT4 \ctrl.csr_wdata_Z_0_s  (
    .F(\ctrl.csr_wdata_Z [0]),
    .I0(csr_rdata[0]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.csr_wdata_Z_0_4 ) 
);
defparam \ctrl.csr_wdata_Z_0_s .INIT=16'h3FA0;
  LUT4 \trap_ctrl.exc_buf_11_s3  (
    .F(\trap_ctrl.exc_buf_11_8 ),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\csr.dcsr_step ),
    .I2(\exe_engine.state_6 ),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_11_s3 .INIT=16'hFF40;
  LUT4 \trap_ctrl.exc_buf_9_s3  (
    .F(\trap_ctrl.exc_buf_9_8 ),
    .I0(\csr.dcsr_ebreakm ),
    .I1(\ctrl.cpu_debug_Z ),
    .I2(\trap_ctrl.exc_buf_9_9 ),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_9_s3 .INIT=16'hFFE0;
  LUT4 \trap_ctrl.exc_buf_6_s3  (
    .F(\trap_ctrl.exc_buf_6_8 ),
    .I0(\ctrl.lsu_rw_Z ),
    .I1(pending),
    .I2(misaligned),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_6_s3 .INIT=16'hFF40;
  LUT4 \trap_ctrl.exc_buf_5_s3  (
    .F(\trap_ctrl.exc_buf_5_8 ),
    .I0(pending),
    .I1(\ctrl.lsu_rw_Z ),
    .I2(misaligned),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_5_s3 .INIT=16'hFF80;
  LUT4 \trap_ctrl.exc_buf_4_s3  (
    .F(\trap_ctrl.exc_buf_4_8 ),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\csr.dcsr_ebreakm ),
    .I2(\trap_ctrl.exc_buf_9_9 ),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_4_s3 .INIT=16'hFF10;
  LUT4 \trap_ctrl.exc_buf_3_s3  (
    .F(\trap_ctrl.exc_buf_3_8 ),
    .I0(\ctrl.rf_rs2_Z [2]),
    .I1(\trap_ctrl.exc_buf_3_9 ),
    .I2(\trap_ctrl.exc_buf_3_10 ),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_3_s3 .INIT=16'hFF40;
  LUT4 \trap_ctrl.exc_buf_2_s3  (
    .F(\trap_ctrl.exc_buf_2_8 ),
    .I0(\trap_ctrl.exc_buf_2_9 ),
    .I1(\exe_engine.state_4 ),
    .I2(alu_add[1]),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_2_s3 .INIT=16'hFF40;
  LUT4 \trap_ctrl.exc_buf_1_s3  (
    .F(\trap_ctrl.exc_buf_1_8 ),
    .I0(\trap_ctrl.exc_buf_1_9 ),
    .I1(\trap_ctrl.exc_buf_1_10 ),
    .I2(\trap_ctrl.exc_buf_1_11 ),
    .I3(\exe_engine.state_9 ) 
);
defparam \trap_ctrl.exc_buf_1_s3 .INIT=16'hFF0B;
  LUT2 \trap_ctrl.irq_buf_19_s3  (
    .F(\trap_ctrl.irq_buf_19_8 ),
    .I0(\debug_ctrl.trig_halt ),
    .I1(\trap_ctrl.env_pending ) 
);
defparam \trap_ctrl.irq_buf_19_s3 .INIT=4'hB;
  LUT4 \ctrl_nxt.rf_wb_en_s7  (
    .F(\ctrl_nxt.rf_wb_en ),
    .I0(\ctrl.lsu_rw_Z ),
    .I1(\exe_engine.state_0 [0]),
    .I2(\ctrl_nxt.rf_wb_en_12 ),
    .I3(\ctrl_nxt.rf_wb_en_18 ) 
);
defparam \ctrl_nxt.rf_wb_en_s7 .INIT=16'h0F4F;
  LUT4 \exe_engine_nxt.state_11_s12  (
    .F(\exe_engine_nxt.state [11]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_11 ),
    .I2(\exe_engine_nxt.state_11_18 ),
    .I3(\exe_engine_nxt.pc2_31_17 ) 
);
defparam \exe_engine_nxt.state_11_s12 .INIT=16'hF4FF;
  LUT4 \exe_engine_nxt.state_10_s15  (
    .F(\exe_engine_nxt.state [10]),
    .I0(\trap_ctrl.exc_buf_2_9 ),
    .I1(\exe_engine.state_4 ),
    .I2(\exe_engine_nxt.state_10_20 ),
    .I3(\exe_engine_nxt.state_10_21 ) 
);
defparam \exe_engine_nxt.state_10_s15 .INIT=16'hF8FF;
  LUT4 \exe_engine_nxt.state_9_s11  (
    .F(\exe_engine_nxt.state [9]),
    .I0(\ctrl_nxt.rf_wb_en_18 ),
    .I1(\exe_engine_nxt.state_9_16 ),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.state_9_17 ) 
);
defparam \exe_engine_nxt.state_9_s11 .INIT=16'hFFB0;
  LUT4 \exe_engine_nxt.state_8_s11  (
    .F(\exe_engine_nxt.state [8]),
    .I0(\exe_engine_nxt.state_8_16 ),
    .I1(\trap_ctrl.exc_buf_3_9 ),
    .I2(\exe_engine_nxt.state_11_17 ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.state_8_s11 .INIT=16'h8F88;
  LUT3 \exe_engine_nxt.state_7_s11  (
    .F(\exe_engine_nxt.state [7]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_7 ),
    .I2(\exe_engine_nxt.state_7_16 ) 
);
defparam \exe_engine_nxt.state_7_s11 .INIT=8'hF4;
  LUT3 \exe_engine_nxt.state_6_s11  (
    .F(\exe_engine_nxt.state [6]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_6 ),
    .I2(\exe_engine_nxt.ir_31_10 ) 
);
defparam \exe_engine_nxt.state_6_s11 .INIT=8'hF4;
  LUT3 \exe_engine_nxt.state_5_s11  (
    .F(\exe_engine_nxt.state [5]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_0 [5]),
    .I2(\exe_engine_nxt.state_5_16 ) 
);
defparam \exe_engine_nxt.state_5_s11 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.state_4_s11  (
    .F(\exe_engine_nxt.state [4]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_4 ),
    .I2(\exe_engine_nxt.state_4_16 ) 
);
defparam \exe_engine_nxt.state_4_s11 .INIT=8'hF4;
  LUT4 \exe_engine_nxt.state_3_s12  (
    .F(\exe_engine_nxt.state [3]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_0 [3]),
    .I2(\exe_engine_nxt.state_3_19 ),
    .I3(\exe_engine.state_11 ) 
);
defparam \exe_engine_nxt.state_3_s12 .INIT=16'hFFF4;
  LUT3 \exe_engine_nxt.state_2_s11  (
    .F(\exe_engine_nxt.state [2]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_0 [2]),
    .I2(n4976_5) 
);
defparam \exe_engine_nxt.state_2_s11 .INIT=8'hF4;
  LUT3 \exe_engine_nxt.state_1_s11  (
    .F(\exe_engine_nxt.state [1]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_1 ),
    .I2(\exe_engine_nxt.state_1_16 ) 
);
defparam \exe_engine_nxt.state_1_s11 .INIT=8'hF4;
  LUT3 \exe_engine_nxt.state_0_s13  (
    .F(\exe_engine_nxt.state [0]),
    .I0(\exe_engine_nxt.state_11_17 ),
    .I1(\exe_engine.state_0 [0]),
    .I2(\exe_engine_nxt.state_0_20 ) 
);
defparam \exe_engine_nxt.state_0_s13 .INIT=8'hF4;
  LUT3 \exe_engine_nxt.pc2_31_s11  (
    .F(\exe_engine_nxt.pc2_31_16 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[31]),
    .I2(\exe_engine_nxt.pc2_31_25 ) 
);
defparam \exe_engine_nxt.pc2_31_s11 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_30_s10  (
    .F(\exe_engine_nxt.pc2_30_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[30]),
    .I2(\exe_engine_nxt.pc2_30_19 ) 
);
defparam \exe_engine_nxt.pc2_30_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_29_s10  (
    .F(\exe_engine_nxt.pc2_29_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[29]),
    .I2(\exe_engine_nxt.pc2_29_19 ) 
);
defparam \exe_engine_nxt.pc2_29_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_28_s10  (
    .F(\exe_engine_nxt.pc2_28_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[28]),
    .I2(\exe_engine_nxt.pc2_28_19 ) 
);
defparam \exe_engine_nxt.pc2_28_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_27_s10  (
    .F(\exe_engine_nxt.pc2_27_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[27]),
    .I2(\exe_engine_nxt.pc2_27_19 ) 
);
defparam \exe_engine_nxt.pc2_27_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_26_s10  (
    .F(\exe_engine_nxt.pc2_26_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[26]),
    .I2(\exe_engine_nxt.pc2_26_19 ) 
);
defparam \exe_engine_nxt.pc2_26_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_25_s10  (
    .F(\exe_engine_nxt.pc2_25_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[25]),
    .I2(\exe_engine_nxt.pc2_25_19 ) 
);
defparam \exe_engine_nxt.pc2_25_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_24_s10  (
    .F(\exe_engine_nxt.pc2_24_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[24]),
    .I2(\exe_engine_nxt.pc2_24_19 ) 
);
defparam \exe_engine_nxt.pc2_24_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_23_s10  (
    .F(\exe_engine_nxt.pc2_23_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[23]),
    .I2(\exe_engine_nxt.pc2_23_19 ) 
);
defparam \exe_engine_nxt.pc2_23_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_22_s10  (
    .F(\exe_engine_nxt.pc2_22_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[22]),
    .I2(\exe_engine_nxt.pc2_22_19 ) 
);
defparam \exe_engine_nxt.pc2_22_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_21_s10  (
    .F(\exe_engine_nxt.pc2_21_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[21]),
    .I2(\exe_engine_nxt.pc2_21_19 ) 
);
defparam \exe_engine_nxt.pc2_21_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_20_s10  (
    .F(\exe_engine_nxt.pc2_20_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[20]),
    .I2(\exe_engine_nxt.pc2_20_19 ) 
);
defparam \exe_engine_nxt.pc2_20_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_19_s10  (
    .F(\exe_engine_nxt.pc2_19_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[19]),
    .I2(\exe_engine_nxt.pc2_19_19 ) 
);
defparam \exe_engine_nxt.pc2_19_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_18_s10  (
    .F(\exe_engine_nxt.pc2_18_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[18]),
    .I2(\exe_engine_nxt.pc2_18_19 ) 
);
defparam \exe_engine_nxt.pc2_18_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_17_s10  (
    .F(\exe_engine_nxt.pc2_17_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[17]),
    .I2(\exe_engine_nxt.pc2_17_19 ) 
);
defparam \exe_engine_nxt.pc2_17_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_16_s10  (
    .F(\exe_engine_nxt.pc2_16_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[16]),
    .I2(\exe_engine_nxt.pc2_16_19 ) 
);
defparam \exe_engine_nxt.pc2_16_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_15_s10  (
    .F(\exe_engine_nxt.pc2_15_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[15]),
    .I2(\exe_engine_nxt.pc2_15_19 ) 
);
defparam \exe_engine_nxt.pc2_15_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_14_s10  (
    .F(\exe_engine_nxt.pc2_14_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[14]),
    .I2(\exe_engine_nxt.pc2_14_19 ) 
);
defparam \exe_engine_nxt.pc2_14_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_13_s10  (
    .F(\exe_engine_nxt.pc2_13_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[13]),
    .I2(\exe_engine_nxt.pc2_13_19 ) 
);
defparam \exe_engine_nxt.pc2_13_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_12_s10  (
    .F(\exe_engine_nxt.pc2_12_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[12]),
    .I2(\exe_engine_nxt.pc2_12_19 ) 
);
defparam \exe_engine_nxt.pc2_12_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_11_s10  (
    .F(\exe_engine_nxt.pc2_11_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[11]),
    .I2(\exe_engine_nxt.pc2_11_19 ) 
);
defparam \exe_engine_nxt.pc2_11_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_10_s10  (
    .F(\exe_engine_nxt.pc2_10_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[10]),
    .I2(\exe_engine_nxt.pc2_10_19 ) 
);
defparam \exe_engine_nxt.pc2_10_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_9_s10  (
    .F(\exe_engine_nxt.pc2_9_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[9]),
    .I2(\exe_engine_nxt.pc2_9_19 ) 
);
defparam \exe_engine_nxt.pc2_9_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_8_s10  (
    .F(\exe_engine_nxt.pc2_8_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[8]),
    .I2(\exe_engine_nxt.pc2_8_19 ) 
);
defparam \exe_engine_nxt.pc2_8_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_7_s10  (
    .F(\exe_engine_nxt.pc2_7_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[7]),
    .I2(\exe_engine_nxt.pc2_7_19 ) 
);
defparam \exe_engine_nxt.pc2_7_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_6_s10  (
    .F(\exe_engine_nxt.pc2_6_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[6]),
    .I2(\exe_engine_nxt.pc2_6_15 ) 
);
defparam \exe_engine_nxt.pc2_6_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_5_s10  (
    .F(\exe_engine_nxt.pc2_5_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[5]),
    .I2(\exe_engine_nxt.pc2_5_15 ) 
);
defparam \exe_engine_nxt.pc2_5_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_4_s10  (
    .F(\exe_engine_nxt.pc2_4_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[4]),
    .I2(\exe_engine_nxt.pc2_4_15 ) 
);
defparam \exe_engine_nxt.pc2_4_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_3_s10  (
    .F(\exe_engine_nxt.pc2_3_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[3]),
    .I2(\exe_engine_nxt.pc2_3_15 ) 
);
defparam \exe_engine_nxt.pc2_3_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_2_s10  (
    .F(\exe_engine_nxt.pc2_2_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[2]),
    .I2(\exe_engine_nxt.pc2_2_20 ) 
);
defparam \exe_engine_nxt.pc2_2_s10 .INIT=8'h4F;
  LUT3 \exe_engine_nxt.pc2_1_s10  (
    .F(\exe_engine_nxt.pc2_1_14 ),
    .I0(\exe_engine_nxt.pc2_31_27 ),
    .I1(alu_add[1]),
    .I2(\exe_engine_nxt.pc2_1_18 ) 
);
defparam \exe_engine_nxt.pc2_1_s10 .INIT=8'h4F;
  LUT4 \ctrl_nxt.alu_op_1_s5  (
    .F(\ctrl_nxt.alu_op [1]),
    .I0(\exe_engine.ir [2]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl_nxt.alu_op_1_11 ),
    .I3(\exe_engine.state_0 [5]) 
);
defparam \ctrl_nxt.alu_op_1_s5 .INIT=16'hFF40;
  LUT4 n4499_s2 (
    .F(n4499_7),
    .I0(\ctrl.pc_cur_Z [1]),
    .I1(\exe_engine.pc2 [1]),
    .I2(\ctrl.csr_we_Z ),
    .I3(\trap_ctrl.cause [6]) 
);
defparam n4499_s2.INIT=16'h0C0A;
  LUT4 n5187_s1 (
    .F(n5187_6),
    .I0(n5187_7),
    .I1(n5187_8),
    .I2(n5187_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5187_s1.INIT=16'hBF00;
  LUT4 n5186_s1 (
    .F(n5186_6),
    .I0(n5186_7),
    .I1(n5186_8),
    .I2(n5186_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5186_s1.INIT=16'h7F00;
  LUT3 n5185_s1 (
    .F(n5185_6),
    .I0(n5185_7),
    .I1(n5185_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5185_s1.INIT=8'hD0;
  LUT3 n5184_s1 (
    .F(n5184_6),
    .I0(n5184_7),
    .I1(n5184_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5184_s1.INIT=8'h70;
  LUT3 n5183_s1 (
    .F(n5183_6),
    .I0(n5183_7),
    .I1(n5183_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5183_s1.INIT=8'h70;
  LUT2 n5182_s1 (
    .F(n5182_6),
    .I0(n5182_7),
    .I1(\ctrl.csr_re_Z ) 
);
defparam n5182_s1.INIT=4'h4;
  LUT4 n5181_s1 (
    .F(n5181_6),
    .I0(n5181_7),
    .I1(n5181_8),
    .I2(n5181_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5181_s1.INIT=16'h7F00;
  LUT4 n5180_s1 (
    .F(n5180_6),
    .I0(n5180_7),
    .I1(n5180_8),
    .I2(n5180_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5180_s1.INIT=16'h7F00;
  LUT3 n5179_s1 (
    .F(n5179_6),
    .I0(n5179_7),
    .I1(n5179_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5179_s1.INIT=8'h70;
  LUT2 n5178_s1 (
    .F(n5178_6),
    .I0(n5178_7),
    .I1(\ctrl.csr_re_Z ) 
);
defparam n5178_s1.INIT=4'h4;
  LUT3 n5177_s1 (
    .F(n5177_6),
    .I0(n5177_7),
    .I1(n5177_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5177_s1.INIT=8'h70;
  LUT4 n5176_s1 (
    .F(n5176_6),
    .I0(n5176_7),
    .I1(n5176_8),
    .I2(n5176_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5176_s1.INIT=16'h7F00;
  LUT4 n5175_s1 (
    .F(n5175_6),
    .I0(n5175_7),
    .I1(n5175_8),
    .I2(n5175_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5175_s1.INIT=16'h7F00;
  LUT2 n5174_s1 (
    .F(n5174_6),
    .I0(n5174_7),
    .I1(\ctrl.csr_re_Z ) 
);
defparam n5174_s1.INIT=4'h4;
  LUT2 n5173_s1 (
    .F(n5173_6),
    .I0(n5173_7),
    .I1(\ctrl.csr_re_Z ) 
);
defparam n5173_s1.INIT=4'h4;
  LUT4 n5172_s1 (
    .F(n5172_6),
    .I0(n5172_7),
    .I1(n5172_8),
    .I2(n5172_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5172_s1.INIT=16'h7F00;
  LUT4 n5171_s1 (
    .F(n5171_6),
    .I0(n5171_7),
    .I1(n5171_8),
    .I2(n5171_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5171_s1.INIT=16'h7F00;
  LUT3 n5170_s1 (
    .F(n5170_6),
    .I0(n5170_7),
    .I1(n5170_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5170_s1.INIT=8'h70;
  LUT3 n5169_s1 (
    .F(n5169_6),
    .I0(n5169_7),
    .I1(n5169_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5169_s1.INIT=8'h70;
  LUT4 n5168_s1 (
    .F(n5168_6),
    .I0(n5168_7),
    .I1(n5168_8),
    .I2(n5168_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5168_s1.INIT=16'h7F00;
  LUT3 n5167_s1 (
    .F(n5167_6),
    .I0(n5167_7),
    .I1(n5167_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5167_s1.INIT=8'h70;
  LUT4 n5166_s1 (
    .F(n5166_6),
    .I0(n5166_7),
    .I1(n5166_8),
    .I2(n5166_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5166_s1.INIT=16'h7F00;
  LUT4 n5165_s1 (
    .F(n5165_6),
    .I0(n5165_7),
    .I1(n5165_8),
    .I2(n5165_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5165_s1.INIT=16'h7F00;
  LUT3 n5164_s1 (
    .F(n5164_6),
    .I0(n5164_7),
    .I1(n5164_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5164_s1.INIT=8'h70;
  LUT3 n5163_s1 (
    .F(n5163_6),
    .I0(n5163_7),
    .I1(n5163_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5163_s1.INIT=8'h70;
  LUT4 n5162_s1 (
    .F(n5162_6),
    .I0(n5162_7),
    .I1(n5162_8),
    .I2(n5162_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5162_s1.INIT=16'h7F00;
  LUT3 n5161_s1 (
    .F(n5161_6),
    .I0(n5161_7),
    .I1(n5161_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5161_s1.INIT=8'h70;
  LUT4 n5160_s1 (
    .F(n5160_6),
    .I0(n5160_7),
    .I1(n5160_8),
    .I2(n5160_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5160_s1.INIT=16'h7F00;
  LUT4 n5159_s1 (
    .F(n5159_6),
    .I0(n5159_7),
    .I1(n5159_8),
    .I2(n5159_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5159_s1.INIT=16'h7F00;
  LUT4 n5158_s1 (
    .F(n5158_6),
    .I0(n5158_7),
    .I1(n5158_8),
    .I2(n5158_9),
    .I3(\ctrl.csr_re_Z ) 
);
defparam n5158_s1.INIT=16'h7F00;
  LUT3 n5157_s1 (
    .F(n5157_6),
    .I0(n5157_7),
    .I1(n5157_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5157_s1.INIT=8'h70;
  LUT3 n5156_s1 (
    .F(n5156_6),
    .I0(n5156_7),
    .I1(n5156_8),
    .I2(\ctrl.csr_re_Z ) 
);
defparam n5156_s1.INIT=8'h70;
  LUT4 n3356_s1 (
    .F(n3356_6),
    .I0(\trap_ctrl.exc_buf_2 ),
    .I1(n3356_7),
    .I2(\trap_ctrl.exc_buf_1 ),
    .I3(\trap_ctrl.exc_buf_0 ) 
);
defparam n3356_s1.INIT=16'h00F1;
  LUT4 n3351_s2 (
    .F(n3351_7),
    .I0(n3351_12),
    .I1(\trap_ctrl.exc_buf_3 [11]),
    .I2(n3351_9),
    .I3(n3352_13) 
);
defparam n3351_s2.INIT=16'h0D00;
  LUT2 n2177_s1 (
    .F(n2177_6),
    .I0(monitor_cnt[0]),
    .I1(\exe_engine.state_0 [5]) 
);
defparam n2177_s1.INIT=4'h4;
  LUT3 n2176_s1 (
    .F(n2176_6),
    .I0(monitor_cnt[1]),
    .I1(monitor_cnt[0]),
    .I2(\exe_engine.state_0 [5]) 
);
defparam n2176_s1.INIT=8'h60;
  LUT4 n2174_s1 (
    .F(n2174_6),
    .I0(monitor_cnt[2]),
    .I1(n2175_7),
    .I2(monitor_cnt[3]),
    .I3(\exe_engine.state_0 [5]) 
);
defparam n2174_s1.INIT=16'h7800;
  LUT3 n2173_s1 (
    .F(n2173_6),
    .I0(monitor_cnt[4]),
    .I1(n2173_9),
    .I2(\exe_engine.state_0 [5]) 
);
defparam n2173_s1.INIT=8'h60;
  LUT4 n2172_s1 (
    .F(n2172_6),
    .I0(monitor_cnt[4]),
    .I1(n2173_9),
    .I2(monitor_cnt[5]),
    .I3(\exe_engine.state_0 [5]) 
);
defparam n2172_s1.INIT=16'h7800;
  LUT4 n2171_s1 (
    .F(n2171_6),
    .I0(n2173_9),
    .I1(n2171_7),
    .I2(monitor_cnt[6]),
    .I3(\exe_engine.state_0 [5]) 
);
defparam n2171_s1.INIT=16'h7800;
  LUT3 n2170_s1 (
    .F(n2170_6),
    .I0(monitor_cnt[7]),
    .I1(n2170_9),
    .I2(\exe_engine.state_0 [5]) 
);
defparam n2170_s1.INIT=8'h60;
  LUT4 n2169_s1 (
    .F(n2169_6),
    .I0(monitor_cnt[7]),
    .I1(n2170_9),
    .I2(monitor_cnt[8]),
    .I3(\exe_engine.state_0 [5]) 
);
defparam n2169_s1.INIT=16'h7800;
  LUT4 n2168_s1 (
    .F(n2168_6),
    .I0(n2170_9),
    .I1(n2168_7),
    .I2(monitor_cnt[9]),
    .I3(\exe_engine.state_0 [5]) 
);
defparam n2168_s1.INIT=16'h7800;
  LUT2 \exe_engine_nxt.ra_1_s1  (
    .F(\exe_engine_nxt.ra [1]),
    .I0(\exe_engine.pc2 [1]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_1_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_2_s1  (
    .F(\exe_engine_nxt.ra [2]),
    .I0(\ctrl.pc_nxt_Z [2]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_2_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_3_s1  (
    .F(\exe_engine_nxt.ra [3]),
    .I0(\ctrl.pc_nxt_Z [3]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_3_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_4_s1  (
    .F(\exe_engine_nxt.ra [4]),
    .I0(\ctrl.pc_nxt_Z [4]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_4_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_5_s1  (
    .F(\exe_engine_nxt.ra [5]),
    .I0(\ctrl.pc_nxt_Z [5]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_5_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_6_s1  (
    .F(\exe_engine_nxt.ra [6]),
    .I0(\ctrl.pc_nxt_Z [6]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_6_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_7_s1  (
    .F(\exe_engine_nxt.ra [7]),
    .I0(\ctrl.pc_nxt_Z [7]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_7_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_8_s1  (
    .F(\exe_engine_nxt.ra [8]),
    .I0(\ctrl.pc_nxt_Z [8]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_8_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_9_s1  (
    .F(\exe_engine_nxt.ra [9]),
    .I0(\ctrl.pc_nxt_Z [9]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_9_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_10_s1  (
    .F(\exe_engine_nxt.ra [10]),
    .I0(\ctrl.pc_nxt_Z [10]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_10_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_11_s1  (
    .F(\exe_engine_nxt.ra [11]),
    .I0(\ctrl.pc_nxt_Z [11]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_11_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_12_s1  (
    .F(\exe_engine_nxt.ra [12]),
    .I0(\ctrl.pc_nxt_Z [12]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_12_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_13_s1  (
    .F(\exe_engine_nxt.ra [13]),
    .I0(\ctrl.pc_nxt_Z [13]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_13_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_14_s1  (
    .F(\exe_engine_nxt.ra [14]),
    .I0(\ctrl.pc_nxt_Z [14]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_14_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_15_s1  (
    .F(\exe_engine_nxt.ra [15]),
    .I0(\ctrl.pc_nxt_Z [15]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_15_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_16_s1  (
    .F(\exe_engine_nxt.ra [16]),
    .I0(\ctrl.pc_nxt_Z [16]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_16_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_17_s1  (
    .F(\exe_engine_nxt.ra [17]),
    .I0(\ctrl.pc_nxt_Z [17]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_17_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_18_s1  (
    .F(\exe_engine_nxt.ra [18]),
    .I0(\ctrl.pc_nxt_Z [18]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_18_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_19_s1  (
    .F(\exe_engine_nxt.ra [19]),
    .I0(\ctrl.pc_nxt_Z [19]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_19_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_20_s1  (
    .F(\exe_engine_nxt.ra [20]),
    .I0(\ctrl.pc_nxt_Z [20]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_20_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_21_s1  (
    .F(\exe_engine_nxt.ra [21]),
    .I0(\ctrl.pc_nxt_Z [21]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_21_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_22_s1  (
    .F(\exe_engine_nxt.ra [22]),
    .I0(\ctrl.pc_nxt_Z [22]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_22_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_23_s1  (
    .F(\exe_engine_nxt.ra [23]),
    .I0(\ctrl.pc_nxt_Z [23]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_23_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_24_s1  (
    .F(\exe_engine_nxt.ra [24]),
    .I0(\ctrl.pc_nxt_Z [24]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_24_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_25_s1  (
    .F(\exe_engine_nxt.ra [25]),
    .I0(\ctrl.pc_nxt_Z [25]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_25_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_26_s1  (
    .F(\exe_engine_nxt.ra [26]),
    .I0(\ctrl.pc_nxt_Z [26]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_26_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_27_s1  (
    .F(\exe_engine_nxt.ra [27]),
    .I0(\ctrl.pc_nxt_Z [27]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_27_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_28_s1  (
    .F(\exe_engine_nxt.ra [28]),
    .I0(\ctrl.pc_nxt_Z [28]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_28_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_29_s1  (
    .F(\exe_engine_nxt.ra [29]),
    .I0(\ctrl.pc_nxt_Z [29]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_29_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_30_s1  (
    .F(\exe_engine_nxt.ra [30]),
    .I0(\ctrl.pc_nxt_Z [30]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_30_s1 .INIT=4'h8;
  LUT2 \exe_engine_nxt.ra_31_s1  (
    .F(\exe_engine_nxt.ra [31]),
    .I0(\ctrl.pc_nxt_Z [31]),
    .I1(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.ra_31_s1 .INIT=4'h8;
  LUT3 \ctrl_nxt.alu_cp_alu_s1  (
    .F(\ctrl_nxt.alu_cp_alu ),
    .I0(\exe_engine.ir [2]),
    .I1(\ctrl_nxt.alu_cp_alu_7 ),
    .I2(\ctrl_nxt.alu_op_1_11 ) 
);
defparam \ctrl_nxt.alu_cp_alu_s1 .INIT=8'h10;
  LUT4 \ctrl_nxt.alu_sub_s1  (
    .F(\ctrl_nxt.alu_sub ),
    .I0(\exe_engine.ir [2]),
    .I1(\ctrl.ir_funct3_Z [2]),
    .I2(\ctrl_nxt.alu_sub_7 ),
    .I3(\ctrl_nxt.alu_op_1_11 ) 
);
defparam \ctrl_nxt.alu_sub_s1 .INIT=16'h0100;
  LUT4 \ctrl_nxt.alu_op_0_s1  (
    .F(\ctrl_nxt.alu_op [0]),
    .I0(n936_13),
    .I1(\exe_engine.ir [5]),
    .I2(\exe_engine.ir [2]),
    .I3(\ctrl_nxt.alu_op_1_11 ) 
);
defparam \ctrl_nxt.alu_op_0_s1 .INIT=16'h3A00;
  LUT4 \ctrl_nxt.alu_op_2_s1  (
    .F(\ctrl_nxt.alu_op [2]),
    .I0(n934_13),
    .I1(\exe_engine.ir [5]),
    .I2(\exe_engine.ir [2]),
    .I3(\ctrl_nxt.alu_op_1_11 ) 
);
defparam \ctrl_nxt.alu_op_2_s1 .INIT=16'hCA00;
  LUT4 n170_s2 (
    .F(n170_7),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(n170_8),
    .I2(n170_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n170_s2.INIT=16'h00F8;
  LUT4 n169_s2 (
    .F(n169_7),
    .I0(n169_8),
    .I1(\ctrl.rf_rs2_Z [1]),
    .I2(n169_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n169_s2.INIT=16'h00F4;
  LUT4 n167_s2 (
    .F(n167_7),
    .I0(n169_8),
    .I1(\ctrl.rf_rs2_Z [3]),
    .I2(n167_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n167_s2.INIT=16'h00F4;
  LUT4 n166_s2 (
    .F(n166_7),
    .I0(n169_8),
    .I1(\ctrl.rf_rs2_Z [4]),
    .I2(n166_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n166_s2.INIT=16'h00F4;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(n159_8),
    .I1(n159_9),
    .I2(\exe_engine.state_10 ),
    .I3(n159_12) 
);
defparam n159_s2.INIT=16'h0C0A;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(n158_8),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n158_s2.INIT=16'h00F4;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(n158_8),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n157_s2.INIT=16'h00F4;
  LUT4 n156_s2 (
    .F(n156_7),
    .I0(n158_8),
    .I1(\ctrl.ir_funct3_Z [2]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n156_s2.INIT=16'h00F4;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(n158_8),
    .I1(\ctrl.rf_rs1_Z [0]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n155_s2.INIT=16'h00F4;
  LUT4 n154_s2 (
    .F(n154_7),
    .I0(n158_8),
    .I1(\ctrl.rf_rs1_Z [1]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n154_s2.INIT=16'h00F4;
  LUT4 n153_s2 (
    .F(n153_7),
    .I0(n158_8),
    .I1(\ctrl.rf_rs1_Z [2]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n153_s2.INIT=16'h00F4;
  LUT4 n152_s2 (
    .F(n152_7),
    .I0(n158_8),
    .I1(\ctrl.rf_rs1_Z [3]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n152_s2.INIT=16'h00F4;
  LUT4 n151_s2 (
    .F(n151_7),
    .I0(n158_8),
    .I1(\ctrl.rf_rs1_Z [4]),
    .I2(n159_8),
    .I3(\exe_engine.state_10 ) 
);
defparam n151_s2.INIT=16'h00F4;
  LUT4 n150_s2 (
    .F(n150_7),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n150_s2.INIT=16'h00F8;
  LUT4 n149_s2 (
    .F(n149_7),
    .I0(\ctrl.rf_rs2_Z [1]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n149_s2.INIT=16'h00F8;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(\ctrl.rf_rs2_Z [2]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n148_s2.INIT=16'h00F8;
  LUT4 n147_s2 (
    .F(n147_7),
    .I0(\ctrl.rf_rs2_Z [3]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n147_s2.INIT=16'h00F8;
  LUT4 n146_s2 (
    .F(n146_7),
    .I0(\ctrl.rf_rs2_Z [4]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n146_s2.INIT=16'h00F8;
  LUT4 n145_s2 (
    .F(n145_7),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n145_s2.INIT=16'h00F8;
  LUT4 n144_s2 (
    .F(n144_7),
    .I0(\ctrl.ir_funct12_Z [6]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n144_s2.INIT=16'h00F8;
  LUT4 n143_s2 (
    .F(n143_7),
    .I0(\ctrl.ir_funct12_Z [7]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n143_s2.INIT=16'h00F8;
  LUT4 n142_s2 (
    .F(n142_7),
    .I0(\ctrl.ir_funct12_Z [8]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n142_s2.INIT=16'h00F8;
  LUT4 n141_s2 (
    .F(n141_7),
    .I0(\ctrl.ir_funct12_Z [9]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n141_s2.INIT=16'h00F8;
  LUT4 n140_s2 (
    .F(n140_7),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(n150_8),
    .I2(n150_9),
    .I3(\exe_engine.state_10 ) 
);
defparam n140_s2.INIT=16'h00F8;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(n165_10) 
);
defparam n165_s2.INIT=4'h8;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(\ctrl.ir_funct12_Z [6]),
    .I1(n165_10) 
);
defparam n164_s2.INIT=4'h8;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(\ctrl.ir_funct12_Z [7]),
    .I1(n165_10) 
);
defparam n163_s2.INIT=4'h8;
  LUT2 n162_s2 (
    .F(n162_7),
    .I0(\ctrl.ir_funct12_Z [8]),
    .I1(n165_10) 
);
defparam n162_s2.INIT=4'h8;
  LUT2 n161_s2 (
    .F(n161_7),
    .I0(\ctrl.ir_funct12_Z [9]),
    .I1(n165_10) 
);
defparam n161_s2.INIT=4'h8;
  LUT2 n160_s2 (
    .F(n160_7),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(n165_10) 
);
defparam n160_s2.INIT=4'h8;
  LUT4 n3357_s1 (
    .F(n3357_6),
    .I0(\trap_ctrl.exc_buf_1 ),
    .I1(\trap_ctrl.exc_buf_2 ),
    .I2(n3357_7),
    .I3(\trap_ctrl.exc_buf_0 ) 
);
defparam n3357_s1.INIT=16'hFF01;
  LUT3 \ctrl_nxt.alu_opb_mux_s1  (
    .F(\ctrl_nxt.alu_opb_mux ),
    .I0(\exe_engine.state_10 ),
    .I1(\ctrl_nxt.alu_opb_mux_7 ),
    .I2(n170_8) 
);
defparam \ctrl_nxt.alu_opb_mux_s1 .INIT=8'hEF;
  LUT4 \ctrl_nxt.alu_opa_mux_s1  (
    .F(\ctrl_nxt.alu_opa_mux ),
    .I0(n150_8),
    .I1(\exe_engine.ir [5]),
    .I2(\exe_engine.state_10 ),
    .I3(n159_12) 
);
defparam \ctrl_nxt.alu_opa_mux_s1 .INIT=16'hFFF2;
  LUT3 n168_s1 (
    .F(n168_6),
    .I0(n169_8),
    .I1(\ctrl.rf_rs2_Z [2]),
    .I2(n168_7) 
);
defparam n168_s1.INIT=8'h4F;
  LUT4 n3402_s1 (
    .F(n3402_4),
    .I0(\exe_engine.state_7 ),
    .I1(\exe_engine.state_6 ),
    .I2(n3402_5),
    .I3(n3402_6) 
);
defparam n3402_s1.INIT=16'h1F00;
  LUT2 n3462_s4 (
    .F(n3462_7),
    .I0(\exe_engine.ir [4]),
    .I1(\exe_engine.ir [5]) 
);
defparam n3462_s4.INIT=4'h8;
  LUT2 n3653_s2 (
    .F(n3653_5),
    .I0(\ctrl.rf_rd_Z [0]),
    .I1(n3653_7) 
);
defparam n3653_s2.INIT=4'h4;
  LUT4 n3756_s1 (
    .F(n3756_4),
    .I0(\exe_engine.state_0 [8]),
    .I1(\trap_ctrl.cause [5]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_9 ) 
);
defparam n3756_s1.INIT=16'h030A;
  LUT4 n3756_s2 (
    .F(n3756_5),
    .I0(\ctrl.csr_addr_Z [11]),
    .I1(n3756_6),
    .I2(n3756_7),
    .I3(n3756_8) 
);
defparam n3756_s2.INIT=16'h4000;
  LUT4 n3796_s1 (
    .F(n3796_4),
    .I0(n3796_5),
    .I1(n3796_6),
    .I2(n3796_7),
    .I3(n3796_8) 
);
defparam n3796_s1.INIT=16'h8000;
  LUT3 n3992_s1 (
    .F(n3992_4),
    .I0(n3796_6),
    .I1(n3992_5),
    .I2(n3992_6) 
);
defparam n3992_s1.INIT=8'h80;
  LUT4 n6606_s1 (
    .F(n6606_4),
    .I0(\ctrl.csr_addr_Z [11]),
    .I1(n3756_7),
    .I2(n3756_8),
    .I3(n6606_5) 
);
defparam n6606_s1.INIT=16'h4000;
  LUT3 n4469_s1 (
    .F(n4469_4),
    .I0(\ctrl.pc_cur_Z [31]),
    .I1(\ctrl.pc_nxt_Z [31]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4469_s1.INIT=8'hCA;
  LUT3 n4470_s1 (
    .F(n4470_4),
    .I0(\ctrl.pc_cur_Z [30]),
    .I1(\ctrl.pc_nxt_Z [30]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4470_s1.INIT=8'hCA;
  LUT3 n4471_s1 (
    .F(n4471_4),
    .I0(\ctrl.pc_cur_Z [29]),
    .I1(\ctrl.pc_nxt_Z [29]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4471_s1.INIT=8'hCA;
  LUT3 n4472_s1 (
    .F(n4472_4),
    .I0(\ctrl.pc_cur_Z [28]),
    .I1(\ctrl.pc_nxt_Z [28]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4472_s1.INIT=8'hCA;
  LUT3 n4473_s1 (
    .F(n4473_4),
    .I0(\ctrl.pc_cur_Z [27]),
    .I1(\ctrl.pc_nxt_Z [27]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4473_s1.INIT=8'hCA;
  LUT3 n4474_s1 (
    .F(n4474_4),
    .I0(\ctrl.pc_cur_Z [26]),
    .I1(\ctrl.pc_nxt_Z [26]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4474_s1.INIT=8'hCA;
  LUT3 n4475_s1 (
    .F(n4475_4),
    .I0(\ctrl.pc_cur_Z [25]),
    .I1(\ctrl.pc_nxt_Z [25]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4475_s1.INIT=8'hCA;
  LUT3 n4476_s1 (
    .F(n4476_4),
    .I0(\ctrl.pc_cur_Z [24]),
    .I1(\ctrl.pc_nxt_Z [24]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4476_s1.INIT=8'hCA;
  LUT3 n4477_s1 (
    .F(n4477_4),
    .I0(\ctrl.pc_cur_Z [23]),
    .I1(\ctrl.pc_nxt_Z [23]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4477_s1.INIT=8'hCA;
  LUT3 n4478_s1 (
    .F(n4478_4),
    .I0(\ctrl.pc_cur_Z [22]),
    .I1(\ctrl.pc_nxt_Z [22]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4478_s1.INIT=8'hCA;
  LUT3 n4479_s1 (
    .F(n4479_4),
    .I0(\ctrl.pc_cur_Z [21]),
    .I1(\ctrl.pc_nxt_Z [21]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4479_s1.INIT=8'hCA;
  LUT3 n4480_s1 (
    .F(n4480_4),
    .I0(\ctrl.pc_cur_Z [20]),
    .I1(\ctrl.pc_nxt_Z [20]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4480_s1.INIT=8'hCA;
  LUT3 n4481_s1 (
    .F(n4481_4),
    .I0(\ctrl.pc_cur_Z [19]),
    .I1(\ctrl.pc_nxt_Z [19]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4481_s1.INIT=8'hCA;
  LUT3 n4482_s1 (
    .F(n4482_4),
    .I0(\ctrl.pc_cur_Z [18]),
    .I1(\ctrl.pc_nxt_Z [18]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4482_s1.INIT=8'hCA;
  LUT3 n4483_s1 (
    .F(n4483_4),
    .I0(\ctrl.pc_cur_Z [17]),
    .I1(\ctrl.pc_nxt_Z [17]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4483_s1.INIT=8'hCA;
  LUT3 n4484_s1 (
    .F(n4484_4),
    .I0(\ctrl.pc_cur_Z [16]),
    .I1(\ctrl.pc_nxt_Z [16]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4484_s1.INIT=8'hCA;
  LUT3 n4485_s1 (
    .F(n4485_4),
    .I0(\ctrl.pc_cur_Z [15]),
    .I1(\ctrl.pc_nxt_Z [15]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4485_s1.INIT=8'hCA;
  LUT3 n4486_s1 (
    .F(n4486_4),
    .I0(\ctrl.pc_cur_Z [14]),
    .I1(\ctrl.pc_nxt_Z [14]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4486_s1.INIT=8'hCA;
  LUT3 n4487_s1 (
    .F(n4487_4),
    .I0(\ctrl.pc_cur_Z [13]),
    .I1(\ctrl.pc_nxt_Z [13]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4487_s1.INIT=8'hCA;
  LUT3 n4488_s1 (
    .F(n4488_4),
    .I0(\ctrl.pc_cur_Z [12]),
    .I1(\ctrl.pc_nxt_Z [12]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4488_s1.INIT=8'hCA;
  LUT3 n4489_s1 (
    .F(n4489_4),
    .I0(\ctrl.pc_cur_Z [11]),
    .I1(\ctrl.pc_nxt_Z [11]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4489_s1.INIT=8'hCA;
  LUT3 n4490_s1 (
    .F(n4490_4),
    .I0(\ctrl.pc_cur_Z [10]),
    .I1(\ctrl.pc_nxt_Z [10]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4490_s1.INIT=8'hCA;
  LUT3 n4491_s1 (
    .F(n4491_4),
    .I0(\ctrl.pc_cur_Z [9]),
    .I1(\ctrl.pc_nxt_Z [9]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4491_s1.INIT=8'hCA;
  LUT3 n4492_s1 (
    .F(n4492_4),
    .I0(\ctrl.pc_cur_Z [8]),
    .I1(\ctrl.pc_nxt_Z [8]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4492_s1.INIT=8'hCA;
  LUT3 n4493_s1 (
    .F(n4493_4),
    .I0(\ctrl.pc_cur_Z [7]),
    .I1(\ctrl.pc_nxt_Z [7]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4493_s1.INIT=8'hCA;
  LUT3 n4494_s1 (
    .F(n4494_4),
    .I0(\ctrl.pc_cur_Z [6]),
    .I1(\ctrl.pc_nxt_Z [6]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4494_s1.INIT=8'hCA;
  LUT3 n4495_s1 (
    .F(n4495_4),
    .I0(\ctrl.pc_cur_Z [5]),
    .I1(\ctrl.pc_nxt_Z [5]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4495_s1.INIT=8'hCA;
  LUT3 n4496_s1 (
    .F(n4496_4),
    .I0(\ctrl.pc_cur_Z [4]),
    .I1(\ctrl.pc_nxt_Z [4]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4496_s1.INIT=8'hCA;
  LUT3 n4497_s1 (
    .F(n4497_4),
    .I0(\ctrl.pc_cur_Z [3]),
    .I1(\ctrl.pc_nxt_Z [3]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4497_s1.INIT=8'hCA;
  LUT3 n4498_s1 (
    .F(n4498_4),
    .I0(\ctrl.pc_cur_Z [2]),
    .I1(\ctrl.pc_nxt_Z [2]),
    .I2(\trap_ctrl.cause [6]) 
);
defparam n4498_s1.INIT=8'hCA;
  LUT4 n6641_s1 (
    .F(n6641_4),
    .I0(\ctrl.csr_addr_Z [11]),
    .I1(n3756_7),
    .I2(n3756_8),
    .I3(n6641_5) 
);
defparam n6641_s1.INIT=16'h4000;
  LUT4 n6801_s1 (
    .F(n6801_4),
    .I0(n3756_6),
    .I1(n3796_5),
    .I2(n3796_7),
    .I3(n3796_8) 
);
defparam n6801_s1.INIT=16'h8000;
  LUT3 n6833_s1 (
    .F(n6833_4),
    .I0(n3756_6),
    .I1(n3992_5),
    .I2(n3992_6) 
);
defparam n6833_s1.INIT=8'h80;
  LUT3 n6845_s1 (
    .F(n6845_4),
    .I0(n3992_5),
    .I1(n3992_6),
    .I2(n6845_5) 
);
defparam n6845_s1.INIT=8'h80;
  LUT3 n4976_s2 (
    .F(n4976_5),
    .I0(n4976_6),
    .I1(n4976_7),
    .I2(\exe_engine.state_6 ) 
);
defparam n4976_s2.INIT=8'hB0;
  LUT3 \debug_ctrl.trig_halt_s2  (
    .F(\debug_ctrl.trig_halt_5 ),
    .I0(\dm_reg.hartsel [2]),
    .I1(\dm_reg.hartsel [0]),
    .I2(\dm_reg.hartsel [1]) 
);
defparam \debug_ctrl.trig_halt_s2 .INIT=8'h01;
  LUT2 \ctrl.csr_wdata_Z_31_s0  (
    .F(\ctrl.csr_wdata_Z_31_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[31]) 
);
defparam \ctrl.csr_wdata_Z_31_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_30_s0  (
    .F(\ctrl.csr_wdata_Z_30_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[30]) 
);
defparam \ctrl.csr_wdata_Z_30_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_29_s0  (
    .F(\ctrl.csr_wdata_Z_29_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[29]) 
);
defparam \ctrl.csr_wdata_Z_29_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_28_s0  (
    .F(\ctrl.csr_wdata_Z_28_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[28]) 
);
defparam \ctrl.csr_wdata_Z_28_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_27_s0  (
    .F(\ctrl.csr_wdata_Z_27_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[27]) 
);
defparam \ctrl.csr_wdata_Z_27_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_26_s0  (
    .F(\ctrl.csr_wdata_Z_26_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[26]) 
);
defparam \ctrl.csr_wdata_Z_26_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_25_s0  (
    .F(\ctrl.csr_wdata_Z_25_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[25]) 
);
defparam \ctrl.csr_wdata_Z_25_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_24_s0  (
    .F(\ctrl.csr_wdata_Z_24_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[24]) 
);
defparam \ctrl.csr_wdata_Z_24_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_23_s0  (
    .F(\ctrl.csr_wdata_Z_23_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[23]) 
);
defparam \ctrl.csr_wdata_Z_23_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_22_s0  (
    .F(\ctrl.csr_wdata_Z_22_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[22]) 
);
defparam \ctrl.csr_wdata_Z_22_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_21_s0  (
    .F(\ctrl.csr_wdata_Z_21_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[21]) 
);
defparam \ctrl.csr_wdata_Z_21_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_20_s0  (
    .F(\ctrl.csr_wdata_Z_20_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[20]) 
);
defparam \ctrl.csr_wdata_Z_20_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_19_s0  (
    .F(\ctrl.csr_wdata_Z_19_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[19]) 
);
defparam \ctrl.csr_wdata_Z_19_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_18_s0  (
    .F(\ctrl.csr_wdata_Z_18_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[18]) 
);
defparam \ctrl.csr_wdata_Z_18_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_17_s0  (
    .F(\ctrl.csr_wdata_Z_17_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[17]) 
);
defparam \ctrl.csr_wdata_Z_17_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_16_s0  (
    .F(\ctrl.csr_wdata_Z_16_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[16]) 
);
defparam \ctrl.csr_wdata_Z_16_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_15_s0  (
    .F(\ctrl.csr_wdata_Z_15_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[15]) 
);
defparam \ctrl.csr_wdata_Z_15_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_14_s0  (
    .F(\ctrl.csr_wdata_Z_14_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[14]) 
);
defparam \ctrl.csr_wdata_Z_14_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_13_s0  (
    .F(\ctrl.csr_wdata_Z_13_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[13]) 
);
defparam \ctrl.csr_wdata_Z_13_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_12_s0  (
    .F(\ctrl.csr_wdata_Z_12_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[12]) 
);
defparam \ctrl.csr_wdata_Z_12_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_11_s0  (
    .F(\ctrl.csr_wdata_Z_11_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[11]) 
);
defparam \ctrl.csr_wdata_Z_11_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_10_s0  (
    .F(\ctrl.csr_wdata_Z_10_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[10]) 
);
defparam \ctrl.csr_wdata_Z_10_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_9_s0  (
    .F(\ctrl.csr_wdata_Z_9_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[9]) 
);
defparam \ctrl.csr_wdata_Z_9_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_8_s0  (
    .F(\ctrl.csr_wdata_Z_8_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[8]) 
);
defparam \ctrl.csr_wdata_Z_8_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_7_s0  (
    .F(\ctrl.csr_wdata_Z_7_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[7]) 
);
defparam \ctrl.csr_wdata_Z_7_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_6_s0  (
    .F(\ctrl.csr_wdata_Z_6_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[6]) 
);
defparam \ctrl.csr_wdata_Z_6_s0 .INIT=4'h4;
  LUT2 \ctrl.csr_wdata_Z_5_s0  (
    .F(\ctrl.csr_wdata_Z_5_4 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(rs1[5]) 
);
defparam \ctrl.csr_wdata_Z_5_s0 .INIT=4'h4;
  LUT3 \ctrl.csr_wdata_Z_4_s0  (
    .F(\ctrl.csr_wdata_Z_4_4 ),
    .I0(rs1[4]),
    .I1(\ctrl.rf_rs1_Z [4]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam \ctrl.csr_wdata_Z_4_s0 .INIT=8'hCA;
  LUT3 \ctrl.csr_wdata_Z_3_s0  (
    .F(\ctrl.csr_wdata_Z_3_4 ),
    .I0(rs1[3]),
    .I1(\ctrl.rf_rs1_Z [3]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam \ctrl.csr_wdata_Z_3_s0 .INIT=8'hCA;
  LUT3 \ctrl.csr_wdata_Z_2_s0  (
    .F(\ctrl.csr_wdata_Z_2_4 ),
    .I0(rs1[2]),
    .I1(\ctrl.rf_rs1_Z [2]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam \ctrl.csr_wdata_Z_2_s0 .INIT=8'hCA;
  LUT3 \ctrl.csr_wdata_Z_1_s0  (
    .F(\ctrl.csr_wdata_Z_1_4 ),
    .I0(rs1[1]),
    .I1(\ctrl.rf_rs1_Z [1]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam \ctrl.csr_wdata_Z_1_s0 .INIT=8'hCA;
  LUT3 \ctrl.csr_wdata_Z_0_s0  (
    .F(\ctrl.csr_wdata_Z_0_4 ),
    .I0(rs1[0]),
    .I1(\ctrl.rf_rs1_Z [0]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam \ctrl.csr_wdata_Z_0_s0 .INIT=8'hCA;
  LUT4 \trap_ctrl.exc_buf_9_s4  (
    .F(\trap_ctrl.exc_buf_9_9 ),
    .I0(\ctrl.rf_rs2_Z [1]),
    .I1(\ctrl.rf_rs2_Z [2]),
    .I2(\ctrl.rf_rs2_Z [0]),
    .I3(\trap_ctrl.exc_buf_3_9 ) 
);
defparam \trap_ctrl.exc_buf_9_s4 .INIT=16'h1000;
  LUT4 \trap_ctrl.exc_buf_8_s4  (
    .F(\trap_ctrl.exc_buf_8_9 ),
    .I0(xbus_terminate),
    .I1(\icache_rsp[0].err_5 ),
    .I2(\io_rsp.err ),
    .I3(\trap_ctrl.exc_buf_8_10 ) 
);
defparam \trap_ctrl.exc_buf_8_s4 .INIT=16'hFE00;
  LUT2 \trap_ctrl.exc_buf_3_s4  (
    .F(\trap_ctrl.exc_buf_3_9 ),
    .I0(\exe_engine.state_0 [2]),
    .I1(\trap_ctrl.exc_buf_3_13 ) 
);
defparam \trap_ctrl.exc_buf_3_s4 .INIT=4'h8;
  LUT2 \trap_ctrl.exc_buf_3_s5  (
    .F(\trap_ctrl.exc_buf_3_10 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [1]) 
);
defparam \trap_ctrl.exc_buf_3_s5 .INIT=4'h1;
  LUT2 \trap_ctrl.exc_buf_2_s4  (
    .F(\trap_ctrl.exc_buf_2_9 ),
    .I0(\exe_engine.ir [2]),
    .I1(\trap_ctrl.exc_buf_2_10 ) 
);
defparam \trap_ctrl.exc_buf_2_s4 .INIT=4'h1;
  LUT4 \trap_ctrl.exc_buf_1_s4  (
    .F(\trap_ctrl.exc_buf_1_9 ),
    .I0(\trap_ctrl.exc_buf_1_12 ),
    .I1(\trap_ctrl.exc_buf_1_60 ),
    .I2(\trap_ctrl.exc_buf_1_14 ),
    .I3(n3462_6) 
);
defparam \trap_ctrl.exc_buf_1_s4 .INIT=16'h0B00;
  LUT4 \trap_ctrl.exc_buf_1_s5  (
    .F(\trap_ctrl.exc_buf_1_10 ),
    .I0(\trap_ctrl.exc_buf_1_15 ),
    .I1(\exe_engine.ir [4]),
    .I2(\trap_ctrl.exc_buf_1_16 ),
    .I3(\trap_ctrl.exc_buf_1_17 ) 
);
defparam \trap_ctrl.exc_buf_1_s5 .INIT=16'h0D00;
  LUT2 \trap_ctrl.exc_buf_1_s6  (
    .F(\trap_ctrl.exc_buf_1_11 ),
    .I0(\exe_engine.state_6 ),
    .I1(\exe_engine.state_0 [5]) 
);
defparam \trap_ctrl.exc_buf_1_s6 .INIT=4'h1;
  LUT2 \exe_engine_nxt.pc2_31_s12  (
    .F(\exe_engine_nxt.pc2_31_17 ),
    .I0(\exe_engine.state_9 ),
    .I1(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_31_s12 .INIT=4'h1;
  LUT4 \ctrl_nxt.rf_wb_en_s8  (
    .F(\ctrl_nxt.rf_wb_en_12 ),
    .I0(cp_valid[0]),
    .I1(\exe_engine.state_0 [5]),
    .I2(\ctrl_nxt.rf_wb_en_14 ),
    .I3(\ctrl_nxt.rf_wb_en_15 ) 
);
defparam \ctrl_nxt.rf_wb_en_s8 .INIT=16'h0700;
  LUT4 \exe_engine_nxt.state_11_s13  (
    .F(\exe_engine_nxt.state_11_17 ),
    .I0(\ctrl_nxt.rf_wb_en_16 ),
    .I1(pending_9),
    .I2(\exe_engine_nxt.state_11_19 ),
    .I3(\exe_engine_nxt.state_9_16 ) 
);
defparam \exe_engine_nxt.state_11_s13 .INIT=16'h0D00;
  LUT4 \exe_engine_nxt.state_11_s14  (
    .F(\exe_engine_nxt.state_11_18 ),
    .I0(\exe_engine.ir [5]),
    .I1(\exe_engine.ir [6]),
    .I2(\exe_engine.state_6 ),
    .I3(\exe_engine_nxt.state_11_20 ) 
);
defparam \exe_engine_nxt.state_11_s14 .INIT=16'h1000;
  LUT4 \exe_engine_nxt.state_10_s16  (
    .F(\exe_engine_nxt.state_10_20 ),
    .I0(\exe_engine.state_10 ),
    .I1(pending_9),
    .I2(rf_we_5),
    .I3(\exe_engine.state_0 [0]) 
);
defparam \exe_engine_nxt.state_10_s16 .INIT=16'hEF00;
  LUT4 \exe_engine_nxt.state_10_s17  (
    .F(\exe_engine_nxt.state_10_21 ),
    .I0(\ctrl_nxt.rf_wb_en_14 ),
    .I1(\exe_engine_nxt.state_11_19 ),
    .I2(\exe_engine_nxt.state_10_22 ),
    .I3(\exe_engine_nxt.state_10_23 ) 
);
defparam \exe_engine_nxt.state_10_s17 .INIT=16'h1000;
  LUT4 \exe_engine_nxt.state_9_s12  (
    .F(\exe_engine_nxt.state_9_16 ),
    .I0(\exe_engine_nxt.state_9_18 ),
    .I1(n3351_12),
    .I2(\exe_engine.state_7 ),
    .I3(\exe_engine_nxt.state_9_21 ) 
);
defparam \exe_engine_nxt.state_9_s12 .INIT=16'h007F;
  LUT4 \exe_engine_nxt.state_9_s13  (
    .F(\exe_engine_nxt.state_9_17 ),
    .I0(\exe_engine.state_9 ),
    .I1(\exe_engine_nxt.ir_31_8 ),
    .I2(\exe_engine_nxt.ir_31_12 ),
    .I3(\exe_engine.state_10 ) 
);
defparam \exe_engine_nxt.state_9_s13 .INIT=16'h8F00;
  LUT3 \exe_engine_nxt.state_8_s12  (
    .F(\exe_engine_nxt.state_8_16 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [2]),
    .I2(\ctrl.rf_rs2_Z [1]) 
);
defparam \exe_engine_nxt.state_8_s12 .INIT=8'h10;
  LUT4 \exe_engine_nxt.state_7_s12  (
    .F(\exe_engine_nxt.state_7_16 ),
    .I0(\ctrl.rf_rs2_Z [1]),
    .I1(\ctrl.rf_rs2_Z [0]),
    .I2(\ctrl.rf_rs2_Z [2]),
    .I3(\trap_ctrl.exc_buf_3_9 ) 
);
defparam \exe_engine_nxt.state_7_s12 .INIT=16'h4000;
  LUT4 \exe_engine_nxt.state_5_s12  (
    .F(\exe_engine_nxt.state_5_16 ),
    .I0(\exe_engine.ir [2]),
    .I1(\exe_engine_nxt.state_5_17 ),
    .I2(\exe_engine.state_6 ),
    .I3(\ctrl_nxt.alu_cp_alu ) 
);
defparam \exe_engine_nxt.state_5_s12 .INIT=16'h00EF;
  LUT3 \exe_engine_nxt.state_4_s12  (
    .F(\exe_engine_nxt.state_4_16 ),
    .I0(\exe_engine.ir [6]),
    .I1(\exe_engine.state_6 ),
    .I2(\exe_engine_nxt.state_4_17 ) 
);
defparam \exe_engine_nxt.state_4_s12 .INIT=8'h80;
  LUT4 \exe_engine_nxt.state_1_s12  (
    .F(\exe_engine_nxt.state_1_16 ),
    .I0(\exe_engine.ir [5]),
    .I1(\exe_engine.ir [3]),
    .I2(\exe_engine.ir [2]),
    .I3(\exe_engine_nxt.state_1_17 ) 
);
defparam \exe_engine_nxt.state_1_s12 .INIT=16'h8300;
  LUT4 \exe_engine_nxt.pc2_6_s11  (
    .F(\exe_engine_nxt.pc2_6_15 ),
    .I0(\exe_engine_nxt.ra [6]),
    .I1(\trap_ctrl.exc_buf_2_9 ),
    .I2(\exe_engine_nxt.pc2_6_16 ),
    .I3(\exe_engine_nxt.pc2_6_17 ) 
);
defparam \exe_engine_nxt.pc2_6_s11 .INIT=16'h0007;
  LUT4 \exe_engine_nxt.pc2_5_s11  (
    .F(\exe_engine_nxt.pc2_5_15 ),
    .I0(\exe_engine_nxt.ra [5]),
    .I1(\trap_ctrl.exc_buf_2_9 ),
    .I2(\exe_engine_nxt.pc2_5_16 ),
    .I3(\exe_engine_nxt.pc2_5_17 ) 
);
defparam \exe_engine_nxt.pc2_5_s11 .INIT=16'h0007;
  LUT4 \exe_engine_nxt.pc2_4_s11  (
    .F(\exe_engine_nxt.pc2_4_15 ),
    .I0(\exe_engine_nxt.ra [4]),
    .I1(\trap_ctrl.exc_buf_2_9 ),
    .I2(\exe_engine_nxt.pc2_4_16 ),
    .I3(\exe_engine_nxt.pc2_4_17 ) 
);
defparam \exe_engine_nxt.pc2_4_s11 .INIT=16'h0007;
  LUT4 \exe_engine_nxt.pc2_3_s11  (
    .F(\exe_engine_nxt.pc2_3_15 ),
    .I0(\exe_engine_nxt.ra [3]),
    .I1(\trap_ctrl.exc_buf_2_9 ),
    .I2(\exe_engine_nxt.pc2_3_16 ),
    .I3(\exe_engine_nxt.pc2_3_17 ) 
);
defparam \exe_engine_nxt.pc2_3_s11 .INIT=16'h0007;
  LUT4 \ctrl_nxt.alu_op_1_s6  (
    .F(\ctrl_nxt.alu_op_1_11 ),
    .I0(\exe_engine.ir [3]),
    .I1(\exe_engine.ir [6]),
    .I2(\exe_engine.ir [4]),
    .I3(\exe_engine.state_6 ) 
);
defparam \ctrl_nxt.alu_op_1_s6 .INIT=16'h1000;
  LUT4 n5187_s2 (
    .F(n5187_7),
    .I0(n5187_10),
    .I1(n5187_11),
    .I2(n5187_12),
    .I3(\ctrl.csr_addr_Z [7]) 
);
defparam n5187_s2.INIT=16'h0FBB;
  LUT4 n5187_s3 (
    .F(n5187_8),
    .I0(n5187_13),
    .I1(\csr.mtinst [0]),
    .I2(n5187_14),
    .I3(n5187_15) 
);
defparam n5187_s3.INIT=16'h7000;
  LUT4 n5187_s4 (
    .F(n5187_9),
    .I0(n5187_16),
    .I1(\csr.mcause [0]),
    .I2(n5187_17),
    .I3(n5187_18) 
);
defparam n5187_s4.INIT=16'h0007;
  LUT3 n5186_s2 (
    .F(n5186_7),
    .I0(n5186_10),
    .I1(n5186_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5186_s2.INIT=8'hCA;
  LUT4 n5186_s3 (
    .F(n5186_8),
    .I0(n5187_13),
    .I1(\csr.mtinst [1]),
    .I2(n5186_12),
    .I3(n5186_13) 
);
defparam n5186_s3.INIT=16'h7000;
  LUT4 n5186_s4 (
    .F(n5186_9),
    .I0(n6801_4),
    .I1(\csr.mscratch [1]),
    .I2(\csr.mcause [1]),
    .I3(n5187_16) 
);
defparam n5186_s4.INIT=16'h0777;
  LUT4 n5185_s2 (
    .F(n5185_7),
    .I0(n5185_9),
    .I1(n5185_10),
    .I2(n5185_11),
    .I3(n5185_12) 
);
defparam n5185_s2.INIT=16'h8000;
  LUT4 n5185_s3 (
    .F(n5185_8),
    .I0(n5185_13),
    .I1(n5185_14),
    .I2(n5185_15),
    .I3(\ctrl.csr_addr_Z [7]) 
);
defparam n5185_s3.INIT=16'h0FBB;
  LUT4 n5184_s2 (
    .F(n5184_7),
    .I0(n5184_9),
    .I1(n5184_10),
    .I2(n5184_11),
    .I3(n5184_12) 
);
defparam n5184_s2.INIT=16'h8000;
  LUT3 n5184_s3 (
    .F(n5184_8),
    .I0(n5184_13),
    .I1(n5184_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5184_s3.INIT=8'hCA;
  LUT4 n5183_s2 (
    .F(n5183_7),
    .I0(n5183_9),
    .I1(n5183_10),
    .I2(n5183_11),
    .I3(n5183_12) 
);
defparam n5183_s2.INIT=16'h8000;
  LUT3 n5183_s3 (
    .F(n5183_8),
    .I0(n5183_13),
    .I1(n5183_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5183_s3.INIT=8'hCA;
  LUT4 n5182_s2 (
    .F(n5182_7),
    .I0(n5182_8),
    .I1(n5182_9),
    .I2(\ctrl.csr_addr_Z [7]),
    .I3(n5182_10) 
);
defparam n5182_s2.INIT=16'hCA00;
  LUT3 n5181_s2 (
    .F(n5181_7),
    .I0(n5181_10),
    .I1(n5181_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5181_s2.INIT=8'hCA;
  LUT4 n5181_s3 (
    .F(n5181_8),
    .I0(n5187_13),
    .I1(\csr.mtinst [6]),
    .I2(n5181_12),
    .I3(n5181_13) 
);
defparam n5181_s3.INIT=16'h7000;
  LUT4 n5181_s4 (
    .F(n5181_9),
    .I0(\csr.mscratch [6]),
    .I1(n6801_4),
    .I2(\csr.mtvec [6]),
    .I3(n6641_4) 
);
defparam n5181_s4.INIT=16'h0777;
  LUT3 n5180_s2 (
    .F(n5180_7),
    .I0(n5180_10),
    .I1(n5180_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5180_s2.INIT=8'hCA;
  LUT4 n5180_s3 (
    .F(n5180_8),
    .I0(n5180_12),
    .I1(n5180_13),
    .I2(n5180_14),
    .I3(n5180_15) 
);
defparam n5180_s3.INIT=16'h8000;
  LUT4 n5180_s4 (
    .F(n5180_9),
    .I0(n6833_4),
    .I1(\csr.dcsr_cause [1]),
    .I2(n5187_18),
    .I3(n5180_16) 
);
defparam n5180_s4.INIT=16'h0700;
  LUT3 n5179_s2 (
    .F(n5179_7),
    .I0(n5179_9),
    .I1(n5179_10),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5179_s2.INIT=8'hCA;
  LUT4 n5179_s3 (
    .F(n5179_8),
    .I0(n5179_11),
    .I1(n5179_12),
    .I2(n5179_13),
    .I3(n5179_14) 
);
defparam n5179_s3.INIT=16'h8000;
  LUT4 n5178_s2 (
    .F(n5178_7),
    .I0(n5178_8),
    .I1(n5178_9),
    .I2(\ctrl.csr_addr_Z [7]),
    .I3(n5178_10) 
);
defparam n5178_s2.INIT=16'hCA00;
  LUT3 n5177_s2 (
    .F(n5177_7),
    .I0(n5177_9),
    .I1(n5177_10),
    .I2(n5177_11) 
);
defparam n5177_s2.INIT=8'h80;
  LUT3 n5177_s3 (
    .F(n5177_8),
    .I0(n5177_12),
    .I1(n5177_13),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5177_s3.INIT=8'hCA;
  LUT3 n5176_s2 (
    .F(n5176_7),
    .I0(n5176_10),
    .I1(n5176_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5176_s2.INIT=8'hCA;
  LUT4 n5176_s3 (
    .F(n5176_8),
    .I0(n6641_4),
    .I1(\csr.mtvec [11]),
    .I2(n5176_12),
    .I3(n5176_13) 
);
defparam n5176_s3.INIT=16'h7000;
  LUT4 n5176_s4 (
    .F(n5176_9),
    .I0(n6801_4),
    .I1(\csr.mscratch [11]),
    .I2(n5176_14),
    .I3(n5176_15) 
);
defparam n5176_s4.INIT=16'h0700;
  LUT3 n5175_s2 (
    .F(n5175_7),
    .I0(n5175_10),
    .I1(n5175_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5175_s2.INIT=8'hCA;
  LUT4 n5175_s3 (
    .F(n5175_8),
    .I0(n3992_4),
    .I1(\csr.dpc [12]),
    .I2(n5175_12),
    .I3(n5175_16) 
);
defparam n5175_s3.INIT=16'h7000;
  LUT4 n5175_s4 (
    .F(n5175_9),
    .I0(n6641_4),
    .I1(\csr.mtvec [12]),
    .I2(\csr.mscratch [12]),
    .I3(n6801_4) 
);
defparam n5175_s4.INIT=16'h0777;
  LUT4 n5174_s2 (
    .F(n5174_7),
    .I0(n5174_8),
    .I1(n5174_9),
    .I2(\ctrl.csr_addr_Z [7]),
    .I3(n5174_10) 
);
defparam n5174_s2.INIT=16'hCA00;
  LUT4 n5173_s2 (
    .F(n5173_7),
    .I0(n5173_8),
    .I1(n5173_9),
    .I2(\ctrl.csr_addr_Z [7]),
    .I3(n5173_10) 
);
defparam n5173_s2.INIT=16'hCA00;
  LUT3 n5172_s2 (
    .F(n5172_7),
    .I0(n5172_10),
    .I1(n5172_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5172_s2.INIT=8'hCA;
  LUT4 n5172_s3 (
    .F(n5172_8),
    .I0(n5187_13),
    .I1(\csr.mtinst [15]),
    .I2(n5172_12),
    .I3(n5172_13) 
);
defparam n5172_s3.INIT=16'h7000;
  LUT4 n5172_s4 (
    .F(n5172_9),
    .I0(\csr.mtvec [15]),
    .I1(n6641_4),
    .I2(\csr.mepc [15]),
    .I3(n3796_4) 
);
defparam n5172_s4.INIT=16'h0777;
  LUT3 n5171_s2 (
    .F(n5171_7),
    .I0(n5171_10),
    .I1(n5171_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5171_s2.INIT=8'hCA;
  LUT4 n5171_s3 (
    .F(n5171_8),
    .I0(n6641_4),
    .I1(\csr.mtvec [16]),
    .I2(n5171_12),
    .I3(n5171_13) 
);
defparam n5171_s3.INIT=16'h7000;
  LUT4 n5171_s4 (
    .F(n5171_9),
    .I0(\csr.mtval [16]),
    .I1(n5171_14),
    .I2(\csr.mepc [16]),
    .I3(n3796_4) 
);
defparam n5171_s4.INIT=16'h0777;
  LUT4 n5170_s2 (
    .F(n5170_7),
    .I0(n5170_9),
    .I1(n5170_10),
    .I2(n5170_11),
    .I3(n5170_12) 
);
defparam n5170_s2.INIT=16'h8000;
  LUT3 n5170_s3 (
    .F(n5170_8),
    .I0(n5170_13),
    .I1(n5170_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5170_s3.INIT=8'hCA;
  LUT4 n5169_s2 (
    .F(n5169_7),
    .I0(n5169_9),
    .I1(n5169_10),
    .I2(n5169_11),
    .I3(n5169_12) 
);
defparam n5169_s2.INIT=16'h8000;
  LUT3 n5169_s3 (
    .F(n5169_8),
    .I0(n5169_13),
    .I1(n5169_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5169_s3.INIT=8'hCA;
  LUT3 n5168_s2 (
    .F(n5168_7),
    .I0(n5168_10),
    .I1(n5168_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5168_s2.INIT=8'hCA;
  LUT4 n5168_s3 (
    .F(n5168_8),
    .I0(n6606_4),
    .I1(\csr.mie_firq [3]),
    .I2(n5168_12),
    .I3(n5168_13) 
);
defparam n5168_s3.INIT=16'h7000;
  LUT4 n5168_s4 (
    .F(n5168_9),
    .I0(\csr.mtval [19]),
    .I1(n5171_14),
    .I2(\csr.mtinst [19]),
    .I3(n5187_13) 
);
defparam n5168_s4.INIT=16'h0777;
  LUT4 n5167_s2 (
    .F(n5167_7),
    .I0(n5167_9),
    .I1(n5167_10),
    .I2(n5167_11),
    .I3(n5167_12) 
);
defparam n5167_s2.INIT=16'h8000;
  LUT3 n5167_s3 (
    .F(n5167_8),
    .I0(n5167_13),
    .I1(n5167_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5167_s3.INIT=8'hCA;
  LUT3 n5166_s2 (
    .F(n5166_7),
    .I0(n5166_10),
    .I1(n5166_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5166_s2.INIT=8'hCA;
  LUT4 n5166_s3 (
    .F(n5166_8),
    .I0(n3992_4),
    .I1(\csr.dpc [21]),
    .I2(n5166_12),
    .I3(n5166_13) 
);
defparam n5166_s3.INIT=16'h7000;
  LUT4 n5166_s4 (
    .F(n5166_9),
    .I0(n6801_4),
    .I1(\csr.mscratch [21]),
    .I2(\csr.mtval [21]),
    .I3(n5171_14) 
);
defparam n5166_s4.INIT=16'h0777;
  LUT3 n5165_s2 (
    .F(n5165_7),
    .I0(n5165_10),
    .I1(n5165_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5165_s2.INIT=8'hCA;
  LUT4 n5165_s3 (
    .F(n5165_8),
    .I0(n6641_4),
    .I1(\csr.mtvec [22]),
    .I2(n5165_12),
    .I3(n5165_13) 
);
defparam n5165_s3.INIT=16'h7000;
  LUT4 n5165_s4 (
    .F(n5165_9),
    .I0(\csr.mtval [22]),
    .I1(n5171_14),
    .I2(\csr.mepc [22]),
    .I3(n3796_4) 
);
defparam n5165_s4.INIT=16'h0777;
  LUT3 n5164_s2 (
    .F(n5164_7),
    .I0(n5164_9),
    .I1(n5164_10),
    .I2(n5164_11) 
);
defparam n5164_s2.INIT=8'h40;
  LUT3 n5164_s3 (
    .F(n5164_8),
    .I0(n5164_12),
    .I1(n5164_13),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5164_s3.INIT=8'hCA;
  LUT4 n5163_s2 (
    .F(n5163_7),
    .I0(n5163_9),
    .I1(n5163_10),
    .I2(n5163_11),
    .I3(n5163_12) 
);
defparam n5163_s2.INIT=16'h8000;
  LUT3 n5163_s3 (
    .F(n5163_8),
    .I0(n5163_13),
    .I1(n5163_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5163_s3.INIT=8'hCA;
  LUT3 n5162_s2 (
    .F(n5162_7),
    .I0(n5162_10),
    .I1(n5162_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5162_s2.INIT=8'hCA;
  LUT4 n5162_s3 (
    .F(n5162_8),
    .I0(n6641_4),
    .I1(\csr.mtvec [25]),
    .I2(n5162_12),
    .I3(n5162_13) 
);
defparam n5162_s3.INIT=16'h7000;
  LUT4 n5162_s4 (
    .F(n5162_9),
    .I0(\csr.mscratch [25]),
    .I1(n6801_4),
    .I2(\csr.mepc [25]),
    .I3(n3796_4) 
);
defparam n5162_s4.INIT=16'h0777;
  LUT4 n5161_s2 (
    .F(n5161_7),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [26]),
    .I2(n5161_9),
    .I3(n5161_10) 
);
defparam n5161_s2.INIT=16'h7000;
  LUT3 n5161_s3 (
    .F(n5161_8),
    .I0(n5161_11),
    .I1(n5161_12),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5161_s3.INIT=8'hCA;
  LUT3 n5160_s2 (
    .F(n5160_7),
    .I0(n5160_10),
    .I1(n5160_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5160_s2.INIT=8'hCA;
  LUT4 n5160_s3 (
    .F(n5160_8),
    .I0(n6641_4),
    .I1(\csr.mtvec [27]),
    .I2(n5160_12),
    .I3(n5160_13) 
);
defparam n5160_s3.INIT=16'h7000;
  LUT4 n5160_s4 (
    .F(n5160_9),
    .I0(\csr.mscratch [27]),
    .I1(n6801_4),
    .I2(\csr.mepc [27]),
    .I3(n3796_4) 
);
defparam n5160_s4.INIT=16'h0777;
  LUT3 n5159_s2 (
    .F(n5159_7),
    .I0(n5159_10),
    .I1(n5159_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5159_s2.INIT=8'hCA;
  LUT4 n5159_s3 (
    .F(n5159_8),
    .I0(n6606_4),
    .I1(\csr.mie_firq [12]),
    .I2(n5159_12),
    .I3(n5159_13) 
);
defparam n5159_s3.INIT=16'h7000;
  LUT4 n5159_s4 (
    .F(n5159_9),
    .I0(\csr.mtval [28]),
    .I1(n5171_14),
    .I2(\csr.mtinst [28]),
    .I3(n5187_13) 
);
defparam n5159_s4.INIT=16'h0777;
  LUT3 n5158_s2 (
    .F(n5158_7),
    .I0(n5158_10),
    .I1(n5158_11),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5158_s2.INIT=8'hCA;
  LUT4 n5158_s3 (
    .F(n5158_8),
    .I0(n6801_4),
    .I1(\csr.mscratch [29]),
    .I2(n5158_12),
    .I3(n5158_13) 
);
defparam n5158_s3.INIT=16'h7000;
  LUT4 n5158_s4 (
    .F(n5158_9),
    .I0(\csr.mie_firq [13]),
    .I1(n6606_4),
    .I2(\csr.mepc [29]),
    .I3(n3796_4) 
);
defparam n5158_s4.INIT=16'h0777;
  LUT4 n5157_s2 (
    .F(n5157_7),
    .I0(n5157_9),
    .I1(n5157_10),
    .I2(n5157_11),
    .I3(n5157_12) 
);
defparam n5157_s2.INIT=16'h8000;
  LUT3 n5157_s3 (
    .F(n5157_8),
    .I0(n5157_13),
    .I1(n5157_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5157_s3.INIT=8'hCA;
  LUT4 n5156_s2 (
    .F(n5156_7),
    .I0(n5156_9),
    .I1(n5156_10),
    .I2(n5156_11),
    .I3(n5156_12) 
);
defparam n5156_s2.INIT=16'h8000;
  LUT3 n5156_s3 (
    .F(n5156_8),
    .I0(n5156_13),
    .I1(n5156_14),
    .I2(\ctrl.csr_addr_Z [7]) 
);
defparam n5156_s3.INIT=8'hCA;
  LUT4 n3356_s2 (
    .F(n3356_7),
    .I0(n3356_8),
    .I1(\trap_ctrl.exc_buf_6 ),
    .I2(\trap_ctrl.exc_buf_5 ),
    .I3(n3355_8) 
);
defparam n3356_s2.INIT=16'h0E00;
  LUT4 n3354_s3 (
    .F(n3354_8),
    .I0(rf_we_5),
    .I1(n3352_11),
    .I2(n3354_9),
    .I3(\trap_ctrl.exc_buf_3 [3]) 
);
defparam n3354_s3.INIT=16'h007F;
  LUT4 n3355_s2 (
    .F(n3355_7),
    .I0(\trap_ctrl.exc_buf_3 [9]),
    .I1(\trap_ctrl.irq_buf [19]),
    .I2(n3355_9),
    .I3(rf_we_5) 
);
defparam n3355_s2.INIT=16'hFE00;
  LUT2 n3355_s3 (
    .F(n3355_8),
    .I0(\trap_ctrl.exc_buf_3 [4]),
    .I1(\trap_ctrl.exc_buf_3 [3]) 
);
defparam n3355_s3.INIT=4'h1;
  LUT2 n3351_s4 (
    .F(n3351_9),
    .I0(\trap_ctrl.irq_buf [19]),
    .I1(\trap_ctrl.exc_buf_3 [9]) 
);
defparam n3351_s4.INIT=4'h4;
  LUT2 n3353_s2 (
    .F(n3353_7),
    .I0(\trap_ctrl.irq_buf [11]),
    .I1(\trap_ctrl.irq_buf [5]) 
);
defparam n3353_s2.INIT=4'h1;
  LUT2 n2175_s2 (
    .F(n2175_7),
    .I0(monitor_cnt[1]),
    .I1(monitor_cnt[0]) 
);
defparam n2175_s2.INIT=4'h8;
  LUT2 n2171_s2 (
    .F(n2171_7),
    .I0(monitor_cnt[4]),
    .I1(monitor_cnt[5]) 
);
defparam n2171_s2.INIT=4'h8;
  LUT2 n2168_s2 (
    .F(n2168_7),
    .I0(monitor_cnt[7]),
    .I1(monitor_cnt[8]) 
);
defparam n2168_s2.INIT=4'h8;
  LUT4 \ctrl_nxt.alu_cp_alu_s2  (
    .F(\ctrl_nxt.alu_cp_alu_7 ),
    .I0(\ctrl_nxt.alu_cp_alu_10 ),
    .I1(valid_cmd_5),
    .I2(\exe_engine.ir [5]),
    .I3(valid_cmd_8) 
);
defparam \ctrl_nxt.alu_cp_alu_s2 .INIT=16'h004F;
  LUT4 \ctrl_nxt.alu_sub_s2  (
    .F(\ctrl_nxt.alu_sub_7 ),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\exe_engine.ir [5]),
    .I2(\ctrl.ir_funct12_Z [10]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam \ctrl_nxt.alu_sub_s2 .INIT=16'h00BF;
  LUT3 n170_s3 (
    .F(n170_8),
    .I0(n170_10),
    .I1(n150_8),
    .I2(n170_13) 
);
defparam n170_s3.INIT=8'h01;
  LUT3 n170_s4 (
    .F(n170_9),
    .I0(\exe_engine.ir [6]),
    .I1(\ctrl.rf_rd_Z [0]),
    .I2(n170_10) 
);
defparam n170_s4.INIT=8'h40;
  LUT3 n169_s3 (
    .F(n169_8),
    .I0(\exe_engine_nxt.state_11_20 ),
    .I1(\exe_engine.ir [6]),
    .I2(n170_8) 
);
defparam n169_s3.INIT=8'h07;
  LUT2 n169_s4 (
    .F(n169_9),
    .I0(\ctrl.rf_rd_Z [1]),
    .I1(n170_10) 
);
defparam n169_s4.INIT=4'h8;
  LUT2 n167_s3 (
    .F(n167_8),
    .I0(\ctrl.rf_rd_Z [3]),
    .I1(n170_10) 
);
defparam n167_s3.INIT=4'h8;
  LUT2 n166_s3 (
    .F(n166_8),
    .I0(\ctrl.rf_rd_Z [4]),
    .I1(n170_10) 
);
defparam n166_s3.INIT=4'h8;
  LUT3 n159_s3 (
    .F(n159_8),
    .I0(n170_8),
    .I1(n170_10),
    .I2(\ctrl.ir_funct12_Z [11]) 
);
defparam n159_s3.INIT=8'hE0;
  LUT3 n159_s4 (
    .F(n159_9),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rd_Z [0]),
    .I2(n170_10) 
);
defparam n159_s4.INIT=8'hCA;
  LUT3 n158_s3 (
    .F(n158_8),
    .I0(n170_13),
    .I1(\exe_engine.ir [6]),
    .I2(n150_8) 
);
defparam n158_s3.INIT=8'h07;
  LUT4 n150_s3 (
    .F(n150_8),
    .I0(\exe_engine.ir [3]),
    .I1(\exe_engine.ir [6]),
    .I2(\exe_engine.ir [4]),
    .I3(\exe_engine.ir [2]) 
);
defparam n150_s3.INIT=16'h1000;
  LUT3 n150_s4 (
    .F(n150_9),
    .I0(n159_8),
    .I1(\exe_engine.ir [6]),
    .I2(\ctrl.ir_funct12_Z [11]) 
);
defparam n150_s4.INIT=8'hE0;
  LUT4 n3357_s2 (
    .F(n3357_7),
    .I0(\trap_ctrl.exc_buf_5 ),
    .I1(\trap_ctrl.exc_buf_6 ),
    .I2(n3357_8),
    .I3(n3355_8) 
);
defparam n3357_s2.INIT=16'hFE00;
  LUT4 \ctrl_nxt.alu_opb_mux_s2  (
    .F(\ctrl_nxt.alu_opb_mux_7 ),
    .I0(\exe_engine.ir [6]),
    .I1(\exe_engine.ir [2]),
    .I2(\exe_engine.ir [3]),
    .I3(\ctrl_nxt.alu_opb_mux_8 ) 
);
defparam \ctrl_nxt.alu_opb_mux_s2 .INIT=16'h000B;
  LUT3 n168_s2 (
    .F(n168_7),
    .I0(n170_10),
    .I1(\ctrl.rf_rd_Z [2]),
    .I2(\exe_engine.state_10 ) 
);
defparam n168_s2.INIT=8'h07;
  LUT2 n6718_s3 (
    .F(n6718_6),
    .I0(\trap_ctrl.cause [5]),
    .I1(\ctrl.cpu_debug_Z ) 
);
defparam n6718_s3.INIT=4'h1;
  LUT4 n3402_s2 (
    .F(n3402_5),
    .I0(\csr.mstatus_mie ),
    .I1(\exe_engine_nxt.state_9_18 ),
    .I2(\trap_ctrl.irq_buf [19]),
    .I3(n3351_12) 
);
defparam n3402_s2.INIT=16'h00F8;
  LUT4 n3402_s3 (
    .F(n3402_6),
    .I0(\exe_engine.state_0 [3]),
    .I1(\trap_ctrl.irq_buf [19]),
    .I2(n3352_13),
    .I3(\exe_engine_nxt.ir_31_7 ) 
);
defparam n3402_s3.INIT=16'h7000;
  LUT4 n3653_s4 (
    .F(n3653_7),
    .I0(\ctrl.rf_rd_Z [1]),
    .I1(\ctrl.rf_rd_Z [2]),
    .I2(\ctrl.rf_rd_Z [3]),
    .I3(\ctrl.rf_rd_Z [4]) 
);
defparam n3653_s4.INIT=16'h0001;
  LUT4 n3756_s3 (
    .F(n3756_6),
    .I0(\ctrl.csr_addr_Z_0 [0]),
    .I1(\ctrl.csr_addr_Z_0 [1]),
    .I2(\ctrl.csr_addr_Z_0 [2]),
    .I3(\ctrl.csr_addr_Z_0 [3]) 
);
defparam n3756_s3.INIT=16'h0001;
  LUT4 n3756_s4 (
    .F(n3756_7),
    .I0(\ctrl.csr_addr_Z [7]),
    .I1(\ctrl.csr_addr_Z [10]),
    .I2(\ctrl.csr_addr_Z [9]),
    .I3(\ctrl.csr_addr_Z [8]) 
);
defparam n3756_s4.INIT=16'h1000;
  LUT3 n3756_s5 (
    .F(n3756_8),
    .I0(\ctrl.csr_addr_Z [4]),
    .I1(\ctrl.csr_addr_Z [5]),
    .I2(\ctrl.csr_addr_Z [6]) 
);
defparam n3756_s5.INIT=8'h01;
  LUT3 n3796_s2 (
    .F(n3796_5),
    .I0(\ctrl.csr_addr_Z [4]),
    .I1(\ctrl.csr_addr_Z [10]),
    .I2(\ctrl.csr_addr_Z [11]) 
);
defparam n3796_s2.INIT=8'h01;
  LUT4 n3796_s3 (
    .F(n3796_6),
    .I0(\ctrl.csr_addr_Z_0 [1]),
    .I1(\ctrl.csr_addr_Z_0 [2]),
    .I2(\ctrl.csr_addr_Z_0 [3]),
    .I3(\ctrl.csr_addr_Z_0 [0]) 
);
defparam n3796_s3.INIT=16'h0100;
  LUT3 n3796_s4 (
    .F(n3796_7),
    .I0(\ctrl.csr_addr_Z [7]),
    .I1(\ctrl.csr_addr_Z [8]),
    .I2(\ctrl.csr_addr_Z [9]) 
);
defparam n3796_s4.INIT=8'h40;
  LUT2 n3796_s5 (
    .F(n3796_8),
    .I0(\ctrl.csr_addr_Z [5]),
    .I1(\ctrl.csr_addr_Z [6]) 
);
defparam n3796_s5.INIT=4'h4;
  LUT4 n3992_s2 (
    .F(n3992_5),
    .I0(\ctrl.csr_addr_Z [6]),
    .I1(\ctrl.csr_addr_Z [11]),
    .I2(\ctrl.csr_addr_Z [10]),
    .I3(\ctrl.csr_addr_Z [7]) 
);
defparam n3992_s2.INIT=16'h1000;
  LUT4 n3992_s3 (
    .F(n3992_6),
    .I0(\ctrl.csr_addr_Z [4]),
    .I1(\ctrl.csr_addr_Z [5]),
    .I2(\ctrl.csr_addr_Z [8]),
    .I3(\ctrl.csr_addr_Z [9]) 
);
defparam n3992_s3.INIT=16'h8000;
  LUT4 n6606_s2 (
    .F(n6606_5),
    .I0(\ctrl.csr_addr_Z_0 [0]),
    .I1(\ctrl.csr_addr_Z_0 [1]),
    .I2(\ctrl.csr_addr_Z_0 [3]),
    .I3(\ctrl.csr_addr_Z_0 [2]) 
);
defparam n6606_s2.INIT=16'h0100;
  LUT4 n6641_s2 (
    .F(n6641_5),
    .I0(\ctrl.csr_addr_Z_0 [1]),
    .I1(\ctrl.csr_addr_Z_0 [3]),
    .I2(\ctrl.csr_addr_Z_0 [2]),
    .I3(\ctrl.csr_addr_Z_0 [0]) 
);
defparam n6641_s2.INIT=16'h1000;
  LUT4 n6845_s2 (
    .F(n6845_5),
    .I0(\ctrl.csr_addr_Z_0 [0]),
    .I1(\ctrl.csr_addr_Z_0 [2]),
    .I2(\ctrl.csr_addr_Z_0 [3]),
    .I3(\ctrl.csr_addr_Z_0 [1]) 
);
defparam n6845_s2.INIT=16'h0100;
  LUT4 n4976_s3 (
    .F(n4976_6),
    .I0(\exe_engine.ir [3]),
    .I1(\exe_engine.ir [4]),
    .I2(\exe_engine.ir [6]),
    .I3(\exe_engine.ir [2]) 
);
defparam n4976_s3.INIT=16'h0100;
  LUT4 n4976_s4 (
    .F(n4976_7),
    .I0(\exe_engine.ir [2]),
    .I1(n4976_8),
    .I2(\exe_engine.ir [3]),
    .I3(\exe_engine.ir [6]) 
);
defparam n4976_s4.INIT=16'h233F;
  LUT2 \exe_engine_nxt.ir_31_s4  (
    .F(\exe_engine_nxt.ir_31_7 ),
    .I0(\trap_ctrl.exc_buf_3 [11]),
    .I1(\trap_ctrl.exc_buf_3 [9]) 
);
defparam \exe_engine_nxt.ir_31_s4 .INIT=4'h1;
  LUT4 \exe_engine_nxt.ir_31_s5  (
    .F(\exe_engine_nxt.ir_31_8 ),
    .I0(w_pnt[0]),
    .I1(r_pnt[0]),
    .I2(r_pnt[1]),
    .I3(w_pnt[1]) 
);
defparam \exe_engine_nxt.ir_31_s5 .INIT=16'h9009;
  LUT2 \trap_ctrl.exc_buf_8_s5  (
    .F(\trap_ctrl.exc_buf_8_10 ),
    .I0(\ipb.we_0_12 ),
    .I1(pending) 
);
defparam \trap_ctrl.exc_buf_8_s5 .INIT=4'h4;
  LUT4 \trap_ctrl.exc_buf_2_s5  (
    .F(\trap_ctrl.exc_buf_2_10 ),
    .I0(\trap_ctrl.exc_buf_2_11 ),
    .I1(n103_3),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [2]) 
);
defparam \trap_ctrl.exc_buf_2_s5 .INIT=16'hA5C3;
  LUT4 \trap_ctrl.exc_buf_1_s7  (
    .F(\trap_ctrl.exc_buf_1_12 ),
    .I0(\trap_ctrl.exc_buf_1_18 ),
    .I1(\trap_ctrl.exc_buf_1_19 ),
    .I2(\trap_ctrl.exc_buf_1_20 ),
    .I3(\trap_ctrl.exc_buf_1_21 ) 
);
defparam \trap_ctrl.exc_buf_1_s7 .INIT=16'hF0BB;
  LUT4 \trap_ctrl.exc_buf_1_s9  (
    .F(\trap_ctrl.exc_buf_1_14 ),
    .I0(\trap_ctrl.exc_buf_1_23 ),
    .I1(\trap_ctrl.exc_buf_1_24 ),
    .I2(\trap_ctrl.exc_buf_1_25 ),
    .I3(\trap_ctrl.exc_buf_1_62 ) 
);
defparam \trap_ctrl.exc_buf_1_s9 .INIT=16'hFE00;
  LUT4 \trap_ctrl.exc_buf_1_s10  (
    .F(\trap_ctrl.exc_buf_1_15 ),
    .I0(\trap_ctrl.exc_buf_1_27 ),
    .I1(\exe_engine.ir [5]),
    .I2(\trap_ctrl.exc_buf_1_28 ),
    .I3(\exe_engine.ir [6]) 
);
defparam \trap_ctrl.exc_buf_1_s10 .INIT=16'hBBF0;
  LUT4 \trap_ctrl.exc_buf_1_s11  (
    .F(\trap_ctrl.exc_buf_1_16 ),
    .I0(n422_13),
    .I1(\exe_engine.ir [3]),
    .I2(\exe_engine.ir [2]),
    .I3(\exe_engine.ir [6]) 
);
defparam \trap_ctrl.exc_buf_1_s11 .INIT=16'h1C00;
  LUT4 \trap_ctrl.exc_buf_1_s12  (
    .F(\trap_ctrl.exc_buf_1_17 ),
    .I0(monitor_cnt[9]),
    .I1(\trap_ctrl.exc_buf_1_29 ),
    .I2(\exe_engine.ir [0]),
    .I3(\exe_engine.ir [1]) 
);
defparam \trap_ctrl.exc_buf_1_s12 .INIT=16'h1000;
  LUT3 \ctrl_nxt.rf_wb_en_s10  (
    .F(\ctrl_nxt.rf_wb_en_14 ),
    .I0(\ctrl_nxt.alu_cp_alu_7 ),
    .I1(\exe_engine.ir [2]),
    .I2(\ctrl_nxt.alu_op_1_11 ) 
);
defparam \ctrl_nxt.rf_wb_en_s10 .INIT=8'hE0;
  LUT3 \ctrl_nxt.rf_wb_en_s11  (
    .F(\ctrl_nxt.rf_wb_en_15 ),
    .I0(\exe_engine.state_4 ),
    .I1(\exe_engine.ir [2]),
    .I2(\exe_engine.state_0 [2]) 
);
defparam \ctrl_nxt.rf_wb_en_s11 .INIT=8'h07;
  LUT2 \ctrl_nxt.rf_wb_en_s12  (
    .F(\ctrl_nxt.rf_wb_en_16 ),
    .I0(\exe_engine.state_0 [0]),
    .I1(rf_we_5) 
);
defparam \ctrl_nxt.rf_wb_en_s12 .INIT=4'h8;
  LUT3 \exe_engine_nxt.state_11_s15  (
    .F(\exe_engine_nxt.state_11_19 ),
    .I0(\exe_engine.state_10 ),
    .I1(\exe_engine_nxt.ir_31_12 ),
    .I2(\exe_engine_nxt.ir_31_8 ) 
);
defparam \exe_engine_nxt.state_11_s15 .INIT=8'h80;
  LUT3 \exe_engine_nxt.state_11_s16  (
    .F(\exe_engine_nxt.state_11_20 ),
    .I0(\exe_engine.ir [4]),
    .I1(\exe_engine.ir [3]),
    .I2(\exe_engine.ir [2]) 
);
defparam \exe_engine_nxt.state_11_s16 .INIT=8'h40;
  LUT3 \exe_engine_nxt.state_10_s18  (
    .F(\exe_engine_nxt.state_10_22 ),
    .I0(\exe_engine_nxt.state_10_29 ),
    .I1(\exe_engine.state_7 ),
    .I2(\exe_engine_nxt.state_10_25 ) 
);
defparam \exe_engine_nxt.state_10_s18 .INIT=8'h0B;
  LUT4 \exe_engine_nxt.state_10_s19  (
    .F(\exe_engine_nxt.state_10_23 ),
    .I0(\exe_engine_nxt.state_10_26 ),
    .I1(\trap_ctrl.exc_buf_3_13 ),
    .I2(\exe_engine.state_0 [2]),
    .I3(\exe_engine_nxt.state_10_27 ) 
);
defparam \exe_engine_nxt.state_10_s19 .INIT=16'h4F00;
  LUT2 \exe_engine_nxt.state_9_s14  (
    .F(\exe_engine_nxt.state_9_18 ),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\csr.dcsr_step ) 
);
defparam \exe_engine_nxt.state_9_s14 .INIT=4'h1;
  LUT4 \exe_engine_nxt.state_5_s13  (
    .F(\exe_engine_nxt.state_5_17 ),
    .I0(\exe_engine.ir [5]),
    .I1(\exe_engine.ir [3]),
    .I2(\exe_engine.ir [4]),
    .I3(\exe_engine.ir [6]) 
);
defparam \exe_engine_nxt.state_5_s13 .INIT=16'hEFF3;
  LUT4 \exe_engine_nxt.state_4_s13  (
    .F(\exe_engine_nxt.state_4_17 ),
    .I0(\exe_engine.ir [3]),
    .I1(\exe_engine.ir [2]),
    .I2(\exe_engine.ir [4]),
    .I3(\exe_engine.ir [5]) 
);
defparam \exe_engine_nxt.state_4_s13 .INIT=16'h0D00;
  LUT3 \exe_engine_nxt.state_1_s13  (
    .F(\exe_engine_nxt.state_1_17 ),
    .I0(\exe_engine.ir [4]),
    .I1(\exe_engine.ir [6]),
    .I2(\exe_engine.state_6 ) 
);
defparam \exe_engine_nxt.state_1_s13 .INIT=8'h10;
  LUT4 \exe_engine_nxt.pc2_31_s15  (
    .F(\exe_engine_nxt.pc2_31_20 ),
    .I0(\csr.mtvec [31]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_31_21 ) 
);
defparam \exe_engine_nxt.pc2_31_s15 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_30_s12  (
    .F(\exe_engine_nxt.pc2_30_16 ),
    .I0(\csr.mtvec [30]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_30_17 ) 
);
defparam \exe_engine_nxt.pc2_30_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_29_s12  (
    .F(\exe_engine_nxt.pc2_29_16 ),
    .I0(\csr.mtvec [29]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_29_17 ) 
);
defparam \exe_engine_nxt.pc2_29_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_28_s12  (
    .F(\exe_engine_nxt.pc2_28_16 ),
    .I0(\csr.mtvec [28]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_28_17 ) 
);
defparam \exe_engine_nxt.pc2_28_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_27_s12  (
    .F(\exe_engine_nxt.pc2_27_16 ),
    .I0(\csr.mtvec [27]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_27_17 ) 
);
defparam \exe_engine_nxt.pc2_27_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_26_s12  (
    .F(\exe_engine_nxt.pc2_26_16 ),
    .I0(\csr.mtvec [26]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_26_17 ) 
);
defparam \exe_engine_nxt.pc2_26_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_25_s12  (
    .F(\exe_engine_nxt.pc2_25_16 ),
    .I0(\csr.mtvec [25]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_25_17 ) 
);
defparam \exe_engine_nxt.pc2_25_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_24_s12  (
    .F(\exe_engine_nxt.pc2_24_16 ),
    .I0(\csr.mtvec [24]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_24_17 ) 
);
defparam \exe_engine_nxt.pc2_24_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_23_s12  (
    .F(\exe_engine_nxt.pc2_23_16 ),
    .I0(\csr.mtvec [23]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_23_17 ) 
);
defparam \exe_engine_nxt.pc2_23_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_22_s12  (
    .F(\exe_engine_nxt.pc2_22_16 ),
    .I0(\csr.mtvec [22]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_22_17 ) 
);
defparam \exe_engine_nxt.pc2_22_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_21_s12  (
    .F(\exe_engine_nxt.pc2_21_16 ),
    .I0(\csr.mtvec [21]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_21_17 ) 
);
defparam \exe_engine_nxt.pc2_21_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_20_s12  (
    .F(\exe_engine_nxt.pc2_20_16 ),
    .I0(\csr.mtvec [20]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_20_17 ) 
);
defparam \exe_engine_nxt.pc2_20_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_19_s12  (
    .F(\exe_engine_nxt.pc2_19_16 ),
    .I0(\csr.mtvec [19]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_19_17 ) 
);
defparam \exe_engine_nxt.pc2_19_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_18_s12  (
    .F(\exe_engine_nxt.pc2_18_16 ),
    .I0(\csr.mtvec [18]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_18_17 ) 
);
defparam \exe_engine_nxt.pc2_18_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_17_s12  (
    .F(\exe_engine_nxt.pc2_17_16 ),
    .I0(\csr.mtvec [17]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_17_17 ) 
);
defparam \exe_engine_nxt.pc2_17_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_16_s12  (
    .F(\exe_engine_nxt.pc2_16_16 ),
    .I0(\csr.mtvec [16]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_16_17 ) 
);
defparam \exe_engine_nxt.pc2_16_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_15_s12  (
    .F(\exe_engine_nxt.pc2_15_16 ),
    .I0(\csr.mtvec [15]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_15_17 ) 
);
defparam \exe_engine_nxt.pc2_15_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_14_s12  (
    .F(\exe_engine_nxt.pc2_14_16 ),
    .I0(\csr.mtvec [14]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_14_17 ) 
);
defparam \exe_engine_nxt.pc2_14_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_13_s12  (
    .F(\exe_engine_nxt.pc2_13_16 ),
    .I0(\csr.mtvec [13]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_13_17 ) 
);
defparam \exe_engine_nxt.pc2_13_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_12_s12  (
    .F(\exe_engine_nxt.pc2_12_16 ),
    .I0(\csr.mtvec [12]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_12_17 ) 
);
defparam \exe_engine_nxt.pc2_12_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_11_s12  (
    .F(\exe_engine_nxt.pc2_11_16 ),
    .I0(\csr.mtvec [11]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_11_17 ) 
);
defparam \exe_engine_nxt.pc2_11_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_10_s12  (
    .F(\exe_engine_nxt.pc2_10_16 ),
    .I0(\csr.mtvec [10]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_10_17 ) 
);
defparam \exe_engine_nxt.pc2_10_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_9_s12  (
    .F(\exe_engine_nxt.pc2_9_16 ),
    .I0(\csr.mtvec [9]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_9_17 ) 
);
defparam \exe_engine_nxt.pc2_9_s12 .INIT=16'h004F;
  LUT4 \exe_engine_nxt.pc2_8_s12  (
    .F(\exe_engine_nxt.pc2_8_16 ),
    .I0(\csr.mtvec [8]),
    .I1(n6718_6),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_8_17 ) 
);
defparam \exe_engine_nxt.pc2_8_s12 .INIT=16'h004F;
  LUT3 \exe_engine_nxt.pc2_7_s12  (
    .F(\exe_engine_nxt.pc2_7_16 ),
    .I0(n6718_8),
    .I1(\csr.mtvec [7]),
    .I2(\exe_engine_nxt.pc2_7_17 ) 
);
defparam \exe_engine_nxt.pc2_7_s12 .INIT=8'h07;
  LUT4 \exe_engine_nxt.pc2_6_s12  (
    .F(\exe_engine_nxt.pc2_6_16 ),
    .I0(\csr.mepc [6]),
    .I1(\csr.dpc [6]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_6_s12 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_6_s13  (
    .F(\exe_engine_nxt.pc2_6_17 ),
    .I0(\trap_ctrl.cause [4]),
    .I1(\csr.mtvec [6]),
    .I2(\exe_engine_nxt.pc2_6_18 ),
    .I3(n6718_8) 
);
defparam \exe_engine_nxt.pc2_6_s13 .INIT=16'hAC00;
  LUT4 \exe_engine_nxt.pc2_5_s12  (
    .F(\exe_engine_nxt.pc2_5_16 ),
    .I0(\trap_ctrl.cause [3]),
    .I1(\csr.mtvec [5]),
    .I2(\exe_engine_nxt.pc2_6_18 ),
    .I3(n6718_8) 
);
defparam \exe_engine_nxt.pc2_5_s12 .INIT=16'hAC00;
  LUT4 \exe_engine_nxt.pc2_5_s13  (
    .F(\exe_engine_nxt.pc2_5_17 ),
    .I0(\csr.mepc [5]),
    .I1(\csr.dpc [5]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_5_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_4_s12  (
    .F(\exe_engine_nxt.pc2_4_16 ),
    .I0(\trap_ctrl.cause [2]),
    .I1(\csr.mtvec [4]),
    .I2(\exe_engine_nxt.pc2_6_18 ),
    .I3(n6718_8) 
);
defparam \exe_engine_nxt.pc2_4_s12 .INIT=16'hAC00;
  LUT4 \exe_engine_nxt.pc2_4_s13  (
    .F(\exe_engine_nxt.pc2_4_17 ),
    .I0(\csr.mepc [4]),
    .I1(\csr.dpc [4]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_4_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_3_s12  (
    .F(\exe_engine_nxt.pc2_3_16 ),
    .I0(\csr.mepc [3]),
    .I1(\csr.dpc [3]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_3_s12 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_3_s13  (
    .F(\exe_engine_nxt.pc2_3_17 ),
    .I0(\trap_ctrl.cause [1]),
    .I1(\csr.mtvec [3]),
    .I2(\exe_engine_nxt.pc2_6_18 ),
    .I3(n6718_8) 
);
defparam \exe_engine_nxt.pc2_3_s13 .INIT=16'hAC00;
  LUT4 \exe_engine_nxt.pc2_2_s12  (
    .F(\exe_engine_nxt.pc2_2_16 ),
    .I0(\trap_ctrl.cause [5]),
    .I1(\exe_engine_nxt.pc2_2_17 ),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine_nxt.pc2_2_18 ) 
);
defparam \exe_engine_nxt.pc2_2_s12 .INIT=16'h001F;
  LUT4 \exe_engine_nxt.pc2_1_s12  (
    .F(\exe_engine_nxt.pc2_1_16 ),
    .I0(\csr.mepc [1]),
    .I1(\csr.dpc [1]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_1_s12 .INIT=16'hCA00;
  LUT2 n5187_s5 (
    .F(n5187_10),
    .I0(inhibit_0),
    .I1(n592_4) 
);
defparam n5187_s5.INIT=4'h8;
  LUT4 n5187_s6 (
    .F(n5187_11),
    .I0(count[0]),
    .I1(n5187_19),
    .I2(count_3[0]),
    .I3(n5187_20) 
);
defparam n5187_s6.INIT=16'h0777;
  LUT4 n5187_s7 (
    .F(n5187_12),
    .I0(count[32]),
    .I1(n5187_19),
    .I2(count_3[32]),
    .I3(n5187_20) 
);
defparam n5187_s7.INIT=16'h0777;
  LUT4 n5187_s8 (
    .F(n5187_13),
    .I0(n3796_5),
    .I1(n3796_7),
    .I2(n3796_8),
    .I3(n5187_21) 
);
defparam n5187_s8.INIT=16'h8000;
  LUT4 n5187_s9 (
    .F(n5187_14),
    .I0(\csr.mtval [0]),
    .I1(n5171_14),
    .I2(\csr.dscratch0 [0]),
    .I3(n6845_4) 
);
defparam n5187_s9.INIT=16'h0777;
  LUT4 n5187_s10 (
    .F(n5187_15),
    .I0(\csr.mscratch [0]),
    .I1(n6801_4),
    .I2(\csr.mtvec [0]),
    .I3(n6641_4) 
);
defparam n5187_s10.INIT=16'h0777;
  LUT4 n5187_s11 (
    .F(n5187_16),
    .I0(n3796_5),
    .I1(n3796_7),
    .I2(n3796_8),
    .I3(n6845_5) 
);
defparam n5187_s11.INIT=16'h8000;
  LUT4 n5187_s12 (
    .F(n5187_17),
    .I0(n3796_7),
    .I1(n6845_5),
    .I2(n5187_22),
    .I3(n5187_23) 
);
defparam n5187_s12.INIT=16'h8000;
  LUT3 n5187_s13 (
    .F(n5187_18),
    .I0(\ctrl.csr_addr_Z [10]),
    .I1(n3756_6),
    .I2(n5187_24) 
);
defparam n5187_s13.INIT=8'h80;
  LUT4 n5186_s5 (
    .F(n5186_10),
    .I0(count[1]),
    .I1(n5187_19),
    .I2(count_3[1]),
    .I3(n5187_20) 
);
defparam n5186_s5.INIT=16'h0777;
  LUT4 n5186_s6 (
    .F(n5186_11),
    .I0(count[33]),
    .I1(n5187_19),
    .I2(count_3[33]),
    .I3(n5187_20) 
);
defparam n5186_s6.INIT=16'h0777;
  LUT4 n5186_s7 (
    .F(n5186_12),
    .I0(\csr.mtval [1]),
    .I1(n5171_14),
    .I2(\csr.mepc [1]),
    .I3(n3796_4) 
);
defparam n5186_s7.INIT=16'h0777;
  LUT4 n5186_s8 (
    .F(n5186_13),
    .I0(n3992_4),
    .I1(\csr.dpc [1]),
    .I2(n5187_18),
    .I3(n5186_14) 
);
defparam n5186_s8.INIT=16'h0700;
  LUT4 n5185_s4 (
    .F(n5185_9),
    .I0(\csr.mcause [2]),
    .I1(n5187_16),
    .I2(\csr.mepc [2]),
    .I3(n3796_4) 
);
defparam n5185_s4.INIT=16'h0777;
  LUT3 n5185_s5 (
    .F(n5185_10),
    .I0(n6833_4),
    .I1(\csr.dcsr_step ),
    .I2(n5185_16) 
);
defparam n5185_s5.INIT=8'h70;
  LUT4 n5185_s6 (
    .F(n5185_11),
    .I0(n6801_4),
    .I1(\csr.mscratch [2]),
    .I2(\csr.mtval [2]),
    .I3(n5171_14) 
);
defparam n5185_s6.INIT=16'h0777;
  LUT4 n5185_s7 (
    .F(n5185_12),
    .I0(\csr.mtinst [2]),
    .I1(n5187_13),
    .I2(\csr.mtvec [2]),
    .I3(n6641_4) 
);
defparam n5185_s7.INIT=16'h0777;
  LUT2 n5185_s8 (
    .F(n5185_13),
    .I0(inhibit_2),
    .I1(n592_4) 
);
defparam n5185_s8.INIT=4'h8;
  LUT4 n5185_s9 (
    .F(n5185_14),
    .I0(count[2]),
    .I1(n5187_19),
    .I2(count_3[2]),
    .I3(n5187_20) 
);
defparam n5185_s9.INIT=16'h0777;
  LUT4 n5185_s10 (
    .F(n5185_15),
    .I0(count[34]),
    .I1(n5187_19),
    .I2(count_3[34]),
    .I3(n5187_20) 
);
defparam n5185_s10.INIT=16'h0777;
  LUT3 n5184_s4 (
    .F(n5184_9),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [3]),
    .I2(n5184_15) 
);
defparam n5184_s4.INIT=8'h70;
  LUT4 n5184_s5 (
    .F(n5184_10),
    .I0(n5184_20),
    .I1(\trap_ctrl.irq_pnd [0]),
    .I2(n5184_17),
    .I3(n5184_18) 
);
defparam n5184_s5.INIT=16'h0700;
  LUT4 n5184_s6 (
    .F(n5184_11),
    .I0(\csr.mscratch [3]),
    .I1(n6801_4),
    .I2(\csr.mie_msi ),
    .I3(n6606_4) 
);
defparam n5184_s6.INIT=16'h0777;
  LUT4 n5184_s7 (
    .F(n5184_12),
    .I0(\csr.mtval [3]),
    .I1(n5171_14),
    .I2(\csr.mtvec [3]),
    .I3(n6641_4) 
);
defparam n5184_s7.INIT=16'h0777;
  LUT4 n5184_s8 (
    .F(n5184_13),
    .I0(count[3]),
    .I1(n5187_19),
    .I2(count_3[3]),
    .I3(n5187_20) 
);
defparam n5184_s8.INIT=16'h0777;
  LUT4 n5184_s9 (
    .F(n5184_14),
    .I0(count[35]),
    .I1(n5187_19),
    .I2(count_3[35]),
    .I3(n5187_20) 
);
defparam n5184_s9.INIT=16'h0777;
  LUT4 n5183_s4 (
    .F(n5183_9),
    .I0(n3796_4),
    .I1(\csr.mepc [4]),
    .I2(\csr.mtvec [4]),
    .I3(n6641_4) 
);
defparam n5183_s4.INIT=16'h0777;
  LUT4 n5183_s5 (
    .F(n5183_10),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [4]),
    .I2(n5187_17),
    .I3(n5183_15) 
);
defparam n5183_s5.INIT=16'h0700;
  LUT4 n5183_s6 (
    .F(n5183_11),
    .I0(n6801_4),
    .I1(\csr.mscratch [4]),
    .I2(\csr.mcause [4]),
    .I3(n5187_16) 
);
defparam n5183_s6.INIT=16'h0777;
  LUT4 n5183_s7 (
    .F(n5183_12),
    .I0(\csr.mtval [4]),
    .I1(n5171_14),
    .I2(\csr.mtinst [4]),
    .I3(n5187_13) 
);
defparam n5183_s7.INIT=16'h0777;
  LUT4 n5183_s8 (
    .F(n5183_13),
    .I0(count[4]),
    .I1(n5187_19),
    .I2(count_3[4]),
    .I3(n5187_20) 
);
defparam n5183_s8.INIT=16'h0777;
  LUT4 n5183_s9 (
    .F(n5183_14),
    .I0(count[36]),
    .I1(n5187_19),
    .I2(count_3[36]),
    .I3(n5187_20) 
);
defparam n5183_s9.INIT=16'h0777;
  LUT4 n5182_s3 (
    .F(n5182_8),
    .I0(count[5]),
    .I1(n5187_19),
    .I2(count_3[5]),
    .I3(n5187_20) 
);
defparam n5182_s3.INIT=16'h0777;
  LUT4 n5182_s4 (
    .F(n5182_9),
    .I0(count[37]),
    .I1(n5187_19),
    .I2(count_3[37]),
    .I3(n5187_20) 
);
defparam n5182_s4.INIT=16'h0777;
  LUT4 n5182_s5 (
    .F(n5182_10),
    .I0(n5182_11),
    .I1(n5182_12),
    .I2(n5182_13),
    .I3(n5182_14) 
);
defparam n5182_s5.INIT=16'h4000;
  LUT4 n5181_s5 (
    .F(n5181_10),
    .I0(count[6]),
    .I1(n5187_19),
    .I2(count_3[6]),
    .I3(n5187_20) 
);
defparam n5181_s5.INIT=16'h0777;
  LUT4 n5181_s6 (
    .F(n5181_11),
    .I0(count[38]),
    .I1(n5187_19),
    .I2(count_3[38]),
    .I3(n5187_20) 
);
defparam n5181_s6.INIT=16'h0777;
  LUT4 n5181_s7 (
    .F(n5181_12),
    .I0(\csr.mtval [6]),
    .I1(n5171_14),
    .I2(\csr.mepc [6]),
    .I3(n3796_4) 
);
defparam n5181_s7.INIT=16'h0777;
  LUT3 n5181_s8 (
    .F(n5181_13),
    .I0(n6833_4),
    .I1(\csr.dcsr_cause [0]),
    .I2(n5181_14) 
);
defparam n5181_s8.INIT=8'h70;
  LUT4 n5180_s5 (
    .F(n5180_10),
    .I0(count[7]),
    .I1(n5187_19),
    .I2(count_3[7]),
    .I3(n5187_20) 
);
defparam n5180_s5.INIT=16'h0777;
  LUT4 n5180_s6 (
    .F(n5180_11),
    .I0(count[39]),
    .I1(n5187_19),
    .I2(count_3[39]),
    .I3(n5187_20) 
);
defparam n5180_s6.INIT=16'h0777;
  LUT4 n5180_s7 (
    .F(n5180_12),
    .I0(n5187_13),
    .I1(\csr.mtinst [7]),
    .I2(\trap_ctrl.irq_pnd [1]),
    .I3(n5184_20) 
);
defparam n5180_s7.INIT=16'h0777;
  LUT4 n5180_s8 (
    .F(n5180_13),
    .I0(n3756_5),
    .I1(\csr.mstatus_mpie ),
    .I2(\csr.mscratch [7]),
    .I3(n6801_4) 
);
defparam n5180_s8.INIT=16'h0777;
  LUT4 n5180_s9 (
    .F(n5180_14),
    .I0(\csr.mtval [7]),
    .I1(n5171_14),
    .I2(\csr.mie_mti ),
    .I3(n6606_4) 
);
defparam n5180_s9.INIT=16'h0777;
  LUT4 n5180_s10 (
    .F(n5180_15),
    .I0(\csr.mtvec [7]),
    .I1(n6641_4),
    .I2(\csr.mepc [7]),
    .I3(n3796_4) 
);
defparam n5180_s10.INIT=16'h0777;
  LUT4 n5180_s11 (
    .F(n5180_16),
    .I0(\csr.dscratch0 [7]),
    .I1(n6845_4),
    .I2(\csr.dpc [7]),
    .I3(n3992_4) 
);
defparam n5180_s11.INIT=16'h0777;
  LUT4 n5179_s4 (
    .F(n5179_9),
    .I0(count[8]),
    .I1(n5187_19),
    .I2(count_3[8]),
    .I3(n5187_20) 
);
defparam n5179_s4.INIT=16'h0777;
  LUT4 n5179_s5 (
    .F(n5179_10),
    .I0(count[40]),
    .I1(n5187_19),
    .I2(count_3[40]),
    .I3(n5187_20) 
);
defparam n5179_s5.INIT=16'h0777;
  LUT4 n5179_s6 (
    .F(n5179_11),
    .I0(\csr.mtvec [8]),
    .I1(n6641_4),
    .I2(\csr.mepc [8]),
    .I3(n3796_4) 
);
defparam n5179_s6.INIT=16'h0777;
  LUT3 n5179_s7 (
    .F(n5179_12),
    .I0(n6801_4),
    .I1(\csr.mscratch [8]),
    .I2(n5179_15) 
);
defparam n5179_s7.INIT=8'h70;
  LUT4 n5179_s8 (
    .F(n5179_13),
    .I0(\csr.mtval [8]),
    .I1(n5171_14),
    .I2(\csr.mtinst [8]),
    .I3(n5187_13) 
);
defparam n5179_s8.INIT=16'h0777;
  LUT4 n5179_s9 (
    .F(n5179_14),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [8]),
    .I2(n5164_9),
    .I3(n5179_16) 
);
defparam n5179_s9.INIT=16'h0007;
  LUT4 n5178_s3 (
    .F(n5178_8),
    .I0(count[9]),
    .I1(n5187_19),
    .I2(count_3[9]),
    .I3(n5187_20) 
);
defparam n5178_s3.INIT=16'h0777;
  LUT4 n5178_s4 (
    .F(n5178_9),
    .I0(count[41]),
    .I1(n5187_19),
    .I2(count_3[41]),
    .I3(n5187_20) 
);
defparam n5178_s4.INIT=16'h0777;
  LUT4 n5178_s5 (
    .F(n5178_10),
    .I0(n5178_11),
    .I1(n5178_12),
    .I2(n5178_13),
    .I3(n5178_14) 
);
defparam n5178_s5.INIT=16'h4000;
  LUT3 n5177_s4 (
    .F(n5177_9),
    .I0(n6641_4),
    .I1(\csr.mtvec [10]),
    .I2(n5177_14) 
);
defparam n5177_s4.INIT=8'h70;
  LUT4 n5177_s5 (
    .F(n5177_10),
    .I0(n6833_4),
    .I1(n5187_18),
    .I2(n5179_16),
    .I3(n5177_15) 
);
defparam n5177_s5.INIT=16'h0100;
  LUT4 n5177_s6 (
    .F(n5177_11),
    .I0(\csr.mtval [10]),
    .I1(n5171_14),
    .I2(\csr.mtinst [10]),
    .I3(n5187_13) 
);
defparam n5177_s6.INIT=16'h0777;
  LUT4 n5177_s7 (
    .F(n5177_12),
    .I0(count[10]),
    .I1(n5187_19),
    .I2(count_3[10]),
    .I3(n5187_20) 
);
defparam n5177_s7.INIT=16'h0777;
  LUT4 n5177_s8 (
    .F(n5177_13),
    .I0(count[42]),
    .I1(n5187_19),
    .I2(count_3[42]),
    .I3(n5187_20) 
);
defparam n5177_s8.INIT=16'h0777;
  LUT4 n5176_s5 (
    .F(n5176_10),
    .I0(count[11]),
    .I1(n5187_19),
    .I2(count_3[11]),
    .I3(n5187_20) 
);
defparam n5176_s5.INIT=16'h0777;
  LUT4 n5176_s6 (
    .F(n5176_11),
    .I0(count[43]),
    .I1(n5187_19),
    .I2(count_3[43]),
    .I3(n5187_20) 
);
defparam n5176_s6.INIT=16'h0777;
  LUT4 n5176_s7 (
    .F(n5176_12),
    .I0(\csr.dscratch0 [11]),
    .I1(n6845_4),
    .I2(\csr.dpc [11]),
    .I3(n3992_4) 
);
defparam n5176_s7.INIT=16'h0777;
  LUT4 n5176_s8 (
    .F(n5176_13),
    .I0(\csr.mtinst [11]),
    .I1(n5187_13),
    .I2(\csr.mepc [11]),
    .I3(n3796_4) 
);
defparam n5176_s8.INIT=16'h0777;
  LUT2 n5176_s9 (
    .F(n5176_14),
    .I0(\csr.mstatus_mpp ),
    .I1(n3756_5) 
);
defparam n5176_s9.INIT=4'h8;
  LUT4 n5176_s10 (
    .F(n5176_15),
    .I0(n6606_4),
    .I1(\csr.mie_mei ),
    .I2(\csr.mtval [11]),
    .I3(n5171_14) 
);
defparam n5176_s10.INIT=16'h0777;
  LUT4 n5175_s5 (
    .F(n5175_10),
    .I0(count[12]),
    .I1(n5187_19),
    .I2(count_3[12]),
    .I3(n5187_20) 
);
defparam n5175_s5.INIT=16'h0777;
  LUT4 n5175_s6 (
    .F(n5175_11),
    .I0(count[44]),
    .I1(n5187_19),
    .I2(count_3[44]),
    .I3(n5187_20) 
);
defparam n5175_s6.INIT=16'h0777;
  LUT3 n5175_s7 (
    .F(n5175_12),
    .I0(n5187_13),
    .I1(\csr.mtinst [12]),
    .I2(n5175_14) 
);
defparam n5175_s7.INIT=8'h70;
  LUT4 n5174_s3 (
    .F(n5174_8),
    .I0(count[13]),
    .I1(n5187_19),
    .I2(count_3[13]),
    .I3(n5187_20) 
);
defparam n5174_s3.INIT=16'h0777;
  LUT4 n5174_s4 (
    .F(n5174_9),
    .I0(count[45]),
    .I1(n5187_19),
    .I2(count_3[45]),
    .I3(n5187_20) 
);
defparam n5174_s4.INIT=16'h0777;
  LUT4 n5174_s5 (
    .F(n5174_10),
    .I0(n5174_11),
    .I1(n5174_12),
    .I2(n5174_13),
    .I3(n5174_14) 
);
defparam n5174_s5.INIT=16'h4000;
  LUT4 n5173_s3 (
    .F(n5173_8),
    .I0(count[14]),
    .I1(n5187_19),
    .I2(count_3[14]),
    .I3(n5187_20) 
);
defparam n5173_s3.INIT=16'h0777;
  LUT4 n5173_s4 (
    .F(n5173_9),
    .I0(count[46]),
    .I1(n5187_19),
    .I2(count_3[46]),
    .I3(n5187_20) 
);
defparam n5173_s4.INIT=16'h0777;
  LUT4 n5173_s5 (
    .F(n5173_10),
    .I0(n5173_11),
    .I1(n5173_12),
    .I2(n5173_13),
    .I3(n5173_14) 
);
defparam n5173_s5.INIT=16'h4000;
  LUT4 n5172_s5 (
    .F(n5172_10),
    .I0(count[15]),
    .I1(n5187_19),
    .I2(count_3[15]),
    .I3(n5187_20) 
);
defparam n5172_s5.INIT=16'h0777;
  LUT4 n5172_s6 (
    .F(n5172_11),
    .I0(count[47]),
    .I1(n5187_19),
    .I2(count_3[47]),
    .I3(n5187_20) 
);
defparam n5172_s6.INIT=16'h0777;
  LUT4 n5172_s7 (
    .F(n5172_12),
    .I0(n6801_4),
    .I1(\csr.mscratch [15]),
    .I2(\csr.mtval [15]),
    .I3(n5171_14) 
);
defparam n5172_s7.INIT=16'h0777;
  LUT3 n5172_s8 (
    .F(n5172_13),
    .I0(n6833_4),
    .I1(\csr.dcsr_ebreakm ),
    .I2(n5172_14) 
);
defparam n5172_s8.INIT=8'h70;
  LUT4 n5171_s5 (
    .F(n5171_10),
    .I0(count[16]),
    .I1(n5187_19),
    .I2(count_3[16]),
    .I3(n5187_20) 
);
defparam n5171_s5.INIT=16'h0777;
  LUT4 n5171_s6 (
    .F(n5171_11),
    .I0(count[48]),
    .I1(n5187_19),
    .I2(count_3[48]),
    .I3(n5187_20) 
);
defparam n5171_s6.INIT=16'h0777;
  LUT3 n5171_s7 (
    .F(n5171_12),
    .I0(n6801_4),
    .I1(\csr.mscratch [16]),
    .I2(n5171_15) 
);
defparam n5171_s7.INIT=8'h70;
  LUT4 n5171_s8 (
    .F(n5171_13),
    .I0(n6606_4),
    .I1(\csr.mie_firq [0]),
    .I2(\csr.mtinst [16]),
    .I3(n5187_13) 
);
defparam n5171_s8.INIT=16'h0777;
  LUT4 n5171_s9 (
    .F(n5171_14),
    .I0(n3796_5),
    .I1(n3796_7),
    .I2(n3796_8),
    .I3(n5171_16) 
);
defparam n5171_s9.INIT=16'h8000;
  LUT4 n5170_s4 (
    .F(n5170_9),
    .I0(n6641_4),
    .I1(\csr.mtvec [17]),
    .I2(\csr.mtinst [17]),
    .I3(n5187_13) 
);
defparam n5170_s4.INIT=16'h0777;
  LUT4 n5170_s5 (
    .F(n5170_10),
    .I0(n6606_4),
    .I1(\csr.mie_firq [1]),
    .I2(\csr.mtval [17]),
    .I3(n5171_14) 
);
defparam n5170_s5.INIT=16'h0777;
  LUT4 n5170_s6 (
    .F(n5170_11),
    .I0(\csr.mscratch [17]),
    .I1(n6801_4),
    .I2(\csr.mepc [17]),
    .I3(n3796_4) 
);
defparam n5170_s6.INIT=16'h0777;
  LUT4 n5170_s7 (
    .F(n5170_12),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [17]),
    .I2(n5179_16),
    .I3(n5170_17) 
);
defparam n5170_s7.INIT=16'h0007;
  LUT4 n5170_s8 (
    .F(n5170_13),
    .I0(count[17]),
    .I1(n5187_19),
    .I2(count_3[17]),
    .I3(n5187_20) 
);
defparam n5170_s8.INIT=16'h0777;
  LUT4 n5170_s9 (
    .F(n5170_14),
    .I0(count[49]),
    .I1(n5187_19),
    .I2(count_3[49]),
    .I3(n5187_20) 
);
defparam n5170_s9.INIT=16'h0777;
  LUT4 n5169_s4 (
    .F(n5169_9),
    .I0(\csr.mtvec [18]),
    .I1(n6641_4),
    .I2(\csr.mie_firq [2]),
    .I3(n6606_4) 
);
defparam n5169_s4.INIT=16'h0777;
  LUT3 n5169_s5 (
    .F(n5169_10),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [18]),
    .I2(n5169_15) 
);
defparam n5169_s5.INIT=8'h70;
  LUT4 n5169_s6 (
    .F(n5169_11),
    .I0(n5171_14),
    .I1(\csr.mtval [18]),
    .I2(\trap_ctrl.irq_pnd [5]),
    .I3(n5184_20) 
);
defparam n5169_s6.INIT=16'h0777;
  LUT4 n5169_s7 (
    .F(n5169_12),
    .I0(\csr.mscratch [18]),
    .I1(n6801_4),
    .I2(\csr.mepc [18]),
    .I3(n3796_4) 
);
defparam n5169_s7.INIT=16'h0777;
  LUT4 n5169_s8 (
    .F(n5169_13),
    .I0(count[18]),
    .I1(n5187_19),
    .I2(count_3[18]),
    .I3(n5187_20) 
);
defparam n5169_s8.INIT=16'h0777;
  LUT4 n5169_s9 (
    .F(n5169_14),
    .I0(count[50]),
    .I1(n5187_19),
    .I2(count_3[50]),
    .I3(n5187_20) 
);
defparam n5169_s9.INIT=16'h0777;
  LUT4 n5168_s5 (
    .F(n5168_10),
    .I0(count[19]),
    .I1(n5187_19),
    .I2(count_3[19]),
    .I3(n5187_20) 
);
defparam n5168_s5.INIT=16'h0777;
  LUT4 n5168_s6 (
    .F(n5168_11),
    .I0(count[51]),
    .I1(n5187_19),
    .I2(count_3[51]),
    .I3(n5187_20) 
);
defparam n5168_s6.INIT=16'h0777;
  LUT4 n5168_s7 (
    .F(n5168_12),
    .I0(\csr.mscratch [19]),
    .I1(n6801_4),
    .I2(\csr.mepc [19]),
    .I3(n3796_4) 
);
defparam n5168_s7.INIT=16'h0777;
  LUT3 n5168_s8 (
    .F(n5168_13),
    .I0(n6641_4),
    .I1(\csr.mtvec [19]),
    .I2(n5168_14) 
);
defparam n5168_s8.INIT=8'h70;
  LUT4 n5167_s4 (
    .F(n5167_9),
    .I0(n6606_4),
    .I1(\csr.mie_firq [4]),
    .I2(\csr.mtvec [20]),
    .I3(n6641_4) 
);
defparam n5167_s4.INIT=16'h0777;
  LUT4 n5167_s5 (
    .F(n5167_10),
    .I0(\csr.mtval [20]),
    .I1(n5171_14),
    .I2(\csr.mtinst [20]),
    .I3(n5187_13) 
);
defparam n5167_s5.INIT=16'h0777;
  LUT4 n5167_s6 (
    .F(n5167_11),
    .I0(\csr.mscratch [20]),
    .I1(n6801_4),
    .I2(\csr.mepc [20]),
    .I3(n3796_4) 
);
defparam n5167_s6.INIT=16'h0777;
  LUT4 n5167_s7 (
    .F(n5167_12),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [20]),
    .I2(n5179_16),
    .I3(n5167_17) 
);
defparam n5167_s7.INIT=16'h0007;
  LUT4 n5167_s8 (
    .F(n5167_13),
    .I0(count[20]),
    .I1(n5187_19),
    .I2(count_3[20]),
    .I3(n5187_20) 
);
defparam n5167_s8.INIT=16'h0777;
  LUT4 n5167_s9 (
    .F(n5167_14),
    .I0(count[52]),
    .I1(n5187_19),
    .I2(count_3[52]),
    .I3(n5187_20) 
);
defparam n5167_s9.INIT=16'h0777;
  LUT4 n5166_s5 (
    .F(n5166_10),
    .I0(count[21]),
    .I1(n5187_19),
    .I2(count_3[21]),
    .I3(n5187_20) 
);
defparam n5166_s5.INIT=16'h0777;
  LUT4 n5166_s6 (
    .F(n5166_11),
    .I0(count[53]),
    .I1(n5187_19),
    .I2(count_3[53]),
    .I3(n5187_20) 
);
defparam n5166_s6.INIT=16'h0777;
  LUT3 n5166_s7 (
    .F(n5166_12),
    .I0(n6641_4),
    .I1(\csr.mtvec [21]),
    .I2(n5166_14) 
);
defparam n5166_s7.INIT=8'h70;
  LUT4 n5166_s8 (
    .F(n5166_13),
    .I0(\csr.dscratch0 [21]),
    .I1(n6845_4),
    .I2(\csr.mepc [21]),
    .I3(n3796_4) 
);
defparam n5166_s8.INIT=16'h0777;
  LUT4 n5165_s5 (
    .F(n5165_10),
    .I0(count[22]),
    .I1(n5187_19),
    .I2(count_3[22]),
    .I3(n5187_20) 
);
defparam n5165_s5.INIT=16'h0777;
  LUT4 n5165_s6 (
    .F(n5165_11),
    .I0(count[54]),
    .I1(n5187_19),
    .I2(count_3[54]),
    .I3(n5187_20) 
);
defparam n5165_s6.INIT=16'h0777;
  LUT4 n5165_s7 (
    .F(n5165_12),
    .I0(n6606_4),
    .I1(\csr.mie_firq [6]),
    .I2(\csr.mscratch [22]),
    .I3(n6801_4) 
);
defparam n5165_s7.INIT=16'h0777;
  LUT3 n5165_s8 (
    .F(n5165_13),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [22]),
    .I2(n5165_14) 
);
defparam n5165_s8.INIT=8'h70;
  LUT4 n5164_s4 (
    .F(n5164_9),
    .I0(\ctrl.csr_addr_Z [11]),
    .I1(n3756_7),
    .I2(n3756_8),
    .I3(n3796_6) 
);
defparam n5164_s4.INIT=16'h4000;
  LUT3 n5164_s5 (
    .F(n5164_10),
    .I0(n5164_14),
    .I1(n5164_15),
    .I2(n5164_16) 
);
defparam n5164_s5.INIT=8'h80;
  LUT4 n5164_s6 (
    .F(n5164_11),
    .I0(\csr.dscratch0 [23]),
    .I1(n6845_4),
    .I2(\csr.dpc [23]),
    .I3(n3992_4) 
);
defparam n5164_s6.INIT=16'h0777;
  LUT4 n5164_s7 (
    .F(n5164_12),
    .I0(count[23]),
    .I1(n5187_19),
    .I2(count_3[23]),
    .I3(n5187_20) 
);
defparam n5164_s7.INIT=16'h0777;
  LUT4 n5164_s8 (
    .F(n5164_13),
    .I0(count[55]),
    .I1(n5187_19),
    .I2(count_3[55]),
    .I3(n5187_20) 
);
defparam n5164_s8.INIT=16'h0777;
  LUT4 n5163_s4 (
    .F(n5163_9),
    .I0(\trap_ctrl.irq_pnd [11]),
    .I1(n5184_20),
    .I2(\csr.mepc [24]),
    .I3(n3796_4) 
);
defparam n5163_s4.INIT=16'h0777;
  LUT3 n5163_s5 (
    .F(n5163_10),
    .I0(n6641_4),
    .I1(\csr.mtvec [24]),
    .I2(n5163_15) 
);
defparam n5163_s5.INIT=8'h70;
  LUT4 n5163_s6 (
    .F(n5163_11),
    .I0(n6801_4),
    .I1(\csr.mscratch [24]),
    .I2(\csr.mtval [24]),
    .I3(n5171_14) 
);
defparam n5163_s6.INIT=16'h0777;
  LUT3 n5163_s7 (
    .F(n5163_12),
    .I0(n3992_4),
    .I1(\csr.dpc [24]),
    .I2(n5163_16) 
);
defparam n5163_s7.INIT=8'h70;
  LUT4 n5163_s8 (
    .F(n5163_13),
    .I0(count[24]),
    .I1(n5187_19),
    .I2(count_3[24]),
    .I3(n5187_20) 
);
defparam n5163_s8.INIT=16'h0777;
  LUT4 n5163_s9 (
    .F(n5163_14),
    .I0(count[56]),
    .I1(n5187_19),
    .I2(count_3[56]),
    .I3(n5187_20) 
);
defparam n5163_s9.INIT=16'h0777;
  LUT4 n5162_s5 (
    .F(n5162_10),
    .I0(count[25]),
    .I1(n5187_19),
    .I2(count_3[25]),
    .I3(n5187_20) 
);
defparam n5162_s5.INIT=16'h0777;
  LUT4 n5162_s6 (
    .F(n5162_11),
    .I0(count[57]),
    .I1(n5187_19),
    .I2(count_3[57]),
    .I3(n5187_20) 
);
defparam n5162_s6.INIT=16'h0777;
  LUT4 n5162_s7 (
    .F(n5162_12),
    .I0(n6606_4),
    .I1(\csr.mie_firq [9]),
    .I2(\csr.mtinst [25]),
    .I3(n5187_13) 
);
defparam n5162_s7.INIT=16'h0777;
  LUT3 n5162_s8 (
    .F(n5162_13),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [25]),
    .I2(n5162_14) 
);
defparam n5162_s8.INIT=8'h70;
  LUT4 n5161_s4 (
    .F(n5161_9),
    .I0(n5187_24),
    .I1(n5161_13),
    .I2(\csr.dpc [26]),
    .I3(n3992_4) 
);
defparam n5161_s4.INIT=16'h0777;
  LUT3 n5161_s5 (
    .F(n5161_10),
    .I0(n5161_14),
    .I1(n5161_15),
    .I2(n5161_16) 
);
defparam n5161_s5.INIT=8'h80;
  LUT4 n5161_s6 (
    .F(n5161_11),
    .I0(count[26]),
    .I1(n5187_19),
    .I2(count_3[26]),
    .I3(n5187_20) 
);
defparam n5161_s6.INIT=16'h0777;
  LUT4 n5161_s7 (
    .F(n5161_12),
    .I0(count[58]),
    .I1(n5187_19),
    .I2(count_3[58]),
    .I3(n5187_20) 
);
defparam n5161_s7.INIT=16'h0777;
  LUT4 n5160_s5 (
    .F(n5160_10),
    .I0(count[27]),
    .I1(n5187_19),
    .I2(count_3[27]),
    .I3(n5187_20) 
);
defparam n5160_s5.INIT=16'h0777;
  LUT4 n5160_s6 (
    .F(n5160_11),
    .I0(count[59]),
    .I1(n5187_19),
    .I2(count_3[59]),
    .I3(n5187_20) 
);
defparam n5160_s6.INIT=16'h0777;
  LUT4 n5160_s7 (
    .F(n5160_12),
    .I0(n6606_4),
    .I1(\csr.mie_firq [11]),
    .I2(\csr.mtinst [27]),
    .I3(n5187_13) 
);
defparam n5160_s7.INIT=16'h0777;
  LUT3 n5160_s8 (
    .F(n5160_13),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [27]),
    .I2(n5160_14) 
);
defparam n5160_s8.INIT=8'h70;
  LUT4 n5159_s5 (
    .F(n5159_10),
    .I0(count[28]),
    .I1(n5187_19),
    .I2(count_3[28]),
    .I3(n5187_20) 
);
defparam n5159_s5.INIT=16'h0777;
  LUT4 n5159_s6 (
    .F(n5159_11),
    .I0(count[60]),
    .I1(n5187_19),
    .I2(count_3[60]),
    .I3(n5187_20) 
);
defparam n5159_s6.INIT=16'h0777;
  LUT4 n5159_s7 (
    .F(n5159_12),
    .I0(\csr.mtvec [28]),
    .I1(n6641_4),
    .I2(\csr.mepc [28]),
    .I3(n3796_4) 
);
defparam n5159_s7.INIT=16'h0777;
  LUT3 n5159_s8 (
    .F(n5159_13),
    .I0(n6801_4),
    .I1(\csr.mscratch [28]),
    .I2(n5159_14) 
);
defparam n5159_s8.INIT=8'h70;
  LUT4 n5158_s5 (
    .F(n5158_10),
    .I0(count[29]),
    .I1(n5187_19),
    .I2(count_3[29]),
    .I3(n5187_20) 
);
defparam n5158_s5.INIT=16'h0777;
  LUT4 n5158_s6 (
    .F(n5158_11),
    .I0(count[61]),
    .I1(n5187_19),
    .I2(count_3[61]),
    .I3(n5187_20) 
);
defparam n5158_s6.INIT=16'h0777;
  LUT4 n5158_s7 (
    .F(n5158_12),
    .I0(n6641_4),
    .I1(\csr.mtvec [29]),
    .I2(\csr.mtinst [29]),
    .I3(n5187_13) 
);
defparam n5158_s7.INIT=16'h0777;
  LUT3 n5158_s8 (
    .F(n5158_13),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [29]),
    .I2(n5158_14) 
);
defparam n5158_s8.INIT=8'h70;
  LUT4 n5157_s4 (
    .F(n5157_9),
    .I0(\csr.mtvec [30]),
    .I1(n6641_4),
    .I2(\csr.mepc [30]),
    .I3(n3796_4) 
);
defparam n5157_s4.INIT=16'h0777;
  LUT3 n5157_s5 (
    .F(n5157_10),
    .I0(n3992_4),
    .I1(\csr.dpc [30]),
    .I2(n5157_15) 
);
defparam n5157_s5.INIT=8'h70;
  LUT4 n5157_s6 (
    .F(n5157_11),
    .I0(n6801_4),
    .I1(\csr.mscratch [30]),
    .I2(\csr.mtinst [30]),
    .I3(n5187_13) 
);
defparam n5157_s6.INIT=16'h0777;
  LUT4 n5157_s7 (
    .F(n5157_12),
    .I0(n6606_4),
    .I1(\csr.mie_firq [14]),
    .I2(\csr.mtval [30]),
    .I3(n5171_14) 
);
defparam n5157_s7.INIT=16'h0777;
  LUT4 n5157_s8 (
    .F(n5157_13),
    .I0(count[30]),
    .I1(n5187_19),
    .I2(count_3[30]),
    .I3(n5187_20) 
);
defparam n5157_s8.INIT=16'h0777;
  LUT4 n5157_s9 (
    .F(n5157_14),
    .I0(count[62]),
    .I1(n5187_19),
    .I2(count_3[62]),
    .I3(n5187_20) 
);
defparam n5157_s9.INIT=16'h0777;
  LUT4 n5156_s4 (
    .F(n5156_9),
    .I0(\csr.mie_firq [15]),
    .I1(n6606_4),
    .I2(\csr.mepc [31]),
    .I3(n3796_4) 
);
defparam n5156_s4.INIT=16'h0777;
  LUT3 n5156_s5 (
    .F(n5156_10),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [31]),
    .I2(n5156_15) 
);
defparam n5156_s5.INIT=8'h70;
  LUT4 n5156_s6 (
    .F(n5156_11),
    .I0(n6641_4),
    .I1(\csr.mtvec [31]),
    .I2(\csr.mscratch [31]),
    .I3(n6801_4) 
);
defparam n5156_s6.INIT=16'h0777;
  LUT4 n5156_s7 (
    .F(n5156_12),
    .I0(\csr.mcause [5]),
    .I1(n5187_16),
    .I2(\csr.mtval [31]),
    .I3(n5171_14) 
);
defparam n5156_s7.INIT=16'h0777;
  LUT4 n5156_s8 (
    .F(n5156_13),
    .I0(count[31]),
    .I1(n5187_19),
    .I2(count_3[31]),
    .I3(n5187_20) 
);
defparam n5156_s8.INIT=16'h0777;
  LUT4 n5156_s9 (
    .F(n5156_14),
    .I0(count[63]),
    .I1(n5187_19),
    .I2(count_3[63]),
    .I3(n5187_20) 
);
defparam n5156_s9.INIT=16'h0777;
  LUT4 n3356_s3 (
    .F(n3356_8),
    .I0(\trap_ctrl.irq_buf [19]),
    .I1(n3356_11),
    .I2(\trap_ctrl.exc_buf_8 ),
    .I3(\trap_ctrl.exc_buf_7 ) 
);
defparam n3356_s3.INIT=16'h00F1;
  LUT3 n3354_s4 (
    .F(n3354_9),
    .I0(\trap_ctrl.irq_buf [5]),
    .I1(\trap_ctrl.exc_buf_3 [4]),
    .I2(\trap_ctrl.irq_buf [11]) 
);
defparam n3354_s4.INIT=8'h10;
  LUT4 n3355_s4 (
    .F(n3355_9),
    .I0(\trap_ctrl.irq_buf [0]),
    .I1(\trap_ctrl.irq_buf [1]),
    .I2(n3353_7),
    .I3(\trap_ctrl.exc_buf_3 [11]) 
);
defparam n3355_s4.INIT=16'h00BF;
  LUT4 n170_s5 (
    .F(n170_10),
    .I0(\exe_engine.ir [2]),
    .I1(\exe_engine.ir [3]),
    .I2(\exe_engine.ir [4]),
    .I3(\exe_engine.ir [5]) 
);
defparam n170_s5.INIT=16'h0100;
  LUT3 n3357_s3 (
    .F(n3357_8),
    .I0(n3357_14),
    .I1(\trap_ctrl.exc_buf_3 [11]),
    .I2(n3357_10) 
);
defparam n3357_s3.INIT=8'hD0;
  LUT3 \ctrl_nxt.alu_opb_mux_s3  (
    .F(\ctrl_nxt.alu_opb_mux_8 ),
    .I0(\exe_engine.ir [6]),
    .I1(\exe_engine.ir [4]),
    .I2(\exe_engine.ir [5]) 
);
defparam \ctrl_nxt.alu_opb_mux_s3 .INIT=8'hCA;
  LUT4 n4976_s5 (
    .F(n4976_8),
    .I0(\exe_engine.ir [2]),
    .I1(\exe_engine.ir [5]),
    .I2(\exe_engine.ir [6]),
    .I3(\exe_engine.ir [4]) 
);
defparam n4976_s5.INIT=16'hEF30;
  LUT4 \trap_ctrl.exc_buf_2_s6  (
    .F(\trap_ctrl.exc_buf_2_11 ),
    .I0(\ctrl.alu_unsigned_Z ),
    .I1(rs2[31]),
    .I2(rs1[31]),
    .I3(cmp_ls_131) 
);
defparam \trap_ctrl.exc_buf_2_s6 .INIT=16'h04EF;
  LUT4 \trap_ctrl.exc_buf_1_s13  (
    .F(\trap_ctrl.exc_buf_1_18 ),
    .I0(\trap_ctrl.exc_buf_1_30 ),
    .I1(\trap_ctrl.exc_buf_1_31 ),
    .I2(\trap_ctrl.exc_buf_1_32 ),
    .I3(\ctrl.rf_rs2_Z [2]) 
);
defparam \trap_ctrl.exc_buf_1_s13 .INIT=16'h770F;
  LUT3 \trap_ctrl.exc_buf_1_s14  (
    .F(\trap_ctrl.exc_buf_1_19 ),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(\ctrl.ir_funct12_Z [11]),
    .I2(\ctrl.rf_rs2_Z [1]) 
);
defparam \trap_ctrl.exc_buf_1_s14 .INIT=8'h01;
  LUT2 \trap_ctrl.exc_buf_1_s15  (
    .F(\trap_ctrl.exc_buf_1_20 ),
    .I0(\ctrl.ir_funct12_Z [7]),
    .I1(\ctrl.cpu_debug_Z ) 
);
defparam \trap_ctrl.exc_buf_1_s15 .INIT=4'h4;
  LUT4 \trap_ctrl.exc_buf_1_s16  (
    .F(\trap_ctrl.exc_buf_1_21 ),
    .I0(\ctrl.rf_rs2_Z [3]),
    .I1(\trap_ctrl.exc_buf_1_33 ),
    .I2(\trap_ctrl.exc_buf_1_34 ),
    .I3(\exe_engine_nxt.state_8_16 ) 
);
defparam \trap_ctrl.exc_buf_1_s16 .INIT=16'h1000;
  LUT3 \trap_ctrl.exc_buf_1_s17  (
    .F(\trap_ctrl.exc_buf_1_22 ),
    .I0(\trap_ctrl.exc_buf_1_35 ),
    .I1(n422_13),
    .I2(\trap_ctrl.exc_buf_1_36 ) 
);
defparam \trap_ctrl.exc_buf_1_s17 .INIT=8'h40;
  LUT4 \trap_ctrl.exc_buf_1_s18  (
    .F(\trap_ctrl.exc_buf_1_23 ),
    .I0(\trap_ctrl.exc_buf_1_37 ),
    .I1(\trap_ctrl.exc_buf_1_38 ),
    .I2(\trap_ctrl.exc_buf_1_39 ),
    .I3(\ctrl.ir_funct12_Z [11]) 
);
defparam \trap_ctrl.exc_buf_1_s18 .INIT=16'hF400;
  LUT4 \trap_ctrl.exc_buf_1_s19  (
    .F(\trap_ctrl.exc_buf_1_24 ),
    .I0(\trap_ctrl.exc_buf_1_40 ),
    .I1(\trap_ctrl.exc_buf_1_41 ),
    .I2(\trap_ctrl.exc_buf_1_58 ),
    .I3(\trap_ctrl.exc_buf_1_43 ) 
);
defparam \trap_ctrl.exc_buf_1_s19 .INIT=16'hF800;
  LUT4 \trap_ctrl.exc_buf_1_s20  (
    .F(\trap_ctrl.exc_buf_1_25 ),
    .I0(\ctrl.rf_rs2_Z [3]),
    .I1(\trap_ctrl.exc_buf_1_44 ),
    .I2(\trap_ctrl.exc_buf_1_45 ),
    .I3(\exe_engine_nxt.state_8_16 ) 
);
defparam \trap_ctrl.exc_buf_1_s20 .INIT=16'h3010;
  LUT3 \trap_ctrl.exc_buf_1_s22  (
    .F(\trap_ctrl.exc_buf_1_27 ),
    .I0(\exe_engine.ir [3]),
    .I1(\ctrl.ir_funct3_Z [2]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam \trap_ctrl.exc_buf_1_s22 .INIT=8'h10;
  LUT4 \trap_ctrl.exc_buf_1_s23  (
    .F(\trap_ctrl.exc_buf_1_28 ),
    .I0(n422_11),
    .I1(\trap_ctrl.exc_buf_1_47 ),
    .I2(\exe_engine.ir [2]),
    .I3(\trap_ctrl.exc_buf_1_48 ) 
);
defparam \trap_ctrl.exc_buf_1_s23 .INIT=16'h7770;
  LUT4 \trap_ctrl.exc_buf_1_s24  (
    .F(\trap_ctrl.exc_buf_1_29 ),
    .I0(\exe_engine.ir [2]),
    .I1(\exe_engine.ir [6]),
    .I2(\exe_engine.ir [3]),
    .I3(\exe_engine.ir [4]) 
);
defparam \trap_ctrl.exc_buf_1_s24 .INIT=16'hF800;
  LUT4 \exe_engine_nxt.state_10_s21  (
    .F(\exe_engine_nxt.state_10_25 ),
    .I0(\exe_engine.state_10 ),
    .I1(cp_valid[0]),
    .I2(valid_cmd_4),
    .I3(\exe_engine.state_0 [5]) 
);
defparam \exe_engine_nxt.state_10_s21 .INIT=16'hEF00;
  LUT3 \exe_engine_nxt.state_10_s22  (
    .F(\exe_engine_nxt.state_10_26 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [2]),
    .I2(\ctrl.rf_rs2_Z [1]) 
);
defparam \exe_engine_nxt.state_10_s22 .INIT=8'hE7;
  LUT3 \exe_engine_nxt.state_10_s23  (
    .F(\exe_engine_nxt.state_10_27 ),
    .I0(valid_cmd_4),
    .I1(\exe_engine.state_1 ),
    .I2(\exe_engine.state_0 [3]) 
);
defparam \exe_engine_nxt.state_10_s23 .INIT=8'h0B;
  LUT4 \exe_engine_nxt.pc2_31_s16  (
    .F(\exe_engine_nxt.pc2_31_21 ),
    .I0(\csr.mepc [31]),
    .I1(\csr.dpc [31]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_31_s16 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_30_s13  (
    .F(\exe_engine_nxt.pc2_30_17 ),
    .I0(\csr.mepc [30]),
    .I1(\csr.dpc [30]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_30_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_29_s13  (
    .F(\exe_engine_nxt.pc2_29_17 ),
    .I0(\csr.mepc [29]),
    .I1(\csr.dpc [29]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_29_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_28_s13  (
    .F(\exe_engine_nxt.pc2_28_17 ),
    .I0(\csr.mepc [28]),
    .I1(\csr.dpc [28]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_28_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_27_s13  (
    .F(\exe_engine_nxt.pc2_27_17 ),
    .I0(\csr.mepc [27]),
    .I1(\csr.dpc [27]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_27_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_26_s13  (
    .F(\exe_engine_nxt.pc2_26_17 ),
    .I0(\csr.mepc [26]),
    .I1(\csr.dpc [26]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_26_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_25_s13  (
    .F(\exe_engine_nxt.pc2_25_17 ),
    .I0(\csr.mepc [25]),
    .I1(\csr.dpc [25]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_25_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_24_s13  (
    .F(\exe_engine_nxt.pc2_24_17 ),
    .I0(\csr.mepc [24]),
    .I1(\csr.dpc [24]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_24_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_23_s13  (
    .F(\exe_engine_nxt.pc2_23_17 ),
    .I0(\csr.mepc [23]),
    .I1(\csr.dpc [23]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_23_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_22_s13  (
    .F(\exe_engine_nxt.pc2_22_17 ),
    .I0(\csr.mepc [22]),
    .I1(\csr.dpc [22]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_22_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_21_s13  (
    .F(\exe_engine_nxt.pc2_21_17 ),
    .I0(\csr.mepc [21]),
    .I1(\csr.dpc [21]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_21_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_20_s13  (
    .F(\exe_engine_nxt.pc2_20_17 ),
    .I0(\csr.mepc [20]),
    .I1(\csr.dpc [20]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_20_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_19_s13  (
    .F(\exe_engine_nxt.pc2_19_17 ),
    .I0(\csr.mepc [19]),
    .I1(\csr.dpc [19]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_19_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_18_s13  (
    .F(\exe_engine_nxt.pc2_18_17 ),
    .I0(\csr.mepc [18]),
    .I1(\csr.dpc [18]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_18_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_17_s13  (
    .F(\exe_engine_nxt.pc2_17_17 ),
    .I0(\csr.mepc [17]),
    .I1(\csr.dpc [17]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_17_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_16_s13  (
    .F(\exe_engine_nxt.pc2_16_17 ),
    .I0(\csr.mepc [16]),
    .I1(\csr.dpc [16]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_16_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_15_s13  (
    .F(\exe_engine_nxt.pc2_15_17 ),
    .I0(\csr.mepc [15]),
    .I1(\csr.dpc [15]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_15_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_14_s13  (
    .F(\exe_engine_nxt.pc2_14_17 ),
    .I0(\csr.mepc [14]),
    .I1(\csr.dpc [14]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_14_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_13_s13  (
    .F(\exe_engine_nxt.pc2_13_17 ),
    .I0(\csr.mepc [13]),
    .I1(\csr.dpc [13]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_13_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_12_s13  (
    .F(\exe_engine_nxt.pc2_12_17 ),
    .I0(\csr.mepc [12]),
    .I1(\csr.dpc [12]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_12_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_11_s13  (
    .F(\exe_engine_nxt.pc2_11_17 ),
    .I0(\csr.mepc [11]),
    .I1(\csr.dpc [11]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_11_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_10_s13  (
    .F(\exe_engine_nxt.pc2_10_17 ),
    .I0(\csr.mepc [10]),
    .I1(\csr.dpc [10]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_10_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_9_s13  (
    .F(\exe_engine_nxt.pc2_9_17 ),
    .I0(\csr.mepc [9]),
    .I1(\csr.dpc [9]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_9_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_8_s13  (
    .F(\exe_engine_nxt.pc2_8_17 ),
    .I0(\csr.mepc [8]),
    .I1(\csr.dpc [8]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_8_s13 .INIT=16'hCA00;
  LUT4 \exe_engine_nxt.pc2_7_s13  (
    .F(\exe_engine_nxt.pc2_7_17 ),
    .I0(\csr.mepc [7]),
    .I1(\csr.dpc [7]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_7_s13 .INIT=16'hCA00;
  LUT2 \exe_engine_nxt.pc2_6_s14  (
    .F(\exe_engine_nxt.pc2_6_18 ),
    .I0(\csr.mtvec [0]),
    .I1(\trap_ctrl.cause [6]) 
);
defparam \exe_engine_nxt.pc2_6_s14 .INIT=4'h8;
  LUT4 \exe_engine_nxt.pc2_2_s13  (
    .F(\exe_engine_nxt.pc2_2_17 ),
    .I0(\trap_ctrl.cause [0]),
    .I1(\csr.mtvec [2]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine_nxt.pc2_6_18 ) 
);
defparam \exe_engine_nxt.pc2_2_s13 .INIT=16'h0A0C;
  LUT4 \exe_engine_nxt.pc2_2_s14  (
    .F(\exe_engine_nxt.pc2_2_18 ),
    .I0(\csr.mepc [2]),
    .I1(\csr.dpc [2]),
    .I2(\ctrl.cpu_debug_Z ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_2_s14 .INIT=16'hCA00;
  LUT3 n5187_s14 (
    .F(n5187_19),
    .I0(\ctrl.csr_re_Z ),
    .I1(n6845_5),
    .I2(n6_7) 
);
defparam n5187_s14.INIT=8'h80;
  LUT3 n5187_s15 (
    .F(n5187_20),
    .I0(\ctrl.csr_re_Z ),
    .I1(n3756_6),
    .I2(n6_7) 
);
defparam n5187_s15.INIT=8'h80;
  LUT4 n5187_s16 (
    .F(n5187_21),
    .I0(\ctrl.csr_addr_Z_0 [0]),
    .I1(\ctrl.csr_addr_Z_0 [2]),
    .I2(\ctrl.csr_addr_Z_0 [1]),
    .I3(\ctrl.csr_addr_Z_0 [3]) 
);
defparam n5187_s16.INIT=16'h1000;
  LUT3 n5187_s17 (
    .F(n5187_22),
    .I0(\ctrl.csr_addr_Z [5]),
    .I1(\ctrl.csr_addr_Z [6]),
    .I2(\ctrl.csr_addr_Z [11]) 
);
defparam n5187_s17.INIT=8'h10;
  LUT2 n5187_s18 (
    .F(n5187_23),
    .I0(\ctrl.csr_addr_Z [4]),
    .I1(\ctrl.csr_addr_Z [10]) 
);
defparam n5187_s18.INIT=4'h8;
  LUT4 n5187_s19 (
    .F(n5187_24),
    .I0(\ctrl.csr_addr_Z [9]),
    .I1(\ctrl.csr_addr_Z [11]),
    .I2(n3796_8),
    .I3(n5187_25) 
);
defparam n5187_s19.INIT=16'h8000;
  LUT3 n5186_s9 (
    .F(n5186_14),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [1]),
    .I2(n5187_17) 
);
defparam n5186_s9.INIT=8'h07;
  LUT4 n5185_s11 (
    .F(n5185_16),
    .I0(\csr.dscratch0 [2]),
    .I1(n6845_4),
    .I2(\csr.dpc [2]),
    .I3(n3992_4) 
);
defparam n5185_s11.INIT=16'h0777;
  LUT4 n5184_s10 (
    .F(n5184_15),
    .I0(\csr.mcause [3]),
    .I1(n5187_16),
    .I2(\csr.dpc [3]),
    .I3(n3992_4) 
);
defparam n5184_s10.INIT=16'h0777;
  LUT2 n5184_s12 (
    .F(n5184_17),
    .I0(\csr.mstatus_mie ),
    .I1(n3756_5) 
);
defparam n5184_s12.INIT=4'h8;
  LUT4 n5184_s13 (
    .F(n5184_18),
    .I0(\csr.mtinst [3]),
    .I1(n5187_13),
    .I2(\csr.mepc [3]),
    .I3(n3796_4) 
);
defparam n5184_s13.INIT=16'h0777;
  LUT3 n5183_s10 (
    .F(n5183_15),
    .I0(n3992_4),
    .I1(\csr.dpc [4]),
    .I2(n6833_4) 
);
defparam n5183_s10.INIT=8'h07;
  LUT2 n5182_s6 (
    .F(n5182_11),
    .I0(\csr.mtvec [5]),
    .I1(n6641_4) 
);
defparam n5182_s6.INIT=4'h8;
  LUT4 n5182_s7 (
    .F(n5182_12),
    .I0(\csr.dscratch0 [5]),
    .I1(n6845_4),
    .I2(\csr.dpc [5]),
    .I3(n3992_4) 
);
defparam n5182_s7.INIT=16'h0777;
  LUT4 n5182_s8 (
    .F(n5182_13),
    .I0(\csr.mtval [5]),
    .I1(n5171_14),
    .I2(\csr.mepc [5]),
    .I3(n3796_4) 
);
defparam n5182_s8.INIT=16'h0777;
  LUT4 n5182_s9 (
    .F(n5182_14),
    .I0(n6801_4),
    .I1(\csr.mscratch [5]),
    .I2(\csr.mtinst [5]),
    .I3(n5187_13) 
);
defparam n5182_s9.INIT=16'h0777;
  LUT4 n5181_s9 (
    .F(n5181_14),
    .I0(\csr.dscratch0 [6]),
    .I1(n6845_4),
    .I2(\csr.dpc [6]),
    .I3(n3992_4) 
);
defparam n5181_s9.INIT=16'h0777;
  LUT4 n5179_s10 (
    .F(n5179_15),
    .I0(\csr.dcsr_cause [2]),
    .I1(n6833_4),
    .I2(\csr.dpc [8]),
    .I3(n3992_4) 
);
defparam n5179_s10.INIT=16'h0777;
  LUT4 n5179_s11 (
    .F(n5179_16),
    .I0(n3796_7),
    .I1(n5187_22),
    .I2(n5171_16),
    .I3(n5187_23) 
);
defparam n5179_s11.INIT=16'h8000;
  LUT2 n5178_s6 (
    .F(n5178_11),
    .I0(\csr.mscratch [9]),
    .I1(n6801_4) 
);
defparam n5178_s6.INIT=4'h8;
  LUT4 n5178_s7 (
    .F(n5178_12),
    .I0(\csr.dscratch0 [9]),
    .I1(n6845_4),
    .I2(\csr.dpc [9]),
    .I3(n3992_4) 
);
defparam n5178_s7.INIT=16'h0777;
  LUT4 n5178_s8 (
    .F(n5178_13),
    .I0(n6641_4),
    .I1(\csr.mtvec [9]),
    .I2(\csr.mtinst [9]),
    .I3(n5187_13) 
);
defparam n5178_s8.INIT=16'h0777;
  LUT4 n5178_s9 (
    .F(n5178_14),
    .I0(\csr.mtval [9]),
    .I1(n5171_14),
    .I2(\csr.mepc [9]),
    .I3(n3796_4) 
);
defparam n5178_s9.INIT=16'h0777;
  LUT4 n5177_s9 (
    .F(n5177_14),
    .I0(\csr.mscratch [10]),
    .I1(n6801_4),
    .I2(\csr.mepc [10]),
    .I3(n3796_4) 
);
defparam n5177_s9.INIT=16'h0777;
  LUT4 n5177_s10 (
    .F(n5177_15),
    .I0(\csr.dscratch0 [10]),
    .I1(n6845_4),
    .I2(\csr.dpc [10]),
    .I3(n3992_4) 
);
defparam n5177_s10.INIT=16'h0777;
  LUT4 n5175_s9 (
    .F(n5175_14),
    .I0(\csr.mtval [12]),
    .I1(n5171_14),
    .I2(\csr.mepc [12]),
    .I3(n3796_4) 
);
defparam n5175_s9.INIT=16'h0777;
  LUT2 n5174_s6 (
    .F(n5174_11),
    .I0(\csr.mtvec [13]),
    .I1(n6641_4) 
);
defparam n5174_s6.INIT=4'h8;
  LUT4 n5174_s7 (
    .F(n5174_12),
    .I0(\csr.dscratch0 [13]),
    .I1(n6845_4),
    .I2(\csr.dpc [13]),
    .I3(n3992_4) 
);
defparam n5174_s7.INIT=16'h0777;
  LUT4 n5174_s8 (
    .F(n5174_13),
    .I0(\csr.mtval [13]),
    .I1(n5171_14),
    .I2(\csr.mtinst [13]),
    .I3(n5187_13) 
);
defparam n5174_s8.INIT=16'h0777;
  LUT4 n5174_s9 (
    .F(n5174_14),
    .I0(\csr.mscratch [13]),
    .I1(n6801_4),
    .I2(\csr.mepc [13]),
    .I3(n3796_4) 
);
defparam n5174_s9.INIT=16'h0777;
  LUT2 n5173_s6 (
    .F(n5173_11),
    .I0(\csr.mtvec [14]),
    .I1(n6641_4) 
);
defparam n5173_s6.INIT=4'h8;
  LUT4 n5173_s7 (
    .F(n5173_12),
    .I0(\csr.dscratch0 [14]),
    .I1(n6845_4),
    .I2(\csr.dpc [14]),
    .I3(n3992_4) 
);
defparam n5173_s7.INIT=16'h0777;
  LUT4 n5173_s8 (
    .F(n5173_13),
    .I0(n6801_4),
    .I1(\csr.mscratch [14]),
    .I2(\csr.mtinst [14]),
    .I3(n5187_13) 
);
defparam n5173_s8.INIT=16'h0777;
  LUT4 n5173_s9 (
    .F(n5173_14),
    .I0(\csr.mtval [14]),
    .I1(n5171_14),
    .I2(\csr.mepc [14]),
    .I3(n3796_4) 
);
defparam n5173_s9.INIT=16'h0777;
  LUT4 n5172_s9 (
    .F(n5172_14),
    .I0(\csr.dscratch0 [15]),
    .I1(n6845_4),
    .I2(\csr.dpc [15]),
    .I3(n3992_4) 
);
defparam n5172_s9.INIT=16'h0777;
  LUT4 n5171_s10 (
    .F(n5171_15),
    .I0(\csr.dscratch0 [16]),
    .I1(n6845_4),
    .I2(\csr.dpc [16]),
    .I3(n3992_4) 
);
defparam n5171_s10.INIT=16'h0777;
  LUT4 n5171_s11 (
    .F(n5171_16),
    .I0(\ctrl.csr_addr_Z_0 [2]),
    .I1(\ctrl.csr_addr_Z_0 [3]),
    .I2(\ctrl.csr_addr_Z_0 [0]),
    .I3(\ctrl.csr_addr_Z_0 [1]) 
);
defparam n5171_s11.INIT=16'h1000;
  LUT4 n5169_s10 (
    .F(n5169_15),
    .I0(\csr.mtinst [18]),
    .I1(n5187_13),
    .I2(\csr.dpc [18]),
    .I3(n3992_4) 
);
defparam n5169_s10.INIT=16'h0777;
  LUT4 n5168_s9 (
    .F(n5168_14),
    .I0(\csr.dscratch0 [19]),
    .I1(n6845_4),
    .I2(\csr.dpc [19]),
    .I3(n3992_4) 
);
defparam n5168_s9.INIT=16'h0777;
  LUT4 n5166_s9 (
    .F(n5166_14),
    .I0(n6606_4),
    .I1(\csr.mie_firq [5]),
    .I2(\csr.mtinst [21]),
    .I3(n5187_13) 
);
defparam n5166_s9.INIT=16'h0777;
  LUT4 n5165_s9 (
    .F(n5165_14),
    .I0(\csr.mtinst [22]),
    .I1(n5187_13),
    .I2(\csr.dpc [22]),
    .I3(n3992_4) 
);
defparam n5165_s9.INIT=16'h0777;
  LUT4 n5164_s9 (
    .F(n5164_14),
    .I0(\csr.mtval [23]),
    .I1(n5171_14),
    .I2(\csr.mepc [23]),
    .I3(n3796_4) 
);
defparam n5164_s9.INIT=16'h0777;
  LUT4 n5164_s10 (
    .F(n5164_15),
    .I0(n6606_4),
    .I1(\csr.mie_firq [7]),
    .I2(\csr.mscratch [23]),
    .I3(n6801_4) 
);
defparam n5164_s10.INIT=16'h0777;
  LUT4 n5164_s11 (
    .F(n5164_16),
    .I0(n6641_4),
    .I1(\csr.mtvec [23]),
    .I2(\csr.mtinst [23]),
    .I3(n5187_13) 
);
defparam n5164_s11.INIT=16'h0777;
  LUT4 n5163_s10 (
    .F(n5163_15),
    .I0(\csr.mtinst [24]),
    .I1(n5187_13),
    .I2(\csr.mie_firq [8]),
    .I3(n6606_4) 
);
defparam n5163_s10.INIT=16'h0777;
  LUT3 n5163_s11 (
    .F(n5163_16),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [24]),
    .I2(n5179_16) 
);
defparam n5163_s11.INIT=8'h07;
  LUT4 n5162_s9 (
    .F(n5162_14),
    .I0(\csr.mtval [25]),
    .I1(n5171_14),
    .I2(\csr.dpc [25]),
    .I3(n3992_4) 
);
defparam n5162_s9.INIT=16'h0777;
  LUT2 n5161_s8 (
    .F(n5161_13),
    .I0(\ctrl.csr_addr_Z [10]),
    .I1(n3756_6) 
);
defparam n5161_s8.INIT=4'h4;
  LUT4 n5161_s9 (
    .F(n5161_14),
    .I0(n6641_4),
    .I1(\csr.mtvec [26]),
    .I2(\csr.mtinst [26]),
    .I3(n5187_13) 
);
defparam n5161_s9.INIT=16'h0777;
  LUT4 n5161_s10 (
    .F(n5161_15),
    .I0(n6801_4),
    .I1(\csr.mscratch [26]),
    .I2(\csr.mtval [26]),
    .I3(n5171_14) 
);
defparam n5161_s10.INIT=16'h0777;
  LUT4 n5161_s11 (
    .F(n5161_16),
    .I0(\csr.mie_firq [10]),
    .I1(n6606_4),
    .I2(\csr.mepc [26]),
    .I3(n3796_4) 
);
defparam n5161_s11.INIT=16'h0777;
  LUT4 n5160_s9 (
    .F(n5160_14),
    .I0(\csr.mtval [27]),
    .I1(n5171_14),
    .I2(\csr.dpc [27]),
    .I3(n3992_4) 
);
defparam n5160_s9.INIT=16'h0777;
  LUT4 n5159_s9 (
    .F(n5159_14),
    .I0(\csr.dscratch0 [28]),
    .I1(n6845_4),
    .I2(\csr.dpc [28]),
    .I3(n3992_4) 
);
defparam n5159_s9.INIT=16'h0777;
  LUT4 n5158_s9 (
    .F(n5158_14),
    .I0(\csr.mtval [29]),
    .I1(n5171_14),
    .I2(\csr.dpc [29]),
    .I3(n3992_4) 
);
defparam n5158_s9.INIT=16'h0777;
  LUT4 n5157_s10 (
    .F(n5157_15),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [30]),
    .I2(n6833_4),
    .I3(n5164_9) 
);
defparam n5157_s10.INIT=16'h0007;
  LUT4 n5156_s10 (
    .F(n5156_15),
    .I0(\csr.mtinst [31]),
    .I1(n5187_13),
    .I2(\csr.dpc [31]),
    .I3(n3992_4) 
);
defparam n5156_s10.INIT=16'h0777;
  LUT4 n3357_s5 (
    .F(n3357_10),
    .I0(\trap_ctrl.exc_buf_8 ),
    .I1(\trap_ctrl.exc_buf_7 ),
    .I2(\trap_ctrl.irq_buf [19]),
    .I3(\trap_ctrl.exc_buf_3 [9]) 
);
defparam n3357_s5.INIT=16'h0001;
  LUT4 \trap_ctrl.exc_buf_1_s25  (
    .F(\trap_ctrl.exc_buf_1_30 ),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(\ctrl.ir_funct12_Z [7]),
    .I2(\ctrl.rf_rs2_Z [4]),
    .I3(\ctrl.ir_funct12_Z [8]) 
);
defparam \trap_ctrl.exc_buf_1_s25 .INIT=16'h0100;
  LUT4 \trap_ctrl.exc_buf_1_s26  (
    .F(\trap_ctrl.exc_buf_1_31 ),
    .I0(\ctrl.ir_funct12_Z [6]),
    .I1(\ctrl.ir_funct12_Z [9]),
    .I2(\ctrl.rf_rs2_Z [3]),
    .I3(\ctrl.rf_rs2_Z [0]) 
);
defparam \trap_ctrl.exc_buf_1_s26 .INIT=16'h0100;
  LUT4 \trap_ctrl.exc_buf_1_s27  (
    .F(\trap_ctrl.exc_buf_1_32 ),
    .I0(\ctrl.ir_funct12_Z [7]),
    .I1(\ctrl.ir_funct12_Z [8]),
    .I2(\ctrl.ir_funct12_Z [9]),
    .I3(\trap_ctrl.exc_buf_1_49 ) 
);
defparam \trap_ctrl.exc_buf_1_s27 .INIT=16'h0100;
  LUT4 \trap_ctrl.exc_buf_1_s28  (
    .F(\trap_ctrl.exc_buf_1_33 ),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(\ctrl.ir_funct12_Z [5]),
    .I2(\ctrl.ir_funct12_Z [7]),
    .I3(\ctrl.rf_rs2_Z [4]) 
);
defparam \trap_ctrl.exc_buf_1_s28 .INIT=16'h7FFE;
  LUT4 \trap_ctrl.exc_buf_1_s29  (
    .F(\trap_ctrl.exc_buf_1_34 ),
    .I0(\ctrl.ir_funct12_Z [6]),
    .I1(\ctrl.ir_funct12_Z [11]),
    .I2(\ctrl.ir_funct12_Z [9]),
    .I3(\ctrl.ir_funct12_Z [8]) 
);
defparam \trap_ctrl.exc_buf_1_s29 .INIT=16'h1000;
  LUT3 \trap_ctrl.exc_buf_1_s30  (
    .F(\trap_ctrl.exc_buf_1_35 ),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\ctrl.ir_funct12_Z [7]),
    .I2(\trap_ctrl.exc_buf_1_34 ) 
);
defparam \trap_ctrl.exc_buf_1_s30 .INIT=8'h40;
  LUT4 \trap_ctrl.exc_buf_1_s31  (
    .F(\trap_ctrl.exc_buf_1_36 ),
    .I0(\ctrl.rf_rs1_Z [1]),
    .I1(\ctrl.rf_rs1_Z [2]),
    .I2(\ctrl.rf_rs1_Z [3]),
    .I3(\ctrl.rf_rs1_Z [4]) 
);
defparam \trap_ctrl.exc_buf_1_s31 .INIT=16'h0001;
  LUT4 \trap_ctrl.exc_buf_1_s32  (
    .F(\trap_ctrl.exc_buf_1_37 ),
    .I0(\trap_ctrl.exc_buf_1_50 ),
    .I1(\trap_ctrl.exc_buf_1_51 ),
    .I2(\ctrl.ir_funct12_Z [7]),
    .I3(\trap_ctrl.exc_buf_1_52 ) 
);
defparam \trap_ctrl.exc_buf_1_s32 .INIT=16'h0777;
  LUT3 \trap_ctrl.exc_buf_1_s33  (
    .F(\trap_ctrl.exc_buf_1_38 ),
    .I0(\ctrl.ir_funct12_Z [7]),
    .I1(\ctrl.ir_funct12_Z [6]),
    .I2(\trap_ctrl.exc_buf_1_53 ) 
);
defparam \trap_ctrl.exc_buf_1_s33 .INIT=8'hD0;
  LUT4 \trap_ctrl.exc_buf_1_s34  (
    .F(\trap_ctrl.exc_buf_1_39 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [2]),
    .I2(\trap_ctrl.exc_buf_1_54 ),
    .I3(\trap_ctrl.exc_buf_1_49 ) 
);
defparam \trap_ctrl.exc_buf_1_s34 .INIT=16'h0100;
  LUT4 \trap_ctrl.exc_buf_1_s35  (
    .F(\trap_ctrl.exc_buf_1_40 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [1]),
    .I2(\ctrl.ir_funct12_Z [8]),
    .I3(\ctrl.ir_funct12_Z [9]) 
);
defparam \trap_ctrl.exc_buf_1_s35 .INIT=16'h6000;
  LUT4 \trap_ctrl.exc_buf_1_s36  (
    .F(\trap_ctrl.exc_buf_1_41 ),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(\ctrl.ir_funct12_Z [7]),
    .I2(\ctrl.ir_funct12_Z [11]),
    .I3(\trap_ctrl.exc_buf_1_51 ) 
);
defparam \trap_ctrl.exc_buf_1_s36 .INIT=16'h1800;
  LUT2 \trap_ctrl.exc_buf_1_s38  (
    .F(\trap_ctrl.exc_buf_1_43 ),
    .I0(\ctrl.rf_rs2_Z [2]),
    .I1(\ctrl.rf_rs2_Z [3]) 
);
defparam \trap_ctrl.exc_buf_1_s38 .INIT=4'h1;
  LUT4 \trap_ctrl.exc_buf_1_s39  (
    .F(\trap_ctrl.exc_buf_1_44 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [1]),
    .I2(\ctrl.ir_funct12_Z [6]),
    .I3(\ctrl.rf_rs2_Z [2]) 
);
defparam \trap_ctrl.exc_buf_1_s39 .INIT=16'hEC0C;
  LUT4 \trap_ctrl.exc_buf_1_s40  (
    .F(\trap_ctrl.exc_buf_1_45 ),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(\ctrl.ir_funct12_Z [11]),
    .I2(\ctrl.ir_funct12_Z [9]),
    .I3(\trap_ctrl.exc_buf_1_30 ) 
);
defparam \trap_ctrl.exc_buf_1_s40 .INIT=16'h1000;
  LUT4 \trap_ctrl.exc_buf_1_s41  (
    .F(\trap_ctrl.exc_buf_1_46 ),
    .I0(\ctrl.rf_rs1_Z [0]),
    .I1(\trap_ctrl.exc_buf_1_36 ),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\trap_ctrl.exc_buf_1_56 ) 
);
defparam \trap_ctrl.exc_buf_1_s41 .INIT=16'hBF00;
  LUT2 \trap_ctrl.exc_buf_1_s42  (
    .F(\trap_ctrl.exc_buf_1_47 ),
    .I0(\exe_engine.ir [5]),
    .I1(\exe_engine.ir [3]) 
);
defparam \trap_ctrl.exc_buf_1_s42 .INIT=4'h4;
  LUT4 \trap_ctrl.exc_buf_1_s43  (
    .F(\trap_ctrl.exc_buf_1_48 ),
    .I0(n2862_13),
    .I1(n2863_13),
    .I2(\exe_engine.ir [3]),
    .I3(\exe_engine.ir [5]) 
);
defparam \trap_ctrl.exc_buf_1_s43 .INIT=16'h0C0A;
  LUT3 n5187_s20 (
    .F(n5187_25),
    .I0(\ctrl.csr_addr_Z [4]),
    .I1(\ctrl.csr_addr_Z [7]),
    .I2(\ctrl.csr_addr_Z [8]) 
);
defparam n5187_s20.INIT=8'h40;
  LUT4 \trap_ctrl.exc_buf_1_s44  (
    .F(\trap_ctrl.exc_buf_1_49 ),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(\ctrl.ir_funct12_Z [6]),
    .I2(\ctrl.rf_rs2_Z [3]),
    .I3(\ctrl.rf_rs2_Z [4]) 
);
defparam \trap_ctrl.exc_buf_1_s44 .INIT=16'h0001;
  LUT2 \trap_ctrl.exc_buf_1_s45  (
    .F(\trap_ctrl.exc_buf_1_50 ),
    .I0(\ctrl.rf_rs2_Z [1]),
    .I1(\ctrl.rf_rs2_Z [2]) 
);
defparam \trap_ctrl.exc_buf_1_s45 .INIT=4'h6;
  LUT3 \trap_ctrl.exc_buf_1_s46  (
    .F(\trap_ctrl.exc_buf_1_51 ),
    .I0(\ctrl.ir_funct12_Z [6]),
    .I1(\ctrl.ir_funct12_Z [10]),
    .I2(\ctrl.rf_rs2_Z [4]) 
);
defparam \trap_ctrl.exc_buf_1_s46 .INIT=8'h40;
  LUT4 \trap_ctrl.exc_buf_1_s47  (
    .F(\trap_ctrl.exc_buf_1_52 ),
    .I0(\ctrl.rf_rs2_Z [0]),
    .I1(\ctrl.rf_rs2_Z [1]),
    .I2(\ctrl.rf_rs2_Z [2]),
    .I3(\ctrl.rf_rs2_Z [4]) 
);
defparam \trap_ctrl.exc_buf_1_s47 .INIT=16'h0001;
  LUT4 \trap_ctrl.exc_buf_1_s48  (
    .F(\trap_ctrl.exc_buf_1_53 ),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(\ctrl.rf_rs2_Z [3]),
    .I2(\ctrl.ir_funct12_Z [9]),
    .I3(\ctrl.ir_funct12_Z [8]) 
);
defparam \trap_ctrl.exc_buf_1_s48 .INIT=16'h1000;
  LUT3 \trap_ctrl.exc_buf_1_s49  (
    .F(\trap_ctrl.exc_buf_1_54 ),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(\ctrl.ir_funct12_Z [8]),
    .I2(\ctrl.ir_funct12_Z [9]) 
);
defparam \trap_ctrl.exc_buf_1_s49 .INIT=8'hBD;
  LUT4 \trap_ctrl.exc_buf_1_s50  (
    .F(\trap_ctrl.exc_buf_1_55 ),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(\ctrl.rf_rs2_Z [4]),
    .I2(\ctrl.ir_funct12_Z [7]),
    .I3(\ctrl.ir_funct12_Z [10]) 
);
defparam \trap_ctrl.exc_buf_1_s50 .INIT=16'h7FF8;
  LUT2 \trap_ctrl.exc_buf_1_s51  (
    .F(\trap_ctrl.exc_buf_1_56 ),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(\ctrl.ir_funct12_Z [11]) 
);
defparam \trap_ctrl.exc_buf_1_s51 .INIT=4'h8;
  LUT3 \ctrl_nxt.rf_wb_en_s13  (
    .F(\ctrl_nxt.rf_wb_en_18 ),
    .I0(pending_9),
    .I1(\exe_engine.state_0 [0]),
    .I2(rf_we_5) 
);
defparam \ctrl_nxt.rf_wb_en_s13 .INIT=8'h40;
  LUT3 \exe_engine_nxt.ir_31_s6  (
    .F(\exe_engine_nxt.ir_31_10 ),
    .I0(\exe_engine_nxt.ir_31_12 ),
    .I1(\exe_engine_nxt.ir_31_8 ),
    .I2(\exe_engine.state_10 ) 
);
defparam \exe_engine_nxt.ir_31_s6 .INIT=8'h20;
  LUT4 \exe_engine_nxt.pc2_31_s17  (
    .F(\exe_engine_nxt.pc2_31_23 ),
    .I0(\exe_engine.state_6 ),
    .I1(\exe_engine.state_4 ),
    .I2(\exe_engine.state_9 ),
    .I3(\exe_engine.state_0 [8]) 
);
defparam \exe_engine_nxt.pc2_31_s17 .INIT=16'hFFFE;
  LUT4 \exe_engine_nxt.pc2_10_s14  (
    .F(\exe_engine_nxt.pc2_10_19 ),
    .I0(\ctrl.pc_nxt_Z [10]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_10_16 ) 
);
defparam \exe_engine_nxt.pc2_10_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_11_s14  (
    .F(\exe_engine_nxt.pc2_11_19 ),
    .I0(\ctrl.pc_nxt_Z [11]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_11_16 ) 
);
defparam \exe_engine_nxt.pc2_11_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_12_s14  (
    .F(\exe_engine_nxt.pc2_12_19 ),
    .I0(\ctrl.pc_nxt_Z [12]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_12_16 ) 
);
defparam \exe_engine_nxt.pc2_12_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_13_s14  (
    .F(\exe_engine_nxt.pc2_13_19 ),
    .I0(\ctrl.pc_nxt_Z [13]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_13_16 ) 
);
defparam \exe_engine_nxt.pc2_13_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_14_s14  (
    .F(\exe_engine_nxt.pc2_14_19 ),
    .I0(\ctrl.pc_nxt_Z [14]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_14_16 ) 
);
defparam \exe_engine_nxt.pc2_14_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_15_s14  (
    .F(\exe_engine_nxt.pc2_15_19 ),
    .I0(\ctrl.pc_nxt_Z [15]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_15_16 ) 
);
defparam \exe_engine_nxt.pc2_15_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_16_s14  (
    .F(\exe_engine_nxt.pc2_16_19 ),
    .I0(\ctrl.pc_nxt_Z [16]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_16_16 ) 
);
defparam \exe_engine_nxt.pc2_16_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_17_s14  (
    .F(\exe_engine_nxt.pc2_17_19 ),
    .I0(\ctrl.pc_nxt_Z [17]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_17_16 ) 
);
defparam \exe_engine_nxt.pc2_17_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_18_s14  (
    .F(\exe_engine_nxt.pc2_18_19 ),
    .I0(\ctrl.pc_nxt_Z [18]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_18_16 ) 
);
defparam \exe_engine_nxt.pc2_18_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_19_s14  (
    .F(\exe_engine_nxt.pc2_19_19 ),
    .I0(\ctrl.pc_nxt_Z [19]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_19_16 ) 
);
defparam \exe_engine_nxt.pc2_19_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_1_s13  (
    .F(\exe_engine_nxt.pc2_1_18 ),
    .I0(\exe_engine.pc2 [1]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_1_16 ) 
);
defparam \exe_engine_nxt.pc2_1_s13 .INIT=16'h007F;
  LUT4 \exe_engine_nxt.pc2_20_s14  (
    .F(\exe_engine_nxt.pc2_20_19 ),
    .I0(\ctrl.pc_nxt_Z [20]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_20_16 ) 
);
defparam \exe_engine_nxt.pc2_20_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_21_s14  (
    .F(\exe_engine_nxt.pc2_21_19 ),
    .I0(\ctrl.pc_nxt_Z [21]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_21_16 ) 
);
defparam \exe_engine_nxt.pc2_21_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_22_s14  (
    .F(\exe_engine_nxt.pc2_22_19 ),
    .I0(\ctrl.pc_nxt_Z [22]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_22_16 ) 
);
defparam \exe_engine_nxt.pc2_22_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_23_s14  (
    .F(\exe_engine_nxt.pc2_23_19 ),
    .I0(\ctrl.pc_nxt_Z [23]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_23_16 ) 
);
defparam \exe_engine_nxt.pc2_23_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_24_s14  (
    .F(\exe_engine_nxt.pc2_24_19 ),
    .I0(\ctrl.pc_nxt_Z [24]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_24_16 ) 
);
defparam \exe_engine_nxt.pc2_24_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_25_s14  (
    .F(\exe_engine_nxt.pc2_25_19 ),
    .I0(\ctrl.pc_nxt_Z [25]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_25_16 ) 
);
defparam \exe_engine_nxt.pc2_25_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_26_s14  (
    .F(\exe_engine_nxt.pc2_26_19 ),
    .I0(\ctrl.pc_nxt_Z [26]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_26_16 ) 
);
defparam \exe_engine_nxt.pc2_26_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_27_s14  (
    .F(\exe_engine_nxt.pc2_27_19 ),
    .I0(\ctrl.pc_nxt_Z [27]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_27_16 ) 
);
defparam \exe_engine_nxt.pc2_27_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_28_s14  (
    .F(\exe_engine_nxt.pc2_28_19 ),
    .I0(\ctrl.pc_nxt_Z [28]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_28_16 ) 
);
defparam \exe_engine_nxt.pc2_28_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_29_s14  (
    .F(\exe_engine_nxt.pc2_29_19 ),
    .I0(\ctrl.pc_nxt_Z [29]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_29_16 ) 
);
defparam \exe_engine_nxt.pc2_29_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_2_s15  (
    .F(\exe_engine_nxt.pc2_2_20 ),
    .I0(\ctrl.pc_nxt_Z [2]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_2_16 ) 
);
defparam \exe_engine_nxt.pc2_2_s15 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_30_s14  (
    .F(\exe_engine_nxt.pc2_30_19 ),
    .I0(\ctrl.pc_nxt_Z [30]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_30_16 ) 
);
defparam \exe_engine_nxt.pc2_30_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_31_s18  (
    .F(\exe_engine_nxt.pc2_31_25 ),
    .I0(\ctrl.pc_nxt_Z [31]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_31_20 ) 
);
defparam \exe_engine_nxt.pc2_31_s18 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_7_s14  (
    .F(\exe_engine_nxt.pc2_7_19 ),
    .I0(\ctrl.pc_nxt_Z [7]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_7_16 ) 
);
defparam \exe_engine_nxt.pc2_7_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_8_s14  (
    .F(\exe_engine_nxt.pc2_8_19 ),
    .I0(\ctrl.pc_nxt_Z [8]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_8_16 ) 
);
defparam \exe_engine_nxt.pc2_8_s14 .INIT=16'h7F00;
  LUT4 \exe_engine_nxt.pc2_9_s14  (
    .F(\exe_engine_nxt.pc2_9_19 ),
    .I0(\ctrl.pc_nxt_Z [9]),
    .I1(\exe_engine.state_4 ),
    .I2(\trap_ctrl.exc_buf_2_9 ),
    .I3(\exe_engine_nxt.pc2_9_16 ) 
);
defparam \exe_engine_nxt.pc2_9_s14 .INIT=16'h7F00;
  LUT4 n2170_s3 (
    .F(n2170_9),
    .I0(monitor_cnt[6]),
    .I1(n2173_9),
    .I2(monitor_cnt[4]),
    .I3(monitor_cnt[5]) 
);
defparam n2170_s3.INIT=16'h8000;
  LUT4 n3351_s6 (
    .F(n3351_12),
    .I0(\trap_ctrl.irq_buf [19]),
    .I1(n3353_7),
    .I2(\trap_ctrl.irq_buf [1]),
    .I3(\trap_ctrl.irq_buf [0]) 
);
defparam n3351_s6.INIT=16'h0004;
  LUT4 n5175_s10 (
    .F(n5175_16),
    .I0(n6845_4),
    .I1(\csr.dscratch0 [12]),
    .I2(\csr.mstatus_mpp ),
    .I3(n3756_5) 
);
defparam n5175_s10.INIT=16'h0777;
  LUT4 \trap_ctrl.exc_buf_1_s52  (
    .F(\trap_ctrl.exc_buf_1_58 ),
    .I0(\trap_ctrl.exc_buf_1_55 ),
    .I1(\trap_ctrl.exc_buf_1_34 ),
    .I2(\ctrl.rf_rs2_Z [0]),
    .I3(\ctrl.rf_rs2_Z [1]) 
);
defparam \trap_ctrl.exc_buf_1_s52 .INIT=16'h0004;
  LUT4 n170_s7 (
    .F(n170_13),
    .I0(\exe_engine.ir [5]),
    .I1(\exe_engine.ir [4]),
    .I2(\exe_engine.ir [3]),
    .I3(\exe_engine.ir [2]) 
);
defparam n170_s7.INIT=16'h2000;
  LUT4 \exe_engine_nxt.state_10_s24  (
    .F(\exe_engine_nxt.state_10_29 ),
    .I0(\exe_engine.state_10 ),
    .I1(\ctrl.cpu_debug_Z ),
    .I2(\csr.dcsr_step ),
    .I3(n3351_12) 
);
defparam \exe_engine_nxt.state_10_s24 .INIT=16'h0100;
  LUT4 n2173_s3 (
    .F(n2173_9),
    .I0(monitor_cnt[2]),
    .I1(monitor_cnt[3]),
    .I2(monitor_cnt[1]),
    .I3(monitor_cnt[0]) 
);
defparam n2173_s3.INIT=16'h8000;
  LUT4 n2175_s3 (
    .F(n2175_9),
    .I0(monitor_cnt[2]),
    .I1(monitor_cnt[1]),
    .I2(monitor_cnt[0]),
    .I3(\exe_engine.state_0 [5]) 
);
defparam n2175_s3.INIT=16'h6A00;
  LUT4 \exe_engine_nxt.state_9_s16  (
    .F(\exe_engine_nxt.state_9_21 ),
    .I0(\shifter.busy ),
    .I1(cp_valid_0_3),
    .I2(valid_cmd_4),
    .I3(\exe_engine.state_0 [5]) 
);
defparam \exe_engine_nxt.state_9_s16 .INIT=16'h7000;
  LUT4 n3356_s5 (
    .F(n3356_11),
    .I0(n3357_14),
    .I1(\trap_ctrl.irq_buf [5]),
    .I2(\trap_ctrl.exc_buf_3 [11]),
    .I3(\trap_ctrl.exc_buf_3 [9]) 
);
defparam n3356_s5.INIT=16'h000E;
  LUT3 n3352_s5 (
    .F(n3352_11),
    .I0(\trap_ctrl.irq_buf [19]),
    .I1(\trap_ctrl.exc_buf_3 [11]),
    .I2(\trap_ctrl.exc_buf_3 [9]) 
);
defparam n3352_s5.INIT=8'h01;
  LUT4 \exe_engine_nxt.ir_31_s7  (
    .F(\exe_engine_nxt.ir_31_12 ),
    .I0(\trap_ctrl.env_pending ),
    .I1(n3352_13),
    .I2(\trap_ctrl.exc_buf_3 [11]),
    .I3(\trap_ctrl.exc_buf_3 [9]) 
);
defparam \exe_engine_nxt.ir_31_s7 .INIT=16'h0004;
  LUT4 n3357_s7 (
    .F(n3357_14),
    .I0(\trap_ctrl.irq_buf [1]),
    .I1(\trap_ctrl.irq_buf [0]),
    .I2(\trap_ctrl.irq_buf [11]),
    .I3(\trap_ctrl.irq_buf [5]) 
);
defparam n3357_s7.INIT=16'h000E;
  LUT4 n3353_s3 (
    .F(n3353_9),
    .I0(\trap_ctrl.irq_buf [11]),
    .I1(\trap_ctrl.irq_buf [5]),
    .I2(n3352_13),
    .I3(n3352_11) 
);
defparam n3353_s3.INIT=16'hE000;
  LUT4 n3352_s6 (
    .F(n3352_13),
    .I0(rf_we_5),
    .I1(valid_cmd_4),
    .I2(\trap_ctrl.exc_buf_3 [4]),
    .I3(\trap_ctrl.exc_buf_3 [3]) 
);
defparam n3352_s6.INIT=16'h0008;
  LUT4 n3355_s5 (
    .F(n3355_11),
    .I0(n3355_7),
    .I1(\trap_ctrl.exc_buf_3 [4]),
    .I2(\trap_ctrl.exc_buf_3 [3]),
    .I3(valid_cmd_4) 
);
defparam n3355_s5.INIT=16'h0100;
  LUT4 \trap_ctrl.exc_buf_1_s53  (
    .F(\trap_ctrl.exc_buf_1_60 ),
    .I0(\ctrl.rf_rs1_Z [0]),
    .I1(\ctrl.rf_rd_Z [0]),
    .I2(n3653_7),
    .I3(\trap_ctrl.exc_buf_1_22 ) 
);
defparam \trap_ctrl.exc_buf_1_s53 .INIT=16'h1000;
  LUT3 \ctrl_nxt.alu_cp_alu_s4  (
    .F(\ctrl_nxt.alu_cp_alu_10 ),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl.ir_funct12_Z [10]) 
);
defparam \ctrl_nxt.alu_cp_alu_s4 .INIT=8'hE0;
  LUT4 n159_s6 (
    .F(n159_12),
    .I0(n170_10),
    .I1(n150_8),
    .I2(n170_13),
    .I3(\exe_engine.ir [6]) 
);
defparam n159_s6.INIT=16'hFE00;
  LUT4 n5184_s14 (
    .F(n5184_20),
    .I0(\ctrl.csr_addr_Z [5]),
    .I1(\ctrl.csr_addr_Z [6]),
    .I2(n6606_5),
    .I3(n592_7) 
);
defparam n5184_s14.INIT=16'h4000;
  LUT4 n6833_s2 (
    .F(n6833_6),
    .I0(\ctrl.csr_we_Z ),
    .I1(n3756_6),
    .I2(n3992_5),
    .I3(n3992_6) 
);
defparam n6833_s2.INIT=16'h8000;
  LUT4 \trap_ctrl.exc_buf_3_s7  (
    .F(\trap_ctrl.exc_buf_3_13 ),
    .I0(\trap_ctrl.exc_buf_2 ),
    .I1(\trap_ctrl.exc_buf_1 ),
    .I2(\trap_ctrl.exc_buf_0 ),
    .I3(n422_13) 
);
defparam \trap_ctrl.exc_buf_3_s7 .INIT=16'h0100;
  LUT4 n3653_s5 (
    .F(n3653_9),
    .I0(n167_9),
    .I1(\trap_ctrl.exc_buf_2 ),
    .I2(\trap_ctrl.exc_buf_1 ),
    .I3(\trap_ctrl.exc_buf_0 ) 
);
defparam n3653_s5.INIT=16'h0001;
  LUT4 n3354_s5 (
    .F(n3354_11),
    .I0(n3354_8),
    .I1(\trap_ctrl.exc_buf_2 ),
    .I2(\trap_ctrl.exc_buf_1 ),
    .I3(\trap_ctrl.exc_buf_0 ) 
);
defparam n3354_s5.INIT=16'h0001;
  LUT4 \exe_engine_nxt.state_0_s14  (
    .F(\exe_engine_nxt.state_0_20 ),
    .I0(\exe_engine.state_1 ),
    .I1(\trap_ctrl.exc_buf_2 ),
    .I2(\trap_ctrl.exc_buf_1 ),
    .I3(\trap_ctrl.exc_buf_0 ) 
);
defparam \exe_engine_nxt.state_0_s14 .INIT=16'h0002;
  LUT4 \trap_ctrl.exc_buf_1_s54  (
    .F(\trap_ctrl.exc_buf_1_62 ),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\trap_ctrl.exc_buf_1_35 ),
    .I3(\trap_ctrl.exc_buf_1_46 ) 
);
defparam \trap_ctrl.exc_buf_1_s54 .INIT=16'h000E;
  LUT3 n6718_s4 (
    .F(n6718_8),
    .I0(\exe_engine.state_9 ),
    .I1(\trap_ctrl.cause [5]),
    .I2(\ctrl.cpu_debug_Z ) 
);
defparam n6718_s4.INIT=8'h02;
  LUT4 n5167_s11 (
    .F(n5167_17),
    .I0(\csr.dpc [20]),
    .I1(n3796_6),
    .I2(n3992_5),
    .I3(n3992_6) 
);
defparam n5167_s11.INIT=16'h8000;
  LUT4 n5170_s11 (
    .F(n5170_17),
    .I0(\csr.dpc [17]),
    .I1(n3796_6),
    .I2(n3992_5),
    .I3(n3992_6) 
);
defparam n5170_s11.INIT=16'h8000;
  LUT3 n4124_s2 (
    .F(n4124_8),
    .I0(\cpu_d_req[0].addr [31]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4124_s2.INIT=8'h20;
  LUT3 n4125_s2 (
    .F(n4125_8),
    .I0(\cpu_d_req[0].addr [30]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4125_s2.INIT=8'h20;
  LUT3 n4126_s2 (
    .F(n4126_8),
    .I0(\cpu_d_req[0].addr [29]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4126_s2.INIT=8'h20;
  LUT3 n4127_s2 (
    .F(n4127_8),
    .I0(\cpu_d_req[0].addr [28]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4127_s2.INIT=8'h20;
  LUT3 n4128_s2 (
    .F(n4128_8),
    .I0(\cpu_d_req[0].addr [27]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4128_s2.INIT=8'h20;
  LUT3 n4129_s2 (
    .F(n4129_8),
    .I0(\cpu_d_req[0].addr [26]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4129_s2.INIT=8'h20;
  LUT3 n4130_s2 (
    .F(n4130_8),
    .I0(\cpu_d_req[0].addr [25]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4130_s2.INIT=8'h20;
  LUT3 n4131_s2 (
    .F(n4131_8),
    .I0(\cpu_d_req[0].addr [24]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4131_s2.INIT=8'h20;
  LUT3 n4132_s2 (
    .F(n4132_8),
    .I0(\cpu_d_req[0].addr [23]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4132_s2.INIT=8'h20;
  LUT3 n4133_s2 (
    .F(n4133_8),
    .I0(\cpu_d_req[0].addr [22]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4133_s2.INIT=8'h20;
  LUT3 n4134_s2 (
    .F(n4134_8),
    .I0(\cpu_d_req[0].addr [21]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4134_s2.INIT=8'h20;
  LUT3 n4135_s2 (
    .F(n4135_8),
    .I0(\cpu_d_req[0].addr [20]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4135_s2.INIT=8'h20;
  LUT3 n4136_s2 (
    .F(n4136_8),
    .I0(\cpu_d_req[0].addr [19]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4136_s2.INIT=8'h20;
  LUT3 n4137_s2 (
    .F(n4137_8),
    .I0(\cpu_d_req[0].addr [18]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4137_s2.INIT=8'h20;
  LUT3 n4138_s2 (
    .F(n4138_8),
    .I0(\cpu_d_req[0].addr [17]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4138_s2.INIT=8'h20;
  LUT3 n4139_s2 (
    .F(n4139_8),
    .I0(\cpu_d_req[0].addr [16]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4139_s2.INIT=8'h20;
  LUT3 n4140_s2 (
    .F(n4140_8),
    .I0(\cpu_d_req[0].addr [15]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4140_s2.INIT=8'h20;
  LUT3 n4141_s2 (
    .F(n4141_8),
    .I0(\cpu_d_req[0].addr [14]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4141_s2.INIT=8'h20;
  LUT3 n4142_s2 (
    .F(n4142_8),
    .I0(\cpu_d_req[0].addr [13]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4142_s2.INIT=8'h20;
  LUT3 n4143_s2 (
    .F(n4143_8),
    .I0(\cpu_d_req[0].addr [12]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4143_s2.INIT=8'h20;
  LUT3 n4144_s2 (
    .F(n4144_8),
    .I0(\cpu_d_req[0].addr [11]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4144_s2.INIT=8'h20;
  LUT3 n4145_s2 (
    .F(n4145_8),
    .I0(\cpu_d_req[0].addr [10]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4145_s2.INIT=8'h20;
  LUT3 n4146_s2 (
    .F(n4146_8),
    .I0(\cpu_d_req[0].addr [9]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4146_s2.INIT=8'h20;
  LUT3 n4147_s2 (
    .F(n4147_8),
    .I0(\cpu_d_req[0].addr [8]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4147_s2.INIT=8'h20;
  LUT3 n4148_s2 (
    .F(n4148_8),
    .I0(\cpu_d_req[0].addr [7]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4148_s2.INIT=8'h20;
  LUT3 n4149_s2 (
    .F(n4149_8),
    .I0(\cpu_d_req[0].addr [6]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4149_s2.INIT=8'h20;
  LUT3 n4150_s2 (
    .F(n4150_8),
    .I0(\cpu_d_req[0].addr [5]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4150_s2.INIT=8'h20;
  LUT3 n4151_s2 (
    .F(n4151_8),
    .I0(\cpu_d_req[0].addr [4]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4151_s2.INIT=8'h20;
  LUT3 n4152_s2 (
    .F(n4152_8),
    .I0(\cpu_d_req[0].addr [3]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4152_s2.INIT=8'h20;
  LUT3 n4153_s2 (
    .F(n4153_8),
    .I0(\cpu_d_req[0].addr [2]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4153_s2.INIT=8'h20;
  LUT3 n4154_s2 (
    .F(n4154_8),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4154_s2.INIT=8'h20;
  LUT3 n4155_s3 (
    .F(n4155_9),
    .I0(\cpu_d_req[0].addr [0]),
    .I1(\trap_ctrl.cause [6]),
    .I2(\trap_ctrl.cause [2]) 
);
defparam n4155_s3.INIT=8'h20;
  LUT4 n6845_s3 (
    .F(n6845_7),
    .I0(\ctrl.csr_we_Z ),
    .I1(n3992_5),
    .I2(n3992_6),
    .I3(n6845_5) 
);
defparam n6845_s3.INIT=16'h8000;
  LUT3 \exe_engine_nxt.state_3_s14  (
    .F(\exe_engine_nxt.state_3_19 ),
    .I0(\exe_engine.ir [2]),
    .I1(\trap_ctrl.exc_buf_2_10 ),
    .I2(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.state_3_s14 .INIT=8'hE0;
  LUT4 n3089_s7 (
    .F(n3089_13),
    .I0(\ctrl.lsu_rw_Z ),
    .I1(\trap_ctrl.exc_buf_8_9 ),
    .I2(\trap_ctrl.exc_buf_8 ),
    .I3(\exe_engine.state_9 ) 
);
defparam n3089_s7.INIT=16'h00F4;
  LUT4 n3089_s9 (
    .F(n3089_17),
    .I0(\ctrl.lsu_rw_Z ),
    .I1(\trap_ctrl.exc_buf_8_9 ),
    .I2(\trap_ctrl.exc_buf_7 ),
    .I3(\exe_engine.state_9 ) 
);
defparam n3089_s9.INIT=16'h00F8;
  LUT4 n3089_s10 (
    .F(n3089_20),
    .I0(\frontend.fault ),
    .I1(\exe_engine_nxt.ir_31_10 ),
    .I2(\trap_ctrl.exc_buf_0 ),
    .I3(\exe_engine.state_9 ) 
);
defparam n3089_s10.INIT=16'h00F8;
  LUT4 n3030_s2 (
    .F(n3030_6),
    .I0(\csr.mie_firq [8]),
    .I1(\trap_ctrl.irq_pnd [11]),
    .I2(\trap_ctrl.irq_buf [11]),
    .I3(\trap_ctrl.env_pending ) 
);
defparam n3030_s2.INIT=16'hF888;
  LUT4 n3012_s2 (
    .F(n3012_6),
    .I0(\trap_ctrl.irq_pnd [5]),
    .I1(\csr.mie_firq [2]),
    .I2(\trap_ctrl.env_pending ),
    .I3(\trap_ctrl.irq_buf [5]) 
);
defparam n3012_s2.INIT=16'hF888;
  LUT4 n3003_s2 (
    .F(n3003_6),
    .I0(\trap_ctrl.irq_pnd [1]),
    .I1(\csr.mie_mti ),
    .I2(\trap_ctrl.env_pending ),
    .I3(\trap_ctrl.irq_buf [1]) 
);
defparam n3003_s2.INIT=16'hF888;
  LUT4 n2997_s2 (
    .F(n2997_6),
    .I0(\trap_ctrl.irq_pnd [0]),
    .I1(\csr.mie_msi ),
    .I2(\trap_ctrl.env_pending ),
    .I3(\trap_ctrl.irq_buf [0]) 
);
defparam n2997_s2.INIT=16'hF888;
  LUT3 n3402_s5 (
    .F(n3402_9),
    .I0(n3402_4),
    .I1(\exe_engine.state_9 ),
    .I2(\trap_ctrl.env_pending ) 
);
defparam n3402_s5.INIT=8'h35;
  LUT4 n5259_s4 (
    .F(n5259_10),
    .I0(\exe_engine.state_9 ),
    .I1(\trap_ctrl.cause [5]),
    .I2(\exe_engine.state_0 [8]),
    .I3(\ctrl.cpu_debug_Z ) 
);
defparam n5259_s4.INIT=16'h0F88;
  LUT4 \exe_engine_nxt.pc2_31_s19  (
    .F(\exe_engine_nxt.pc2_31_27 ),
    .I0(\exe_engine.state_6 ),
    .I1(\exe_engine.ir [2]),
    .I2(\trap_ctrl.exc_buf_2_10 ),
    .I3(\exe_engine.state_4 ) 
);
defparam \exe_engine_nxt.pc2_31_s19 .INIT=16'h0155;
  LUT4 n165_s4 (
    .F(n165_10),
    .I0(\exe_engine.state_10 ),
    .I1(n150_8),
    .I2(\exe_engine.ir [6]),
    .I3(n170_13) 
);
defparam n165_s4.INIT=16'h1011;
  LUT4 n139_s3 (
    .F(n139_9),
    .I0(\exe_engine.state_10 ),
    .I1(\exe_engine.ir [6]),
    .I2(n170_13),
    .I3(\ctrl.ir_funct12_Z [11]) 
);
defparam n139_s3.INIT=16'h4500;
  LUT4 n3352_s7 (
    .F(n3352_15),
    .I0(\trap_ctrl.irq_buf [19]),
    .I1(\trap_ctrl.exc_buf_3 [11]),
    .I2(\trap_ctrl.exc_buf_3 [9]),
    .I3(n3352_13) 
);
defparam n3352_s7.INIT=16'hFE00;
  LUT4 n6718_s5 (
    .F(n6718_10),
    .I0(\ctrl.csr_we_Z ),
    .I1(\exe_engine.state_9 ),
    .I2(\trap_ctrl.cause [5]),
    .I3(\ctrl.cpu_debug_Z ) 
);
defparam n6718_s5.INIT=16'h0004;
  DFFC immediate_30_s0 (
    .Q(\ctrl.alu_imm_Z [30]),
    .D(n140_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_29_s0 (
    .Q(\ctrl.alu_imm_Z [29]),
    .D(n141_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_28_s0 (
    .Q(\ctrl.alu_imm_Z [28]),
    .D(n142_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_27_s0 (
    .Q(\ctrl.alu_imm_Z [27]),
    .D(n143_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_26_s0 (
    .Q(\ctrl.alu_imm_Z [26]),
    .D(n144_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_25_s0 (
    .Q(\ctrl.alu_imm_Z [25]),
    .D(n145_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_24_s0 (
    .Q(\ctrl.alu_imm_Z [24]),
    .D(n146_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_23_s0 (
    .Q(\ctrl.alu_imm_Z [23]),
    .D(n147_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_22_s0 (
    .Q(\ctrl.alu_imm_Z [22]),
    .D(n148_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_21_s0 (
    .Q(\ctrl.alu_imm_Z [21]),
    .D(n149_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_20_s0 (
    .Q(\ctrl.alu_imm_Z [20]),
    .D(n150_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_19_s0 (
    .Q(\ctrl.alu_imm_Z [19]),
    .D(n151_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_18_s0 (
    .Q(\ctrl.alu_imm_Z [18]),
    .D(n152_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_17_s0 (
    .Q(\ctrl.alu_imm_Z [17]),
    .D(n153_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_16_s0 (
    .Q(\ctrl.alu_imm_Z [16]),
    .D(n154_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_15_s0 (
    .Q(\ctrl.alu_imm_Z [15]),
    .D(n155_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_14_s0 (
    .Q(\ctrl.alu_imm_Z [14]),
    .D(n156_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_13_s0 (
    .Q(\ctrl.alu_imm_Z [13]),
    .D(n157_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_12_s0 (
    .Q(\ctrl.alu_imm_Z [12]),
    .D(n158_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_11_s0 (
    .Q(\ctrl.alu_imm_Z [11]),
    .D(n159_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_10_s0 (
    .Q(\ctrl.alu_imm_Z [10]),
    .D(n160_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_9_s0 (
    .Q(\ctrl.alu_imm_Z [9]),
    .D(n161_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_8_s0 (
    .Q(\ctrl.alu_imm_Z [8]),
    .D(n162_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_7_s0 (
    .Q(\ctrl.alu_imm_Z [7]),
    .D(n163_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_6_s0 (
    .Q(\ctrl.alu_imm_Z [6]),
    .D(n164_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_5_s0 (
    .Q(\ctrl.alu_imm_Z [5]),
    .D(n165_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_4_s0 (
    .Q(\ctrl.alu_imm_Z [4]),
    .D(n166_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_3_s0 (
    .Q(\ctrl.alu_imm_Z [3]),
    .D(n167_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_2_s0 (
    .Q(\ctrl.alu_imm_Z [2]),
    .D(n168_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_1_s0 (
    .Q(\ctrl.alu_imm_Z [1]),
    .D(n169_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_0_s0 (
    .Q(\ctrl.alu_imm_Z [0]),
    .D(n170_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.rf_wb_en_s0  (
    .Q(\ctrl.rf_wb_en ),
    .D(\ctrl_nxt.rf_wb_en ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.rf_zero_we_s0  (
    .Q(\ctrl.rf_zero_we_Z ),
    .D(\exe_engine.state_11 ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_op_2_s0  (
    .Q(\ctrl.alu_op_Z [2]),
    .D(\ctrl_nxt.alu_op [2]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_op_1_s0  (
    .Q(\ctrl.alu_op_Z [1]),
    .D(\ctrl_nxt.alu_op [1]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_op_0_s0  (
    .Q(\ctrl.alu_op_Z [0]),
    .D(\ctrl_nxt.alu_op [0]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_sub_s0  (
    .Q(\ctrl.alu_sub_Z ),
    .D(\ctrl_nxt.alu_sub ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_opa_mux_s0  (
    .Q(\ctrl.alu_opa_mux_Z ),
    .D(\ctrl_nxt.alu_opa_mux ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_opb_mux_s0  (
    .Q(\ctrl.alu_opb_mux_Z ),
    .D(\ctrl_nxt.alu_opb_mux ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_unsigned_s0  (
    .Q(\ctrl.alu_unsigned_Z ),
    .D(\ctrl_nxt.alu_unsigned ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.alu_cp_alu_s0  (
    .Q(\ctrl.alu_cp_alu ),
    .D(\ctrl_nxt.alu_cp_alu ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.lsu_req_s0  (
    .Q(\ctrl.lsu_req_Z ),
    .D(\exe_engine_nxt.state_0_20 ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \ctrl.lsu_rw_s0  (
    .Q(\ctrl.lsu_rw_Z ),
    .D(\exe_engine.ir [5]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_10_s0  (
    .Q(\exe_engine.state_10 ),
    .D(\exe_engine_nxt.state [10]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_9_s0  (
    .Q(\exe_engine.state_9 ),
    .D(\exe_engine_nxt.state [9]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_8_s0  (
    .Q(\exe_engine.state_0 [8]),
    .D(\exe_engine_nxt.state [8]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_7_s0  (
    .Q(\exe_engine.state_7 ),
    .D(\exe_engine_nxt.state [7]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_6_s0  (
    .Q(\exe_engine.state_6 ),
    .D(\exe_engine_nxt.state [6]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_5_s0  (
    .Q(\exe_engine.state_0 [5]),
    .D(\exe_engine_nxt.state [5]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_4_s0  (
    .Q(\exe_engine.state_4 ),
    .D(\exe_engine_nxt.state [4]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_3_s0  (
    .Q(\exe_engine.state_0 [3]),
    .D(\exe_engine_nxt.state [3]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_2_s0  (
    .Q(\exe_engine.state_0 [2]),
    .D(\exe_engine_nxt.state [2]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_1_s0  (
    .Q(\exe_engine.state_1 ),
    .D(\exe_engine_nxt.state [1]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.state_0_s0  (
    .Q(\exe_engine.state_0 [0]),
    .D(\exe_engine_nxt.state [0]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_31_s0  (
    .Q(\ctrl.ir_funct12_Z [11]),
    .D(\frontend.instr [31]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_30_s0  (
    .Q(\ctrl.ir_funct12_Z [10]),
    .D(\frontend.instr [30]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_29_s0  (
    .Q(\ctrl.ir_funct12_Z [9]),
    .D(\frontend.instr [29]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_28_s0  (
    .Q(\ctrl.ir_funct12_Z [8]),
    .D(\frontend.instr [28]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_27_s0  (
    .Q(\ctrl.ir_funct12_Z [7]),
    .D(\frontend.instr [27]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_26_s0  (
    .Q(\ctrl.ir_funct12_Z [6]),
    .D(\frontend.instr [26]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_25_s0  (
    .Q(\ctrl.ir_funct12_Z [5]),
    .D(\frontend.instr [25]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_24_s0  (
    .Q(\ctrl.rf_rs2_Z [4]),
    .D(\frontend.instr [24]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_23_s0  (
    .Q(\ctrl.rf_rs2_Z [3]),
    .D(\frontend.instr [23]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_22_s0  (
    .Q(\ctrl.rf_rs2_Z [2]),
    .D(\frontend.instr [22]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_21_s0  (
    .Q(\ctrl.rf_rs2_Z [1]),
    .D(\frontend.instr [21]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_20_s0  (
    .Q(\ctrl.rf_rs2_Z [0]),
    .D(\frontend.instr [20]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_19_s0  (
    .Q(\ctrl.rf_rs1_Z [4]),
    .D(\frontend.instr [19]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_18_s0  (
    .Q(\ctrl.rf_rs1_Z [3]),
    .D(\frontend.instr [18]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_17_s0  (
    .Q(\ctrl.rf_rs1_Z [2]),
    .D(\frontend.instr [17]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_16_s0  (
    .Q(\ctrl.rf_rs1_Z [1]),
    .D(\frontend.instr [16]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_15_s0  (
    .Q(\ctrl.rf_rs1_Z [0]),
    .D(\frontend.instr_1 [15]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_14_s0  (
    .Q(\ctrl.ir_funct3_Z [2]),
    .D(\frontend.instr_1 [14]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_13_s0  (
    .Q(\ctrl.ir_funct3_Z [1]),
    .D(\frontend.instr_1 [13]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_12_s0  (
    .Q(\ctrl.ir_funct3_Z [0]),
    .D(\frontend.instr_1 [12]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_11_s0  (
    .Q(\ctrl.rf_rd_Z [4]),
    .D(\frontend.instr_1 [11]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_10_s0  (
    .Q(\ctrl.rf_rd_Z [3]),
    .D(\frontend.instr_1 [10]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_9_s0  (
    .Q(\ctrl.rf_rd_Z [2]),
    .D(\frontend.instr_1 [9]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_8_s0  (
    .Q(\ctrl.rf_rd_Z [1]),
    .D(\frontend.instr_1 [8]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_7_s0  (
    .Q(\ctrl.rf_rd_Z [0]),
    .D(\frontend.instr_1 [7]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_6_s0  (
    .Q(\exe_engine.ir [6]),
    .D(\frontend.instr_1 [6]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_5_s0  (
    .Q(\exe_engine.ir [5]),
    .D(\frontend.instr_1 [5]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_4_s0  (
    .Q(\exe_engine.ir [4]),
    .D(\frontend.instr_1 [4]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_3_s0  (
    .Q(\exe_engine.ir [3]),
    .D(\frontend.instr_1 [3]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_2_s0  (
    .Q(\exe_engine.ir [2]),
    .D(\frontend.instr_1 [2]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_1_s0  (
    .Q(\exe_engine.ir [1]),
    .D(\frontend.instr_1 [1]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.ir_0_s0  (
    .Q(\exe_engine.ir [0]),
    .D(\frontend.instr_1 [0]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFPE \exe_engine.pc_31_s0  (
    .Q(\ctrl.pc_cur_Z [31]),
    .D(\ctrl.pc_nxt_Z [31]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_30_s0  (
    .Q(\ctrl.pc_cur_Z [30]),
    .D(\ctrl.pc_nxt_Z [30]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_29_s0  (
    .Q(\ctrl.pc_cur_Z [29]),
    .D(\ctrl.pc_nxt_Z [29]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_28_s0  (
    .Q(\ctrl.pc_cur_Z [28]),
    .D(\ctrl.pc_nxt_Z [28]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_27_s0  (
    .Q(\ctrl.pc_cur_Z [27]),
    .D(\ctrl.pc_nxt_Z [27]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_26_s0  (
    .Q(\ctrl.pc_cur_Z [26]),
    .D(\ctrl.pc_nxt_Z [26]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_25_s0  (
    .Q(\ctrl.pc_cur_Z [25]),
    .D(\ctrl.pc_nxt_Z [25]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_24_s0  (
    .Q(\ctrl.pc_cur_Z [24]),
    .D(\ctrl.pc_nxt_Z [24]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_23_s0  (
    .Q(\ctrl.pc_cur_Z [23]),
    .D(\ctrl.pc_nxt_Z [23]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_22_s0  (
    .Q(\ctrl.pc_cur_Z [22]),
    .D(\ctrl.pc_nxt_Z [22]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFPE \exe_engine.pc_21_s0  (
    .Q(\ctrl.pc_cur_Z [21]),
    .D(\ctrl.pc_nxt_Z [21]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .PRESET(n4_6) 
);
  DFFCE \exe_engine.pc_20_s0  (
    .Q(\ctrl.pc_cur_Z [20]),
    .D(\ctrl.pc_nxt_Z [20]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_19_s0  (
    .Q(\ctrl.pc_cur_Z [19]),
    .D(\ctrl.pc_nxt_Z [19]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_18_s0  (
    .Q(\ctrl.pc_cur_Z [18]),
    .D(\ctrl.pc_nxt_Z [18]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_17_s0  (
    .Q(\ctrl.pc_cur_Z [17]),
    .D(\ctrl.pc_nxt_Z [17]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_16_s0  (
    .Q(\ctrl.pc_cur_Z [16]),
    .D(\ctrl.pc_nxt_Z [16]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_15_s0  (
    .Q(\ctrl.pc_cur_Z [15]),
    .D(\ctrl.pc_nxt_Z [15]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_14_s0  (
    .Q(\ctrl.pc_cur_Z [14]),
    .D(\ctrl.pc_nxt_Z [14]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_13_s0  (
    .Q(\ctrl.pc_cur_Z [13]),
    .D(\ctrl.pc_nxt_Z [13]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_12_s0  (
    .Q(\ctrl.pc_cur_Z [12]),
    .D(\ctrl.pc_nxt_Z [12]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_11_s0  (
    .Q(\ctrl.pc_cur_Z [11]),
    .D(\ctrl.pc_nxt_Z [11]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_10_s0  (
    .Q(\ctrl.pc_cur_Z [10]),
    .D(\ctrl.pc_nxt_Z [10]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_9_s0  (
    .Q(\ctrl.pc_cur_Z [9]),
    .D(\ctrl.pc_nxt_Z [9]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_8_s0  (
    .Q(\ctrl.pc_cur_Z [8]),
    .D(\ctrl.pc_nxt_Z [8]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_7_s0  (
    .Q(\ctrl.pc_cur_Z [7]),
    .D(\ctrl.pc_nxt_Z [7]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_6_s0  (
    .Q(\ctrl.pc_cur_Z [6]),
    .D(\ctrl.pc_nxt_Z [6]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_5_s0  (
    .Q(\ctrl.pc_cur_Z [5]),
    .D(\ctrl.pc_nxt_Z [5]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_4_s0  (
    .Q(\ctrl.pc_cur_Z [4]),
    .D(\ctrl.pc_nxt_Z [4]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_3_s0  (
    .Q(\ctrl.pc_cur_Z [3]),
    .D(\ctrl.pc_nxt_Z [3]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_2_s0  (
    .Q(\ctrl.pc_cur_Z [2]),
    .D(\ctrl.pc_nxt_Z [2]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFCE \exe_engine.pc_1_s0  (
    .Q(\ctrl.pc_cur_Z [1]),
    .D(\exe_engine.pc2 [1]),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.ir_31_10 ),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_31_s0  (
    .Q(\ctrl.pc_ret_Z [31]),
    .D(\exe_engine_nxt.ra [31]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_30_s0  (
    .Q(\ctrl.pc_ret_Z [30]),
    .D(\exe_engine_nxt.ra [30]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_29_s0  (
    .Q(\ctrl.pc_ret_Z [29]),
    .D(\exe_engine_nxt.ra [29]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_28_s0  (
    .Q(\ctrl.pc_ret_Z [28]),
    .D(\exe_engine_nxt.ra [28]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_27_s0  (
    .Q(\ctrl.pc_ret_Z [27]),
    .D(\exe_engine_nxt.ra [27]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_26_s0  (
    .Q(\ctrl.pc_ret_Z [26]),
    .D(\exe_engine_nxt.ra [26]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_25_s0  (
    .Q(\ctrl.pc_ret_Z [25]),
    .D(\exe_engine_nxt.ra [25]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_24_s0  (
    .Q(\ctrl.pc_ret_Z [24]),
    .D(\exe_engine_nxt.ra [24]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_23_s0  (
    .Q(\ctrl.pc_ret_Z [23]),
    .D(\exe_engine_nxt.ra [23]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_22_s0  (
    .Q(\ctrl.pc_ret_Z [22]),
    .D(\exe_engine_nxt.ra [22]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_21_s0  (
    .Q(\ctrl.pc_ret_Z [21]),
    .D(\exe_engine_nxt.ra [21]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_20_s0  (
    .Q(\ctrl.pc_ret_Z [20]),
    .D(\exe_engine_nxt.ra [20]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_19_s0  (
    .Q(\ctrl.pc_ret_Z [19]),
    .D(\exe_engine_nxt.ra [19]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_18_s0  (
    .Q(\ctrl.pc_ret_Z [18]),
    .D(\exe_engine_nxt.ra [18]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_17_s0  (
    .Q(\ctrl.pc_ret_Z [17]),
    .D(\exe_engine_nxt.ra [17]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_16_s0  (
    .Q(\ctrl.pc_ret_Z [16]),
    .D(\exe_engine_nxt.ra [16]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_15_s0  (
    .Q(\ctrl.pc_ret_Z [15]),
    .D(\exe_engine_nxt.ra [15]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_14_s0  (
    .Q(\ctrl.pc_ret_Z [14]),
    .D(\exe_engine_nxt.ra [14]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_13_s0  (
    .Q(\ctrl.pc_ret_Z [13]),
    .D(\exe_engine_nxt.ra [13]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_12_s0  (
    .Q(\ctrl.pc_ret_Z [12]),
    .D(\exe_engine_nxt.ra [12]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_11_s0  (
    .Q(\ctrl.pc_ret_Z [11]),
    .D(\exe_engine_nxt.ra [11]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_10_s0  (
    .Q(\ctrl.pc_ret_Z [10]),
    .D(\exe_engine_nxt.ra [10]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_9_s0  (
    .Q(\ctrl.pc_ret_Z [9]),
    .D(\exe_engine_nxt.ra [9]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_8_s0  (
    .Q(\ctrl.pc_ret_Z [8]),
    .D(\exe_engine_nxt.ra [8]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_7_s0  (
    .Q(\ctrl.pc_ret_Z [7]),
    .D(\exe_engine_nxt.ra [7]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_6_s0  (
    .Q(\ctrl.pc_ret_Z [6]),
    .D(\exe_engine_nxt.ra [6]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_5_s0  (
    .Q(\ctrl.pc_ret_Z [5]),
    .D(\exe_engine_nxt.ra [5]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_4_s0  (
    .Q(\ctrl.pc_ret_Z [4]),
    .D(\exe_engine_nxt.ra [4]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_3_s0  (
    .Q(\ctrl.pc_ret_Z [3]),
    .D(\exe_engine_nxt.ra [3]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_2_s0  (
    .Q(\ctrl.pc_ret_Z [2]),
    .D(\exe_engine_nxt.ra [2]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \exe_engine.ra_1_s0  (
    .Q(\ctrl.pc_ret_Z [1]),
    .D(\exe_engine_nxt.ra [1]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_9_s0 (
    .Q(monitor_cnt[9]),
    .D(n2168_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_8_s0 (
    .Q(monitor_cnt[8]),
    .D(n2169_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_7_s0 (
    .Q(monitor_cnt[7]),
    .D(n2170_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_6_s0 (
    .Q(monitor_cnt[6]),
    .D(n2171_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_5_s0 (
    .Q(monitor_cnt[5]),
    .D(n2172_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_4_s0 (
    .Q(monitor_cnt[4]),
    .D(n2173_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_3_s0 (
    .Q(monitor_cnt[3]),
    .D(n2174_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_2_s0 (
    .Q(monitor_cnt[2]),
    .D(n2175_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_1_s0 (
    .Q(monitor_cnt[1]),
    .D(n2176_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC monitor_cnt_0_s0 (
    .Q(monitor_cnt[0]),
    .D(n2177_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.irq_pnd_11_s0  (
    .Q(\trap_ctrl.irq_pnd [11]),
    .D(firq[8]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.irq_pnd_5_s0  (
    .Q(\trap_ctrl.irq_pnd [5]),
    .D(firq_2[1]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.irq_pnd_1_s0  (
    .Q(\trap_ctrl.irq_pnd [1]),
    .D(mtime_irq[0]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.irq_pnd_0_s0  (
    .Q(\trap_ctrl.irq_pnd [0]),
    .D(msw_irq[0]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_6_s0  (
    .Q(\trap_ctrl.cause [6]),
    .D(n3351_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_5_s0  (
    .Q(\trap_ctrl.cause [5]),
    .D(n3352_15),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_4_s0  (
    .Q(\trap_ctrl.cause [4]),
    .D(n3353_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_3_s0  (
    .Q(\trap_ctrl.cause [3]),
    .D(n3354_11),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_2_s0  (
    .Q(\trap_ctrl.cause [2]),
    .D(n3355_11),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_1_s0  (
    .Q(\trap_ctrl.cause [1]),
    .D(n3356_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \trap_ctrl.cause_0_s0  (
    .Q(\trap_ctrl.cause [0]),
    .D(n3357_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_11_s0  (
    .Q(\ctrl.csr_addr_Z [11]),
    .D(\ctrl.ir_funct12_Z [11]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_10_s0  (
    .Q(\ctrl.csr_addr_Z [10]),
    .D(\ctrl.ir_funct12_Z [10]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_9_s0  (
    .Q(\ctrl.csr_addr_Z [9]),
    .D(\ctrl.ir_funct12_Z [9]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_8_s0  (
    .Q(\ctrl.csr_addr_Z [8]),
    .D(\ctrl.ir_funct12_Z [8]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_7_s0  (
    .Q(\ctrl.csr_addr_Z [7]),
    .D(\ctrl.ir_funct12_Z [7]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_6_s0  (
    .Q(\ctrl.csr_addr_Z [6]),
    .D(\ctrl.ir_funct12_Z [6]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_5_s0  (
    .Q(\ctrl.csr_addr_Z [5]),
    .D(\ctrl.ir_funct12_Z [5]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_4_s0  (
    .Q(\ctrl.csr_addr_Z [4]),
    .D(\ctrl.rf_rs2_Z [4]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_3_s0  (
    .Q(\ctrl.csr_addr_Z_0 [3]),
    .D(\ctrl.rf_rs2_Z [3]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_2_s0  (
    .Q(\ctrl.csr_addr_Z_0 [2]),
    .D(\ctrl.rf_rs2_Z [2]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_1_s0  (
    .Q(\ctrl.csr_addr_Z_0 [1]),
    .D(\ctrl.rf_rs2_Z [1]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.addr_0_s0  (
    .Q(\ctrl.csr_addr_Z_0 [0]),
    .D(\ctrl.rf_rs2_Z [0]),
    .CLK(clk_i_d),
    .CE(n3462_6),
    .CLEAR(n4_6) 
);
  DFFC \csr.we_s0  (
    .Q(\ctrl.csr_we_Z ),
    .D(n3653_4),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.mstatus_mpp_s0  (
    .Q(\csr.mstatus_mpp ),
    .D(VCC),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_msi_s0  (
    .Q(\csr.mie_msi ),
    .D(\ctrl.csr_wdata_Z [3]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_mei_s0  (
    .Q(\csr.mie_mei ),
    .D(\ctrl.csr_wdata_Z [11]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_mti_s0  (
    .Q(\csr.mie_mti ),
    .D(\ctrl.csr_wdata_Z [7]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_15_s0  (
    .Q(\csr.mie_firq [15]),
    .D(\ctrl.csr_wdata_Z [31]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_14_s0  (
    .Q(\csr.mie_firq [14]),
    .D(\ctrl.csr_wdata_Z [30]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_13_s0  (
    .Q(\csr.mie_firq [13]),
    .D(\ctrl.csr_wdata_Z [29]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_12_s0  (
    .Q(\csr.mie_firq [12]),
    .D(\ctrl.csr_wdata_Z [28]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_11_s0  (
    .Q(\csr.mie_firq [11]),
    .D(\ctrl.csr_wdata_Z [27]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_10_s0  (
    .Q(\csr.mie_firq [10]),
    .D(\ctrl.csr_wdata_Z [26]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_9_s0  (
    .Q(\csr.mie_firq [9]),
    .D(\ctrl.csr_wdata_Z [25]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_8_s0  (
    .Q(\csr.mie_firq [8]),
    .D(\ctrl.csr_wdata_Z [24]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_7_s0  (
    .Q(\csr.mie_firq [7]),
    .D(\ctrl.csr_wdata_Z [23]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_6_s0  (
    .Q(\csr.mie_firq [6]),
    .D(\ctrl.csr_wdata_Z [22]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_5_s0  (
    .Q(\csr.mie_firq [5]),
    .D(\ctrl.csr_wdata_Z [21]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_4_s0  (
    .Q(\csr.mie_firq [4]),
    .D(\ctrl.csr_wdata_Z [20]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_3_s0  (
    .Q(\csr.mie_firq [3]),
    .D(\ctrl.csr_wdata_Z [19]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_2_s0  (
    .Q(\csr.mie_firq [2]),
    .D(\ctrl.csr_wdata_Z [18]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_1_s0  (
    .Q(\csr.mie_firq [1]),
    .D(\ctrl.csr_wdata_Z [17]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mie_firq_0_s0  (
    .Q(\csr.mie_firq [0]),
    .D(\ctrl.csr_wdata_Z [16]),
    .CLK(clk_i_d),
    .CE(n6606_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mcause_5_s0  (
    .Q(\csr.mcause [5]),
    .D(\trap_ctrl.cause [6]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mcause_4_s0  (
    .Q(\csr.mcause [4]),
    .D(\trap_ctrl.cause [4]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mcause_3_s0  (
    .Q(\csr.mcause [3]),
    .D(\trap_ctrl.cause [3]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mcause_2_s0  (
    .Q(\csr.mcause [2]),
    .D(\trap_ctrl.cause [2]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mcause_1_s0  (
    .Q(\csr.mcause [1]),
    .D(\trap_ctrl.cause [1]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mcause_0_s0  (
    .Q(\csr.mcause [0]),
    .D(\trap_ctrl.cause [0]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_31_s0  (
    .Q(\csr.mtvec [31]),
    .D(\ctrl.csr_wdata_Z [31]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_30_s0  (
    .Q(\csr.mtvec [30]),
    .D(\ctrl.csr_wdata_Z [30]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_29_s0  (
    .Q(\csr.mtvec [29]),
    .D(\ctrl.csr_wdata_Z [29]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_28_s0  (
    .Q(\csr.mtvec [28]),
    .D(\ctrl.csr_wdata_Z [28]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_27_s0  (
    .Q(\csr.mtvec [27]),
    .D(\ctrl.csr_wdata_Z [27]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_26_s0  (
    .Q(\csr.mtvec [26]),
    .D(\ctrl.csr_wdata_Z [26]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_25_s0  (
    .Q(\csr.mtvec [25]),
    .D(\ctrl.csr_wdata_Z [25]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_24_s0  (
    .Q(\csr.mtvec [24]),
    .D(\ctrl.csr_wdata_Z [24]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_23_s0  (
    .Q(\csr.mtvec [23]),
    .D(\ctrl.csr_wdata_Z [23]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_22_s0  (
    .Q(\csr.mtvec [22]),
    .D(\ctrl.csr_wdata_Z [22]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_21_s0  (
    .Q(\csr.mtvec [21]),
    .D(\ctrl.csr_wdata_Z [21]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_20_s0  (
    .Q(\csr.mtvec [20]),
    .D(\ctrl.csr_wdata_Z [20]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_19_s0  (
    .Q(\csr.mtvec [19]),
    .D(\ctrl.csr_wdata_Z [19]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_18_s0  (
    .Q(\csr.mtvec [18]),
    .D(\ctrl.csr_wdata_Z [18]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_17_s0  (
    .Q(\csr.mtvec [17]),
    .D(\ctrl.csr_wdata_Z [17]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_16_s0  (
    .Q(\csr.mtvec [16]),
    .D(\ctrl.csr_wdata_Z [16]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_15_s0  (
    .Q(\csr.mtvec [15]),
    .D(\ctrl.csr_wdata_Z [15]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_14_s0  (
    .Q(\csr.mtvec [14]),
    .D(\ctrl.csr_wdata_Z [14]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_13_s0  (
    .Q(\csr.mtvec [13]),
    .D(\ctrl.csr_wdata_Z [13]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_12_s0  (
    .Q(\csr.mtvec [12]),
    .D(\ctrl.csr_wdata_Z [12]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_11_s0  (
    .Q(\csr.mtvec [11]),
    .D(\ctrl.csr_wdata_Z [11]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_10_s0  (
    .Q(\csr.mtvec [10]),
    .D(\ctrl.csr_wdata_Z [10]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_9_s0  (
    .Q(\csr.mtvec [9]),
    .D(\ctrl.csr_wdata_Z [9]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_8_s0  (
    .Q(\csr.mtvec [8]),
    .D(\ctrl.csr_wdata_Z [8]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_7_s0  (
    .Q(\csr.mtvec [7]),
    .D(\ctrl.csr_wdata_Z [7]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_6_s0  (
    .Q(\csr.mtvec [6]),
    .D(\ctrl.csr_wdata_Z [6]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_5_s0  (
    .Q(\csr.mtvec [5]),
    .D(\ctrl.csr_wdata_Z [5]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_4_s0  (
    .Q(\csr.mtvec [4]),
    .D(\ctrl.csr_wdata_Z [4]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_3_s0  (
    .Q(\csr.mtvec [3]),
    .D(\ctrl.csr_wdata_Z [3]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_2_s0  (
    .Q(\csr.mtvec [2]),
    .D(\ctrl.csr_wdata_Z [2]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtvec_0_s0  (
    .Q(\csr.mtvec [0]),
    .D(\ctrl.csr_wdata_Z [0]),
    .CLK(clk_i_d),
    .CE(n6641_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_31_s0  (
    .Q(\csr.mtval [31]),
    .D(n4124_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_30_s0  (
    .Q(\csr.mtval [30]),
    .D(n4125_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_29_s0  (
    .Q(\csr.mtval [29]),
    .D(n4126_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_28_s0  (
    .Q(\csr.mtval [28]),
    .D(n4127_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_27_s0  (
    .Q(\csr.mtval [27]),
    .D(n4128_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_26_s0  (
    .Q(\csr.mtval [26]),
    .D(n4129_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_25_s0  (
    .Q(\csr.mtval [25]),
    .D(n4130_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_24_s0  (
    .Q(\csr.mtval [24]),
    .D(n4131_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_23_s0  (
    .Q(\csr.mtval [23]),
    .D(n4132_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_22_s0  (
    .Q(\csr.mtval [22]),
    .D(n4133_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_21_s0  (
    .Q(\csr.mtval [21]),
    .D(n4134_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_20_s0  (
    .Q(\csr.mtval [20]),
    .D(n4135_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_19_s0  (
    .Q(\csr.mtval [19]),
    .D(n4136_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_18_s0  (
    .Q(\csr.mtval [18]),
    .D(n4137_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_17_s0  (
    .Q(\csr.mtval [17]),
    .D(n4138_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_16_s0  (
    .Q(\csr.mtval [16]),
    .D(n4139_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_15_s0  (
    .Q(\csr.mtval [15]),
    .D(n4140_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_14_s0  (
    .Q(\csr.mtval [14]),
    .D(n4141_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_13_s0  (
    .Q(\csr.mtval [13]),
    .D(n4142_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_12_s0  (
    .Q(\csr.mtval [12]),
    .D(n4143_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_11_s0  (
    .Q(\csr.mtval [11]),
    .D(n4144_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_10_s0  (
    .Q(\csr.mtval [10]),
    .D(n4145_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_9_s0  (
    .Q(\csr.mtval [9]),
    .D(n4146_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_8_s0  (
    .Q(\csr.mtval [8]),
    .D(n4147_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_7_s0  (
    .Q(\csr.mtval [7]),
    .D(n4148_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_6_s0  (
    .Q(\csr.mtval [6]),
    .D(n4149_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_5_s0  (
    .Q(\csr.mtval [5]),
    .D(n4150_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_4_s0  (
    .Q(\csr.mtval [4]),
    .D(n4151_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_3_s0  (
    .Q(\csr.mtval [3]),
    .D(n4152_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_2_s0  (
    .Q(\csr.mtval [2]),
    .D(n4153_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_1_s0  (
    .Q(\csr.mtval [1]),
    .D(n4154_8),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtval_0_s0  (
    .Q(\csr.mtval [0]),
    .D(n4155_9),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_31_s0  (
    .Q(\csr.mtinst [31]),
    .D(\ctrl.ir_funct12_Z [11]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_30_s0  (
    .Q(\csr.mtinst [30]),
    .D(\ctrl.ir_funct12_Z [10]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_29_s0  (
    .Q(\csr.mtinst [29]),
    .D(\ctrl.ir_funct12_Z [9]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_28_s0  (
    .Q(\csr.mtinst [28]),
    .D(\ctrl.ir_funct12_Z [8]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_27_s0  (
    .Q(\csr.mtinst [27]),
    .D(\ctrl.ir_funct12_Z [7]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_26_s0  (
    .Q(\csr.mtinst [26]),
    .D(\ctrl.ir_funct12_Z [6]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_25_s0  (
    .Q(\csr.mtinst [25]),
    .D(\ctrl.ir_funct12_Z [5]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_24_s0  (
    .Q(\csr.mtinst [24]),
    .D(\ctrl.rf_rs2_Z [4]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_23_s0  (
    .Q(\csr.mtinst [23]),
    .D(\ctrl.rf_rs2_Z [3]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_22_s0  (
    .Q(\csr.mtinst [22]),
    .D(\ctrl.rf_rs2_Z [2]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_21_s0  (
    .Q(\csr.mtinst [21]),
    .D(\ctrl.rf_rs2_Z [1]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_20_s0  (
    .Q(\csr.mtinst [20]),
    .D(\ctrl.rf_rs2_Z [0]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_19_s0  (
    .Q(\csr.mtinst [19]),
    .D(\ctrl.rf_rs1_Z [4]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_18_s0  (
    .Q(\csr.mtinst [18]),
    .D(\ctrl.rf_rs1_Z [3]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_17_s0  (
    .Q(\csr.mtinst [17]),
    .D(\ctrl.rf_rs1_Z [2]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_16_s0  (
    .Q(\csr.mtinst [16]),
    .D(\ctrl.rf_rs1_Z [1]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_15_s0  (
    .Q(\csr.mtinst [15]),
    .D(\ctrl.rf_rs1_Z [0]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_14_s0  (
    .Q(\csr.mtinst [14]),
    .D(\ctrl.ir_funct3_Z [2]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_13_s0  (
    .Q(\csr.mtinst [13]),
    .D(\ctrl.ir_funct3_Z [1]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_12_s0  (
    .Q(\csr.mtinst [12]),
    .D(\ctrl.ir_funct3_Z [0]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_11_s0  (
    .Q(\csr.mtinst [11]),
    .D(\ctrl.rf_rd_Z [4]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_10_s0  (
    .Q(\csr.mtinst [10]),
    .D(\ctrl.rf_rd_Z [3]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_9_s0  (
    .Q(\csr.mtinst [9]),
    .D(\ctrl.rf_rd_Z [2]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_8_s0  (
    .Q(\csr.mtinst [8]),
    .D(\ctrl.rf_rd_Z [1]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_7_s0  (
    .Q(\csr.mtinst [7]),
    .D(\ctrl.rf_rd_Z [0]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_6_s0  (
    .Q(\csr.mtinst [6]),
    .D(\exe_engine.ir [6]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_5_s0  (
    .Q(\csr.mtinst [5]),
    .D(\exe_engine.ir [5]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_4_s0  (
    .Q(\csr.mtinst [4]),
    .D(\exe_engine.ir [4]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_3_s0  (
    .Q(\csr.mtinst [3]),
    .D(\exe_engine.ir [3]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_2_s0  (
    .Q(\csr.mtinst [2]),
    .D(\exe_engine.ir [2]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_1_s0  (
    .Q(\csr.mtinst [1]),
    .D(\exe_engine.ir [1]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mtinst_0_s0  (
    .Q(\csr.mtinst [0]),
    .D(\exe_engine.ir [0]),
    .CLK(clk_i_d),
    .CE(n6718_10),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_31_s0  (
    .Q(\csr.mscratch [31]),
    .D(\ctrl.csr_wdata_Z [31]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_30_s0  (
    .Q(\csr.mscratch [30]),
    .D(\ctrl.csr_wdata_Z [30]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_29_s0  (
    .Q(\csr.mscratch [29]),
    .D(\ctrl.csr_wdata_Z [29]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_28_s0  (
    .Q(\csr.mscratch [28]),
    .D(\ctrl.csr_wdata_Z [28]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_27_s0  (
    .Q(\csr.mscratch [27]),
    .D(\ctrl.csr_wdata_Z [27]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_26_s0  (
    .Q(\csr.mscratch [26]),
    .D(\ctrl.csr_wdata_Z [26]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_25_s0  (
    .Q(\csr.mscratch [25]),
    .D(\ctrl.csr_wdata_Z [25]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_24_s0  (
    .Q(\csr.mscratch [24]),
    .D(\ctrl.csr_wdata_Z [24]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_23_s0  (
    .Q(\csr.mscratch [23]),
    .D(\ctrl.csr_wdata_Z [23]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_22_s0  (
    .Q(\csr.mscratch [22]),
    .D(\ctrl.csr_wdata_Z [22]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_21_s0  (
    .Q(\csr.mscratch [21]),
    .D(\ctrl.csr_wdata_Z [21]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_20_s0  (
    .Q(\csr.mscratch [20]),
    .D(\ctrl.csr_wdata_Z [20]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_19_s0  (
    .Q(\csr.mscratch [19]),
    .D(\ctrl.csr_wdata_Z [19]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_18_s0  (
    .Q(\csr.mscratch [18]),
    .D(\ctrl.csr_wdata_Z [18]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_17_s0  (
    .Q(\csr.mscratch [17]),
    .D(\ctrl.csr_wdata_Z [17]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_16_s0  (
    .Q(\csr.mscratch [16]),
    .D(\ctrl.csr_wdata_Z [16]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_15_s0  (
    .Q(\csr.mscratch [15]),
    .D(\ctrl.csr_wdata_Z [15]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_14_s0  (
    .Q(\csr.mscratch [14]),
    .D(\ctrl.csr_wdata_Z [14]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_13_s0  (
    .Q(\csr.mscratch [13]),
    .D(\ctrl.csr_wdata_Z [13]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_12_s0  (
    .Q(\csr.mscratch [12]),
    .D(\ctrl.csr_wdata_Z [12]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_11_s0  (
    .Q(\csr.mscratch [11]),
    .D(\ctrl.csr_wdata_Z [11]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_10_s0  (
    .Q(\csr.mscratch [10]),
    .D(\ctrl.csr_wdata_Z [10]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_9_s0  (
    .Q(\csr.mscratch [9]),
    .D(\ctrl.csr_wdata_Z [9]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_8_s0  (
    .Q(\csr.mscratch [8]),
    .D(\ctrl.csr_wdata_Z [8]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_7_s0  (
    .Q(\csr.mscratch [7]),
    .D(\ctrl.csr_wdata_Z [7]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_6_s0  (
    .Q(\csr.mscratch [6]),
    .D(\ctrl.csr_wdata_Z [6]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_5_s0  (
    .Q(\csr.mscratch [5]),
    .D(\ctrl.csr_wdata_Z [5]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_4_s0  (
    .Q(\csr.mscratch [4]),
    .D(\ctrl.csr_wdata_Z [4]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_3_s0  (
    .Q(\csr.mscratch [3]),
    .D(\ctrl.csr_wdata_Z [3]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_2_s0  (
    .Q(\csr.mscratch [2]),
    .D(\ctrl.csr_wdata_Z [2]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_1_s0  (
    .Q(\csr.mscratch [1]),
    .D(\ctrl.csr_wdata_Z [1]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.mscratch_0_s0  (
    .Q(\csr.mscratch [0]),
    .D(\ctrl.csr_wdata_Z [0]),
    .CLK(clk_i_d),
    .CE(n6801_3),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dcsr_ebreakm_s0  (
    .Q(\csr.dcsr_ebreakm ),
    .D(\ctrl.csr_wdata_Z [15]),
    .CLK(clk_i_d),
    .CE(n6833_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dcsr_step_s0  (
    .Q(\csr.dcsr_step ),
    .D(\ctrl.csr_wdata_Z [2]),
    .CLK(clk_i_d),
    .CE(n6833_6),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dcsr_cause_2_s0  (
    .Q(\csr.dcsr_cause [2]),
    .D(\trap_ctrl.cause [2]),
    .CLK(clk_i_d),
    .CE(n6842_4),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dcsr_cause_1_s0  (
    .Q(\csr.dcsr_cause [1]),
    .D(\trap_ctrl.cause [1]),
    .CLK(clk_i_d),
    .CE(n6842_4),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dcsr_cause_0_s0  (
    .Q(\csr.dcsr_cause [0]),
    .D(\trap_ctrl.cause [0]),
    .CLK(clk_i_d),
    .CE(n6842_4),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_31_s0  (
    .Q(\csr.dscratch0 [31]),
    .D(\ctrl.csr_wdata_Z [31]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_30_s0  (
    .Q(\csr.dscratch0 [30]),
    .D(\ctrl.csr_wdata_Z [30]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_29_s0  (
    .Q(\csr.dscratch0 [29]),
    .D(\ctrl.csr_wdata_Z [29]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_28_s0  (
    .Q(\csr.dscratch0 [28]),
    .D(\ctrl.csr_wdata_Z [28]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_27_s0  (
    .Q(\csr.dscratch0 [27]),
    .D(\ctrl.csr_wdata_Z [27]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_26_s0  (
    .Q(\csr.dscratch0 [26]),
    .D(\ctrl.csr_wdata_Z [26]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_25_s0  (
    .Q(\csr.dscratch0 [25]),
    .D(\ctrl.csr_wdata_Z [25]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_24_s0  (
    .Q(\csr.dscratch0 [24]),
    .D(\ctrl.csr_wdata_Z [24]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_23_s0  (
    .Q(\csr.dscratch0 [23]),
    .D(\ctrl.csr_wdata_Z [23]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_22_s0  (
    .Q(\csr.dscratch0 [22]),
    .D(\ctrl.csr_wdata_Z [22]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_21_s0  (
    .Q(\csr.dscratch0 [21]),
    .D(\ctrl.csr_wdata_Z [21]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_20_s0  (
    .Q(\csr.dscratch0 [20]),
    .D(\ctrl.csr_wdata_Z [20]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_19_s0  (
    .Q(\csr.dscratch0 [19]),
    .D(\ctrl.csr_wdata_Z [19]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_18_s0  (
    .Q(\csr.dscratch0 [18]),
    .D(\ctrl.csr_wdata_Z [18]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_17_s0  (
    .Q(\csr.dscratch0 [17]),
    .D(\ctrl.csr_wdata_Z [17]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_16_s0  (
    .Q(\csr.dscratch0 [16]),
    .D(\ctrl.csr_wdata_Z [16]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_15_s0  (
    .Q(\csr.dscratch0 [15]),
    .D(\ctrl.csr_wdata_Z [15]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_14_s0  (
    .Q(\csr.dscratch0 [14]),
    .D(\ctrl.csr_wdata_Z [14]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_13_s0  (
    .Q(\csr.dscratch0 [13]),
    .D(\ctrl.csr_wdata_Z [13]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_12_s0  (
    .Q(\csr.dscratch0 [12]),
    .D(\ctrl.csr_wdata_Z [12]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_11_s0  (
    .Q(\csr.dscratch0 [11]),
    .D(\ctrl.csr_wdata_Z [11]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_10_s0  (
    .Q(\csr.dscratch0 [10]),
    .D(\ctrl.csr_wdata_Z [10]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_9_s0  (
    .Q(\csr.dscratch0 [9]),
    .D(\ctrl.csr_wdata_Z [9]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_8_s0  (
    .Q(\csr.dscratch0 [8]),
    .D(\ctrl.csr_wdata_Z [8]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_7_s0  (
    .Q(\csr.dscratch0 [7]),
    .D(\ctrl.csr_wdata_Z [7]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_6_s0  (
    .Q(\csr.dscratch0 [6]),
    .D(\ctrl.csr_wdata_Z [6]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_5_s0  (
    .Q(\csr.dscratch0 [5]),
    .D(\ctrl.csr_wdata_Z [5]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_4_s0  (
    .Q(\csr.dscratch0 [4]),
    .D(\ctrl.csr_wdata_Z [4]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_3_s0  (
    .Q(\csr.dscratch0 [3]),
    .D(\ctrl.csr_wdata_Z [3]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_2_s0  (
    .Q(\csr.dscratch0 [2]),
    .D(\ctrl.csr_wdata_Z [2]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_1_s0  (
    .Q(\csr.dscratch0 [1]),
    .D(\ctrl.csr_wdata_Z [1]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFCE \csr.dscratch0_0_s0  (
    .Q(\csr.dscratch0 [0]),
    .D(\ctrl.csr_wdata_Z [0]),
    .CLK(clk_i_d),
    .CE(n6845_7),
    .CLEAR(n4_6) 
);
  DFFC \csr.re_s0  (
    .Q(\ctrl.csr_re_Z ),
    .D(n4976_4),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_31_s0  (
    .Q(csr_rdata[31]),
    .D(n5156_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_30_s0  (
    .Q(csr_rdata[30]),
    .D(n5157_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_29_s0  (
    .Q(csr_rdata[29]),
    .D(n5158_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_28_s0  (
    .Q(csr_rdata[28]),
    .D(n5159_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_27_s0  (
    .Q(csr_rdata[27]),
    .D(n5160_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_26_s0  (
    .Q(csr_rdata[26]),
    .D(n5161_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_25_s0  (
    .Q(csr_rdata[25]),
    .D(n5162_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_24_s0  (
    .Q(csr_rdata[24]),
    .D(n5163_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_23_s0  (
    .Q(csr_rdata[23]),
    .D(n5164_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_22_s0  (
    .Q(csr_rdata[22]),
    .D(n5165_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_21_s0  (
    .Q(csr_rdata[21]),
    .D(n5166_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_20_s0  (
    .Q(csr_rdata[20]),
    .D(n5167_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_19_s0  (
    .Q(csr_rdata[19]),
    .D(n5168_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_18_s0  (
    .Q(csr_rdata[18]),
    .D(n5169_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_17_s0  (
    .Q(csr_rdata[17]),
    .D(n5170_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_16_s0  (
    .Q(csr_rdata[16]),
    .D(n5171_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_15_s0  (
    .Q(csr_rdata[15]),
    .D(n5172_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_14_s0  (
    .Q(csr_rdata[14]),
    .D(n5173_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_13_s0  (
    .Q(csr_rdata[13]),
    .D(n5174_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_12_s0  (
    .Q(csr_rdata[12]),
    .D(n5175_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_11_s0  (
    .Q(csr_rdata[11]),
    .D(n5176_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_10_s0  (
    .Q(csr_rdata[10]),
    .D(n5177_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_9_s0  (
    .Q(csr_rdata[9]),
    .D(n5178_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_8_s0  (
    .Q(csr_rdata[8]),
    .D(n5179_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_7_s0  (
    .Q(csr_rdata[7]),
    .D(n5180_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_6_s0  (
    .Q(csr_rdata[6]),
    .D(n5181_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_5_s0  (
    .Q(csr_rdata[5]),
    .D(n5182_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_4_s0  (
    .Q(csr_rdata[4]),
    .D(n5183_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_3_s0  (
    .Q(csr_rdata[3]),
    .D(n5184_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_2_s0  (
    .Q(csr_rdata[2]),
    .D(n5185_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_1_s0  (
    .Q(csr_rdata[1]),
    .D(n5186_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \csr.rdata_0_s0  (
    .Q(csr_rdata[0]),
    .D(n5187_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC immediate_31_s0 (
    .Q(\ctrl.alu_imm_Z [31]),
    .D(n139_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFP \exe_engine.state_11_s0  (
    .Q(\exe_engine.state_11 ),
    .D(\exe_engine_nxt.state [11]),
    .CLK(clk_i_d),
    .PRESET(n4_6) 
);
  DFFCE \trap_ctrl.exc_buf_11_s1  (
    .Q(\trap_ctrl.exc_buf_3 [11]),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_11_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_11_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_9_s1  (
    .Q(\trap_ctrl.exc_buf_3 [9]),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_9_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_9_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_6_s1  (
    .Q(\trap_ctrl.exc_buf_6 ),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_6_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_6_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_5_s1  (
    .Q(\trap_ctrl.exc_buf_5 ),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_5_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_5_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_4_s1  (
    .Q(\trap_ctrl.exc_buf_3 [4]),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_4_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_4_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_3_s1  (
    .Q(\trap_ctrl.exc_buf_3 [3]),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_3_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_3_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_2_s1  (
    .Q(\trap_ctrl.exc_buf_2 ),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_2_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_2_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.exc_buf_1_s1  (
    .Q(\trap_ctrl.exc_buf_1 ),
    .D(n3089_22),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.exc_buf_1_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_1_s1 .INIT=1'b0;
  DFFCE \trap_ctrl.irq_buf_19_s1  (
    .Q(\trap_ctrl.irq_buf [19]),
    .D(\debug_ctrl.trig_halt ),
    .CLK(clk_i_d),
    .CE(\trap_ctrl.irq_buf_19_8 ),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.irq_buf_19_s1 .INIT=1'b0;
  DFFCE \csr.mstatus_mie_s1  (
    .Q(\csr.mstatus_mie ),
    .D(n4446_3),
    .CLK(clk_i_d),
    .CE(n3756_3),
    .CLEAR(n4_6) 
);
defparam \csr.mstatus_mie_s1 .INIT=1'b0;
  DFFCE \csr.mstatus_mpie_s1  (
    .Q(\csr.mstatus_mpie ),
    .D(n4447_3),
    .CLK(clk_i_d),
    .CE(n3756_3),
    .CLEAR(n4_6) 
);
defparam \csr.mstatus_mpie_s1 .INIT=1'b0;
  DFFCE \csr.mepc_31_s1  (
    .Q(\csr.mepc [31]),
    .D(n4469_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_31_s1 .INIT=1'b0;
  DFFCE \csr.mepc_30_s1  (
    .Q(\csr.mepc [30]),
    .D(n4470_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_30_s1 .INIT=1'b0;
  DFFCE \csr.mepc_29_s1  (
    .Q(\csr.mepc [29]),
    .D(n4471_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_29_s1 .INIT=1'b0;
  DFFCE \csr.mepc_28_s1  (
    .Q(\csr.mepc [28]),
    .D(n4472_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_28_s1 .INIT=1'b0;
  DFFCE \csr.mepc_27_s1  (
    .Q(\csr.mepc [27]),
    .D(n4473_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_27_s1 .INIT=1'b0;
  DFFCE \csr.mepc_26_s1  (
    .Q(\csr.mepc [26]),
    .D(n4474_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_26_s1 .INIT=1'b0;
  DFFCE \csr.mepc_25_s1  (
    .Q(\csr.mepc [25]),
    .D(n4475_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_25_s1 .INIT=1'b0;
  DFFCE \csr.mepc_24_s1  (
    .Q(\csr.mepc [24]),
    .D(n4476_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_24_s1 .INIT=1'b0;
  DFFCE \csr.mepc_23_s1  (
    .Q(\csr.mepc [23]),
    .D(n4477_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_23_s1 .INIT=1'b0;
  DFFCE \csr.mepc_22_s1  (
    .Q(\csr.mepc [22]),
    .D(n4478_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_22_s1 .INIT=1'b0;
  DFFCE \csr.mepc_21_s1  (
    .Q(\csr.mepc [21]),
    .D(n4479_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_21_s1 .INIT=1'b0;
  DFFCE \csr.mepc_20_s1  (
    .Q(\csr.mepc [20]),
    .D(n4480_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_20_s1 .INIT=1'b0;
  DFFCE \csr.mepc_19_s1  (
    .Q(\csr.mepc [19]),
    .D(n4481_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_19_s1 .INIT=1'b0;
  DFFCE \csr.mepc_18_s1  (
    .Q(\csr.mepc [18]),
    .D(n4482_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_18_s1 .INIT=1'b0;
  DFFCE \csr.mepc_17_s1  (
    .Q(\csr.mepc [17]),
    .D(n4483_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_17_s1 .INIT=1'b0;
  DFFCE \csr.mepc_16_s1  (
    .Q(\csr.mepc [16]),
    .D(n4484_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_16_s1 .INIT=1'b0;
  DFFCE \csr.mepc_15_s1  (
    .Q(\csr.mepc [15]),
    .D(n4485_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_15_s1 .INIT=1'b0;
  DFFCE \csr.mepc_14_s1  (
    .Q(\csr.mepc [14]),
    .D(n4486_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_14_s1 .INIT=1'b0;
  DFFCE \csr.mepc_13_s1  (
    .Q(\csr.mepc [13]),
    .D(n4487_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_13_s1 .INIT=1'b0;
  DFFCE \csr.mepc_12_s1  (
    .Q(\csr.mepc [12]),
    .D(n4488_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_12_s1 .INIT=1'b0;
  DFFCE \csr.mepc_11_s1  (
    .Q(\csr.mepc [11]),
    .D(n4489_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_11_s1 .INIT=1'b0;
  DFFCE \csr.mepc_10_s1  (
    .Q(\csr.mepc [10]),
    .D(n4490_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_10_s1 .INIT=1'b0;
  DFFCE \csr.mepc_9_s1  (
    .Q(\csr.mepc [9]),
    .D(n4491_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_9_s1 .INIT=1'b0;
  DFFCE \csr.mepc_8_s1  (
    .Q(\csr.mepc [8]),
    .D(n4492_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_8_s1 .INIT=1'b0;
  DFFCE \csr.mepc_7_s1  (
    .Q(\csr.mepc [7]),
    .D(n4493_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_7_s1 .INIT=1'b0;
  DFFCE \csr.mepc_6_s1  (
    .Q(\csr.mepc [6]),
    .D(n4494_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_6_s1 .INIT=1'b0;
  DFFCE \csr.mepc_5_s1  (
    .Q(\csr.mepc [5]),
    .D(n4495_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_5_s1 .INIT=1'b0;
  DFFCE \csr.mepc_4_s1  (
    .Q(\csr.mepc [4]),
    .D(n4496_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_4_s1 .INIT=1'b0;
  DFFCE \csr.mepc_3_s1  (
    .Q(\csr.mepc [3]),
    .D(n4497_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_3_s1 .INIT=1'b0;
  DFFCE \csr.mepc_2_s1  (
    .Q(\csr.mepc [2]),
    .D(n4498_3),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_2_s1 .INIT=1'b0;
  DFFCE \csr.mepc_1_s1  (
    .Q(\csr.mepc [1]),
    .D(n4499_7),
    .CLK(clk_i_d),
    .CE(n3796_3),
    .CLEAR(n4_6) 
);
defparam \csr.mepc_1_s1 .INIT=1'b0;
  DFFCE \csr.dpc_31_s1  (
    .Q(\csr.dpc [31]),
    .D(n4469_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_31_s1 .INIT=1'b0;
  DFFCE \csr.dpc_30_s1  (
    .Q(\csr.dpc [30]),
    .D(n4470_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_30_s1 .INIT=1'b0;
  DFFCE \csr.dpc_29_s1  (
    .Q(\csr.dpc [29]),
    .D(n4471_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_29_s1 .INIT=1'b0;
  DFFCE \csr.dpc_28_s1  (
    .Q(\csr.dpc [28]),
    .D(n4472_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_28_s1 .INIT=1'b0;
  DFFCE \csr.dpc_27_s1  (
    .Q(\csr.dpc [27]),
    .D(n4473_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_27_s1 .INIT=1'b0;
  DFFCE \csr.dpc_26_s1  (
    .Q(\csr.dpc [26]),
    .D(n4474_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_26_s1 .INIT=1'b0;
  DFFCE \csr.dpc_25_s1  (
    .Q(\csr.dpc [25]),
    .D(n4475_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_25_s1 .INIT=1'b0;
  DFFCE \csr.dpc_24_s1  (
    .Q(\csr.dpc [24]),
    .D(n4476_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_24_s1 .INIT=1'b0;
  DFFCE \csr.dpc_23_s1  (
    .Q(\csr.dpc [23]),
    .D(n4477_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_23_s1 .INIT=1'b0;
  DFFCE \csr.dpc_22_s1  (
    .Q(\csr.dpc [22]),
    .D(n4478_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_22_s1 .INIT=1'b0;
  DFFCE \csr.dpc_21_s1  (
    .Q(\csr.dpc [21]),
    .D(n4479_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_21_s1 .INIT=1'b0;
  DFFCE \csr.dpc_20_s1  (
    .Q(\csr.dpc [20]),
    .D(n4480_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_20_s1 .INIT=1'b0;
  DFFCE \csr.dpc_19_s1  (
    .Q(\csr.dpc [19]),
    .D(n4481_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_19_s1 .INIT=1'b0;
  DFFCE \csr.dpc_18_s1  (
    .Q(\csr.dpc [18]),
    .D(n4482_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_18_s1 .INIT=1'b0;
  DFFCE \csr.dpc_17_s1  (
    .Q(\csr.dpc [17]),
    .D(n4483_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_17_s1 .INIT=1'b0;
  DFFCE \csr.dpc_16_s1  (
    .Q(\csr.dpc [16]),
    .D(n4484_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_16_s1 .INIT=1'b0;
  DFFCE \csr.dpc_15_s1  (
    .Q(\csr.dpc [15]),
    .D(n4485_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_15_s1 .INIT=1'b0;
  DFFCE \csr.dpc_14_s1  (
    .Q(\csr.dpc [14]),
    .D(n4486_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_14_s1 .INIT=1'b0;
  DFFCE \csr.dpc_13_s1  (
    .Q(\csr.dpc [13]),
    .D(n4487_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_13_s1 .INIT=1'b0;
  DFFCE \csr.dpc_12_s1  (
    .Q(\csr.dpc [12]),
    .D(n4488_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_12_s1 .INIT=1'b0;
  DFFCE \csr.dpc_11_s1  (
    .Q(\csr.dpc [11]),
    .D(n4489_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_11_s1 .INIT=1'b0;
  DFFCE \csr.dpc_10_s1  (
    .Q(\csr.dpc [10]),
    .D(n4490_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_10_s1 .INIT=1'b0;
  DFFCE \csr.dpc_9_s1  (
    .Q(\csr.dpc [9]),
    .D(n4491_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_9_s1 .INIT=1'b0;
  DFFCE \csr.dpc_8_s1  (
    .Q(\csr.dpc [8]),
    .D(n4492_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_8_s1 .INIT=1'b0;
  DFFCE \csr.dpc_7_s1  (
    .Q(\csr.dpc [7]),
    .D(n4493_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_7_s1 .INIT=1'b0;
  DFFCE \csr.dpc_6_s1  (
    .Q(\csr.dpc [6]),
    .D(n4494_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_6_s1 .INIT=1'b0;
  DFFCE \csr.dpc_5_s1  (
    .Q(\csr.dpc [5]),
    .D(n4495_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_5_s1 .INIT=1'b0;
  DFFCE \csr.dpc_4_s1  (
    .Q(\csr.dpc [4]),
    .D(n4496_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_4_s1 .INIT=1'b0;
  DFFCE \csr.dpc_3_s1  (
    .Q(\csr.dpc [3]),
    .D(n4497_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_3_s1 .INIT=1'b0;
  DFFCE \csr.dpc_2_s1  (
    .Q(\csr.dpc [2]),
    .D(n4498_3),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_2_s1 .INIT=1'b0;
  DFFCE \csr.dpc_1_s1  (
    .Q(\csr.dpc [1]),
    .D(n4499_7),
    .CLK(clk_i_d),
    .CE(n3992_3),
    .CLEAR(n4_6) 
);
defparam \csr.dpc_1_s1 .INIT=1'b0;
  DFFPE \exe_engine.pc2_31_s2  (
    .Q(\ctrl.pc_nxt_Z [31]),
    .D(\exe_engine_nxt.pc2_31_16 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_31_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_30_s2  (
    .Q(\ctrl.pc_nxt_Z [30]),
    .D(\exe_engine_nxt.pc2_30_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_30_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_29_s2  (
    .Q(\ctrl.pc_nxt_Z [29]),
    .D(\exe_engine_nxt.pc2_29_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_29_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_28_s2  (
    .Q(\ctrl.pc_nxt_Z [28]),
    .D(\exe_engine_nxt.pc2_28_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_28_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_27_s2  (
    .Q(\ctrl.pc_nxt_Z [27]),
    .D(\exe_engine_nxt.pc2_27_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_27_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_26_s2  (
    .Q(\ctrl.pc_nxt_Z [26]),
    .D(\exe_engine_nxt.pc2_26_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_26_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_25_s2  (
    .Q(\ctrl.pc_nxt_Z [25]),
    .D(\exe_engine_nxt.pc2_25_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_25_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_24_s2  (
    .Q(\ctrl.pc_nxt_Z [24]),
    .D(\exe_engine_nxt.pc2_24_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_24_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_23_s2  (
    .Q(\ctrl.pc_nxt_Z [23]),
    .D(\exe_engine_nxt.pc2_23_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_23_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_22_s2  (
    .Q(\ctrl.pc_nxt_Z [22]),
    .D(\exe_engine_nxt.pc2_22_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_22_s2 .INIT=1'b1;
  DFFPE \exe_engine.pc2_21_s2  (
    .Q(\ctrl.pc_nxt_Z [21]),
    .D(\exe_engine_nxt.pc2_21_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .PRESET(n4_6) 
);
defparam \exe_engine.pc2_21_s2 .INIT=1'b1;
  DFFCE \exe_engine.pc2_20_s2  (
    .Q(\ctrl.pc_nxt_Z [20]),
    .D(\exe_engine_nxt.pc2_20_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_20_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_19_s2  (
    .Q(\ctrl.pc_nxt_Z [19]),
    .D(\exe_engine_nxt.pc2_19_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_19_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_18_s2  (
    .Q(\ctrl.pc_nxt_Z [18]),
    .D(\exe_engine_nxt.pc2_18_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_18_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_17_s2  (
    .Q(\ctrl.pc_nxt_Z [17]),
    .D(\exe_engine_nxt.pc2_17_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_17_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_16_s2  (
    .Q(\ctrl.pc_nxt_Z [16]),
    .D(\exe_engine_nxt.pc2_16_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_16_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_15_s2  (
    .Q(\ctrl.pc_nxt_Z [15]),
    .D(\exe_engine_nxt.pc2_15_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_15_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_14_s2  (
    .Q(\ctrl.pc_nxt_Z [14]),
    .D(\exe_engine_nxt.pc2_14_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_14_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_13_s2  (
    .Q(\ctrl.pc_nxt_Z [13]),
    .D(\exe_engine_nxt.pc2_13_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_13_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_12_s2  (
    .Q(\ctrl.pc_nxt_Z [12]),
    .D(\exe_engine_nxt.pc2_12_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_12_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_11_s2  (
    .Q(\ctrl.pc_nxt_Z [11]),
    .D(\exe_engine_nxt.pc2_11_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_11_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_10_s2  (
    .Q(\ctrl.pc_nxt_Z [10]),
    .D(\exe_engine_nxt.pc2_10_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_10_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_9_s2  (
    .Q(\ctrl.pc_nxt_Z [9]),
    .D(\exe_engine_nxt.pc2_9_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_9_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_8_s2  (
    .Q(\ctrl.pc_nxt_Z [8]),
    .D(\exe_engine_nxt.pc2_8_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_8_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_7_s2  (
    .Q(\ctrl.pc_nxt_Z [7]),
    .D(\exe_engine_nxt.pc2_7_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_7_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_6_s2  (
    .Q(\ctrl.pc_nxt_Z [6]),
    .D(\exe_engine_nxt.pc2_6_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_6_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_5_s2  (
    .Q(\ctrl.pc_nxt_Z [5]),
    .D(\exe_engine_nxt.pc2_5_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_5_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_4_s2  (
    .Q(\ctrl.pc_nxt_Z [4]),
    .D(\exe_engine_nxt.pc2_4_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_4_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_3_s2  (
    .Q(\ctrl.pc_nxt_Z [3]),
    .D(\exe_engine_nxt.pc2_3_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_3_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_2_s2  (
    .Q(\ctrl.pc_nxt_Z [2]),
    .D(\exe_engine_nxt.pc2_2_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_2_s2 .INIT=1'b0;
  DFFCE \exe_engine.pc2_1_s2  (
    .Q(\exe_engine.pc2 [1]),
    .D(\exe_engine_nxt.pc2_1_14 ),
    .CLK(clk_i_d),
    .CE(\exe_engine_nxt.pc2_31_23 ),
    .CLEAR(n4_6) 
);
defparam \exe_engine.pc2_1_s2 .INIT=1'b0;
  DFFC \trap_ctrl.exc_buf_8_s6  (
    .Q(\trap_ctrl.exc_buf_8 ),
    .D(n3089_13),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_8_s6 .INIT=1'b0;
  DFFC \trap_ctrl.exc_buf_7_s4  (
    .Q(\trap_ctrl.exc_buf_7 ),
    .D(n3089_17),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_7_s4 .INIT=1'b0;
  DFFC \trap_ctrl.exc_buf_0_s4  (
    .Q(\trap_ctrl.exc_buf_0 ),
    .D(n3089_20),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.exc_buf_0_s4 .INIT=1'b0;
  DFFC \trap_ctrl.irq_buf_11_s5  (
    .Q(\trap_ctrl.irq_buf [11]),
    .D(n3030_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.irq_buf_11_s5 .INIT=1'b0;
  DFFC \trap_ctrl.irq_buf_5_s5  (
    .Q(\trap_ctrl.irq_buf [5]),
    .D(n3012_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.irq_buf_5_s5 .INIT=1'b0;
  DFFC \trap_ctrl.irq_buf_1_s5  (
    .Q(\trap_ctrl.irq_buf [1]),
    .D(n3003_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.irq_buf_1_s5 .INIT=1'b0;
  DFFC \trap_ctrl.irq_buf_0_s5  (
    .Q(\trap_ctrl.irq_buf [0]),
    .D(n2997_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.irq_buf_0_s5 .INIT=1'b0;
  DFFC \trap_ctrl.env_pending_s4  (
    .Q(\trap_ctrl.env_pending ),
    .D(n3402_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \trap_ctrl.env_pending_s4 .INIT=1'b0;
  DFFC \debug_ctrl.run_s2  (
    .Q(\ctrl.cpu_debug_Z ),
    .D(n5259_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \debug_ctrl.run_s2 .INIT=1'b0;
  INV \ctrl.alu_sub_Z_1_s1  (
    .O(\ctrl.alu_sub_Z_1_3 ),
    .I(\ctrl.alu_sub_Z ) 
);
  INV n3089_s11 (
    .O(n3089_22),
    .I(\exe_engine.state_9 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_control */
module neorv32_prim_cnt (
  clk_i_d,
  n4_6,
  n5187_22,
  n3756_6,
  \ctrl.csr_we_Z ,
  \ctrl.csr_wdata_Z ,
  cnt_inc,
  \ctrl.csr_addr_Z ,
  n6_7,
  count
)
;
input clk_i_d;
input n4_6;
input n5187_22;
input n3756_6;
input \ctrl.csr_we_Z ;
input [31:0] \ctrl.csr_wdata_Z ;
input [0:0] cnt_inc;
input [10:7] \ctrl.csr_addr_Z ;
output n6_7;
output [63:0] count;
wire n6_3;
wire n7_3;
wire n8_3;
wire n9_3;
wire n10_3;
wire n11_3;
wire n12_3;
wire n13_3;
wire n14_3;
wire n15_3;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n24_3;
wire n25_3;
wire n26_3;
wire n27_3;
wire n28_3;
wire n29_3;
wire n30_3;
wire n31_3;
wire n32_3;
wire n33_3;
wire n34_3;
wire n35_3;
wire n36_3;
wire n37_3;
wire n38_3;
wire n39_3;
wire n40_3;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire n47_3;
wire n48_3;
wire n49_3;
wire n50_3;
wire n51_3;
wire n52_3;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n58_3;
wire n59_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_3;
wire n68_3;
wire n69_3;
wire inc_lo_31_8;
wire n6_4;
wire n7_4;
wire n8_4;
wire n9_4;
wire n11_4;
wire n12_4;
wire n14_4;
wire n15_4;
wire n16_4;
wire n17_4;
wire n18_4;
wire n19_4;
wire n21_4;
wire n24_4;
wire n25_4;
wire n26_4;
wire n27_4;
wire n28_4;
wire n29_4;
wire n30_4;
wire n31_4;
wire n32_4;
wire n33_4;
wire n34_4;
wire n36_4;
wire n38_4;
wire n39_4;
wire n40_4;
wire n41_4;
wire n42_4;
wire n43_4;
wire n44_4;
wire n45_4;
wire n46_4;
wire n47_4;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n65_4;
wire n66_4;
wire n68_4;
wire inc_lo_31_9;
wire inc_lo_31_10;
wire n9_5;
wire n11_5;
wire n11_6;
wire n11_7;
wire n12_5;
wire n16_5;
wire n17_5;
wire n38_6;
wire n40_5;
wire n42_5;
wire n43_6;
wire n45_5;
wire n48_5;
wire n48_6;
wire n60_5;
wire n60_6;
wire n35_6;
wire n38_9;
wire n67_6;
wire n44_7;
wire n43_8;
wire n49_7;
wire n64_6;
wire n63_6;
wire n38_11;
wire n6_9;
wire n16_8;
wire n22_6;
wire n54_6;
wire n23_6;
wire n20_6;
wire n13_6;
wire n10_6;
wire [0:0] carry;
wire VCC;
wire GND;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(\ctrl.csr_wdata_Z [31]),
    .I1(count[31]),
    .I2(n6_4),
    .I3(n6_9) 
);
defparam n6_s0.INIT=16'hAA3C;
  LUT3 n7_s0 (
    .F(n7_3),
    .I0(n7_4),
    .I1(\ctrl.csr_wdata_Z [30]),
    .I2(n6_9) 
);
defparam n7_s0.INIT=8'hCA;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(n8_4),
    .I1(\ctrl.csr_wdata_Z [29]),
    .I2(n6_9) 
);
defparam n8_s0.INIT=8'hCA;
  LUT4 n9_s0 (
    .F(n9_3),
    .I0(\ctrl.csr_wdata_Z [28]),
    .I1(count[28]),
    .I2(n9_4),
    .I3(n6_9) 
);
defparam n9_s0.INIT=16'hAA3C;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(n10_6),
    .I1(\ctrl.csr_wdata_Z [27]),
    .I2(n6_9) 
);
defparam n10_s0.INIT=8'hCA;
  LUT4 n11_s0 (
    .F(n11_3),
    .I0(\ctrl.csr_wdata_Z [26]),
    .I1(count[26]),
    .I2(n11_4),
    .I3(n6_9) 
);
defparam n11_s0.INIT=16'hAA3C;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(n12_4),
    .I1(\ctrl.csr_wdata_Z [25]),
    .I2(n6_9) 
);
defparam n12_s0.INIT=8'hCA;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(n13_6),
    .I1(\ctrl.csr_wdata_Z [24]),
    .I2(n6_9) 
);
defparam n13_s0.INIT=8'hCA;
  LUT4 n14_s0 (
    .F(n14_3),
    .I0(\ctrl.csr_wdata_Z [23]),
    .I1(count[23]),
    .I2(n14_4),
    .I3(n6_9) 
);
defparam n14_s0.INIT=16'hAA3C;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(n15_4),
    .I1(\ctrl.csr_wdata_Z [22]),
    .I2(n6_9) 
);
defparam n15_s0.INIT=8'hCA;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(\ctrl.csr_wdata_Z [21]),
    .I2(n6_9) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(\ctrl.csr_wdata_Z [20]),
    .I1(count[20]),
    .I2(n17_4),
    .I3(n6_9) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(\ctrl.csr_wdata_Z [19]),
    .I2(n6_9) 
);
defparam n18_s0.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(\ctrl.csr_wdata_Z [18]),
    .I2(n6_9) 
);
defparam n19_s0.INIT=8'hCA;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_6),
    .I1(\ctrl.csr_wdata_Z [17]),
    .I2(n6_9) 
);
defparam n20_s0.INIT=8'hCA;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(\ctrl.csr_wdata_Z [16]),
    .I2(n6_9) 
);
defparam n21_s0.INIT=8'hCA;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(n22_6),
    .I1(\ctrl.csr_wdata_Z [15]),
    .I2(n6_9) 
);
defparam n22_s0.INIT=8'hCA;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_6),
    .I1(\ctrl.csr_wdata_Z [14]),
    .I2(n6_9) 
);
defparam n23_s0.INIT=8'hCA;
  LUT4 n24_s0 (
    .F(n24_3),
    .I0(\ctrl.csr_wdata_Z [13]),
    .I1(count[13]),
    .I2(n24_4),
    .I3(n6_9) 
);
defparam n24_s0.INIT=16'hAA3C;
  LUT4 n25_s0 (
    .F(n25_3),
    .I0(\ctrl.csr_wdata_Z [12]),
    .I1(count[12]),
    .I2(n25_4),
    .I3(n6_9) 
);
defparam n25_s0.INIT=16'hAA3C;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(n26_4),
    .I1(\ctrl.csr_wdata_Z [11]),
    .I2(n6_9) 
);
defparam n26_s0.INIT=8'hCA;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(n27_4),
    .I1(\ctrl.csr_wdata_Z [10]),
    .I2(n6_9) 
);
defparam n27_s0.INIT=8'hCA;
  LUT4 n28_s0 (
    .F(n28_3),
    .I0(\ctrl.csr_wdata_Z [9]),
    .I1(count[9]),
    .I2(n28_4),
    .I3(n6_9) 
);
defparam n28_s0.INIT=16'hAA3C;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(n29_4),
    .I1(\ctrl.csr_wdata_Z [8]),
    .I2(n6_9) 
);
defparam n29_s0.INIT=8'hCA;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(n30_4),
    .I1(\ctrl.csr_wdata_Z [7]),
    .I2(n6_9) 
);
defparam n30_s0.INIT=8'hCA;
  LUT4 n31_s0 (
    .F(n31_3),
    .I0(\ctrl.csr_wdata_Z [6]),
    .I1(count[6]),
    .I2(n31_4),
    .I3(n6_9) 
);
defparam n31_s0.INIT=16'hAA3C;
  LUT3 n32_s0 (
    .F(n32_3),
    .I0(n32_4),
    .I1(\ctrl.csr_wdata_Z [5]),
    .I2(n6_9) 
);
defparam n32_s0.INIT=8'hCA;
  LUT3 n33_s0 (
    .F(n33_3),
    .I0(n33_4),
    .I1(\ctrl.csr_wdata_Z [4]),
    .I2(n6_9) 
);
defparam n33_s0.INIT=8'hCA;
  LUT4 n34_s0 (
    .F(n34_3),
    .I0(\ctrl.csr_wdata_Z [3]),
    .I1(count[3]),
    .I2(n34_4),
    .I3(n6_9) 
);
defparam n34_s0.INIT=16'hAA3C;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(n35_6),
    .I1(\ctrl.csr_wdata_Z [2]),
    .I2(n6_9) 
);
defparam n35_s0.INIT=8'hCA;
  LUT4 n36_s0 (
    .F(n36_3),
    .I0(\ctrl.csr_wdata_Z [1]),
    .I1(count[1]),
    .I2(n36_4),
    .I3(n6_9) 
);
defparam n36_s0.INIT=16'hAA3C;
  LUT4 n37_s0 (
    .F(n37_3),
    .I0(\ctrl.csr_wdata_Z [0]),
    .I1(count[0]),
    .I2(cnt_inc[0]),
    .I3(n6_9) 
);
defparam n37_s0.INIT=16'hAA3C;
  LUT3 n38_s0 (
    .F(n38_3),
    .I0(n38_4),
    .I1(\ctrl.csr_wdata_Z [31]),
    .I2(n38_11) 
);
defparam n38_s0.INIT=8'hCA;
  LUT3 n39_s0 (
    .F(n39_3),
    .I0(n39_4),
    .I1(\ctrl.csr_wdata_Z [30]),
    .I2(n38_11) 
);
defparam n39_s0.INIT=8'hCA;
  LUT4 n40_s0 (
    .F(n40_3),
    .I0(\ctrl.csr_wdata_Z [29]),
    .I1(count[61]),
    .I2(n40_4),
    .I3(n38_11) 
);
defparam n40_s0.INIT=16'hAA3C;
  LUT3 n41_s0 (
    .F(n41_3),
    .I0(n41_4),
    .I1(\ctrl.csr_wdata_Z [28]),
    .I2(n38_11) 
);
defparam n41_s0.INIT=8'hCA;
  LUT3 n42_s0 (
    .F(n42_3),
    .I0(n42_4),
    .I1(\ctrl.csr_wdata_Z [27]),
    .I2(n38_11) 
);
defparam n42_s0.INIT=8'hCA;
  LUT4 n43_s0 (
    .F(n43_3),
    .I0(\ctrl.csr_wdata_Z [26]),
    .I1(count[58]),
    .I2(n43_4),
    .I3(n38_11) 
);
defparam n43_s0.INIT=16'hAA3C;
  LUT3 n44_s0 (
    .F(n44_3),
    .I0(n44_4),
    .I1(\ctrl.csr_wdata_Z [25]),
    .I2(n38_11) 
);
defparam n44_s0.INIT=8'hCA;
  LUT4 n45_s0 (
    .F(n45_3),
    .I0(\ctrl.csr_wdata_Z [24]),
    .I1(count[56]),
    .I2(n45_4),
    .I3(n38_11) 
);
defparam n45_s0.INIT=16'hAA3C;
  LUT4 n46_s0 (
    .F(n46_3),
    .I0(\ctrl.csr_wdata_Z [23]),
    .I1(count[55]),
    .I2(n46_4),
    .I3(n38_11) 
);
defparam n46_s0.INIT=16'hAA3C;
  LUT3 n47_s0 (
    .F(n47_3),
    .I0(n47_4),
    .I1(\ctrl.csr_wdata_Z [22]),
    .I2(n38_11) 
);
defparam n47_s0.INIT=8'hCA;
  LUT4 n48_s0 (
    .F(n48_3),
    .I0(\ctrl.csr_wdata_Z [21]),
    .I1(count[53]),
    .I2(n48_4),
    .I3(n38_11) 
);
defparam n48_s0.INIT=16'hAA3C;
  LUT4 n49_s0 (
    .F(n49_3),
    .I0(\ctrl.csr_wdata_Z [20]),
    .I1(count[52]),
    .I2(n49_4),
    .I3(n38_11) 
);
defparam n49_s0.INIT=16'hAA3C;
  LUT3 n50_s0 (
    .F(n50_3),
    .I0(n50_4),
    .I1(\ctrl.csr_wdata_Z [19]),
    .I2(n38_11) 
);
defparam n50_s0.INIT=8'hCA;
  LUT3 n51_s0 (
    .F(n51_3),
    .I0(n51_4),
    .I1(\ctrl.csr_wdata_Z [18]),
    .I2(n38_11) 
);
defparam n51_s0.INIT=8'hCA;
  LUT4 n52_s0 (
    .F(n52_3),
    .I0(\ctrl.csr_wdata_Z [17]),
    .I1(count[49]),
    .I2(n52_4),
    .I3(n38_11) 
);
defparam n52_s0.INIT=16'hAA3C;
  LUT3 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(\ctrl.csr_wdata_Z [16]),
    .I2(n38_11) 
);
defparam n53_s0.INIT=8'hCA;
  LUT4 n54_s0 (
    .F(n54_3),
    .I0(\ctrl.csr_wdata_Z [15]),
    .I1(count[47]),
    .I2(n54_6),
    .I3(n38_11) 
);
defparam n54_s0.INIT=16'hAA3C;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(n55_4),
    .I1(\ctrl.csr_wdata_Z [14]),
    .I2(n38_11) 
);
defparam n55_s0.INIT=8'hCA;
  LUT3 n56_s0 (
    .F(n56_3),
    .I0(n56_4),
    .I1(\ctrl.csr_wdata_Z [13]),
    .I2(n38_11) 
);
defparam n56_s0.INIT=8'hCA;
  LUT4 n57_s0 (
    .F(n57_3),
    .I0(\ctrl.csr_wdata_Z [12]),
    .I1(count[44]),
    .I2(n57_4),
    .I3(n38_11) 
);
defparam n57_s0.INIT=16'hAA3C;
  LUT3 n58_s0 (
    .F(n58_3),
    .I0(n58_4),
    .I1(\ctrl.csr_wdata_Z [11]),
    .I2(n38_11) 
);
defparam n58_s0.INIT=8'hCA;
  LUT3 n59_s0 (
    .F(n59_3),
    .I0(n59_4),
    .I1(\ctrl.csr_wdata_Z [10]),
    .I2(n38_11) 
);
defparam n59_s0.INIT=8'hCA;
  LUT4 n60_s0 (
    .F(n60_3),
    .I0(\ctrl.csr_wdata_Z [9]),
    .I1(count[41]),
    .I2(n60_4),
    .I3(n38_11) 
);
defparam n60_s0.INIT=16'hAA3C;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(n61_4),
    .I1(\ctrl.csr_wdata_Z [8]),
    .I2(n38_11) 
);
defparam n61_s0.INIT=8'hCA;
  LUT3 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(\ctrl.csr_wdata_Z [7]),
    .I2(n38_11) 
);
defparam n62_s0.INIT=8'hCA;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(\ctrl.csr_wdata_Z [6]),
    .I1(count[38]),
    .I2(n63_6),
    .I3(n38_11) 
);
defparam n63_s0.INIT=16'hAA3C;
  LUT3 n64_s0 (
    .F(n64_3),
    .I0(n64_6),
    .I1(\ctrl.csr_wdata_Z [5]),
    .I2(n38_11) 
);
defparam n64_s0.INIT=8'hCA;
  LUT3 n65_s0 (
    .F(n65_3),
    .I0(n65_4),
    .I1(\ctrl.csr_wdata_Z [4]),
    .I2(n38_11) 
);
defparam n65_s0.INIT=8'hCA;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(\ctrl.csr_wdata_Z [3]),
    .I1(count[35]),
    .I2(n66_4),
    .I3(n38_11) 
);
defparam n66_s0.INIT=16'hAA3C;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(n67_6),
    .I1(\ctrl.csr_wdata_Z [2]),
    .I2(n38_11) 
);
defparam n67_s0.INIT=8'hCA;
  LUT4 n68_s0 (
    .F(n68_3),
    .I0(\ctrl.csr_wdata_Z [1]),
    .I1(count[33]),
    .I2(n68_4),
    .I3(n38_11) 
);
defparam n68_s0.INIT=16'hAA3C;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(\ctrl.csr_wdata_Z [0]),
    .I1(count[32]),
    .I2(carry[0]),
    .I3(n38_11) 
);
defparam n69_s0.INIT=16'hAA3C;
  LUT4 inc_lo_31_s3 (
    .F(inc_lo_31_8),
    .I0(count[27]),
    .I1(inc_lo_31_9),
    .I2(n24_4),
    .I3(inc_lo_31_10) 
);
defparam inc_lo_31_s3.INIT=16'h8000;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(count[28]),
    .I1(count[29]),
    .I2(count[30]),
    .I3(n9_4) 
);
defparam n6_s1.INIT=16'h8000;
  LUT4 n7_s1 (
    .F(n7_4),
    .I0(count[28]),
    .I1(count[29]),
    .I2(n9_4),
    .I3(count[30]) 
);
defparam n7_s1.INIT=16'h7F80;
  LUT3 n8_s1 (
    .F(n8_4),
    .I0(count[28]),
    .I1(n9_4),
    .I2(count[29]) 
);
defparam n8_s1.INIT=8'h78;
  LUT4 n9_s1 (
    .F(n9_4),
    .I0(count[27]),
    .I1(n9_5),
    .I2(n28_4),
    .I3(inc_lo_31_9) 
);
defparam n9_s1.INIT=16'h8000;
  LUT4 n11_s1 (
    .F(n11_4),
    .I0(n11_5),
    .I1(n11_6),
    .I2(n11_7),
    .I3(n24_4) 
);
defparam n11_s1.INIT=16'h8000;
  LUT4 n12_s1 (
    .F(n12_4),
    .I0(count[24]),
    .I1(n24_4),
    .I2(n12_5),
    .I3(count[25]) 
);
defparam n12_s1.INIT=16'h7F80;
  LUT4 n14_s1 (
    .F(n14_4),
    .I0(count[22]),
    .I1(n11_5),
    .I2(n11_6),
    .I3(n24_4) 
);
defparam n14_s1.INIT=16'h8000;
  LUT4 n15_s1 (
    .F(n15_4),
    .I0(n11_5),
    .I1(n11_6),
    .I2(n24_4),
    .I3(count[22]) 
);
defparam n15_s1.INIT=16'h7F80;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(n16_5),
    .I1(n24_4),
    .I2(n16_8),
    .I3(count[21]) 
);
defparam n16_s1.INIT=16'h7F80;
  LUT4 n17_s1 (
    .F(n17_4),
    .I0(count[19]),
    .I1(n17_5),
    .I2(n24_4),
    .I3(n16_8) 
);
defparam n17_s1.INIT=16'h8000;
  LUT4 n18_s1 (
    .F(n18_4),
    .I0(n17_5),
    .I1(n24_4),
    .I2(n16_8),
    .I3(count[19]) 
);
defparam n18_s1.INIT=16'h7F80;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(count[17]),
    .I1(n24_4),
    .I2(n16_8),
    .I3(count[18]) 
);
defparam n19_s1.INIT=16'h7F80;
  LUT4 n21_s1 (
    .F(n21_4),
    .I0(count[15]),
    .I1(n11_6),
    .I2(n24_4),
    .I3(count[16]) 
);
defparam n21_s1.INIT=16'h7F80;
  LUT2 n24_s1 (
    .F(n24_4),
    .I0(n9_5),
    .I1(n28_4) 
);
defparam n24_s1.INIT=4'h8;
  LUT4 n25_s1 (
    .F(n25_4),
    .I0(count[9]),
    .I1(count[10]),
    .I2(count[11]),
    .I3(n28_4) 
);
defparam n25_s1.INIT=16'h8000;
  LUT4 n26_s1 (
    .F(n26_4),
    .I0(count[9]),
    .I1(count[10]),
    .I2(n28_4),
    .I3(count[11]) 
);
defparam n26_s1.INIT=16'h7F80;
  LUT3 n27_s1 (
    .F(n27_4),
    .I0(count[9]),
    .I1(n28_4),
    .I2(count[10]) 
);
defparam n27_s1.INIT=8'h78;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(count[6]),
    .I1(count[7]),
    .I2(count[8]),
    .I3(n31_4) 
);
defparam n28_s1.INIT=16'h8000;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(count[6]),
    .I1(count[7]),
    .I2(n31_4),
    .I3(count[8]) 
);
defparam n29_s1.INIT=16'h7F80;
  LUT3 n30_s1 (
    .F(n30_4),
    .I0(count[6]),
    .I1(n31_4),
    .I2(count[7]) 
);
defparam n30_s1.INIT=8'h78;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(count[3]),
    .I1(count[4]),
    .I2(count[5]),
    .I3(n34_4) 
);
defparam n31_s1.INIT=16'h8000;
  LUT4 n32_s1 (
    .F(n32_4),
    .I0(count[3]),
    .I1(count[4]),
    .I2(n34_4),
    .I3(count[5]) 
);
defparam n32_s1.INIT=16'h7F80;
  LUT3 n33_s1 (
    .F(n33_4),
    .I0(count[3]),
    .I1(n34_4),
    .I2(count[4]) 
);
defparam n33_s1.INIT=8'h78;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(count[0]),
    .I1(cnt_inc[0]),
    .I2(count[1]),
    .I3(count[2]) 
);
defparam n34_s1.INIT=16'h8000;
  LUT2 n36_s1 (
    .F(n36_4),
    .I0(count[0]),
    .I1(cnt_inc[0]) 
);
defparam n36_s1.INIT=4'h8;
  LUT4 n38_s1 (
    .F(n38_4),
    .I0(count[62]),
    .I1(n38_6),
    .I2(n38_9),
    .I3(count[63]) 
);
defparam n38_s1.INIT=16'h7F80;
  LUT3 n39_s1 (
    .F(n39_4),
    .I0(n38_6),
    .I1(n38_9),
    .I2(count[62]) 
);
defparam n39_s1.INIT=8'h78;
  LUT4 n40_s1 (
    .F(n40_4),
    .I0(count[59]),
    .I1(count[60]),
    .I2(n40_5),
    .I3(n38_9) 
);
defparam n40_s1.INIT=16'h8000;
  LUT4 n41_s1 (
    .F(n41_4),
    .I0(count[59]),
    .I1(n40_5),
    .I2(n38_9),
    .I3(count[60]) 
);
defparam n41_s1.INIT=16'h7F80;
  LUT3 n42_s1 (
    .F(n42_4),
    .I0(n42_5),
    .I1(n54_6),
    .I2(count[59]) 
);
defparam n42_s1.INIT=8'h78;
  LUT4 n43_s1 (
    .F(n43_4),
    .I0(n40_5),
    .I1(n57_4),
    .I2(n43_8),
    .I3(n43_6) 
);
defparam n43_s1.INIT=16'h8000;
  LUT4 n44_s1 (
    .F(n44_4),
    .I0(n57_4),
    .I1(n43_6),
    .I2(n44_7),
    .I3(count[57]) 
);
defparam n44_s1.INIT=16'h7F80;
  LUT4 n45_s1 (
    .F(n45_4),
    .I0(n40_5),
    .I1(n57_4),
    .I2(n45_5),
    .I3(n43_6) 
);
defparam n45_s1.INIT=16'h8000;
  LUT4 n46_s1 (
    .F(n46_4),
    .I0(count[54]),
    .I1(n40_5),
    .I2(n57_4),
    .I3(n43_6) 
);
defparam n46_s1.INIT=16'h8000;
  LUT4 n47_s1 (
    .F(n47_4),
    .I0(n40_5),
    .I1(n57_4),
    .I2(n43_6),
    .I3(count[54]) 
);
defparam n47_s1.INIT=16'h7F80;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(n40_5),
    .I1(n57_4),
    .I2(n48_5),
    .I3(n48_6) 
);
defparam n48_s1.INIT=16'h8000;
  LUT4 n49_s1 (
    .F(n49_4),
    .I0(count[50]),
    .I1(count[51]),
    .I2(n57_4),
    .I3(n49_7) 
);
defparam n49_s1.INIT=16'h8000;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(count[50]),
    .I1(n57_4),
    .I2(n49_7),
    .I3(count[51]) 
);
defparam n50_s1.INIT=16'h7F80;
  LUT3 n51_s1 (
    .F(n51_4),
    .I0(n57_4),
    .I1(n49_7),
    .I2(count[50]) 
);
defparam n51_s1.INIT=8'h78;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(count[47]),
    .I1(count[48]),
    .I2(n40_5),
    .I3(n57_4) 
);
defparam n52_s1.INIT=16'h8000;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(count[47]),
    .I1(n40_5),
    .I2(n57_4),
    .I3(count[48]) 
);
defparam n53_s1.INIT=16'h7F80;
  LUT4 n55_s1 (
    .F(n55_4),
    .I0(count[44]),
    .I1(count[45]),
    .I2(n57_4),
    .I3(count[46]) 
);
defparam n55_s1.INIT=16'h7F80;
  LUT3 n56_s1 (
    .F(n56_4),
    .I0(count[44]),
    .I1(n57_4),
    .I2(count[45]) 
);
defparam n56_s1.INIT=8'h78;
  LUT4 n57_s1 (
    .F(n57_4),
    .I0(count[41]),
    .I1(count[42]),
    .I2(count[43]),
    .I3(n60_4) 
);
defparam n57_s1.INIT=16'h8000;
  LUT4 n58_s1 (
    .F(n58_4),
    .I0(count[41]),
    .I1(count[42]),
    .I2(n60_4),
    .I3(count[43]) 
);
defparam n58_s1.INIT=16'h7F80;
  LUT3 n59_s1 (
    .F(n59_4),
    .I0(count[41]),
    .I1(n60_4),
    .I2(count[42]) 
);
defparam n59_s1.INIT=8'h78;
  LUT4 n60_s1 (
    .F(n60_4),
    .I0(count[37]),
    .I1(n66_4),
    .I2(n60_5),
    .I3(n60_6) 
);
defparam n60_s1.INIT=16'h8000;
  LUT4 n61_s1 (
    .F(n61_4),
    .I0(count[38]),
    .I1(count[39]),
    .I2(n63_6),
    .I3(count[40]) 
);
defparam n61_s1.INIT=16'h7F80;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(count[38]),
    .I1(n63_6),
    .I2(count[39]) 
);
defparam n62_s1.INIT=8'h78;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(count[35]),
    .I1(n66_4),
    .I2(count[36]) 
);
defparam n65_s1.INIT=8'h78;
  LUT4 n66_s1 (
    .F(n66_4),
    .I0(count[32]),
    .I1(carry[0]),
    .I2(count[33]),
    .I3(count[34]) 
);
defparam n66_s1.INIT=16'h8000;
  LUT2 n68_s1 (
    .F(n68_4),
    .I0(count[32]),
    .I1(carry[0]) 
);
defparam n68_s1.INIT=4'h8;
  LUT4 inc_lo_31_s4 (
    .F(inc_lo_31_9),
    .I0(count[26]),
    .I1(n11_5),
    .I2(n11_6),
    .I3(n11_7) 
);
defparam inc_lo_31_s4.INIT=16'h8000;
  LUT4 inc_lo_31_s5 (
    .F(inc_lo_31_10),
    .I0(count[28]),
    .I1(count[29]),
    .I2(count[30]),
    .I3(count[31]) 
);
defparam inc_lo_31_s5.INIT=16'h8000;
  LUT4 n9_s2 (
    .F(n9_5),
    .I0(count[9]),
    .I1(count[10]),
    .I2(count[11]),
    .I3(count[12]) 
);
defparam n9_s2.INIT=16'h8000;
  LUT4 n11_s2 (
    .F(n11_5),
    .I0(count[15]),
    .I1(count[16]),
    .I2(count[21]),
    .I3(n16_5) 
);
defparam n11_s2.INIT=16'h8000;
  LUT2 n11_s3 (
    .F(n11_6),
    .I0(count[13]),
    .I1(count[14]) 
);
defparam n11_s3.INIT=4'h8;
  LUT4 n11_s4 (
    .F(n11_7),
    .I0(count[22]),
    .I1(count[23]),
    .I2(count[24]),
    .I3(count[25]) 
);
defparam n11_s4.INIT=16'h8000;
  LUT4 n12_s2 (
    .F(n12_5),
    .I0(count[22]),
    .I1(count[23]),
    .I2(n11_5),
    .I3(n11_6) 
);
defparam n12_s2.INIT=16'h8000;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(count[17]),
    .I1(count[18]),
    .I2(count[19]),
    .I3(count[20]) 
);
defparam n16_s2.INIT=16'h8000;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(count[17]),
    .I1(count[18]) 
);
defparam n17_s2.INIT=4'h8;
  LUT4 n38_s3 (
    .F(n38_6),
    .I0(count[59]),
    .I1(count[60]),
    .I2(count[61]),
    .I3(n40_5) 
);
defparam n38_s3.INIT=16'h8000;
  LUT3 n40_s2 (
    .F(n40_5),
    .I0(count[44]),
    .I1(count[45]),
    .I2(count[46]) 
);
defparam n40_s2.INIT=8'h80;
  LUT3 n42_s2 (
    .F(n42_5),
    .I0(count[58]),
    .I1(n43_8),
    .I2(n43_6) 
);
defparam n42_s2.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_6),
    .I0(count[53]),
    .I1(n48_5),
    .I2(n48_6) 
);
defparam n43_s3.INIT=8'h80;
  LUT2 n45_s2 (
    .F(n45_5),
    .I0(count[54]),
    .I1(count[55]) 
);
defparam n45_s2.INIT=4'h8;
  LUT3 n48_s2 (
    .F(n48_5),
    .I0(count[50]),
    .I1(count[51]),
    .I2(count[52]) 
);
defparam n48_s2.INIT=8'h80;
  LUT3 n48_s3 (
    .F(n48_6),
    .I0(count[47]),
    .I1(count[48]),
    .I2(count[49]) 
);
defparam n48_s3.INIT=8'h80;
  LUT2 n60_s2 (
    .F(n60_5),
    .I0(count[35]),
    .I1(count[36]) 
);
defparam n60_s2.INIT=4'h8;
  LUT3 n60_s3 (
    .F(n60_6),
    .I0(count[38]),
    .I1(count[39]),
    .I2(count[40]) 
);
defparam n60_s3.INIT=8'h80;
  LUT4 n6_s4 (
    .F(n6_7),
    .I0(\ctrl.csr_addr_Z [8]),
    .I1(\ctrl.csr_addr_Z [9]),
    .I2(\ctrl.csr_addr_Z [10]),
    .I3(n5187_22) 
);
defparam n6_s4.INIT=16'h1800;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(count[1]),
    .I1(count[0]),
    .I2(cnt_inc[0]),
    .I3(count[2]) 
);
defparam n35_s2.INIT=16'h7F80;
  LUT4 n38_s5 (
    .F(n38_9),
    .I0(n57_4),
    .I1(count[58]),
    .I2(n43_8),
    .I3(n43_6) 
);
defparam n38_s5.INIT=16'h8000;
  LUT4 n67_s2 (
    .F(n67_6),
    .I0(count[33]),
    .I1(count[32]),
    .I2(carry[0]),
    .I3(count[34]) 
);
defparam n67_s2.INIT=16'h7F80;
  LUT4 n44_s3 (
    .F(n44_7),
    .I0(count[56]),
    .I1(n40_5),
    .I2(count[54]),
    .I3(count[55]) 
);
defparam n44_s3.INIT=16'h8000;
  LUT4 n43_s4 (
    .F(n43_8),
    .I0(count[56]),
    .I1(count[57]),
    .I2(count[54]),
    .I3(count[55]) 
);
defparam n43_s4.INIT=16'h8000;
  LUT4 n49_s3 (
    .F(n49_7),
    .I0(n40_5),
    .I1(count[47]),
    .I2(count[48]),
    .I3(count[49]) 
);
defparam n49_s3.INIT=16'h8000;
  LUT4 n64_s2 (
    .F(n64_6),
    .I0(n66_4),
    .I1(count[35]),
    .I2(count[36]),
    .I3(count[37]) 
);
defparam n64_s2.INIT=16'h7F80;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(count[37]),
    .I1(n66_4),
    .I2(count[35]),
    .I3(count[36]) 
);
defparam n63_s2.INIT=16'h8000;
  LUT4 n38_s6 (
    .F(n38_11),
    .I0(\ctrl.csr_addr_Z [7]),
    .I1(n3756_6),
    .I2(\ctrl.csr_we_Z ),
    .I3(n6_7) 
);
defparam n38_s6.INIT=16'h8000;
  LUT4 n6_s5 (
    .F(n6_9),
    .I0(\ctrl.csr_addr_Z [7]),
    .I1(n3756_6),
    .I2(\ctrl.csr_we_Z ),
    .I3(n6_7) 
);
defparam n6_s5.INIT=16'h4000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(count[15]),
    .I1(count[16]),
    .I2(count[13]),
    .I3(count[14]) 
);
defparam n16_s4.INIT=16'h8000;
  LUT4 n22_s2 (
    .F(n22_6),
    .I0(count[13]),
    .I1(count[14]),
    .I2(n24_4),
    .I3(count[15]) 
);
defparam n22_s2.INIT=16'h7F80;
  LUT4 n54_s2 (
    .F(n54_6),
    .I0(count[44]),
    .I1(count[45]),
    .I2(count[46]),
    .I3(n57_4) 
);
defparam n54_s2.INIT=16'h8000;
  LUT4 n23_s2 (
    .F(n23_6),
    .I0(count[13]),
    .I1(n9_5),
    .I2(n28_4),
    .I3(count[14]) 
);
defparam n23_s2.INIT=16'h7F80;
  LUT4 n20_s2 (
    .F(n20_6),
    .I0(n9_5),
    .I1(n28_4),
    .I2(n16_8),
    .I3(count[17]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(n9_5),
    .I1(n28_4),
    .I2(n12_5),
    .I3(count[24]) 
);
defparam n13_s2.INIT=16'h7F80;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(inc_lo_31_9),
    .I1(n9_5),
    .I2(n28_4),
    .I3(count[27]) 
);
defparam n10_s2.INIT=16'h7F80;
  DFFC count_62_s0 (
    .Q(count[62]),
    .D(n39_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_61_s0 (
    .Q(count[61]),
    .D(n40_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_60_s0 (
    .Q(count[60]),
    .D(n41_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_59_s0 (
    .Q(count[59]),
    .D(n42_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_58_s0 (
    .Q(count[58]),
    .D(n43_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_57_s0 (
    .Q(count[57]),
    .D(n44_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_56_s0 (
    .Q(count[56]),
    .D(n45_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_55_s0 (
    .Q(count[55]),
    .D(n46_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_54_s0 (
    .Q(count[54]),
    .D(n47_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_53_s0 (
    .Q(count[53]),
    .D(n48_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_52_s0 (
    .Q(count[52]),
    .D(n49_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_51_s0 (
    .Q(count[51]),
    .D(n50_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_50_s0 (
    .Q(count[50]),
    .D(n51_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_49_s0 (
    .Q(count[49]),
    .D(n52_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_48_s0 (
    .Q(count[48]),
    .D(n53_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_47_s0 (
    .Q(count[47]),
    .D(n54_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_46_s0 (
    .Q(count[46]),
    .D(n55_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_45_s0 (
    .Q(count[45]),
    .D(n56_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_44_s0 (
    .Q(count[44]),
    .D(n57_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_43_s0 (
    .Q(count[43]),
    .D(n58_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_42_s0 (
    .Q(count[42]),
    .D(n59_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_41_s0 (
    .Q(count[41]),
    .D(n60_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_40_s0 (
    .Q(count[40]),
    .D(n61_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_39_s0 (
    .Q(count[39]),
    .D(n62_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_38_s0 (
    .Q(count[38]),
    .D(n63_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_37_s0 (
    .Q(count[37]),
    .D(n64_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_36_s0 (
    .Q(count[36]),
    .D(n65_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_35_s0 (
    .Q(count[35]),
    .D(n66_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_34_s0 (
    .Q(count[34]),
    .D(n67_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_33_s0 (
    .Q(count[33]),
    .D(n68_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_32_s0 (
    .Q(count[32]),
    .D(n69_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_31_s0 (
    .Q(count[31]),
    .D(n6_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_30_s0 (
    .Q(count[30]),
    .D(n7_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_29_s0 (
    .Q(count[29]),
    .D(n8_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_28_s0 (
    .Q(count[28]),
    .D(n9_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_27_s0 (
    .Q(count[27]),
    .D(n10_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_26_s0 (
    .Q(count[26]),
    .D(n11_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_25_s0 (
    .Q(count[25]),
    .D(n12_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_24_s0 (
    .Q(count[24]),
    .D(n13_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_23_s0 (
    .Q(count[23]),
    .D(n14_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_22_s0 (
    .Q(count[22]),
    .D(n15_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_21_s0 (
    .Q(count[21]),
    .D(n16_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_20_s0 (
    .Q(count[20]),
    .D(n17_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_19_s0 (
    .Q(count[19]),
    .D(n18_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_18_s0 (
    .Q(count[18]),
    .D(n19_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_17_s0 (
    .Q(count[17]),
    .D(n20_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_16_s0 (
    .Q(count[16]),
    .D(n21_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_15_s0 (
    .Q(count[15]),
    .D(n22_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_14_s0 (
    .Q(count[14]),
    .D(n23_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_13_s0 (
    .Q(count[13]),
    .D(n24_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_12_s0 (
    .Q(count[12]),
    .D(n25_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_11_s0 (
    .Q(count[11]),
    .D(n26_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_10_s0 (
    .Q(count[10]),
    .D(n27_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_9_s0 (
    .Q(count[9]),
    .D(n28_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_8_s0 (
    .Q(count[8]),
    .D(n29_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_7_s0 (
    .Q(count[7]),
    .D(n30_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_6_s0 (
    .Q(count[6]),
    .D(n31_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_5_s0 (
    .Q(count[5]),
    .D(n32_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_4_s0 (
    .Q(count[4]),
    .D(n33_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_3_s0 (
    .Q(count[3]),
    .D(n34_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_2_s0 (
    .Q(count[2]),
    .D(n35_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_1_s0 (
    .Q(count[1]),
    .D(n36_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_0_s0 (
    .Q(count[0]),
    .D(n37_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC carry_0_s0 (
    .Q(carry[0]),
    .D(inc_lo_31_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_63_s0 (
    .Q(count[63]),
    .D(n38_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_cnt */
module neorv32_prim_cnt_0 (
  clk_i_d,
  n4_6,
  n6845_5,
  \ctrl.csr_we_Z ,
  n6_7,
  \ctrl.csr_wdata_Z ,
  cnt_inc,
  \ctrl.csr_addr_Z ,
  count
)
;
input clk_i_d;
input n4_6;
input n6845_5;
input \ctrl.csr_we_Z ;
input n6_7;
input [31:0] \ctrl.csr_wdata_Z ;
input [2:2] cnt_inc;
input [7:7] \ctrl.csr_addr_Z ;
output [63:0] count;
wire n6_3;
wire n7_3;
wire n8_3;
wire n9_3;
wire n10_3;
wire n11_3;
wire n12_3;
wire n13_3;
wire n14_3;
wire n15_3;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n24_3;
wire n25_3;
wire n26_3;
wire n27_3;
wire n28_3;
wire n29_3;
wire n30_3;
wire n31_3;
wire n32_3;
wire n33_3;
wire n34_3;
wire n35_3;
wire n36_3;
wire n37_3;
wire n38_3;
wire n39_3;
wire n40_3;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire n47_3;
wire n48_3;
wire n49_3;
wire n50_3;
wire n51_3;
wire n52_3;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n58_3;
wire n59_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_3;
wire n68_3;
wire n69_3;
wire inc_lo_31_8;
wire n6_4;
wire n7_4;
wire n8_4;
wire n9_4;
wire n10_4;
wire n11_4;
wire n12_4;
wire n14_4;
wire n15_4;
wire n16_4;
wire n17_4;
wire n18_4;
wire n19_4;
wire n20_4;
wire n21_4;
wire n22_4;
wire n23_4;
wire n24_4;
wire n25_4;
wire n26_4;
wire n27_4;
wire n28_4;
wire n29_4;
wire n30_4;
wire n31_4;
wire n32_4;
wire n33_4;
wire n34_4;
wire n36_4;
wire n38_4;
wire n39_4;
wire n40_4;
wire n41_4;
wire n42_4;
wire n43_4;
wire n44_4;
wire n45_4;
wire n46_4;
wire n47_4;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n62_4;
wire n65_4;
wire n66_4;
wire n68_4;
wire inc_lo_31_9;
wire n6_6;
wire n8_5;
wire n12_5;
wire n12_6;
wire n14_6;
wire n16_5;
wire n17_5;
wire n19_5;
wire n39_5;
wire n39_6;
wire n42_5;
wire n45_5;
wire n48_5;
wire n48_6;
wire n49_5;
wire n60_5;
wire n60_6;
wire n39_7;
wire n35_6;
wire n67_6;
wire n6_9;
wire n13_6;
wire n44_7;
wire n43_8;
wire n64_6;
wire n63_6;
wire n38_7;
wire n6_11;
wire n16_8;
wire n14_8;
wire n43_10;
wire n40_7;
wire n61_6;
wire [0:0] carry;
wire VCC;
wire GND;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(\ctrl.csr_wdata_Z [31]),
    .I1(count[31]),
    .I2(n6_4),
    .I3(n6_11) 
);
defparam n6_s0.INIT=16'hAA3C;
  LUT3 n7_s0 (
    .F(n7_3),
    .I0(n7_4),
    .I1(\ctrl.csr_wdata_Z [30]),
    .I2(n6_11) 
);
defparam n7_s0.INIT=8'hCA;
  LUT4 n8_s0 (
    .F(n8_3),
    .I0(\ctrl.csr_wdata_Z [29]),
    .I1(count[29]),
    .I2(n8_4),
    .I3(n6_11) 
);
defparam n8_s0.INIT=16'hAA3C;
  LUT3 n9_s0 (
    .F(n9_3),
    .I0(n9_4),
    .I1(\ctrl.csr_wdata_Z [28]),
    .I2(n6_11) 
);
defparam n9_s0.INIT=8'hCA;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(\ctrl.csr_wdata_Z [27]),
    .I1(count[27]),
    .I2(n10_4),
    .I3(n6_11) 
);
defparam n10_s0.INIT=16'hAA3C;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(n11_4),
    .I1(\ctrl.csr_wdata_Z [26]),
    .I2(n6_11) 
);
defparam n11_s0.INIT=8'hCA;
  LUT4 n12_s0 (
    .F(n12_3),
    .I0(\ctrl.csr_wdata_Z [25]),
    .I1(count[25]),
    .I2(n12_4),
    .I3(n6_11) 
);
defparam n12_s0.INIT=16'hAA3C;
  LUT4 n13_s0 (
    .F(n13_3),
    .I0(\ctrl.csr_wdata_Z [24]),
    .I1(count[24]),
    .I2(n13_6),
    .I3(n6_11) 
);
defparam n13_s0.INIT=16'hAA3C;
  LUT4 n14_s0 (
    .F(n14_3),
    .I0(\ctrl.csr_wdata_Z [23]),
    .I1(count[23]),
    .I2(n14_4),
    .I3(n6_11) 
);
defparam n14_s0.INIT=16'hAA3C;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(n15_4),
    .I1(\ctrl.csr_wdata_Z [22]),
    .I2(n6_11) 
);
defparam n15_s0.INIT=8'hCA;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(\ctrl.csr_wdata_Z [21]),
    .I2(n6_11) 
);
defparam n16_s0.INIT=8'hCA;
  LUT3 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(\ctrl.csr_wdata_Z [20]),
    .I2(n6_11) 
);
defparam n17_s0.INIT=8'hCA;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(\ctrl.csr_wdata_Z [19]),
    .I2(n6_11) 
);
defparam n18_s0.INIT=8'hCA;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(\ctrl.csr_wdata_Z [18]),
    .I1(count[18]),
    .I2(n19_4),
    .I3(n6_11) 
);
defparam n19_s0.INIT=16'hAA3C;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(\ctrl.csr_wdata_Z [17]),
    .I2(n6_11) 
);
defparam n20_s0.INIT=8'hCA;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(\ctrl.csr_wdata_Z [16]),
    .I2(n6_11) 
);
defparam n21_s0.INIT=8'hCA;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(\ctrl.csr_wdata_Z [15]),
    .I2(n6_11) 
);
defparam n22_s0.INIT=8'hCA;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(\ctrl.csr_wdata_Z [14]),
    .I2(n6_11) 
);
defparam n23_s0.INIT=8'hCA;
  LUT3 n24_s0 (
    .F(n24_3),
    .I0(n24_4),
    .I1(\ctrl.csr_wdata_Z [13]),
    .I2(n6_11) 
);
defparam n24_s0.INIT=8'hCA;
  LUT4 n25_s0 (
    .F(n25_3),
    .I0(\ctrl.csr_wdata_Z [12]),
    .I1(count[12]),
    .I2(n25_4),
    .I3(n6_11) 
);
defparam n25_s0.INIT=16'hAA3C;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(n26_4),
    .I1(\ctrl.csr_wdata_Z [11]),
    .I2(n6_11) 
);
defparam n26_s0.INIT=8'hCA;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(n27_4),
    .I1(\ctrl.csr_wdata_Z [10]),
    .I2(n6_11) 
);
defparam n27_s0.INIT=8'hCA;
  LUT4 n28_s0 (
    .F(n28_3),
    .I0(\ctrl.csr_wdata_Z [9]),
    .I1(count[9]),
    .I2(n28_4),
    .I3(n6_11) 
);
defparam n28_s0.INIT=16'hAA3C;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(n29_4),
    .I1(\ctrl.csr_wdata_Z [8]),
    .I2(n6_11) 
);
defparam n29_s0.INIT=8'hCA;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(n30_4),
    .I1(\ctrl.csr_wdata_Z [7]),
    .I2(n6_11) 
);
defparam n30_s0.INIT=8'hCA;
  LUT4 n31_s0 (
    .F(n31_3),
    .I0(\ctrl.csr_wdata_Z [6]),
    .I1(count[6]),
    .I2(n31_4),
    .I3(n6_11) 
);
defparam n31_s0.INIT=16'hAA3C;
  LUT3 n32_s0 (
    .F(n32_3),
    .I0(n32_4),
    .I1(\ctrl.csr_wdata_Z [5]),
    .I2(n6_11) 
);
defparam n32_s0.INIT=8'hCA;
  LUT3 n33_s0 (
    .F(n33_3),
    .I0(n33_4),
    .I1(\ctrl.csr_wdata_Z [4]),
    .I2(n6_11) 
);
defparam n33_s0.INIT=8'hCA;
  LUT4 n34_s0 (
    .F(n34_3),
    .I0(\ctrl.csr_wdata_Z [3]),
    .I1(count[3]),
    .I2(n34_4),
    .I3(n6_11) 
);
defparam n34_s0.INIT=16'hAA3C;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(n35_6),
    .I1(\ctrl.csr_wdata_Z [2]),
    .I2(n6_11) 
);
defparam n35_s0.INIT=8'hCA;
  LUT4 n36_s0 (
    .F(n36_3),
    .I0(\ctrl.csr_wdata_Z [1]),
    .I1(count[1]),
    .I2(n36_4),
    .I3(n6_11) 
);
defparam n36_s0.INIT=16'hAA3C;
  LUT4 n37_s0 (
    .F(n37_3),
    .I0(\ctrl.csr_wdata_Z [0]),
    .I1(count[0]),
    .I2(cnt_inc[2]),
    .I3(n6_11) 
);
defparam n37_s0.INIT=16'hAA3C;
  LUT3 n38_s0 (
    .F(n38_3),
    .I0(n38_4),
    .I1(\ctrl.csr_wdata_Z [31]),
    .I2(n38_7) 
);
defparam n38_s0.INIT=8'hCA;
  LUT4 n39_s0 (
    .F(n39_3),
    .I0(\ctrl.csr_wdata_Z [30]),
    .I1(count[62]),
    .I2(n39_4),
    .I3(n38_7) 
);
defparam n39_s0.INIT=16'hAA3C;
  LUT4 n40_s0 (
    .F(n40_3),
    .I0(\ctrl.csr_wdata_Z [29]),
    .I1(count[61]),
    .I2(n40_4),
    .I3(n38_7) 
);
defparam n40_s0.INIT=16'hAA3C;
  LUT4 n41_s0 (
    .F(n41_3),
    .I0(\ctrl.csr_wdata_Z [28]),
    .I1(count[60]),
    .I2(n41_4),
    .I3(n38_7) 
);
defparam n41_s0.INIT=16'hAA3C;
  LUT3 n42_s0 (
    .F(n42_3),
    .I0(n42_4),
    .I1(\ctrl.csr_wdata_Z [27]),
    .I2(n38_7) 
);
defparam n42_s0.INIT=8'hCA;
  LUT4 n43_s0 (
    .F(n43_3),
    .I0(\ctrl.csr_wdata_Z [26]),
    .I1(count[58]),
    .I2(n43_4),
    .I3(n38_7) 
);
defparam n43_s0.INIT=16'hAA3C;
  LUT3 n44_s0 (
    .F(n44_3),
    .I0(n44_4),
    .I1(\ctrl.csr_wdata_Z [25]),
    .I2(n38_7) 
);
defparam n44_s0.INIT=8'hCA;
  LUT4 n45_s0 (
    .F(n45_3),
    .I0(\ctrl.csr_wdata_Z [24]),
    .I1(count[56]),
    .I2(n45_4),
    .I3(n38_7) 
);
defparam n45_s0.INIT=16'hAA3C;
  LUT4 n46_s0 (
    .F(n46_3),
    .I0(\ctrl.csr_wdata_Z [23]),
    .I1(count[55]),
    .I2(n46_4),
    .I3(n38_7) 
);
defparam n46_s0.INIT=16'hAA3C;
  LUT3 n47_s0 (
    .F(n47_3),
    .I0(n47_4),
    .I1(\ctrl.csr_wdata_Z [22]),
    .I2(n38_7) 
);
defparam n47_s0.INIT=8'hCA;
  LUT4 n48_s0 (
    .F(n48_3),
    .I0(\ctrl.csr_wdata_Z [21]),
    .I1(count[53]),
    .I2(n48_4),
    .I3(n38_7) 
);
defparam n48_s0.INIT=16'hAA3C;
  LUT3 n49_s0 (
    .F(n49_3),
    .I0(n49_4),
    .I1(\ctrl.csr_wdata_Z [20]),
    .I2(n38_7) 
);
defparam n49_s0.INIT=8'hCA;
  LUT3 n50_s0 (
    .F(n50_3),
    .I0(n50_4),
    .I1(\ctrl.csr_wdata_Z [19]),
    .I2(n38_7) 
);
defparam n50_s0.INIT=8'hCA;
  LUT4 n51_s0 (
    .F(n51_3),
    .I0(\ctrl.csr_wdata_Z [18]),
    .I1(count[50]),
    .I2(n51_4),
    .I3(n38_7) 
);
defparam n51_s0.INIT=16'hAA3C;
  LUT3 n52_s0 (
    .F(n52_3),
    .I0(n52_4),
    .I1(\ctrl.csr_wdata_Z [17]),
    .I2(n38_7) 
);
defparam n52_s0.INIT=8'hCA;
  LUT3 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(\ctrl.csr_wdata_Z [16]),
    .I2(n38_7) 
);
defparam n53_s0.INIT=8'hCA;
  LUT3 n54_s0 (
    .F(n54_3),
    .I0(n54_4),
    .I1(\ctrl.csr_wdata_Z [15]),
    .I2(n38_7) 
);
defparam n54_s0.INIT=8'hCA;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(n55_4),
    .I1(\ctrl.csr_wdata_Z [14]),
    .I2(n38_7) 
);
defparam n55_s0.INIT=8'hCA;
  LUT3 n56_s0 (
    .F(n56_3),
    .I0(n56_4),
    .I1(\ctrl.csr_wdata_Z [13]),
    .I2(n38_7) 
);
defparam n56_s0.INIT=8'hCA;
  LUT4 n57_s0 (
    .F(n57_3),
    .I0(\ctrl.csr_wdata_Z [12]),
    .I1(count[44]),
    .I2(n57_4),
    .I3(n38_7) 
);
defparam n57_s0.INIT=16'hAA3C;
  LUT3 n58_s0 (
    .F(n58_3),
    .I0(n58_4),
    .I1(\ctrl.csr_wdata_Z [11]),
    .I2(n38_7) 
);
defparam n58_s0.INIT=8'hCA;
  LUT3 n59_s0 (
    .F(n59_3),
    .I0(n59_4),
    .I1(\ctrl.csr_wdata_Z [10]),
    .I2(n38_7) 
);
defparam n59_s0.INIT=8'hCA;
  LUT4 n60_s0 (
    .F(n60_3),
    .I0(\ctrl.csr_wdata_Z [9]),
    .I1(count[41]),
    .I2(n60_4),
    .I3(n38_7) 
);
defparam n60_s0.INIT=16'hAA3C;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(n61_6),
    .I1(\ctrl.csr_wdata_Z [8]),
    .I2(n38_7) 
);
defparam n61_s0.INIT=8'hCA;
  LUT4 n62_s0 (
    .F(n62_3),
    .I0(\ctrl.csr_wdata_Z [7]),
    .I1(count[39]),
    .I2(n62_4),
    .I3(n38_7) 
);
defparam n62_s0.INIT=16'hAA3C;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(\ctrl.csr_wdata_Z [6]),
    .I1(count[38]),
    .I2(n63_6),
    .I3(n38_7) 
);
defparam n63_s0.INIT=16'hAA3C;
  LUT3 n64_s0 (
    .F(n64_3),
    .I0(n64_6),
    .I1(\ctrl.csr_wdata_Z [5]),
    .I2(n38_7) 
);
defparam n64_s0.INIT=8'hCA;
  LUT3 n65_s0 (
    .F(n65_3),
    .I0(n65_4),
    .I1(\ctrl.csr_wdata_Z [4]),
    .I2(n38_7) 
);
defparam n65_s0.INIT=8'hCA;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(\ctrl.csr_wdata_Z [3]),
    .I1(count[35]),
    .I2(n66_4),
    .I3(n38_7) 
);
defparam n66_s0.INIT=16'hAA3C;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(n67_6),
    .I1(\ctrl.csr_wdata_Z [2]),
    .I2(n38_7) 
);
defparam n67_s0.INIT=8'hCA;
  LUT4 n68_s0 (
    .F(n68_3),
    .I0(\ctrl.csr_wdata_Z [1]),
    .I1(count[33]),
    .I2(n68_4),
    .I3(n38_7) 
);
defparam n68_s0.INIT=16'hAA3C;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(\ctrl.csr_wdata_Z [0]),
    .I1(count[32]),
    .I2(carry[0]),
    .I3(n38_7) 
);
defparam n69_s0.INIT=16'hAA3C;
  LUT4 inc_lo_31_s3 (
    .F(inc_lo_31_8),
    .I0(count[30]),
    .I1(count[31]),
    .I2(inc_lo_31_9),
    .I3(n12_4) 
);
defparam inc_lo_31_s3.INIT=16'h8000;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(count[30]),
    .I1(inc_lo_31_9),
    .I2(n25_4),
    .I3(n6_6) 
);
defparam n6_s1.INIT=16'h8000;
  LUT4 n7_s1 (
    .F(n7_4),
    .I0(inc_lo_31_9),
    .I1(n25_4),
    .I2(n6_6),
    .I3(count[30]) 
);
defparam n7_s1.INIT=16'h7F80;
  LUT4 n8_s1 (
    .F(n8_4),
    .I0(count[28]),
    .I1(n8_5),
    .I2(n25_4),
    .I3(n6_6) 
);
defparam n8_s1.INIT=16'h8000;
  LUT4 n9_s1 (
    .F(n9_4),
    .I0(n8_5),
    .I1(n25_4),
    .I2(n6_6),
    .I3(count[28]) 
);
defparam n9_s1.INIT=16'h7F80;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(count[25]),
    .I1(count[26]),
    .I2(n25_4),
    .I3(n6_6) 
);
defparam n10_s1.INIT=16'h8000;
  LUT4 n11_s1 (
    .F(n11_4),
    .I0(count[25]),
    .I1(n25_4),
    .I2(n6_6),
    .I3(count[26]) 
);
defparam n11_s1.INIT=16'h7F80;
  LUT4 n12_s1 (
    .F(n12_4),
    .I0(count[24]),
    .I1(n25_4),
    .I2(n12_5),
    .I3(n12_6) 
);
defparam n12_s1.INIT=16'h8000;
  LUT4 n14_s1 (
    .F(n14_4),
    .I0(count[22]),
    .I1(n25_4),
    .I2(n14_8),
    .I3(n14_6) 
);
defparam n14_s1.INIT=16'h8000;
  LUT3 n15_s1 (
    .F(n15_4),
    .I0(n25_4),
    .I1(n12_6),
    .I2(count[22]) 
);
defparam n15_s1.INIT=8'h78;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(n25_4),
    .I1(n16_5),
    .I2(n16_8),
    .I3(count[21]) 
);
defparam n16_s1.INIT=16'h7F80;
  LUT4 n17_s1 (
    .F(n17_4),
    .I0(count[19]),
    .I1(n25_4),
    .I2(n17_5),
    .I3(count[20]) 
);
defparam n17_s1.INIT=16'h7F80;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(n25_4),
    .I1(n17_5),
    .I2(count[19]) 
);
defparam n18_s1.INIT=8'h78;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(count[17]),
    .I1(n25_4),
    .I2(n19_5),
    .I3(n14_6) 
);
defparam n19_s1.INIT=16'h8000;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(n25_4),
    .I1(n16_8),
    .I2(count[17]) 
);
defparam n20_s1.INIT=8'h78;
  LUT4 n21_s1 (
    .F(n21_4),
    .I0(count[15]),
    .I1(n25_4),
    .I2(n14_6),
    .I3(count[16]) 
);
defparam n21_s1.INIT=16'h7F80;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(n25_4),
    .I1(n14_6),
    .I2(count[15]) 
);
defparam n22_s1.INIT=8'h78;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(count[12]),
    .I1(count[13]),
    .I2(n25_4),
    .I3(count[14]) 
);
defparam n23_s1.INIT=16'h7F80;
  LUT3 n24_s1 (
    .F(n24_4),
    .I0(count[12]),
    .I1(n25_4),
    .I2(count[13]) 
);
defparam n24_s1.INIT=8'h78;
  LUT4 n25_s1 (
    .F(n25_4),
    .I0(count[9]),
    .I1(count[10]),
    .I2(count[11]),
    .I3(n28_4) 
);
defparam n25_s1.INIT=16'h8000;
  LUT4 n26_s1 (
    .F(n26_4),
    .I0(count[9]),
    .I1(count[10]),
    .I2(n28_4),
    .I3(count[11]) 
);
defparam n26_s1.INIT=16'h7F80;
  LUT3 n27_s1 (
    .F(n27_4),
    .I0(count[9]),
    .I1(n28_4),
    .I2(count[10]) 
);
defparam n27_s1.INIT=8'h78;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(count[6]),
    .I1(count[7]),
    .I2(count[8]),
    .I3(n31_4) 
);
defparam n28_s1.INIT=16'h8000;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(count[6]),
    .I1(count[7]),
    .I2(n31_4),
    .I3(count[8]) 
);
defparam n29_s1.INIT=16'h7F80;
  LUT3 n30_s1 (
    .F(n30_4),
    .I0(count[6]),
    .I1(n31_4),
    .I2(count[7]) 
);
defparam n30_s1.INIT=8'h78;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(count[3]),
    .I1(count[4]),
    .I2(count[5]),
    .I3(n34_4) 
);
defparam n31_s1.INIT=16'h8000;
  LUT4 n32_s1 (
    .F(n32_4),
    .I0(count[3]),
    .I1(count[4]),
    .I2(n34_4),
    .I3(count[5]) 
);
defparam n32_s1.INIT=16'h7F80;
  LUT3 n33_s1 (
    .F(n33_4),
    .I0(count[3]),
    .I1(n34_4),
    .I2(count[4]) 
);
defparam n33_s1.INIT=8'h78;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(count[0]),
    .I1(cnt_inc[2]),
    .I2(count[1]),
    .I3(count[2]) 
);
defparam n34_s1.INIT=16'h8000;
  LUT2 n36_s1 (
    .F(n36_4),
    .I0(count[0]),
    .I1(cnt_inc[2]) 
);
defparam n36_s1.INIT=4'h8;
  LUT3 n38_s1 (
    .F(n38_4),
    .I0(count[62]),
    .I1(n39_4),
    .I2(count[63]) 
);
defparam n38_s1.INIT=8'h78;
  LUT3 n39_s1 (
    .F(n39_4),
    .I0(n39_5),
    .I1(n57_4),
    .I2(n39_6) 
);
defparam n39_s1.INIT=8'h80;
  LUT4 n40_s1 (
    .F(n40_4),
    .I0(count[60]),
    .I1(n40_7),
    .I2(n57_4),
    .I3(n39_6) 
);
defparam n40_s1.INIT=16'h8000;
  LUT3 n41_s1 (
    .F(n41_4),
    .I0(n40_7),
    .I1(n57_4),
    .I2(n39_6) 
);
defparam n41_s1.INIT=8'h80;
  LUT4 n42_s1 (
    .F(n42_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(n39_6),
    .I3(count[59]) 
);
defparam n42_s1.INIT=16'h7F80;
  LUT4 n43_s1 (
    .F(n43_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(n43_8),
    .I3(n43_10) 
);
defparam n43_s1.INIT=16'h8000;
  LUT4 n44_s1 (
    .F(n44_4),
    .I0(n57_4),
    .I1(n43_10),
    .I2(n44_7),
    .I3(count[57]) 
);
defparam n44_s1.INIT=16'h7F80;
  LUT4 n45_s1 (
    .F(n45_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(n45_5),
    .I3(n43_10) 
);
defparam n45_s1.INIT=16'h8000;
  LUT4 n46_s1 (
    .F(n46_4),
    .I0(count[54]),
    .I1(n42_5),
    .I2(n57_4),
    .I3(n43_10) 
);
defparam n46_s1.INIT=16'h8000;
  LUT4 n47_s1 (
    .F(n47_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(n43_10),
    .I3(count[54]) 
);
defparam n47_s1.INIT=16'h7F80;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(n48_5),
    .I3(n48_6) 
);
defparam n48_s1.INIT=16'h8000;
  LUT4 n49_s1 (
    .F(n49_4),
    .I0(count[51]),
    .I1(n57_4),
    .I2(n49_5),
    .I3(count[52]) 
);
defparam n49_s1.INIT=16'h7F80;
  LUT3 n50_s1 (
    .F(n50_4),
    .I0(n57_4),
    .I1(n49_5),
    .I2(count[51]) 
);
defparam n50_s1.INIT=8'h78;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(count[49]),
    .I1(n42_5),
    .I2(n57_4),
    .I3(n48_6) 
);
defparam n51_s1.INIT=16'h8000;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(n48_6),
    .I3(count[49]) 
);
defparam n52_s1.INIT=16'h7F80;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(count[47]),
    .I1(n42_5),
    .I2(n57_4),
    .I3(count[48]) 
);
defparam n53_s1.INIT=16'h7F80;
  LUT3 n54_s1 (
    .F(n54_4),
    .I0(n42_5),
    .I1(n57_4),
    .I2(count[47]) 
);
defparam n54_s1.INIT=8'h78;
  LUT4 n55_s1 (
    .F(n55_4),
    .I0(count[44]),
    .I1(count[45]),
    .I2(n57_4),
    .I3(count[46]) 
);
defparam n55_s1.INIT=16'h7F80;
  LUT3 n56_s1 (
    .F(n56_4),
    .I0(count[44]),
    .I1(n57_4),
    .I2(count[45]) 
);
defparam n56_s1.INIT=8'h78;
  LUT4 n57_s1 (
    .F(n57_4),
    .I0(count[41]),
    .I1(count[42]),
    .I2(count[43]),
    .I3(n60_4) 
);
defparam n57_s1.INIT=16'h8000;
  LUT4 n58_s1 (
    .F(n58_4),
    .I0(count[41]),
    .I1(count[42]),
    .I2(n60_4),
    .I3(count[43]) 
);
defparam n58_s1.INIT=16'h7F80;
  LUT3 n59_s1 (
    .F(n59_4),
    .I0(count[41]),
    .I1(n60_4),
    .I2(count[42]) 
);
defparam n59_s1.INIT=8'h78;
  LUT4 n60_s1 (
    .F(n60_4),
    .I0(count[37]),
    .I1(n66_4),
    .I2(n60_5),
    .I3(n60_6) 
);
defparam n60_s1.INIT=16'h8000;
  LUT2 n62_s1 (
    .F(n62_4),
    .I0(count[38]),
    .I1(n63_6) 
);
defparam n62_s1.INIT=4'h8;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(count[35]),
    .I1(n66_4),
    .I2(count[36]) 
);
defparam n65_s1.INIT=8'h78;
  LUT4 n66_s1 (
    .F(n66_4),
    .I0(count[32]),
    .I1(carry[0]),
    .I2(count[33]),
    .I3(count[34]) 
);
defparam n66_s1.INIT=16'h8000;
  LUT2 n68_s1 (
    .F(n68_4),
    .I0(count[32]),
    .I1(carry[0]) 
);
defparam n68_s1.INIT=4'h8;
  LUT3 inc_lo_31_s4 (
    .F(inc_lo_31_9),
    .I0(count[28]),
    .I1(count[29]),
    .I2(n8_5) 
);
defparam inc_lo_31_s4.INIT=8'h80;
  LUT4 n6_s3 (
    .F(n6_6),
    .I0(count[14]),
    .I1(count[24]),
    .I2(n14_8),
    .I3(n6_9) 
);
defparam n6_s3.INIT=16'h8000;
  LUT3 n8_s2 (
    .F(n8_5),
    .I0(count[25]),
    .I1(count[26]),
    .I2(count[27]) 
);
defparam n8_s2.INIT=8'h80;
  LUT2 n12_s2 (
    .F(n12_5),
    .I0(count[22]),
    .I1(count[23]) 
);
defparam n12_s2.INIT=4'h8;
  LUT3 n12_s3 (
    .F(n12_6),
    .I0(count[21]),
    .I1(n16_5),
    .I2(n16_8) 
);
defparam n12_s3.INIT=8'h80;
  LUT3 n14_s3 (
    .F(n14_6),
    .I0(count[12]),
    .I1(count[13]),
    .I2(count[14]) 
);
defparam n14_s3.INIT=8'h80;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(count[17]),
    .I1(count[18]),
    .I2(count[19]),
    .I3(count[20]) 
);
defparam n16_s2.INIT=16'h8000;
  LUT4 n17_s2 (
    .F(n17_5),
    .I0(count[17]),
    .I1(count[18]),
    .I2(n19_5),
    .I3(n14_6) 
);
defparam n17_s2.INIT=16'h8000;
  LUT2 n19_s2 (
    .F(n19_5),
    .I0(count[15]),
    .I1(count[16]) 
);
defparam n19_s2.INIT=4'h8;
  LUT3 n39_s2 (
    .F(n39_5),
    .I0(count[60]),
    .I1(count[61]),
    .I2(n40_7) 
);
defparam n39_s2.INIT=8'h80;
  LUT4 n39_s3 (
    .F(n39_6),
    .I0(n43_8),
    .I1(n48_5),
    .I2(n48_6),
    .I3(n39_7) 
);
defparam n39_s3.INIT=16'h8000;
  LUT3 n42_s2 (
    .F(n42_5),
    .I0(count[44]),
    .I1(count[45]),
    .I2(count[46]) 
);
defparam n42_s2.INIT=8'h80;
  LUT2 n45_s2 (
    .F(n45_5),
    .I0(count[54]),
    .I1(count[55]) 
);
defparam n45_s2.INIT=4'h8;
  LUT4 n48_s2 (
    .F(n48_5),
    .I0(count[49]),
    .I1(count[50]),
    .I2(count[51]),
    .I3(count[52]) 
);
defparam n48_s2.INIT=16'h8000;
  LUT2 n48_s3 (
    .F(n48_6),
    .I0(count[47]),
    .I1(count[48]) 
);
defparam n48_s3.INIT=4'h8;
  LUT4 n49_s2 (
    .F(n49_5),
    .I0(count[49]),
    .I1(count[50]),
    .I2(n42_5),
    .I3(n48_6) 
);
defparam n49_s2.INIT=16'h8000;
  LUT2 n60_s2 (
    .F(n60_5),
    .I0(count[35]),
    .I1(count[36]) 
);
defparam n60_s2.INIT=4'h8;
  LUT3 n60_s3 (
    .F(n60_6),
    .I0(count[38]),
    .I1(count[39]),
    .I2(count[40]) 
);
defparam n60_s3.INIT=8'h80;
  LUT2 n39_s4 (
    .F(n39_7),
    .I0(count[53]),
    .I1(count[58]) 
);
defparam n39_s4.INIT=4'h8;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(count[1]),
    .I1(count[0]),
    .I2(cnt_inc[2]),
    .I3(count[2]) 
);
defparam n35_s2.INIT=16'h7F80;
  LUT4 n67_s2 (
    .F(n67_6),
    .I0(count[33]),
    .I1(count[32]),
    .I2(carry[0]),
    .I3(count[34]) 
);
defparam n67_s2.INIT=16'h7F80;
  LUT4 n6_s5 (
    .F(n6_9),
    .I0(count[12]),
    .I1(count[13]),
    .I2(count[22]),
    .I3(count[23]) 
);
defparam n6_s5.INIT=16'h8000;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(n25_4),
    .I1(count[22]),
    .I2(count[23]),
    .I3(n12_6) 
);
defparam n13_s2.INIT=16'h8000;
  LUT4 n44_s3 (
    .F(n44_7),
    .I0(count[56]),
    .I1(n42_5),
    .I2(count[54]),
    .I3(count[55]) 
);
defparam n44_s3.INIT=16'h8000;
  LUT4 n43_s4 (
    .F(n43_8),
    .I0(count[56]),
    .I1(count[57]),
    .I2(count[54]),
    .I3(count[55]) 
);
defparam n43_s4.INIT=16'h8000;
  LUT4 n64_s2 (
    .F(n64_6),
    .I0(n66_4),
    .I1(count[35]),
    .I2(count[36]),
    .I3(count[37]) 
);
defparam n64_s2.INIT=16'h7F80;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(count[37]),
    .I1(n66_4),
    .I2(count[35]),
    .I3(count[36]) 
);
defparam n63_s2.INIT=16'h8000;
  LUT4 n38_s3 (
    .F(n38_7),
    .I0(\ctrl.csr_addr_Z [7]),
    .I1(n6845_5),
    .I2(\ctrl.csr_we_Z ),
    .I3(n6_7) 
);
defparam n38_s3.INIT=16'h8000;
  LUT4 n6_s6 (
    .F(n6_11),
    .I0(\ctrl.csr_addr_Z [7]),
    .I1(n6845_5),
    .I2(\ctrl.csr_we_Z ),
    .I3(n6_7) 
);
defparam n6_s6.INIT=16'h4000;
  LUT3 n16_s4 (
    .F(n16_8),
    .I0(count[15]),
    .I1(count[16]),
    .I2(n14_6) 
);
defparam n16_s4.INIT=8'h80;
  LUT4 n14_s4 (
    .F(n14_8),
    .I0(count[21]),
    .I1(count[15]),
    .I2(count[16]),
    .I3(n16_5) 
);
defparam n14_s4.INIT=16'h8000;
  LUT4 n43_s5 (
    .F(n43_10),
    .I0(count[53]),
    .I1(n48_5),
    .I2(count[47]),
    .I3(count[48]) 
);
defparam n43_s5.INIT=16'h8000;
  LUT4 n40_s3 (
    .F(n40_7),
    .I0(count[59]),
    .I1(count[44]),
    .I2(count[45]),
    .I3(count[46]) 
);
defparam n40_s3.INIT=16'h8000;
  LUT4 n61_s2 (
    .F(n61_6),
    .I0(count[39]),
    .I1(count[38]),
    .I2(n63_6),
    .I3(count[40]) 
);
defparam n61_s2.INIT=16'h7F80;
  DFFC count_62_s0 (
    .Q(count[62]),
    .D(n39_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_61_s0 (
    .Q(count[61]),
    .D(n40_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_60_s0 (
    .Q(count[60]),
    .D(n41_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_59_s0 (
    .Q(count[59]),
    .D(n42_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_58_s0 (
    .Q(count[58]),
    .D(n43_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_57_s0 (
    .Q(count[57]),
    .D(n44_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_56_s0 (
    .Q(count[56]),
    .D(n45_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_55_s0 (
    .Q(count[55]),
    .D(n46_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_54_s0 (
    .Q(count[54]),
    .D(n47_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_53_s0 (
    .Q(count[53]),
    .D(n48_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_52_s0 (
    .Q(count[52]),
    .D(n49_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_51_s0 (
    .Q(count[51]),
    .D(n50_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_50_s0 (
    .Q(count[50]),
    .D(n51_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_49_s0 (
    .Q(count[49]),
    .D(n52_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_48_s0 (
    .Q(count[48]),
    .D(n53_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_47_s0 (
    .Q(count[47]),
    .D(n54_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_46_s0 (
    .Q(count[46]),
    .D(n55_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_45_s0 (
    .Q(count[45]),
    .D(n56_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_44_s0 (
    .Q(count[44]),
    .D(n57_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_43_s0 (
    .Q(count[43]),
    .D(n58_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_42_s0 (
    .Q(count[42]),
    .D(n59_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_41_s0 (
    .Q(count[41]),
    .D(n60_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_40_s0 (
    .Q(count[40]),
    .D(n61_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_39_s0 (
    .Q(count[39]),
    .D(n62_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_38_s0 (
    .Q(count[38]),
    .D(n63_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_37_s0 (
    .Q(count[37]),
    .D(n64_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_36_s0 (
    .Q(count[36]),
    .D(n65_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_35_s0 (
    .Q(count[35]),
    .D(n66_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_34_s0 (
    .Q(count[34]),
    .D(n67_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_33_s0 (
    .Q(count[33]),
    .D(n68_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_32_s0 (
    .Q(count[32]),
    .D(n69_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_31_s0 (
    .Q(count[31]),
    .D(n6_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_30_s0 (
    .Q(count[30]),
    .D(n7_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_29_s0 (
    .Q(count[29]),
    .D(n8_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_28_s0 (
    .Q(count[28]),
    .D(n9_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_27_s0 (
    .Q(count[27]),
    .D(n10_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_26_s0 (
    .Q(count[26]),
    .D(n11_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_25_s0 (
    .Q(count[25]),
    .D(n12_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_24_s0 (
    .Q(count[24]),
    .D(n13_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_23_s0 (
    .Q(count[23]),
    .D(n14_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_22_s0 (
    .Q(count[22]),
    .D(n15_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_21_s0 (
    .Q(count[21]),
    .D(n16_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_20_s0 (
    .Q(count[20]),
    .D(n17_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_19_s0 (
    .Q(count[19]),
    .D(n18_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_18_s0 (
    .Q(count[18]),
    .D(n19_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_17_s0 (
    .Q(count[17]),
    .D(n20_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_16_s0 (
    .Q(count[16]),
    .D(n21_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_15_s0 (
    .Q(count[15]),
    .D(n22_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_14_s0 (
    .Q(count[14]),
    .D(n23_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_13_s0 (
    .Q(count[13]),
    .D(n24_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_12_s0 (
    .Q(count[12]),
    .D(n25_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_11_s0 (
    .Q(count[11]),
    .D(n26_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_10_s0 (
    .Q(count[10]),
    .D(n27_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_9_s0 (
    .Q(count[9]),
    .D(n28_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_8_s0 (
    .Q(count[8]),
    .D(n29_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_7_s0 (
    .Q(count[7]),
    .D(n30_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_6_s0 (
    .Q(count[6]),
    .D(n31_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_5_s0 (
    .Q(count[5]),
    .D(n32_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_4_s0 (
    .Q(count[4]),
    .D(n33_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_3_s0 (
    .Q(count[3]),
    .D(n34_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_2_s0 (
    .Q(count[2]),
    .D(n35_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_1_s0 (
    .Q(count[1]),
    .D(n36_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_0_s0 (
    .Q(count[0]),
    .D(n37_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC carry_0_s0 (
    .Q(carry[0]),
    .D(inc_lo_31_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_63_s0 (
    .Q(count[63]),
    .D(n38_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_cnt_0 */
module neorv32_cpu_counters (
  clk_i_d,
  n4_6,
  \ctrl.csr_we_Z ,
  \ctrl.cpu_debug_Z ,
  n3756_6,
  n3796_7,
  n5187_22,
  n6845_5,
  \ctrl.csr_wdata_Z ,
  \exe_engine.state ,
  \ctrl.csr_addr_Z ,
  n592_4,
  n592_7,
  n6_7,
  inhibit_0,
  inhibit_2,
  count,
  count_4
)
;
input clk_i_d;
input n4_6;
input \ctrl.csr_we_Z ;
input \ctrl.cpu_debug_Z ;
input n3756_6;
input n3796_7;
input n5187_22;
input n6845_5;
input [31:0] \ctrl.csr_wdata_Z ;
input [7:6] \exe_engine.state ;
input [11:4] \ctrl.csr_addr_Z ;
output n592_4;
output n592_7;
output n6_7;
output inhibit_0;
output inhibit_2;
output [63:0] count;
output [63:0] count_4;
wire n592_3;
wire n681_3;
wire n685_3;
wire [2:0] cnt_inc;
wire VCC;
wire GND;
  LUT2 n592_s0 (
    .F(n592_3),
    .I0(\ctrl.csr_we_Z ),
    .I1(n592_4) 
);
defparam n592_s0.INIT=4'h8;
  LUT3 n681_s0 (
    .F(n681_3),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(\exe_engine.state [7]),
    .I2(inhibit_0) 
);
defparam n681_s0.INIT=8'h01;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(\ctrl.cpu_debug_Z ),
    .I1(inhibit_2),
    .I2(\exe_engine.state [6]) 
);
defparam n685_s0.INIT=8'h10;
  LUT4 n592_s1 (
    .F(n592_4),
    .I0(\ctrl.csr_addr_Z [6]),
    .I1(\ctrl.csr_addr_Z [5]),
    .I2(n3756_6),
    .I3(n592_7) 
);
defparam n592_s1.INIT=16'h4000;
  LUT4 n592_s3 (
    .F(n592_7),
    .I0(\ctrl.csr_addr_Z [4]),
    .I1(\ctrl.csr_addr_Z [10]),
    .I2(\ctrl.csr_addr_Z [11]),
    .I3(n3796_7) 
);
defparam n592_s3.INIT=16'h0100;
  DFFCE inhibit_2_s0 (
    .Q(inhibit_2),
    .D(\ctrl.csr_wdata_Z [2]),
    .CLK(clk_i_d),
    .CE(n592_3),
    .CLEAR(n4_6) 
);
  DFFCE inhibit_0_s0 (
    .Q(inhibit_0),
    .D(\ctrl.csr_wdata_Z [0]),
    .CLK(clk_i_d),
    .CE(n592_3),
    .CLEAR(n4_6) 
);
  DFFC cnt_inc_2_s0 (
    .Q(cnt_inc[2]),
    .D(n685_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC cnt_inc_0_s0 (
    .Q(cnt_inc[0]),
    .D(n681_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  neorv32_prim_cnt \base_enabled.cycle_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .n5187_22(n5187_22),
    .n3756_6(n3756_6),
    .\ctrl.csr_we_Z (\ctrl.csr_we_Z ),
    .\ctrl.csr_wdata_Z (\ctrl.csr_wdata_Z [31:0]),
    .cnt_inc(cnt_inc[0]),
    .\ctrl.csr_addr_Z (\ctrl.csr_addr_Z [10:7]),
    .n6_7(n6_7),
    .count(count[63:0])
);
  neorv32_prim_cnt_0 \base_enabled.instret_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .n6845_5(n6845_5),
    .\ctrl.csr_we_Z (\ctrl.csr_we_Z ),
    .n6_7(n6_7),
    .\ctrl.csr_wdata_Z (\ctrl.csr_wdata_Z [31:0]),
    .cnt_inc(cnt_inc[2]),
    .\ctrl.csr_addr_Z (\ctrl.csr_addr_Z [7]),
    .count(count_4[63:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_counters */
module neorv32_prim_sdpram (
  rf_we,
  clk_i_d,
  rf_wdata,
  opa_addr,
  \ctrl.rf_rs2_Z ,
  rs1,
  rs2
)
;
input rf_we;
input clk_i_d;
input [31:0] rf_wdata;
input [4:0] opa_addr;
input [4:0] \ctrl.rf_rs2_Z ;
output [31:0] rs1;
output [31:0] rs2;
wire VCC;
wire GND;
  DPB sdpram_sdpram_0_0_s (
    .DOA(rs1[15:0]),
    .DOB(rs2[15:0]),
    .DIA(rf_wdata[15:0]),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,opa_addr[4:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,\ctrl.rf_rs2_Z [4:0],GND,GND,VCC,VCC}),
    .WREA(rf_we),
    .WREB(GND),
    .CLKA(clk_i_d),
    .CLKB(clk_i_d),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpram_sdpram_0_0_s.BIT_WIDTH_0=16;
defparam sdpram_sdpram_0_0_s.BIT_WIDTH_1=16;
defparam sdpram_sdpram_0_0_s.READ_MODE0=1'b0;
defparam sdpram_sdpram_0_0_s.READ_MODE1=1'b0;
defparam sdpram_sdpram_0_0_s.RESET_MODE="SYNC";
defparam sdpram_sdpram_0_0_s.WRITE_MODE0=2'b00;
defparam sdpram_sdpram_0_0_s.WRITE_MODE1=2'b00;
defparam sdpram_sdpram_0_0_s.BLK_SEL_0=3'b000;
defparam sdpram_sdpram_0_0_s.BLK_SEL_1=3'b000;
  DPB sdpram_sdpram_0_1_s (
    .DOA(rs1[31:16]),
    .DOB(rs2[31:16]),
    .DIA(rf_wdata[31:16]),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,opa_addr[4:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,\ctrl.rf_rs2_Z [4:0],GND,GND,VCC,VCC}),
    .WREA(rf_we),
    .WREB(GND),
    .CLKA(clk_i_d),
    .CLKB(clk_i_d),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpram_sdpram_0_1_s.BIT_WIDTH_0=16;
defparam sdpram_sdpram_0_1_s.BIT_WIDTH_1=16;
defparam sdpram_sdpram_0_1_s.READ_MODE0=1'b0;
defparam sdpram_sdpram_0_1_s.READ_MODE1=1'b0;
defparam sdpram_sdpram_0_1_s.RESET_MODE="SYNC";
defparam sdpram_sdpram_0_1_s.WRITE_MODE0=2'b00;
defparam sdpram_sdpram_0_1_s.WRITE_MODE1=2'b00;
defparam sdpram_sdpram_0_1_s.BLK_SEL_0=3'b000;
defparam sdpram_sdpram_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_sdpram */
module neorv32_cpu_regfile (
  \ctrl.rf_zero_we_Z ,
  \ctrl.rf_wb_en ,
  valid_cmd_4,
  n3653_7,
  clk_i_d,
  \ctrl.rf_rs1_Z ,
  \ctrl.rf_rd_Z ,
  \trap_ctrl.exc_buf ,
  rf_wdata,
  \ctrl.rf_rs2_Z ,
  rf_we_5,
  rs1,
  rs2
)
;
input \ctrl.rf_zero_we_Z ;
input \ctrl.rf_wb_en ;
input valid_cmd_4;
input n3653_7;
input clk_i_d;
input [4:0] \ctrl.rf_rs1_Z ;
input [4:0] \ctrl.rf_rd_Z ;
input [8:5] \trap_ctrl.exc_buf ;
input [31:0] rf_wdata;
input [4:0] \ctrl.rf_rs2_Z ;
output rf_we_5;
output [31:0] rs1;
output [31:0] rs2;
wire rf_we_4;
wire rf_we;
wire [4:0] opa_addr;
wire VCC;
wire GND;
  LUT4 opa_addr_0_s3 (
    .F(opa_addr[0]),
    .I0(\ctrl.rf_rs1_Z [0]),
    .I1(\ctrl.rf_rd_Z [0]),
    .I2(\ctrl.rf_zero_we_Z ),
    .I3(rf_we_4) 
);
defparam opa_addr_0_s3.INIT=16'h0C0A;
  LUT4 opa_addr_1_s3 (
    .F(opa_addr[1]),
    .I0(\ctrl.rf_rs1_Z [1]),
    .I1(\ctrl.rf_rd_Z [1]),
    .I2(\ctrl.rf_zero_we_Z ),
    .I3(rf_we_4) 
);
defparam opa_addr_1_s3.INIT=16'h0C0A;
  LUT4 opa_addr_2_s3 (
    .F(opa_addr[2]),
    .I0(\ctrl.rf_rs1_Z [2]),
    .I1(\ctrl.rf_rd_Z [2]),
    .I2(\ctrl.rf_zero_we_Z ),
    .I3(rf_we_4) 
);
defparam opa_addr_2_s3.INIT=16'h0C0A;
  LUT4 opa_addr_3_s3 (
    .F(opa_addr[3]),
    .I0(\ctrl.rf_rs1_Z [3]),
    .I1(\ctrl.rf_rd_Z [3]),
    .I2(\ctrl.rf_zero_we_Z ),
    .I3(rf_we_4) 
);
defparam opa_addr_3_s3.INIT=16'h0C0A;
  LUT4 opa_addr_4_s3 (
    .F(opa_addr[4]),
    .I0(\ctrl.rf_rs1_Z [4]),
    .I1(\ctrl.rf_rd_Z [4]),
    .I2(\ctrl.rf_zero_we_Z ),
    .I3(rf_we_4) 
);
defparam opa_addr_4_s3.INIT=16'h0C0A;
  LUT3 rf_we_s1 (
    .F(rf_we_4),
    .I0(\ctrl.rf_wb_en ),
    .I1(rf_we_5),
    .I2(valid_cmd_4) 
);
defparam rf_we_s1.INIT=8'h80;
  LUT4 rf_we_s2 (
    .F(rf_we_5),
    .I0(\trap_ctrl.exc_buf [8]),
    .I1(\trap_ctrl.exc_buf [7]),
    .I2(\trap_ctrl.exc_buf [6]),
    .I3(\trap_ctrl.exc_buf [5]) 
);
defparam rf_we_s2.INIT=16'h0001;
  LUT4 rf_we_s3 (
    .F(rf_we),
    .I0(\ctrl.rf_rd_Z [0]),
    .I1(n3653_7),
    .I2(rf_we_4),
    .I3(\ctrl.rf_zero_we_Z ) 
);
defparam rf_we_s3.INIT=16'hFFB0;
  neorv32_prim_sdpram \register_file_fpga.reg_file_inst  (
    .rf_we(rf_we),
    .clk_i_d(clk_i_d),
    .rf_wdata(rf_wdata[31:0]),
    .opa_addr(opa_addr[4:0]),
    .\ctrl.rf_rs2_Z (\ctrl.rf_rs2_Z [4:0]),
    .rs1(rs1[31:0]),
    .rs2(rs2[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_regfile */
module neorv32_cpu_cp_shifter (
  clk_i_d,
  n4_6,
  \ctrl.alu_cp_alu ,
  \ctrl.ir_funct3_Z ,
  rs1,
  opb,
  \exe_engine.state ,
  \ctrl.ir_funct12_Z ,
  \trap_ctrl.exc_buf ,
  \shifter.done_ff ,
  \shifter.busy ,
  valid_cmd_4,
  valid_cmd_5,
  cp_valid_0_3,
  valid_cmd_8,
  \shifter.sreg ,
  cp_valid
)
;
input clk_i_d;
input n4_6;
input \ctrl.alu_cp_alu ;
input [2:0] \ctrl.ir_funct3_Z ;
input [31:0] rs1;
input [4:0] opb;
input [9:9] \exe_engine.state ;
input [11:5] \ctrl.ir_funct12_Z ;
input [2:0] \trap_ctrl.exc_buf ;
output \shifter.done_ff ;
output \shifter.busy ;
output valid_cmd_4;
output valid_cmd_5;
output cp_valid_0_3;
output valid_cmd_8;
output [31:0] \shifter.sreg ;
output [0:0] cp_valid;
wire valid_cmd;
wire n39_4;
wire n71_3;
wire n72_3;
wire n73_3;
wire n74_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire \shifter.busy_8 ;
wire \shifter.sreg_31_8 ;
wire n71_4;
wire n73_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n91_4;
wire n92_4;
wire n93_4;
wire n94_4;
wire n95_4;
wire n96_4;
wire n97_4;
wire n98_4;
wire n99_4;
wire n100_4;
wire n101_4;
wire n102_4;
wire n103_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire valid_cmd_7;
wire n72_6;
wire valid_cmd_10;
wire n75_6;
wire \shifter.cnt_4_10 ;
wire [4:0] \shifter.cnt ;
wire VCC;
wire GND;
  LUT4 valid_cmd_s0 (
    .F(valid_cmd),
    .I0(\ctrl.alu_cp_alu ),
    .I1(valid_cmd_4),
    .I2(valid_cmd_5),
    .I3(valid_cmd_10) 
);
defparam valid_cmd_s0.INIT=16'h8000;
  LUT2 cp_valid_0_s (
    .F(cp_valid[0]),
    .I0(\shifter.busy ),
    .I1(cp_valid_0_3) 
);
defparam cp_valid_0_s.INIT=4'h8;
  LUT4 n39_s1 (
    .F(n39_4),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(\shifter.sreg [30]),
    .I2(rs1[31]),
    .I3(valid_cmd) 
);
defparam n39_s1.INIT=16'hF044;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(opb[4]),
    .I1(\shifter.cnt [4]),
    .I2(n71_4),
    .I3(valid_cmd) 
);
defparam n71_s0.INIT=16'hAA3C;
  LUT3 n72_s0 (
    .F(n72_3),
    .I0(n72_6),
    .I1(opb[3]),
    .I2(valid_cmd) 
);
defparam n72_s0.INIT=8'hCA;
  LUT4 n73_s0 (
    .F(n73_3),
    .I0(opb[2]),
    .I1(\shifter.cnt [2]),
    .I2(n73_4),
    .I3(valid_cmd) 
);
defparam n73_s0.INIT=16'hAA3C;
  LUT4 n74_s0 (
    .F(n74_3),
    .I0(opb[1]),
    .I1(\shifter.cnt [1]),
    .I2(\shifter.cnt [0]),
    .I3(valid_cmd) 
);
defparam n74_s0.INIT=16'hAAC3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(n77_4),
    .I1(rs1[30]),
    .I2(valid_cmd) 
);
defparam n77_s0.INIT=8'hCA;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(n78_4),
    .I1(rs1[29]),
    .I2(valid_cmd) 
);
defparam n78_s0.INIT=8'hCA;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(n79_4),
    .I1(rs1[28]),
    .I2(valid_cmd) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(n80_4),
    .I1(rs1[27]),
    .I2(valid_cmd) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(n81_4),
    .I1(rs1[26]),
    .I2(valid_cmd) 
);
defparam n81_s0.INIT=8'hCA;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(n82_4),
    .I1(rs1[25]),
    .I2(valid_cmd) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(n83_4),
    .I1(rs1[24]),
    .I2(valid_cmd) 
);
defparam n83_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(n84_4),
    .I1(rs1[23]),
    .I2(valid_cmd) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(n85_4),
    .I1(rs1[22]),
    .I2(valid_cmd) 
);
defparam n85_s0.INIT=8'hCA;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(n86_4),
    .I1(rs1[21]),
    .I2(valid_cmd) 
);
defparam n86_s0.INIT=8'hCA;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(n87_4),
    .I1(rs1[20]),
    .I2(valid_cmd) 
);
defparam n87_s0.INIT=8'hCA;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(n88_4),
    .I1(rs1[19]),
    .I2(valid_cmd) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_4),
    .I1(rs1[18]),
    .I2(valid_cmd) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(rs1[17]),
    .I2(valid_cmd) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(n91_4),
    .I1(rs1[16]),
    .I2(valid_cmd) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(n92_4),
    .I1(rs1[15]),
    .I2(valid_cmd) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(n93_4),
    .I1(rs1[14]),
    .I2(valid_cmd) 
);
defparam n93_s0.INIT=8'hCA;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_4),
    .I1(rs1[13]),
    .I2(valid_cmd) 
);
defparam n94_s0.INIT=8'hCA;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(n95_4),
    .I1(rs1[12]),
    .I2(valid_cmd) 
);
defparam n95_s0.INIT=8'hCA;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(rs1[11]),
    .I2(valid_cmd) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n97_s0 (
    .F(n97_3),
    .I0(n97_4),
    .I1(rs1[10]),
    .I2(valid_cmd) 
);
defparam n97_s0.INIT=8'hCA;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(n98_4),
    .I1(rs1[9]),
    .I2(valid_cmd) 
);
defparam n98_s0.INIT=8'hCA;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(n99_4),
    .I1(rs1[8]),
    .I2(valid_cmd) 
);
defparam n99_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(n100_4),
    .I1(rs1[7]),
    .I2(valid_cmd) 
);
defparam n100_s0.INIT=8'hCA;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(n101_4),
    .I1(rs1[6]),
    .I2(valid_cmd) 
);
defparam n101_s0.INIT=8'hCA;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n102_4),
    .I1(rs1[5]),
    .I2(valid_cmd) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n103_4),
    .I1(rs1[4]),
    .I2(valid_cmd) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n104_4),
    .I1(rs1[3]),
    .I2(valid_cmd) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n105_4),
    .I1(rs1[2]),
    .I2(valid_cmd) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(n106_4),
    .I1(rs1[1]),
    .I2(valid_cmd) 
);
defparam n106_s0.INIT=8'hCA;
  LUT4 n107_s0 (
    .F(n107_3),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(\shifter.sreg [1]),
    .I2(rs1[0]),
    .I3(valid_cmd) 
);
defparam n107_s0.INIT=16'hF088;
  LUT3 \shifter.busy_s3  (
    .F(\shifter.busy_8 ),
    .I0(\exe_engine.state [9]),
    .I1(valid_cmd),
    .I2(cp_valid_0_3) 
);
defparam \shifter.busy_s3 .INIT=8'hFE;
  LUT4 \shifter.sreg_31_s3  (
    .F(\shifter.sreg_31_8 ),
    .I0(valid_cmd),
    .I1(\ctrl.ir_funct12_Z [10]),
    .I2(\ctrl.ir_funct3_Z [2]),
    .I3(\shifter.cnt_4_10 ) 
);
defparam \shifter.sreg_31_s3 .INIT=16'hBF00;
  LUT3 valid_cmd_s1 (
    .F(valid_cmd_4),
    .I0(\trap_ctrl.exc_buf [2]),
    .I1(\trap_ctrl.exc_buf [1]),
    .I2(\trap_ctrl.exc_buf [0]) 
);
defparam valid_cmd_s1.INIT=8'h01;
  LUT3 valid_cmd_s2 (
    .F(valid_cmd_5),
    .I0(\ctrl.ir_funct12_Z [9]),
    .I1(\ctrl.ir_funct12_Z [11]),
    .I2(valid_cmd_7) 
);
defparam valid_cmd_s2.INIT=8'h10;
  LUT4 cp_valid_0_s0 (
    .F(cp_valid_0_3),
    .I0(\shifter.cnt [4]),
    .I1(\shifter.cnt [3]),
    .I2(\shifter.cnt [2]),
    .I3(\shifter.cnt [1]) 
);
defparam cp_valid_0_s0.INIT=16'h0001;
  LUT4 n71_s1 (
    .F(n71_4),
    .I0(\shifter.cnt [0]),
    .I1(\shifter.cnt [3]),
    .I2(\shifter.cnt [2]),
    .I3(\shifter.cnt [1]) 
);
defparam n71_s1.INIT=16'h0001;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(\shifter.cnt [0]),
    .I1(\shifter.cnt [1]) 
);
defparam n73_s1.INIT=4'h1;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(\shifter.sreg [29]),
    .I1(\shifter.sreg [31]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n77_s1.INIT=8'hCA;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(\shifter.sreg [28]),
    .I1(\shifter.sreg [30]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(\shifter.sreg [27]),
    .I1(\shifter.sreg [29]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(\shifter.sreg [26]),
    .I1(\shifter.sreg [28]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(\shifter.sreg [25]),
    .I1(\shifter.sreg [27]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(\shifter.sreg [24]),
    .I1(\shifter.sreg [26]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(\shifter.sreg [23]),
    .I1(\shifter.sreg [25]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(\shifter.sreg [22]),
    .I1(\shifter.sreg [24]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(\shifter.sreg [21]),
    .I1(\shifter.sreg [23]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(\shifter.sreg [20]),
    .I1(\shifter.sreg [22]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(\shifter.sreg [19]),
    .I1(\shifter.sreg [21]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(\shifter.sreg [18]),
    .I1(\shifter.sreg [20]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(\shifter.sreg [17]),
    .I1(\shifter.sreg [19]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(\shifter.sreg [16]),
    .I1(\shifter.sreg [18]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91_4),
    .I0(\shifter.sreg [15]),
    .I1(\shifter.sreg [17]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92_4),
    .I0(\shifter.sreg [14]),
    .I1(\shifter.sreg [16]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93_4),
    .I0(\shifter.sreg [13]),
    .I1(\shifter.sreg [15]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94_4),
    .I0(\shifter.sreg [12]),
    .I1(\shifter.sreg [14]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95_4),
    .I0(\shifter.sreg [11]),
    .I1(\shifter.sreg [13]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96_4),
    .I0(\shifter.sreg [10]),
    .I1(\shifter.sreg [12]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(\shifter.sreg [9]),
    .I1(\shifter.sreg [11]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98_4),
    .I0(\shifter.sreg [8]),
    .I1(\shifter.sreg [10]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n99_s1 (
    .F(n99_4),
    .I0(\shifter.sreg [7]),
    .I1(\shifter.sreg [9]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n99_s1.INIT=8'hCA;
  LUT3 n100_s1 (
    .F(n100_4),
    .I0(\shifter.sreg [6]),
    .I1(\shifter.sreg [8]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n100_s1.INIT=8'hCA;
  LUT3 n101_s1 (
    .F(n101_4),
    .I0(\shifter.sreg [5]),
    .I1(\shifter.sreg [7]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n101_s1.INIT=8'hCA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(\shifter.sreg [4]),
    .I1(\shifter.sreg [6]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n102_s1.INIT=8'hCA;
  LUT3 n103_s1 (
    .F(n103_4),
    .I0(\shifter.sreg [3]),
    .I1(\shifter.sreg [5]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n103_s1.INIT=8'hCA;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(\shifter.sreg [2]),
    .I1(\shifter.sreg [4]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n104_s1.INIT=8'hCA;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(\shifter.sreg [1]),
    .I1(\shifter.sreg [3]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n105_s1.INIT=8'hCA;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(\shifter.sreg [0]),
    .I1(\shifter.sreg [2]),
    .I2(\ctrl.ir_funct3_Z [2]) 
);
defparam n106_s1.INIT=8'hCA;
  LUT4 valid_cmd_s4 (
    .F(valid_cmd_7),
    .I0(\ctrl.ir_funct12_Z [5]),
    .I1(\ctrl.ir_funct12_Z [6]),
    .I2(\ctrl.ir_funct12_Z [7]),
    .I3(\ctrl.ir_funct12_Z [8]) 
);
defparam valid_cmd_s4.INIT=16'h0001;
  LUT2 valid_cmd_s5 (
    .F(valid_cmd_8),
    .I0(\ctrl.ir_funct3_Z [1]),
    .I1(\ctrl.ir_funct3_Z [0]) 
);
defparam valid_cmd_s5.INIT=4'h4;
  LUT4 n72_s2 (
    .F(n72_6),
    .I0(\shifter.cnt [2]),
    .I1(\shifter.cnt [0]),
    .I2(\shifter.cnt [1]),
    .I3(\shifter.cnt [3]) 
);
defparam n72_s2.INIT=16'hFE01;
  LUT4 valid_cmd_s6 (
    .F(valid_cmd_10),
    .I0(\ctrl.ir_funct12_Z [10]),
    .I1(\ctrl.ir_funct3_Z [2]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.ir_funct3_Z [0]) 
);
defparam valid_cmd_s6.INIT=16'h0D00;
  LUT4 n75_s2 (
    .F(n75_6),
    .I0(\shifter.cnt [0]),
    .I1(cp_valid_0_3),
    .I2(opb[0]),
    .I3(valid_cmd) 
);
defparam n75_s2.INIT=16'hF011;
  LUT3 \shifter.cnt_4_s4  (
    .F(\shifter.cnt_4_10 ),
    .I0(\shifter.cnt [0]),
    .I1(valid_cmd),
    .I2(cp_valid_0_3) 
);
defparam \shifter.cnt_4_s4 .INIT=8'hEF;
  DFFC \shifter.done_ff_s0  (
    .Q(\shifter.done_ff ),
    .D(cp_valid[0]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \shifter.cnt_4_s1  (
    .Q(\shifter.cnt [4]),
    .D(n71_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.cnt_4_s1 .INIT=1'b0;
  DFFCE \shifter.cnt_3_s1  (
    .Q(\shifter.cnt [3]),
    .D(n72_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.cnt_3_s1 .INIT=1'b0;
  DFFCE \shifter.cnt_2_s1  (
    .Q(\shifter.cnt [2]),
    .D(n73_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.cnt_2_s1 .INIT=1'b0;
  DFFCE \shifter.cnt_1_s1  (
    .Q(\shifter.cnt [1]),
    .D(n74_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.cnt_1_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_30_s1  (
    .Q(\shifter.sreg [30]),
    .D(n77_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_30_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_29_s1  (
    .Q(\shifter.sreg [29]),
    .D(n78_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_29_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_28_s1  (
    .Q(\shifter.sreg [28]),
    .D(n79_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_28_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_27_s1  (
    .Q(\shifter.sreg [27]),
    .D(n80_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_27_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_26_s1  (
    .Q(\shifter.sreg [26]),
    .D(n81_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_26_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_25_s1  (
    .Q(\shifter.sreg [25]),
    .D(n82_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_25_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_24_s1  (
    .Q(\shifter.sreg [24]),
    .D(n83_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_24_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_23_s1  (
    .Q(\shifter.sreg [23]),
    .D(n84_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_23_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_22_s1  (
    .Q(\shifter.sreg [22]),
    .D(n85_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_22_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_21_s1  (
    .Q(\shifter.sreg [21]),
    .D(n86_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_21_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_20_s1  (
    .Q(\shifter.sreg [20]),
    .D(n87_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_20_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_19_s1  (
    .Q(\shifter.sreg [19]),
    .D(n88_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_19_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_18_s1  (
    .Q(\shifter.sreg [18]),
    .D(n89_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_18_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_17_s1  (
    .Q(\shifter.sreg [17]),
    .D(n90_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_17_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_16_s1  (
    .Q(\shifter.sreg [16]),
    .D(n91_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_16_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_15_s1  (
    .Q(\shifter.sreg [15]),
    .D(n92_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_15_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_14_s1  (
    .Q(\shifter.sreg [14]),
    .D(n93_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_14_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_13_s1  (
    .Q(\shifter.sreg [13]),
    .D(n94_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_13_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_12_s1  (
    .Q(\shifter.sreg [12]),
    .D(n95_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_12_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_11_s1  (
    .Q(\shifter.sreg [11]),
    .D(n96_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_11_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_10_s1  (
    .Q(\shifter.sreg [10]),
    .D(n97_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_10_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_9_s1  (
    .Q(\shifter.sreg [9]),
    .D(n98_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_9_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_8_s1  (
    .Q(\shifter.sreg [8]),
    .D(n99_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_8_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_7_s1  (
    .Q(\shifter.sreg [7]),
    .D(n100_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_7_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_6_s1  (
    .Q(\shifter.sreg [6]),
    .D(n101_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_6_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_5_s1  (
    .Q(\shifter.sreg [5]),
    .D(n102_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_5_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_4_s1  (
    .Q(\shifter.sreg [4]),
    .D(n103_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_4_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_3_s1  (
    .Q(\shifter.sreg [3]),
    .D(n104_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_3_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_2_s1  (
    .Q(\shifter.sreg [2]),
    .D(n105_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_2_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_1_s1  (
    .Q(\shifter.sreg [1]),
    .D(n106_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_1_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_0_s1  (
    .Q(\shifter.sreg [0]),
    .D(n107_3),
    .CLK(clk_i_d),
    .CE(\shifter.cnt_4_10 ),
    .CLEAR(n4_6) 
);
defparam \shifter.sreg_0_s1 .INIT=1'b0;
  DFFCE \shifter.busy_s1  (
    .Q(\shifter.busy ),
    .D(valid_cmd),
    .CLK(clk_i_d),
    .CE(\shifter.busy_8 ),
    .CLEAR(n4_6) 
);
defparam \shifter.busy_s1 .INIT=1'b0;
  DFFCE \shifter.sreg_31_s1  (
    .Q(\shifter.sreg [31]),
    .D(n39_4),
    .CLK(clk_i_d),
    .CE(\shifter.sreg_31_8 ),
    .CLEAR(n4_6) 
);
  DFFC \shifter.cnt_0_s3  (
    .Q(\shifter.cnt [0]),
    .D(n75_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \shifter.cnt_0_s3 .INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_cp_shifter */
module neorv32_cpu_alu (
  \ctrl.alu_sub_Z_1_3 ,
  \ctrl.alu_sub_Z ,
  \ctrl.alu_opa_mux_Z ,
  \ctrl.alu_opb_mux_Z ,
  \ctrl.alu_unsigned_Z ,
  clk_i_d,
  n4_6,
  \ctrl.alu_cp_alu ,
  rs1,
  rs2,
  \ctrl.pc_cur_Z ,
  \ctrl.alu_imm_Z ,
  \ctrl.ir_funct3_Z ,
  \exe_engine.state ,
  \ctrl.ir_funct12_Z ,
  \trap_ctrl.exc_buf ,
  cmp_ls_131,
  n103_3,
  \shifter.done_ff ,
  \shifter.busy ,
  valid_cmd_4,
  valid_cmd_5,
  cp_valid_0_3,
  valid_cmd_8,
  alu_add,
  addsub_res,
  opb,
  \shifter.sreg ,
  cp_valid
)
;
input \ctrl.alu_sub_Z_1_3 ;
input \ctrl.alu_sub_Z ;
input \ctrl.alu_opa_mux_Z ;
input \ctrl.alu_opb_mux_Z ;
input \ctrl.alu_unsigned_Z ;
input clk_i_d;
input n4_6;
input \ctrl.alu_cp_alu ;
input [31:0] rs1;
input [31:0] rs2;
input [31:1] \ctrl.pc_cur_Z ;
input [31:0] \ctrl.alu_imm_Z ;
input [2:0] \ctrl.ir_funct3_Z ;
input [9:9] \exe_engine.state ;
input [11:5] \ctrl.ir_funct12_Z ;
input [2:0] \trap_ctrl.exc_buf ;
output cmp_ls_131;
output n103_3;
output \shifter.done_ff ;
output \shifter.busy ;
output valid_cmd_4;
output valid_cmd_5;
output cp_valid_0_3;
output valid_cmd_8;
output [31:0] alu_add;
output [32:32] addsub_res;
output [31:0] opb;
output [31:0] \shifter.sreg ;
output [0:0] cp_valid;
wire cmp_ls_67_SUM;
wire cmp_ls_69;
wire cmp_ls_68_SUM;
wire cmp_ls_71;
wire cmp_ls_69_SUM;
wire cmp_ls_73;
wire cmp_ls_70_SUM;
wire cmp_ls_75;
wire cmp_ls_71_SUM;
wire cmp_ls_77;
wire cmp_ls_72_SUM;
wire cmp_ls_79;
wire cmp_ls_73_SUM;
wire cmp_ls_81;
wire cmp_ls_74_SUM;
wire cmp_ls_83;
wire cmp_ls_75_SUM;
wire cmp_ls_85;
wire cmp_ls_76_SUM;
wire cmp_ls_87;
wire cmp_ls_77_SUM;
wire cmp_ls_89;
wire cmp_ls_78_SUM;
wire cmp_ls_91;
wire cmp_ls_79_SUM;
wire cmp_ls_93;
wire cmp_ls_80_SUM;
wire cmp_ls_95;
wire cmp_ls_81_SUM;
wire cmp_ls_97;
wire cmp_ls_82_SUM;
wire cmp_ls_99;
wire cmp_ls_83_SUM;
wire cmp_ls_101;
wire cmp_ls_84_SUM;
wire cmp_ls_103;
wire cmp_ls_85_SUM;
wire cmp_ls_105;
wire cmp_ls_86_SUM;
wire cmp_ls_107;
wire cmp_ls_87_SUM;
wire cmp_ls_109;
wire cmp_ls_88_SUM;
wire cmp_ls_111;
wire cmp_ls_89_SUM;
wire cmp_ls_113;
wire cmp_ls_90_SUM;
wire cmp_ls_115;
wire cmp_ls_91_SUM;
wire cmp_ls_117;
wire cmp_ls_92_SUM;
wire cmp_ls_119;
wire cmp_ls_93_SUM;
wire cmp_ls_121;
wire cmp_ls_94_SUM;
wire cmp_ls_123;
wire cmp_ls_95_SUM;
wire cmp_ls_125;
wire cmp_ls_96_SUM;
wire cmp_ls_127;
wire cmp_ls_97_SUM;
wire cmp_ls_129;
wire cmp_ls_98_SUM;
wire \alu_add[0]_2 ;
wire \alu_add[1]_2 ;
wire \alu_add[2]_2 ;
wire \alu_add[3]_2 ;
wire \alu_add[4]_2 ;
wire \alu_add[5]_2 ;
wire \alu_add[6]_2 ;
wire \alu_add[7]_2 ;
wire \alu_add[8]_2 ;
wire \alu_add[9]_2 ;
wire \alu_add[10]_2 ;
wire \alu_add[11]_2 ;
wire \alu_add[12]_2 ;
wire \alu_add[13]_2 ;
wire \alu_add[14]_2 ;
wire \alu_add[15]_2 ;
wire \alu_add[16]_2 ;
wire \alu_add[17]_2 ;
wire \alu_add[18]_2 ;
wire \alu_add[19]_2 ;
wire \alu_add[20]_2 ;
wire \alu_add[21]_2 ;
wire \alu_add[22]_2 ;
wire \alu_add[23]_2 ;
wire \alu_add[24]_2 ;
wire \alu_add[25]_2 ;
wire \alu_add[26]_2 ;
wire \alu_add[27]_2 ;
wire \alu_add[28]_2 ;
wire \alu_add[29]_2 ;
wire \alu_add[30]_2 ;
wire \alu_add[31]_2 ;
wire \addsub_res[32]_1_0_COUT ;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n74_1_SUM;
wire n74_3;
wire n75_1_SUM;
wire n75_3;
wire n76_1_SUM;
wire n76_3;
wire n77_1_SUM;
wire n77_3;
wire n78_1_SUM;
wire n78_3;
wire n79_1_SUM;
wire n79_3;
wire n80_1_SUM;
wire n80_3;
wire n81_1_SUM;
wire n81_3;
wire n82_1_SUM;
wire n82_3;
wire n83_1_SUM;
wire n83_3;
wire n84_1_SUM;
wire n84_3;
wire n85_1_SUM;
wire n85_3;
wire n86_1_SUM;
wire n86_3;
wire n87_1_SUM;
wire n87_3;
wire n88_1_SUM;
wire n88_3;
wire n89_1_SUM;
wire n89_3;
wire n90_1_SUM;
wire n90_3;
wire n91_1_SUM;
wire n91_3;
wire n92_1_SUM;
wire n92_3;
wire n93_1_SUM;
wire n93_3;
wire n94_1_SUM;
wire n94_3;
wire n95_1_SUM;
wire n95_3;
wire n96_1_SUM;
wire n96_3;
wire n97_1_SUM;
wire n97_3;
wire n98_1_SUM;
wire n98_3;
wire n99_1_SUM;
wire n99_3;
wire n100_1_SUM;
wire n100_3;
wire n101_1_SUM;
wire n101_3;
wire n102_1_SUM;
wire n102_3;
wire n103_1_SUM;
wire [31:0] opa;
wire [32:32] opa_x;
wire [32:32] opb_x;
wire VCC;
wire GND;
  LUT3 opa_31_s0 (
    .F(opa[31]),
    .I0(rs1[31]),
    .I1(\ctrl.pc_cur_Z [31]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_31_s0.INIT=8'hCA;
  LUT3 opa_30_s0 (
    .F(opa[30]),
    .I0(rs1[30]),
    .I1(\ctrl.pc_cur_Z [30]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_30_s0.INIT=8'hCA;
  LUT3 opa_29_s0 (
    .F(opa[29]),
    .I0(rs1[29]),
    .I1(\ctrl.pc_cur_Z [29]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_29_s0.INIT=8'hCA;
  LUT3 opa_28_s0 (
    .F(opa[28]),
    .I0(rs1[28]),
    .I1(\ctrl.pc_cur_Z [28]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_28_s0.INIT=8'hCA;
  LUT3 opa_27_s0 (
    .F(opa[27]),
    .I0(rs1[27]),
    .I1(\ctrl.pc_cur_Z [27]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_27_s0.INIT=8'hCA;
  LUT3 opa_26_s0 (
    .F(opa[26]),
    .I0(rs1[26]),
    .I1(\ctrl.pc_cur_Z [26]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_26_s0.INIT=8'hCA;
  LUT3 opa_25_s0 (
    .F(opa[25]),
    .I0(rs1[25]),
    .I1(\ctrl.pc_cur_Z [25]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_25_s0.INIT=8'hCA;
  LUT3 opa_24_s0 (
    .F(opa[24]),
    .I0(rs1[24]),
    .I1(\ctrl.pc_cur_Z [24]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_24_s0.INIT=8'hCA;
  LUT3 opa_23_s0 (
    .F(opa[23]),
    .I0(rs1[23]),
    .I1(\ctrl.pc_cur_Z [23]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_23_s0.INIT=8'hCA;
  LUT3 opa_22_s0 (
    .F(opa[22]),
    .I0(rs1[22]),
    .I1(\ctrl.pc_cur_Z [22]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_22_s0.INIT=8'hCA;
  LUT3 opa_21_s0 (
    .F(opa[21]),
    .I0(rs1[21]),
    .I1(\ctrl.pc_cur_Z [21]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_21_s0.INIT=8'hCA;
  LUT3 opa_20_s0 (
    .F(opa[20]),
    .I0(rs1[20]),
    .I1(\ctrl.pc_cur_Z [20]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_20_s0.INIT=8'hCA;
  LUT3 opa_19_s0 (
    .F(opa[19]),
    .I0(rs1[19]),
    .I1(\ctrl.pc_cur_Z [19]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_19_s0.INIT=8'hCA;
  LUT3 opa_18_s0 (
    .F(opa[18]),
    .I0(rs1[18]),
    .I1(\ctrl.pc_cur_Z [18]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_18_s0.INIT=8'hCA;
  LUT3 opa_17_s0 (
    .F(opa[17]),
    .I0(rs1[17]),
    .I1(\ctrl.pc_cur_Z [17]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_17_s0.INIT=8'hCA;
  LUT3 opa_16_s0 (
    .F(opa[16]),
    .I0(rs1[16]),
    .I1(\ctrl.pc_cur_Z [16]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_16_s0.INIT=8'hCA;
  LUT3 opa_15_s0 (
    .F(opa[15]),
    .I0(rs1[15]),
    .I1(\ctrl.pc_cur_Z [15]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_15_s0.INIT=8'hCA;
  LUT3 opa_14_s0 (
    .F(opa[14]),
    .I0(rs1[14]),
    .I1(\ctrl.pc_cur_Z [14]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_14_s0.INIT=8'hCA;
  LUT3 opa_13_s0 (
    .F(opa[13]),
    .I0(rs1[13]),
    .I1(\ctrl.pc_cur_Z [13]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_13_s0.INIT=8'hCA;
  LUT3 opa_12_s0 (
    .F(opa[12]),
    .I0(rs1[12]),
    .I1(\ctrl.pc_cur_Z [12]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_12_s0.INIT=8'hCA;
  LUT3 opa_11_s0 (
    .F(opa[11]),
    .I0(rs1[11]),
    .I1(\ctrl.pc_cur_Z [11]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_11_s0.INIT=8'hCA;
  LUT3 opa_10_s0 (
    .F(opa[10]),
    .I0(rs1[10]),
    .I1(\ctrl.pc_cur_Z [10]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_10_s0.INIT=8'hCA;
  LUT3 opa_9_s0 (
    .F(opa[9]),
    .I0(rs1[9]),
    .I1(\ctrl.pc_cur_Z [9]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_9_s0.INIT=8'hCA;
  LUT3 opa_8_s0 (
    .F(opa[8]),
    .I0(rs1[8]),
    .I1(\ctrl.pc_cur_Z [8]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_8_s0.INIT=8'hCA;
  LUT3 opa_7_s0 (
    .F(opa[7]),
    .I0(rs1[7]),
    .I1(\ctrl.pc_cur_Z [7]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_7_s0.INIT=8'hCA;
  LUT3 opa_6_s0 (
    .F(opa[6]),
    .I0(rs1[6]),
    .I1(\ctrl.pc_cur_Z [6]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_6_s0.INIT=8'hCA;
  LUT3 opa_5_s0 (
    .F(opa[5]),
    .I0(rs1[5]),
    .I1(\ctrl.pc_cur_Z [5]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_5_s0.INIT=8'hCA;
  LUT3 opa_4_s0 (
    .F(opa[4]),
    .I0(rs1[4]),
    .I1(\ctrl.pc_cur_Z [4]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_4_s0.INIT=8'hCA;
  LUT3 opa_3_s0 (
    .F(opa[3]),
    .I0(rs1[3]),
    .I1(\ctrl.pc_cur_Z [3]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_3_s0.INIT=8'hCA;
  LUT3 opa_2_s0 (
    .F(opa[2]),
    .I0(rs1[2]),
    .I1(\ctrl.pc_cur_Z [2]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_2_s0.INIT=8'hCA;
  LUT3 opa_1_s0 (
    .F(opa[1]),
    .I0(rs1[1]),
    .I1(\ctrl.pc_cur_Z [1]),
    .I2(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_1_s0.INIT=8'hCA;
  LUT3 opb_31_s0 (
    .F(opb[31]),
    .I0(\ctrl.alu_imm_Z [31]),
    .I1(rs2[31]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_31_s0.INIT=8'hAC;
  LUT3 opb_30_s0 (
    .F(opb[30]),
    .I0(rs2[30]),
    .I1(\ctrl.alu_imm_Z [30]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_30_s0.INIT=8'hCA;
  LUT3 opb_29_s0 (
    .F(opb[29]),
    .I0(rs2[29]),
    .I1(\ctrl.alu_imm_Z [29]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_29_s0.INIT=8'hCA;
  LUT3 opb_28_s0 (
    .F(opb[28]),
    .I0(rs2[28]),
    .I1(\ctrl.alu_imm_Z [28]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_28_s0.INIT=8'hCA;
  LUT3 opb_27_s0 (
    .F(opb[27]),
    .I0(rs2[27]),
    .I1(\ctrl.alu_imm_Z [27]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_27_s0.INIT=8'hCA;
  LUT3 opb_26_s0 (
    .F(opb[26]),
    .I0(rs2[26]),
    .I1(\ctrl.alu_imm_Z [26]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_26_s0.INIT=8'hCA;
  LUT3 opb_25_s0 (
    .F(opb[25]),
    .I0(rs2[25]),
    .I1(\ctrl.alu_imm_Z [25]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_25_s0.INIT=8'hCA;
  LUT3 opb_24_s0 (
    .F(opb[24]),
    .I0(rs2[24]),
    .I1(\ctrl.alu_imm_Z [24]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_24_s0.INIT=8'hCA;
  LUT3 opb_23_s0 (
    .F(opb[23]),
    .I0(rs2[23]),
    .I1(\ctrl.alu_imm_Z [23]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_23_s0.INIT=8'hCA;
  LUT3 opb_22_s0 (
    .F(opb[22]),
    .I0(rs2[22]),
    .I1(\ctrl.alu_imm_Z [22]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_22_s0.INIT=8'hCA;
  LUT3 opb_21_s0 (
    .F(opb[21]),
    .I0(rs2[21]),
    .I1(\ctrl.alu_imm_Z [21]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_21_s0.INIT=8'hCA;
  LUT3 opb_20_s0 (
    .F(opb[20]),
    .I0(rs2[20]),
    .I1(\ctrl.alu_imm_Z [20]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_20_s0.INIT=8'hCA;
  LUT3 opb_19_s0 (
    .F(opb[19]),
    .I0(rs2[19]),
    .I1(\ctrl.alu_imm_Z [19]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_19_s0.INIT=8'hCA;
  LUT3 opb_18_s0 (
    .F(opb[18]),
    .I0(rs2[18]),
    .I1(\ctrl.alu_imm_Z [18]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_18_s0.INIT=8'hCA;
  LUT3 opb_17_s0 (
    .F(opb[17]),
    .I0(rs2[17]),
    .I1(\ctrl.alu_imm_Z [17]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_17_s0.INIT=8'hCA;
  LUT3 opb_16_s0 (
    .F(opb[16]),
    .I0(rs2[16]),
    .I1(\ctrl.alu_imm_Z [16]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_16_s0.INIT=8'hCA;
  LUT3 opb_15_s0 (
    .F(opb[15]),
    .I0(rs2[15]),
    .I1(\ctrl.alu_imm_Z [15]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_15_s0.INIT=8'hCA;
  LUT3 opb_14_s0 (
    .F(opb[14]),
    .I0(rs2[14]),
    .I1(\ctrl.alu_imm_Z [14]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_14_s0.INIT=8'hCA;
  LUT3 opb_13_s0 (
    .F(opb[13]),
    .I0(rs2[13]),
    .I1(\ctrl.alu_imm_Z [13]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_13_s0.INIT=8'hCA;
  LUT3 opb_12_s0 (
    .F(opb[12]),
    .I0(rs2[12]),
    .I1(\ctrl.alu_imm_Z [12]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_12_s0.INIT=8'hCA;
  LUT3 opb_11_s0 (
    .F(opb[11]),
    .I0(rs2[11]),
    .I1(\ctrl.alu_imm_Z [11]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_11_s0.INIT=8'hCA;
  LUT3 opb_10_s0 (
    .F(opb[10]),
    .I0(rs2[10]),
    .I1(\ctrl.alu_imm_Z [10]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_10_s0.INIT=8'hCA;
  LUT3 opb_9_s0 (
    .F(opb[9]),
    .I0(rs2[9]),
    .I1(\ctrl.alu_imm_Z [9]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_9_s0.INIT=8'hCA;
  LUT3 opb_8_s0 (
    .F(opb[8]),
    .I0(rs2[8]),
    .I1(\ctrl.alu_imm_Z [8]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_8_s0.INIT=8'hCA;
  LUT3 opb_7_s0 (
    .F(opb[7]),
    .I0(rs2[7]),
    .I1(\ctrl.alu_imm_Z [7]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_7_s0.INIT=8'hCA;
  LUT3 opb_6_s0 (
    .F(opb[6]),
    .I0(rs2[6]),
    .I1(\ctrl.alu_imm_Z [6]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_6_s0.INIT=8'hCA;
  LUT3 opb_5_s0 (
    .F(opb[5]),
    .I0(rs2[5]),
    .I1(\ctrl.alu_imm_Z [5]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_5_s0.INIT=8'hCA;
  LUT3 opb_4_s0 (
    .F(opb[4]),
    .I0(rs2[4]),
    .I1(\ctrl.alu_imm_Z [4]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_4_s0.INIT=8'hCA;
  LUT3 opb_3_s0 (
    .F(opb[3]),
    .I0(rs2[3]),
    .I1(\ctrl.alu_imm_Z [3]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_3_s0.INIT=8'hCA;
  LUT3 opb_2_s0 (
    .F(opb[2]),
    .I0(rs2[2]),
    .I1(\ctrl.alu_imm_Z [2]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_2_s0.INIT=8'hCA;
  LUT3 opb_1_s0 (
    .F(opb[1]),
    .I0(rs2[1]),
    .I1(\ctrl.alu_imm_Z [1]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_1_s0.INIT=8'hCA;
  LUT3 opb_0_s0 (
    .F(opb[0]),
    .I0(rs2[0]),
    .I1(\ctrl.alu_imm_Z [0]),
    .I2(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_0_s0.INIT=8'hCA;
  LUT2 opa_0_s1 (
    .F(opa[0]),
    .I0(\ctrl.alu_opa_mux_Z ),
    .I1(rs1[0]) 
);
defparam opa_0_s1.INIT=4'h4;
  LUT4 opa_x_32_s2 (
    .F(opa_x[32]),
    .I0(\ctrl.alu_unsigned_Z ),
    .I1(rs1[31]),
    .I2(\ctrl.pc_cur_Z [31]),
    .I3(\ctrl.alu_opa_mux_Z ) 
);
defparam opa_x_32_s2.INIT=16'h5044;
  LUT4 opb_x_32_s2 (
    .F(opb_x[32]),
    .I0(\ctrl.alu_unsigned_Z ),
    .I1(\ctrl.alu_imm_Z [31]),
    .I2(rs2[31]),
    .I3(\ctrl.alu_opb_mux_Z ) 
);
defparam opb_x_32_s2.INIT=16'h4450;
  ALU cmp_ls_s66 (
    .SUM(cmp_ls_67_SUM),
    .COUT(cmp_ls_69),
    .I0(GND),
    .I1(rs1[0]),
    .I3(GND),
    .CIN(rs2[0]) 
);
defparam cmp_ls_s66.ALU_MODE=1;
  ALU cmp_ls_s67 (
    .SUM(cmp_ls_68_SUM),
    .COUT(cmp_ls_71),
    .I0(rs2[1]),
    .I1(rs1[1]),
    .I3(GND),
    .CIN(cmp_ls_69) 
);
defparam cmp_ls_s67.ALU_MODE=1;
  ALU cmp_ls_s68 (
    .SUM(cmp_ls_69_SUM),
    .COUT(cmp_ls_73),
    .I0(rs2[2]),
    .I1(rs1[2]),
    .I3(GND),
    .CIN(cmp_ls_71) 
);
defparam cmp_ls_s68.ALU_MODE=1;
  ALU cmp_ls_s69 (
    .SUM(cmp_ls_70_SUM),
    .COUT(cmp_ls_75),
    .I0(rs2[3]),
    .I1(rs1[3]),
    .I3(GND),
    .CIN(cmp_ls_73) 
);
defparam cmp_ls_s69.ALU_MODE=1;
  ALU cmp_ls_s70 (
    .SUM(cmp_ls_71_SUM),
    .COUT(cmp_ls_77),
    .I0(rs2[4]),
    .I1(rs1[4]),
    .I3(GND),
    .CIN(cmp_ls_75) 
);
defparam cmp_ls_s70.ALU_MODE=1;
  ALU cmp_ls_s71 (
    .SUM(cmp_ls_72_SUM),
    .COUT(cmp_ls_79),
    .I0(rs2[5]),
    .I1(rs1[5]),
    .I3(GND),
    .CIN(cmp_ls_77) 
);
defparam cmp_ls_s71.ALU_MODE=1;
  ALU cmp_ls_s72 (
    .SUM(cmp_ls_73_SUM),
    .COUT(cmp_ls_81),
    .I0(rs2[6]),
    .I1(rs1[6]),
    .I3(GND),
    .CIN(cmp_ls_79) 
);
defparam cmp_ls_s72.ALU_MODE=1;
  ALU cmp_ls_s73 (
    .SUM(cmp_ls_74_SUM),
    .COUT(cmp_ls_83),
    .I0(rs2[7]),
    .I1(rs1[7]),
    .I3(GND),
    .CIN(cmp_ls_81) 
);
defparam cmp_ls_s73.ALU_MODE=1;
  ALU cmp_ls_s74 (
    .SUM(cmp_ls_75_SUM),
    .COUT(cmp_ls_85),
    .I0(rs2[8]),
    .I1(rs1[8]),
    .I3(GND),
    .CIN(cmp_ls_83) 
);
defparam cmp_ls_s74.ALU_MODE=1;
  ALU cmp_ls_s75 (
    .SUM(cmp_ls_76_SUM),
    .COUT(cmp_ls_87),
    .I0(rs2[9]),
    .I1(rs1[9]),
    .I3(GND),
    .CIN(cmp_ls_85) 
);
defparam cmp_ls_s75.ALU_MODE=1;
  ALU cmp_ls_s76 (
    .SUM(cmp_ls_77_SUM),
    .COUT(cmp_ls_89),
    .I0(rs2[10]),
    .I1(rs1[10]),
    .I3(GND),
    .CIN(cmp_ls_87) 
);
defparam cmp_ls_s76.ALU_MODE=1;
  ALU cmp_ls_s77 (
    .SUM(cmp_ls_78_SUM),
    .COUT(cmp_ls_91),
    .I0(rs2[11]),
    .I1(rs1[11]),
    .I3(GND),
    .CIN(cmp_ls_89) 
);
defparam cmp_ls_s77.ALU_MODE=1;
  ALU cmp_ls_s78 (
    .SUM(cmp_ls_79_SUM),
    .COUT(cmp_ls_93),
    .I0(rs2[12]),
    .I1(rs1[12]),
    .I3(GND),
    .CIN(cmp_ls_91) 
);
defparam cmp_ls_s78.ALU_MODE=1;
  ALU cmp_ls_s79 (
    .SUM(cmp_ls_80_SUM),
    .COUT(cmp_ls_95),
    .I0(rs2[13]),
    .I1(rs1[13]),
    .I3(GND),
    .CIN(cmp_ls_93) 
);
defparam cmp_ls_s79.ALU_MODE=1;
  ALU cmp_ls_s80 (
    .SUM(cmp_ls_81_SUM),
    .COUT(cmp_ls_97),
    .I0(rs2[14]),
    .I1(rs1[14]),
    .I3(GND),
    .CIN(cmp_ls_95) 
);
defparam cmp_ls_s80.ALU_MODE=1;
  ALU cmp_ls_s81 (
    .SUM(cmp_ls_82_SUM),
    .COUT(cmp_ls_99),
    .I0(rs2[15]),
    .I1(rs1[15]),
    .I3(GND),
    .CIN(cmp_ls_97) 
);
defparam cmp_ls_s81.ALU_MODE=1;
  ALU cmp_ls_s82 (
    .SUM(cmp_ls_83_SUM),
    .COUT(cmp_ls_101),
    .I0(rs2[16]),
    .I1(rs1[16]),
    .I3(GND),
    .CIN(cmp_ls_99) 
);
defparam cmp_ls_s82.ALU_MODE=1;
  ALU cmp_ls_s83 (
    .SUM(cmp_ls_84_SUM),
    .COUT(cmp_ls_103),
    .I0(rs2[17]),
    .I1(rs1[17]),
    .I3(GND),
    .CIN(cmp_ls_101) 
);
defparam cmp_ls_s83.ALU_MODE=1;
  ALU cmp_ls_s84 (
    .SUM(cmp_ls_85_SUM),
    .COUT(cmp_ls_105),
    .I0(rs2[18]),
    .I1(rs1[18]),
    .I3(GND),
    .CIN(cmp_ls_103) 
);
defparam cmp_ls_s84.ALU_MODE=1;
  ALU cmp_ls_s85 (
    .SUM(cmp_ls_86_SUM),
    .COUT(cmp_ls_107),
    .I0(rs2[19]),
    .I1(rs1[19]),
    .I3(GND),
    .CIN(cmp_ls_105) 
);
defparam cmp_ls_s85.ALU_MODE=1;
  ALU cmp_ls_s86 (
    .SUM(cmp_ls_87_SUM),
    .COUT(cmp_ls_109),
    .I0(rs2[20]),
    .I1(rs1[20]),
    .I3(GND),
    .CIN(cmp_ls_107) 
);
defparam cmp_ls_s86.ALU_MODE=1;
  ALU cmp_ls_s87 (
    .SUM(cmp_ls_88_SUM),
    .COUT(cmp_ls_111),
    .I0(rs2[21]),
    .I1(rs1[21]),
    .I3(GND),
    .CIN(cmp_ls_109) 
);
defparam cmp_ls_s87.ALU_MODE=1;
  ALU cmp_ls_s88 (
    .SUM(cmp_ls_89_SUM),
    .COUT(cmp_ls_113),
    .I0(rs2[22]),
    .I1(rs1[22]),
    .I3(GND),
    .CIN(cmp_ls_111) 
);
defparam cmp_ls_s88.ALU_MODE=1;
  ALU cmp_ls_s89 (
    .SUM(cmp_ls_90_SUM),
    .COUT(cmp_ls_115),
    .I0(rs2[23]),
    .I1(rs1[23]),
    .I3(GND),
    .CIN(cmp_ls_113) 
);
defparam cmp_ls_s89.ALU_MODE=1;
  ALU cmp_ls_s90 (
    .SUM(cmp_ls_91_SUM),
    .COUT(cmp_ls_117),
    .I0(rs2[24]),
    .I1(rs1[24]),
    .I3(GND),
    .CIN(cmp_ls_115) 
);
defparam cmp_ls_s90.ALU_MODE=1;
  ALU cmp_ls_s91 (
    .SUM(cmp_ls_92_SUM),
    .COUT(cmp_ls_119),
    .I0(rs2[25]),
    .I1(rs1[25]),
    .I3(GND),
    .CIN(cmp_ls_117) 
);
defparam cmp_ls_s91.ALU_MODE=1;
  ALU cmp_ls_s92 (
    .SUM(cmp_ls_93_SUM),
    .COUT(cmp_ls_121),
    .I0(rs2[26]),
    .I1(rs1[26]),
    .I3(GND),
    .CIN(cmp_ls_119) 
);
defparam cmp_ls_s92.ALU_MODE=1;
  ALU cmp_ls_s93 (
    .SUM(cmp_ls_94_SUM),
    .COUT(cmp_ls_123),
    .I0(rs2[27]),
    .I1(rs1[27]),
    .I3(GND),
    .CIN(cmp_ls_121) 
);
defparam cmp_ls_s93.ALU_MODE=1;
  ALU cmp_ls_s94 (
    .SUM(cmp_ls_95_SUM),
    .COUT(cmp_ls_125),
    .I0(rs2[28]),
    .I1(rs1[28]),
    .I3(GND),
    .CIN(cmp_ls_123) 
);
defparam cmp_ls_s94.ALU_MODE=1;
  ALU cmp_ls_s95 (
    .SUM(cmp_ls_96_SUM),
    .COUT(cmp_ls_127),
    .I0(rs2[29]),
    .I1(rs1[29]),
    .I3(GND),
    .CIN(cmp_ls_125) 
);
defparam cmp_ls_s95.ALU_MODE=1;
  ALU cmp_ls_s96 (
    .SUM(cmp_ls_97_SUM),
    .COUT(cmp_ls_129),
    .I0(rs2[30]),
    .I1(rs1[30]),
    .I3(GND),
    .CIN(cmp_ls_127) 
);
defparam cmp_ls_s96.ALU_MODE=1;
  ALU cmp_ls_s97 (
    .SUM(cmp_ls_98_SUM),
    .COUT(cmp_ls_131),
    .I0(rs2[31]),
    .I1(rs1[31]),
    .I3(GND),
    .CIN(cmp_ls_129) 
);
defparam cmp_ls_s97.ALU_MODE=1;
  ALU \alu_add[0]_s  (
    .SUM(alu_add[0]),
    .COUT(\alu_add[0]_2 ),
    .I0(opa[0]),
    .I1(opb[0]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\ctrl.alu_sub_Z ) 
);
defparam \alu_add[0]_s .ALU_MODE=2;
  ALU \alu_add[1]_s  (
    .SUM(alu_add[1]),
    .COUT(\alu_add[1]_2 ),
    .I0(opa[1]),
    .I1(opb[1]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[0]_2 ) 
);
defparam \alu_add[1]_s .ALU_MODE=2;
  ALU \alu_add[2]_s  (
    .SUM(alu_add[2]),
    .COUT(\alu_add[2]_2 ),
    .I0(opa[2]),
    .I1(opb[2]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[1]_2 ) 
);
defparam \alu_add[2]_s .ALU_MODE=2;
  ALU \alu_add[3]_s  (
    .SUM(alu_add[3]),
    .COUT(\alu_add[3]_2 ),
    .I0(opa[3]),
    .I1(opb[3]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[2]_2 ) 
);
defparam \alu_add[3]_s .ALU_MODE=2;
  ALU \alu_add[4]_s  (
    .SUM(alu_add[4]),
    .COUT(\alu_add[4]_2 ),
    .I0(opa[4]),
    .I1(opb[4]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[3]_2 ) 
);
defparam \alu_add[4]_s .ALU_MODE=2;
  ALU \alu_add[5]_s  (
    .SUM(alu_add[5]),
    .COUT(\alu_add[5]_2 ),
    .I0(opa[5]),
    .I1(opb[5]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[4]_2 ) 
);
defparam \alu_add[5]_s .ALU_MODE=2;
  ALU \alu_add[6]_s  (
    .SUM(alu_add[6]),
    .COUT(\alu_add[6]_2 ),
    .I0(opa[6]),
    .I1(opb[6]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[5]_2 ) 
);
defparam \alu_add[6]_s .ALU_MODE=2;
  ALU \alu_add[7]_s  (
    .SUM(alu_add[7]),
    .COUT(\alu_add[7]_2 ),
    .I0(opa[7]),
    .I1(opb[7]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[6]_2 ) 
);
defparam \alu_add[7]_s .ALU_MODE=2;
  ALU \alu_add[8]_s  (
    .SUM(alu_add[8]),
    .COUT(\alu_add[8]_2 ),
    .I0(opa[8]),
    .I1(opb[8]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[7]_2 ) 
);
defparam \alu_add[8]_s .ALU_MODE=2;
  ALU \alu_add[9]_s  (
    .SUM(alu_add[9]),
    .COUT(\alu_add[9]_2 ),
    .I0(opa[9]),
    .I1(opb[9]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[8]_2 ) 
);
defparam \alu_add[9]_s .ALU_MODE=2;
  ALU \alu_add[10]_s  (
    .SUM(alu_add[10]),
    .COUT(\alu_add[10]_2 ),
    .I0(opa[10]),
    .I1(opb[10]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[9]_2 ) 
);
defparam \alu_add[10]_s .ALU_MODE=2;
  ALU \alu_add[11]_s  (
    .SUM(alu_add[11]),
    .COUT(\alu_add[11]_2 ),
    .I0(opa[11]),
    .I1(opb[11]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[10]_2 ) 
);
defparam \alu_add[11]_s .ALU_MODE=2;
  ALU \alu_add[12]_s  (
    .SUM(alu_add[12]),
    .COUT(\alu_add[12]_2 ),
    .I0(opa[12]),
    .I1(opb[12]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[11]_2 ) 
);
defparam \alu_add[12]_s .ALU_MODE=2;
  ALU \alu_add[13]_s  (
    .SUM(alu_add[13]),
    .COUT(\alu_add[13]_2 ),
    .I0(opa[13]),
    .I1(opb[13]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[12]_2 ) 
);
defparam \alu_add[13]_s .ALU_MODE=2;
  ALU \alu_add[14]_s  (
    .SUM(alu_add[14]),
    .COUT(\alu_add[14]_2 ),
    .I0(opa[14]),
    .I1(opb[14]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[13]_2 ) 
);
defparam \alu_add[14]_s .ALU_MODE=2;
  ALU \alu_add[15]_s  (
    .SUM(alu_add[15]),
    .COUT(\alu_add[15]_2 ),
    .I0(opa[15]),
    .I1(opb[15]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[14]_2 ) 
);
defparam \alu_add[15]_s .ALU_MODE=2;
  ALU \alu_add[16]_s  (
    .SUM(alu_add[16]),
    .COUT(\alu_add[16]_2 ),
    .I0(opa[16]),
    .I1(opb[16]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[15]_2 ) 
);
defparam \alu_add[16]_s .ALU_MODE=2;
  ALU \alu_add[17]_s  (
    .SUM(alu_add[17]),
    .COUT(\alu_add[17]_2 ),
    .I0(opa[17]),
    .I1(opb[17]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[16]_2 ) 
);
defparam \alu_add[17]_s .ALU_MODE=2;
  ALU \alu_add[18]_s  (
    .SUM(alu_add[18]),
    .COUT(\alu_add[18]_2 ),
    .I0(opa[18]),
    .I1(opb[18]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[17]_2 ) 
);
defparam \alu_add[18]_s .ALU_MODE=2;
  ALU \alu_add[19]_s  (
    .SUM(alu_add[19]),
    .COUT(\alu_add[19]_2 ),
    .I0(opa[19]),
    .I1(opb[19]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[18]_2 ) 
);
defparam \alu_add[19]_s .ALU_MODE=2;
  ALU \alu_add[20]_s  (
    .SUM(alu_add[20]),
    .COUT(\alu_add[20]_2 ),
    .I0(opa[20]),
    .I1(opb[20]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[19]_2 ) 
);
defparam \alu_add[20]_s .ALU_MODE=2;
  ALU \alu_add[21]_s  (
    .SUM(alu_add[21]),
    .COUT(\alu_add[21]_2 ),
    .I0(opa[21]),
    .I1(opb[21]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[20]_2 ) 
);
defparam \alu_add[21]_s .ALU_MODE=2;
  ALU \alu_add[22]_s  (
    .SUM(alu_add[22]),
    .COUT(\alu_add[22]_2 ),
    .I0(opa[22]),
    .I1(opb[22]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[21]_2 ) 
);
defparam \alu_add[22]_s .ALU_MODE=2;
  ALU \alu_add[23]_s  (
    .SUM(alu_add[23]),
    .COUT(\alu_add[23]_2 ),
    .I0(opa[23]),
    .I1(opb[23]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[22]_2 ) 
);
defparam \alu_add[23]_s .ALU_MODE=2;
  ALU \alu_add[24]_s  (
    .SUM(alu_add[24]),
    .COUT(\alu_add[24]_2 ),
    .I0(opa[24]),
    .I1(opb[24]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[23]_2 ) 
);
defparam \alu_add[24]_s .ALU_MODE=2;
  ALU \alu_add[25]_s  (
    .SUM(alu_add[25]),
    .COUT(\alu_add[25]_2 ),
    .I0(opa[25]),
    .I1(opb[25]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[24]_2 ) 
);
defparam \alu_add[25]_s .ALU_MODE=2;
  ALU \alu_add[26]_s  (
    .SUM(alu_add[26]),
    .COUT(\alu_add[26]_2 ),
    .I0(opa[26]),
    .I1(opb[26]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[25]_2 ) 
);
defparam \alu_add[26]_s .ALU_MODE=2;
  ALU \alu_add[27]_s  (
    .SUM(alu_add[27]),
    .COUT(\alu_add[27]_2 ),
    .I0(opa[27]),
    .I1(opb[27]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[26]_2 ) 
);
defparam \alu_add[27]_s .ALU_MODE=2;
  ALU \alu_add[28]_s  (
    .SUM(alu_add[28]),
    .COUT(\alu_add[28]_2 ),
    .I0(opa[28]),
    .I1(opb[28]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[27]_2 ) 
);
defparam \alu_add[28]_s .ALU_MODE=2;
  ALU \alu_add[29]_s  (
    .SUM(alu_add[29]),
    .COUT(\alu_add[29]_2 ),
    .I0(opa[29]),
    .I1(opb[29]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[28]_2 ) 
);
defparam \alu_add[29]_s .ALU_MODE=2;
  ALU \alu_add[30]_s  (
    .SUM(alu_add[30]),
    .COUT(\alu_add[30]_2 ),
    .I0(opa[30]),
    .I1(opb[30]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[29]_2 ) 
);
defparam \alu_add[30]_s .ALU_MODE=2;
  ALU \alu_add[31]_s  (
    .SUM(alu_add[31]),
    .COUT(\alu_add[31]_2 ),
    .I0(opa[31]),
    .I1(opb[31]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[30]_2 ) 
);
defparam \alu_add[31]_s .ALU_MODE=2;
  ALU \addsub_res[32]_1_s  (
    .SUM(addsub_res[32]),
    .COUT(\addsub_res[32]_1_0_COUT ),
    .I0(opa_x[32]),
    .I1(opb_x[32]),
    .I3(\ctrl.alu_sub_Z_1_3 ),
    .CIN(\alu_add[31]_2 ) 
);
defparam \addsub_res[32]_1_s .ALU_MODE=2;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(rs2[0]),
    .I1(rs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(rs2[1]),
    .I1(rs1[1]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  ALU n74_s0 (
    .SUM(n74_1_SUM),
    .COUT(n74_3),
    .I0(rs2[2]),
    .I1(rs1[2]),
    .I3(GND),
    .CIN(n73_3) 
);
defparam n74_s0.ALU_MODE=3;
  ALU n75_s0 (
    .SUM(n75_1_SUM),
    .COUT(n75_3),
    .I0(rs2[3]),
    .I1(rs1[3]),
    .I3(GND),
    .CIN(n74_3) 
);
defparam n75_s0.ALU_MODE=3;
  ALU n76_s0 (
    .SUM(n76_1_SUM),
    .COUT(n76_3),
    .I0(rs2[4]),
    .I1(rs1[4]),
    .I3(GND),
    .CIN(n75_3) 
);
defparam n76_s0.ALU_MODE=3;
  ALU n77_s0 (
    .SUM(n77_1_SUM),
    .COUT(n77_3),
    .I0(rs2[5]),
    .I1(rs1[5]),
    .I3(GND),
    .CIN(n76_3) 
);
defparam n77_s0.ALU_MODE=3;
  ALU n78_s0 (
    .SUM(n78_1_SUM),
    .COUT(n78_3),
    .I0(rs2[6]),
    .I1(rs1[6]),
    .I3(GND),
    .CIN(n77_3) 
);
defparam n78_s0.ALU_MODE=3;
  ALU n79_s0 (
    .SUM(n79_1_SUM),
    .COUT(n79_3),
    .I0(rs2[7]),
    .I1(rs1[7]),
    .I3(GND),
    .CIN(n78_3) 
);
defparam n79_s0.ALU_MODE=3;
  ALU n80_s0 (
    .SUM(n80_1_SUM),
    .COUT(n80_3),
    .I0(rs2[8]),
    .I1(rs1[8]),
    .I3(GND),
    .CIN(n79_3) 
);
defparam n80_s0.ALU_MODE=3;
  ALU n81_s0 (
    .SUM(n81_1_SUM),
    .COUT(n81_3),
    .I0(rs2[9]),
    .I1(rs1[9]),
    .I3(GND),
    .CIN(n80_3) 
);
defparam n81_s0.ALU_MODE=3;
  ALU n82_s0 (
    .SUM(n82_1_SUM),
    .COUT(n82_3),
    .I0(rs2[10]),
    .I1(rs1[10]),
    .I3(GND),
    .CIN(n81_3) 
);
defparam n82_s0.ALU_MODE=3;
  ALU n83_s0 (
    .SUM(n83_1_SUM),
    .COUT(n83_3),
    .I0(rs2[11]),
    .I1(rs1[11]),
    .I3(GND),
    .CIN(n82_3) 
);
defparam n83_s0.ALU_MODE=3;
  ALU n84_s0 (
    .SUM(n84_1_SUM),
    .COUT(n84_3),
    .I0(rs2[12]),
    .I1(rs1[12]),
    .I3(GND),
    .CIN(n83_3) 
);
defparam n84_s0.ALU_MODE=3;
  ALU n85_s0 (
    .SUM(n85_1_SUM),
    .COUT(n85_3),
    .I0(rs2[13]),
    .I1(rs1[13]),
    .I3(GND),
    .CIN(n84_3) 
);
defparam n85_s0.ALU_MODE=3;
  ALU n86_s0 (
    .SUM(n86_1_SUM),
    .COUT(n86_3),
    .I0(rs2[14]),
    .I1(rs1[14]),
    .I3(GND),
    .CIN(n85_3) 
);
defparam n86_s0.ALU_MODE=3;
  ALU n87_s0 (
    .SUM(n87_1_SUM),
    .COUT(n87_3),
    .I0(rs2[15]),
    .I1(rs1[15]),
    .I3(GND),
    .CIN(n86_3) 
);
defparam n87_s0.ALU_MODE=3;
  ALU n88_s0 (
    .SUM(n88_1_SUM),
    .COUT(n88_3),
    .I0(rs2[16]),
    .I1(rs1[16]),
    .I3(GND),
    .CIN(n87_3) 
);
defparam n88_s0.ALU_MODE=3;
  ALU n89_s0 (
    .SUM(n89_1_SUM),
    .COUT(n89_3),
    .I0(rs2[17]),
    .I1(rs1[17]),
    .I3(GND),
    .CIN(n88_3) 
);
defparam n89_s0.ALU_MODE=3;
  ALU n90_s0 (
    .SUM(n90_1_SUM),
    .COUT(n90_3),
    .I0(rs2[18]),
    .I1(rs1[18]),
    .I3(GND),
    .CIN(n89_3) 
);
defparam n90_s0.ALU_MODE=3;
  ALU n91_s0 (
    .SUM(n91_1_SUM),
    .COUT(n91_3),
    .I0(rs2[19]),
    .I1(rs1[19]),
    .I3(GND),
    .CIN(n90_3) 
);
defparam n91_s0.ALU_MODE=3;
  ALU n92_s0 (
    .SUM(n92_1_SUM),
    .COUT(n92_3),
    .I0(rs2[20]),
    .I1(rs1[20]),
    .I3(GND),
    .CIN(n91_3) 
);
defparam n92_s0.ALU_MODE=3;
  ALU n93_s0 (
    .SUM(n93_1_SUM),
    .COUT(n93_3),
    .I0(rs2[21]),
    .I1(rs1[21]),
    .I3(GND),
    .CIN(n92_3) 
);
defparam n93_s0.ALU_MODE=3;
  ALU n94_s0 (
    .SUM(n94_1_SUM),
    .COUT(n94_3),
    .I0(rs2[22]),
    .I1(rs1[22]),
    .I3(GND),
    .CIN(n93_3) 
);
defparam n94_s0.ALU_MODE=3;
  ALU n95_s0 (
    .SUM(n95_1_SUM),
    .COUT(n95_3),
    .I0(rs2[23]),
    .I1(rs1[23]),
    .I3(GND),
    .CIN(n94_3) 
);
defparam n95_s0.ALU_MODE=3;
  ALU n96_s0 (
    .SUM(n96_1_SUM),
    .COUT(n96_3),
    .I0(rs2[24]),
    .I1(rs1[24]),
    .I3(GND),
    .CIN(n95_3) 
);
defparam n96_s0.ALU_MODE=3;
  ALU n97_s0 (
    .SUM(n97_1_SUM),
    .COUT(n97_3),
    .I0(rs2[25]),
    .I1(rs1[25]),
    .I3(GND),
    .CIN(n96_3) 
);
defparam n97_s0.ALU_MODE=3;
  ALU n98_s0 (
    .SUM(n98_1_SUM),
    .COUT(n98_3),
    .I0(rs2[26]),
    .I1(rs1[26]),
    .I3(GND),
    .CIN(n97_3) 
);
defparam n98_s0.ALU_MODE=3;
  ALU n99_s0 (
    .SUM(n99_1_SUM),
    .COUT(n99_3),
    .I0(rs2[27]),
    .I1(rs1[27]),
    .I3(GND),
    .CIN(n98_3) 
);
defparam n99_s0.ALU_MODE=3;
  ALU n100_s0 (
    .SUM(n100_1_SUM),
    .COUT(n100_3),
    .I0(rs2[28]),
    .I1(rs1[28]),
    .I3(GND),
    .CIN(n99_3) 
);
defparam n100_s0.ALU_MODE=3;
  ALU n101_s0 (
    .SUM(n101_1_SUM),
    .COUT(n101_3),
    .I0(rs2[29]),
    .I1(rs1[29]),
    .I3(GND),
    .CIN(n100_3) 
);
defparam n101_s0.ALU_MODE=3;
  ALU n102_s0 (
    .SUM(n102_1_SUM),
    .COUT(n102_3),
    .I0(rs2[30]),
    .I1(rs1[30]),
    .I3(GND),
    .CIN(n101_3) 
);
defparam n102_s0.ALU_MODE=3;
  ALU n103_s0 (
    .SUM(n103_1_SUM),
    .COUT(n103_3),
    .I0(rs2[31]),
    .I1(rs1[31]),
    .I3(GND),
    .CIN(n102_3) 
);
defparam n103_s0.ALU_MODE=3;
  neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\ctrl.alu_cp_alu (\ctrl.alu_cp_alu ),
    .\ctrl.ir_funct3_Z (\ctrl.ir_funct3_Z [2:0]),
    .rs1(rs1[31:0]),
    .opb(opb[4:0]),
    .\exe_engine.state (\exe_engine.state [9]),
    .\ctrl.ir_funct12_Z (\ctrl.ir_funct12_Z [11:5]),
    .\trap_ctrl.exc_buf (\trap_ctrl.exc_buf [2:0]),
    .\shifter.done_ff (\shifter.done_ff ),
    .\shifter.busy (\shifter.busy ),
    .valid_cmd_4(valid_cmd_4),
    .valid_cmd_5(valid_cmd_5),
    .cp_valid_0_3(cp_valid_0_3),
    .valid_cmd_8(valid_cmd_8),
    .\shifter.sreg (\shifter.sreg [31:0]),
    .cp_valid(cp_valid[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_alu */
module neorv32_cpu_lsu (
  clk_i_d,
  n4_6,
  \ctrl.cpu_debug_Z ,
  \ctrl.lsu_rw_Z ,
  \icache_rsp[0].data_7_8 ,
  \ipb.we_0_5 ,
  \ipb.we_0_12 ,
  \icache_rsp[0].data_16_3 ,
  \icache_rsp[0].data_16_4 ,
  \icache_rsp[0].data_0_3 ,
  \icache_rsp[0].data_0_4 ,
  \icache_rsp[0].data_1_3 ,
  \icache_rsp[0].data_6_3 ,
  \icache_rsp[0].data_9_9 ,
  \icache_rsp[0].data_10_3 ,
  \icache_rsp[0].data_2_3 ,
  \icache_rsp[0].data_11_3 ,
  \icache_rsp[0].data_3_3 ,
  \icache_rsp[0].data_13_3 ,
  \icache_rsp[0].data_5_3 ,
  \icache_rsp[0].data_30_3 ,
  pending,
  \icache_rsp[0].data_23_3 ,
  \icache_rsp[0].data_25_3 ,
  \icache_rsp[0].data_25_4 ,
  \icache_rsp[0].data_12_3 ,
  \icache_rsp[0].data_12_4 ,
  \icache_rsp[0].data_31_3 ,
  \icache_rsp[0].data_31_4 ,
  \icache_rsp[0].data_15_3 ,
  \icache_rsp[0].data_15_4 ,
  \icache_rsp[0].data_17_3 ,
  \icache_rsp[0].data_17_4 ,
  \icache_rsp[0].data_18_3 ,
  \icache_rsp[0].data_18_4 ,
  \icache_rsp[0].data_19_3 ,
  \icache_rsp[0].data_19_4 ,
  \icache_rsp[0].data_21_3 ,
  \icache_rsp[0].data_21_4 ,
  \icache_rsp[0].data_4_7 ,
  \icache_rsp[0].data_4_8 ,
  pending_9,
  \icache_rsp[0].data_4_3 ,
  \icache_rsp[0].data_4_4 ,
  \icache_rsp[0].data_15_5 ,
  \icache_rsp[0].data_7_4 ,
  \icache_rsp[0].data_23_4 ,
  \icache_rsp[0].data_15_7 ,
  \icache_rsp[0].data_9_7 ,
  \icache_rsp[0].data_5_4 ,
  \icache_rsp[0].data_3_4 ,
  \icache_rsp[0].data_2_4 ,
  \icache_rsp[0].data_6_4 ,
  \icache_rsp[0].data_30_4 ,
  \icache_rsp[0].data_28_3 ,
  \icache_rsp[0].data_28_4 ,
  \ctrl.lsu_req_Z ,
  alu_add,
  \exe_engine.state_1 ,
  \exe_engine.state_9 ,
  rs2,
  \ctrl.ir_funct3_Z ,
  \icache_rsp[0].data_4 ,
  \icache_rsp[0].data_8 ,
  \icache_rsp[0].data_9 ,
  \icache_rsp[0].data_10 ,
  \icache_rsp[0].data_11 ,
  \icache_rsp[0].data_13 ,
  \icache_rsp[0].data_14 ,
  \icache_rsp[0].data_15 ,
  \icache_rsp[0].data_18 ,
  \icache_rsp[0].data_19 ,
  \icache_rsp[0].data_20 ,
  \icache_rsp[0].data_21 ,
  \icache_rsp[0].data_22 ,
  \icache_rsp[0].data_24 ,
  \icache_rsp[0].data_26 ,
  \icache_rsp[0].data_27 ,
  \icache_rsp[0].data_28 ,
  \icache_rsp[0].data_29 ,
  \icache_rsp[0].data_30 ,
  uflash_dat_i_0,
  uflash_dat_i_2,
  uflash_dat_i_3,
  uflash_dat_i_5,
  uflash_dat_i_6,
  uflash_dat_i_7,
  uflash_dat_i_12,
  uflash_dat_i_16,
  uflash_dat_i_23,
  uflash_dat_i_28,
  uflash_dat_i_31,
  rdata_Z_1,
  rdata_Z_2,
  rdata_Z_3,
  rdata_Z_5,
  rdata_Z_7,
  rden,
  \io_rsp.data_1 ,
  \io_rsp.data_2 ,
  \io_rsp.data_3 ,
  \io_rsp.data_5 ,
  \io_rsp.data_7 ,
  \io_rsp.data_10 ,
  \io_rsp.data_11 ,
  \io_rsp.data_13 ,
  \io_rsp.data_17 ,
  \io_rsp.data_23 ,
  \io_rsp.data_28 ,
  \io_rsp.data_30 ,
  \io_rsp.data_31 ,
  rdata_10,
  rdata_11,
  rdata_13,
  rdata_28,
  rdata_30,
  rdata_31,
  rdata_17,
  rdata_23,
  misaligned,
  \cpu_d_req[0].rw ,
  n167_9,
  pending_9_7,
  n422_11,
  n422_13,
  pending_8,
  \cpu_d_req[0].addr ,
  \cpu_d_req[0].meta ,
  xbus_dat_o,
  \cpu_d_req[0].ben ,
  lsu_rdata
)
;
input clk_i_d;
input n4_6;
input \ctrl.cpu_debug_Z ;
input \ctrl.lsu_rw_Z ;
input \icache_rsp[0].data_7_8 ;
input \ipb.we_0_5 ;
input \ipb.we_0_12 ;
input \icache_rsp[0].data_16_3 ;
input \icache_rsp[0].data_16_4 ;
input \icache_rsp[0].data_0_3 ;
input \icache_rsp[0].data_0_4 ;
input \icache_rsp[0].data_1_3 ;
input \icache_rsp[0].data_6_3 ;
input \icache_rsp[0].data_9_9 ;
input \icache_rsp[0].data_10_3 ;
input \icache_rsp[0].data_2_3 ;
input \icache_rsp[0].data_11_3 ;
input \icache_rsp[0].data_3_3 ;
input \icache_rsp[0].data_13_3 ;
input \icache_rsp[0].data_5_3 ;
input \icache_rsp[0].data_30_3 ;
input pending;
input \icache_rsp[0].data_23_3 ;
input \icache_rsp[0].data_25_3 ;
input \icache_rsp[0].data_25_4 ;
input \icache_rsp[0].data_12_3 ;
input \icache_rsp[0].data_12_4 ;
input \icache_rsp[0].data_31_3 ;
input \icache_rsp[0].data_31_4 ;
input \icache_rsp[0].data_15_3 ;
input \icache_rsp[0].data_15_4 ;
input \icache_rsp[0].data_17_3 ;
input \icache_rsp[0].data_17_4 ;
input \icache_rsp[0].data_18_3 ;
input \icache_rsp[0].data_18_4 ;
input \icache_rsp[0].data_19_3 ;
input \icache_rsp[0].data_19_4 ;
input \icache_rsp[0].data_21_3 ;
input \icache_rsp[0].data_21_4 ;
input \icache_rsp[0].data_4_7 ;
input \icache_rsp[0].data_4_8 ;
input pending_9;
input \icache_rsp[0].data_4_3 ;
input \icache_rsp[0].data_4_4 ;
input \icache_rsp[0].data_15_5 ;
input \icache_rsp[0].data_7_4 ;
input \icache_rsp[0].data_23_4 ;
input \icache_rsp[0].data_15_7 ;
input \icache_rsp[0].data_9_7 ;
input \icache_rsp[0].data_5_4 ;
input \icache_rsp[0].data_3_4 ;
input \icache_rsp[0].data_2_4 ;
input \icache_rsp[0].data_6_4 ;
input \icache_rsp[0].data_30_4 ;
input \icache_rsp[0].data_28_3 ;
input \icache_rsp[0].data_28_4 ;
input \ctrl.lsu_req_Z ;
input [31:0] alu_add;
input \exe_engine.state_1 ;
input \exe_engine.state_9 ;
input [31:0] rs2;
input [2:0] \ctrl.ir_funct3_Z ;
input \icache_rsp[0].data_4 ;
input \icache_rsp[0].data_8 ;
input \icache_rsp[0].data_9 ;
input \icache_rsp[0].data_10 ;
input \icache_rsp[0].data_11 ;
input \icache_rsp[0].data_13 ;
input \icache_rsp[0].data_14 ;
input \icache_rsp[0].data_15 ;
input \icache_rsp[0].data_18 ;
input \icache_rsp[0].data_19 ;
input \icache_rsp[0].data_20 ;
input \icache_rsp[0].data_21 ;
input \icache_rsp[0].data_22 ;
input \icache_rsp[0].data_24 ;
input \icache_rsp[0].data_26 ;
input \icache_rsp[0].data_27 ;
input \icache_rsp[0].data_28 ;
input \icache_rsp[0].data_29 ;
input \icache_rsp[0].data_30 ;
input uflash_dat_i_0;
input uflash_dat_i_2;
input uflash_dat_i_3;
input uflash_dat_i_5;
input uflash_dat_i_6;
input uflash_dat_i_7;
input uflash_dat_i_12;
input uflash_dat_i_16;
input uflash_dat_i_23;
input uflash_dat_i_28;
input uflash_dat_i_31;
input rdata_Z_1;
input rdata_Z_2;
input rdata_Z_3;
input rdata_Z_5;
input rdata_Z_7;
input [0:0] rden;
input \io_rsp.data_1 ;
input \io_rsp.data_2 ;
input \io_rsp.data_3 ;
input \io_rsp.data_5 ;
input \io_rsp.data_7 ;
input \io_rsp.data_10 ;
input \io_rsp.data_11 ;
input \io_rsp.data_13 ;
input \io_rsp.data_17 ;
input \io_rsp.data_23 ;
input \io_rsp.data_28 ;
input \io_rsp.data_30 ;
input \io_rsp.data_31 ;
input rdata_10;
input rdata_11;
input rdata_13;
input rdata_28;
input rdata_30;
input rdata_31;
input rdata_17;
input rdata_23;
output misaligned;
output \cpu_d_req[0].rw ;
output n167_9;
output pending_9_7;
output n422_11;
output n422_13;
output pending_8;
output [31:0] \cpu_d_req[0].addr ;
output [2:2] \cpu_d_req[0].meta ;
output [31:0] xbus_dat_o;
output [3:0] \cpu_d_req[0].ben ;
output [31:0] lsu_rdata;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n7_10;
wire n151_8;
wire n152_8;
wire n153_8;
wire n154_8;
wire n155_8;
wire n156_8;
wire n157_8;
wire n158_8;
wire n430_6;
wire n429_6;
wire n428_6;
wire n427_6;
wire n426_6;
wire n425_6;
wire n424_6;
wire n423_6;
wire n422_6;
wire n421_6;
wire n420_6;
wire n419_6;
wire n418_6;
wire n417_6;
wire n416_6;
wire n415_6;
wire n414_6;
wire n413_6;
wire n412_6;
wire n411_6;
wire n410_6;
wire n409_6;
wire n408_6;
wire n407_6;
wire n406_6;
wire n405_6;
wire n404_6;
wire n403_6;
wire n402_6;
wire n401_6;
wire n400_6;
wire n399_6;
wire n178_11;
wire n177_11;
wire n176_10;
wire n175_10;
wire n430_8;
wire n430_9;
wire n430_10;
wire n429_7;
wire n429_8;
wire n429_9;
wire n429_10;
wire n428_8;
wire n428_9;
wire n427_8;
wire n427_9;
wire n426_8;
wire n426_9;
wire n425_8;
wire n425_9;
wire n424_7;
wire n424_8;
wire n424_9;
wire n423_8;
wire n422_8;
wire n422_9;
wire n421_7;
wire n420_7;
wire n419_7;
wire n418_8;
wire n417_7;
wire n416_7;
wire n415_7;
wire n414_7;
wire n413_7;
wire n412_7;
wire n411_7;
wire n409_7;
wire n405_7;
wire pending_10;
wire n430_11;
wire n430_12;
wire n430_14;
wire n429_11;
wire n429_12;
wire n429_13;
wire n429_14;
wire n429_17;
wire n428_10;
wire n428_11;
wire n428_12;
wire n427_10;
wire n427_11;
wire n427_12;
wire n426_10;
wire n426_11;
wire n425_10;
wire n425_11;
wire n425_12;
wire n424_11;
wire n424_13;
wire n423_10;
wire n414_10;
wire n414_11;
wire n430_15;
wire n428_14;
wire n428_15;
wire n427_14;
wire n427_15;
wire n426_12;
wire n426_13;
wire n425_14;
wire n425_15;
wire n424_14;
wire n423_11;
wire n423_12;
wire n414_12;
wire n430_17;
wire n430_18;
wire n423_13;
wire n423_16;
wire n423_17;
wire n429_21;
wire n430_20;
wire n426_17;
wire n429_23;
wire n425_19;
wire n427_19;
wire n428_20;
wire n426_19;
wire n424_16;
wire n414_14;
wire n423_19;
wire n429_25;
wire n426_21;
wire n429_27;
wire n428_22;
wire n427_21;
wire n425_21;
wire n423_21;
wire n423_23;
wire n423_25;
wire n425_23;
wire n427_23;
wire n428_24;
wire n424_18;
wire n430_22;
wire n425_25;
wire n427_25;
wire n428_26;
wire n430_24;
wire n399_11;
wire n422_15;
wire n399_13;
wire n400_9;
wire n401_9;
wire n402_9;
wire n403_9;
wire n404_9;
wire n406_9;
wire n407_9;
wire n408_9;
wire n410_9;
wire n414_16;
wire n399_15;
wire n174_10;
wire n173_10;
wire n172_10;
wire n171_10;
wire n170_10;
wire n169_10;
wire n168_10;
wire n167_11;
wire n467_9;
wire n418_10;
wire VCC;
wire GND;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(rs2[7]),
    .I1(rs2[23]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(rs2[6]),
    .I1(rs2[22]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(rs2[5]),
    .I1(rs2[21]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(rs2[4]),
    .I1(rs2[20]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(rs2[3]),
    .I1(rs2[19]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(rs2[2]),
    .I1(rs2[18]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(rs2[1]),
    .I1(rs2[17]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(rs2[0]),
    .I1(rs2[16]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT4 n7_s4 (
    .F(n7_10),
    .I0(alu_add[1]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(alu_add[0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n7_s4.INIT=16'hFAC0;
  LUT3 n151_s4 (
    .F(n151_8),
    .I0(n167_11),
    .I1(rs2[31]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n151_s4.INIT=8'hCA;
  LUT3 n152_s4 (
    .F(n152_8),
    .I0(n168_10),
    .I1(rs2[30]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n152_s4.INIT=8'hCA;
  LUT3 n153_s4 (
    .F(n153_8),
    .I0(n169_10),
    .I1(rs2[29]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n153_s4.INIT=8'hCA;
  LUT3 n154_s4 (
    .F(n154_8),
    .I0(n170_10),
    .I1(rs2[28]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n154_s4.INIT=8'hCA;
  LUT3 n155_s4 (
    .F(n155_8),
    .I0(n171_10),
    .I1(rs2[27]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n155_s4.INIT=8'hCA;
  LUT3 n156_s4 (
    .F(n156_8),
    .I0(n172_10),
    .I1(rs2[26]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n156_s4.INIT=8'hCA;
  LUT3 n157_s4 (
    .F(n157_8),
    .I0(n173_10),
    .I1(rs2[25]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n157_s4.INIT=8'hCA;
  LUT3 n158_s4 (
    .F(n158_8),
    .I0(n174_10),
    .I1(rs2[24]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n158_s4.INIT=8'hCA;
  LUT4 n430_s1 (
    .F(n430_6),
    .I0(n430_24),
    .I1(n430_8),
    .I2(n430_9),
    .I3(n430_10) 
);
defparam n430_s1.INIT=16'h0D00;
  LUT4 n429_s1 (
    .F(n429_6),
    .I0(n429_7),
    .I1(n429_8),
    .I2(n429_9),
    .I3(n429_10) 
);
defparam n429_s1.INIT=16'h4F00;
  LUT4 n428_s1 (
    .F(n428_6),
    .I0(n428_26),
    .I1(n428_8),
    .I2(n428_9),
    .I3(pending_8) 
);
defparam n428_s1.INIT=16'hD000;
  LUT4 n427_s1 (
    .F(n427_6),
    .I0(n427_25),
    .I1(n427_8),
    .I2(n427_9),
    .I3(pending_8) 
);
defparam n427_s1.INIT=16'hD000;
  LUT4 n426_s1 (
    .F(n426_6),
    .I0(n426_21),
    .I1(n426_8),
    .I2(n426_9),
    .I3(pending_8) 
);
defparam n426_s1.INIT=16'hD000;
  LUT4 n425_s1 (
    .F(n425_6),
    .I0(n425_25),
    .I1(n425_8),
    .I2(n425_9),
    .I3(pending_8) 
);
defparam n425_s1.INIT=16'hD000;
  LUT4 n424_s1 (
    .F(n424_6),
    .I0(n424_7),
    .I1(n167_9),
    .I2(n424_8),
    .I3(n424_9) 
);
defparam n424_s1.INIT=16'h0B00;
  LUT4 n423_s1 (
    .F(n423_6),
    .I0(n423_21),
    .I1(\icache_rsp[0].data_7_8 ),
    .I2(n423_8),
    .I3(pending_8) 
);
defparam n423_s1.INIT=16'hD000;
  LUT4 n422_s1 (
    .F(n422_6),
    .I0(n422_15),
    .I1(\icache_rsp[0].data_8 ),
    .I2(n422_8),
    .I3(n422_9) 
);
defparam n422_s1.INIT=16'hFFF8;
  LUT4 n421_s1 (
    .F(n421_6),
    .I0(n422_15),
    .I1(\icache_rsp[0].data_9 ),
    .I2(n422_8),
    .I3(n421_7) 
);
defparam n421_s1.INIT=16'hFFF8;
  LUT4 n420_s1 (
    .F(n420_6),
    .I0(n422_15),
    .I1(\icache_rsp[0].data_10 ),
    .I2(n422_8),
    .I3(n420_7) 
);
defparam n420_s1.INIT=16'hFFF8;
  LUT4 n419_s1 (
    .F(n419_6),
    .I0(n422_15),
    .I1(\icache_rsp[0].data_11 ),
    .I2(n422_8),
    .I3(n419_7) 
);
defparam n419_s1.INIT=16'hFFF8;
  LUT4 n418_s1 (
    .F(n418_6),
    .I0(n418_10),
    .I1(\icache_rsp[0].data_28 ),
    .I2(n422_8),
    .I3(n418_8) 
);
defparam n418_s1.INIT=16'hFFF8;
  LUT4 n417_s1 (
    .F(n417_6),
    .I0(n422_15),
    .I1(\icache_rsp[0].data_13 ),
    .I2(n422_8),
    .I3(n417_7) 
);
defparam n417_s1.INIT=16'hFFF8;
  LUT4 n416_s1 (
    .F(n416_6),
    .I0(n418_10),
    .I1(\icache_rsp[0].data_30 ),
    .I2(n422_8),
    .I3(n416_7) 
);
defparam n416_s1.INIT=16'hFFF8;
  LUT4 n415_s1 (
    .F(n415_6),
    .I0(n422_15),
    .I1(\icache_rsp[0].data_15 ),
    .I2(n422_8),
    .I3(n415_7) 
);
defparam n415_s1.INIT=16'hFFF8;
  LUT4 n414_s1 (
    .F(n414_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n414_16) 
);
defparam n414_s1.INIT=16'hFFF4;
  LUT4 n413_s1 (
    .F(n413_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n413_7) 
);
defparam n413_s1.INIT=16'hFFF4;
  LUT4 n412_s1 (
    .F(n412_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n412_7) 
);
defparam n412_s1.INIT=16'hFFF4;
  LUT4 n411_s1 (
    .F(n411_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n411_7) 
);
defparam n411_s1.INIT=16'hFFF4;
  LUT4 n410_s1 (
    .F(n410_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n410_9) 
);
defparam n410_s1.INIT=16'hFFF4;
  LUT4 n409_s1 (
    .F(n409_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n409_7) 
);
defparam n409_s1.INIT=16'hFFF4;
  LUT4 n408_s1 (
    .F(n408_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n408_9) 
);
defparam n408_s1.INIT=16'hFFF4;
  LUT4 n407_s1 (
    .F(n407_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n407_9) 
);
defparam n407_s1.INIT=16'hFFF4;
  LUT4 n406_s1 (
    .F(n406_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n406_9) 
);
defparam n406_s1.INIT=16'hFFF4;
  LUT4 n405_s1 (
    .F(n405_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n405_7) 
);
defparam n405_s1.INIT=16'hFFF4;
  LUT4 n404_s1 (
    .F(n404_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n404_9) 
);
defparam n404_s1.INIT=16'hFFF4;
  LUT4 n403_s1 (
    .F(n403_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n403_9) 
);
defparam n403_s1.INIT=16'hFFF4;
  LUT4 n402_s1 (
    .F(n402_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n402_9) 
);
defparam n402_s1.INIT=16'hFFF4;
  LUT4 n401_s1 (
    .F(n401_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n401_9) 
);
defparam n401_s1.INIT=16'hFFF4;
  LUT4 n400_s1 (
    .F(n400_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n400_9) 
);
defparam n400_s1.INIT=16'hFFF4;
  LUT4 n399_s1 (
    .F(n399_6),
    .I0(n414_7),
    .I1(pending_8),
    .I2(n422_8),
    .I3(n399_15) 
);
defparam n399_s1.INIT=16'hFFF4;
  LUT4 n178_s5 (
    .F(n178_11),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(alu_add[0]),
    .I2(alu_add[1]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n178_s5.INIT=16'hFF0B;
  LUT4 n177_s5 (
    .F(n177_11),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(alu_add[0]),
    .I2(alu_add[1]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n177_s5.INIT=16'hFF0E;
  LUT4 n176_s4 (
    .F(n176_10),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(alu_add[0]),
    .I2(alu_add[1]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n176_s4.INIT=16'hFFB0;
  LUT4 n175_s4 (
    .F(n175_10),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(alu_add[0]),
    .I2(alu_add[1]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n175_s4.INIT=16'hFFE0;
  LUT2 n167_s5 (
    .F(n167_9),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [1]) 
);
defparam n167_s5.INIT=4'h1;
  LUT3 pending_s4 (
    .F(pending_9_7),
    .I0(pending_10),
    .I1(\ipb.we_0_5 ),
    .I2(\ipb.we_0_12 ) 
);
defparam pending_s4.INIT=8'h0B;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(\icache_rsp[0].data_8 ),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(n430_12) 
);
defparam n430_s3.INIT=8'hB0;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(\icache_rsp[0].data_16_3 ),
    .I1(\icache_rsp[0].data_16_4 ),
    .I2(n430_20) 
);
defparam n430_s4.INIT=8'h40;
  LUT4 n430_s5 (
    .F(n430_10),
    .I0(\icache_rsp[0].data_0_3 ),
    .I1(n430_14),
    .I2(\icache_rsp[0].data_0_4 ),
    .I3(pending_8) 
);
defparam n430_s5.INIT=16'hEF00;
  LUT2 n429_s2 (
    .F(n429_7),
    .I0(\icache_rsp[0].data_1_3 ),
    .I1(n429_11) 
);
defparam n429_s2.INIT=4'h4;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(n429_12),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(n429_13),
    .I3(n429_14) 
);
defparam n429_s3.INIT=16'h000D;
  LUT4 n429_s4 (
    .F(n429_9),
    .I0(\icache_rsp[0].data_6_3 ),
    .I1(\icache_rsp[0].data_9_9 ),
    .I2(n429_23),
    .I3(n167_9) 
);
defparam n429_s4.INIT=16'h4F00;
  LUT4 n429_s5 (
    .F(n429_10),
    .I0(n429_21),
    .I1(\icache_rsp[0].data_1_3 ),
    .I2(n429_17),
    .I3(pending_8) 
);
defparam n429_s5.INIT=16'h0D00;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(n428_10),
    .I1(\icache_rsp[0].data_10_3 ),
    .I2(n428_11),
    .I3(n428_12) 
);
defparam n428_s3.INIT=16'hD000;
  LUT4 n428_s4 (
    .F(n428_9),
    .I0(\icache_rsp[0].data_18 ),
    .I1(n430_20),
    .I2(\icache_rsp[0].data_2_3 ),
    .I3(n428_22) 
);
defparam n428_s4.INIT=16'hB0BB;
  LUT4 n427_s3 (
    .F(n427_8),
    .I0(n427_10),
    .I1(\icache_rsp[0].data_11_3 ),
    .I2(n427_11),
    .I3(n427_12) 
);
defparam n427_s3.INIT=16'hD000;
  LUT4 n427_s4 (
    .F(n427_9),
    .I0(\icache_rsp[0].data_19 ),
    .I1(n430_20),
    .I2(\icache_rsp[0].data_3_3 ),
    .I3(n427_21) 
);
defparam n427_s4.INIT=16'hB0BB;
  LUT3 n426_s3 (
    .F(n426_8),
    .I0(\icache_rsp[0].data_4 ),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(n426_11) 
);
defparam n426_s3.INIT=8'hE0;
  LUT4 n426_s4 (
    .F(n426_9),
    .I0(\icache_rsp[0].data_20 ),
    .I1(n430_20),
    .I2(\icache_rsp[0].data_4 ),
    .I3(n430_14) 
);
defparam n426_s4.INIT=16'hBBB0;
  LUT4 n425_s3 (
    .F(n425_8),
    .I0(n425_10),
    .I1(\icache_rsp[0].data_13_3 ),
    .I2(n425_11),
    .I3(n425_12) 
);
defparam n425_s3.INIT=16'hD000;
  LUT4 n425_s4 (
    .F(n425_9),
    .I0(\icache_rsp[0].data_21 ),
    .I1(n430_20),
    .I2(\icache_rsp[0].data_5_3 ),
    .I3(n425_21) 
);
defparam n425_s4.INIT=16'hB0BB;
  LUT4 n424_s2 (
    .F(n424_7),
    .I0(\icache_rsp[0].data_30_3 ),
    .I1(n424_16),
    .I2(\icache_rsp[0].data_14 ),
    .I3(n424_11) 
);
defparam n424_s2.INIT=16'hB0BB;
  LUT4 n424_s3 (
    .F(n424_8),
    .I0(uflash_dat_i_6),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(pending),
    .I3(n424_18) 
);
defparam n424_s3.INIT=16'h1F00;
  LUT3 n424_s4 (
    .F(n424_9),
    .I0(n424_13),
    .I1(\icache_rsp[0].data_22 ),
    .I2(pending_8) 
);
defparam n424_s4.INIT=8'hD0;
  LUT4 n423_s3 (
    .F(n423_8),
    .I0(\icache_rsp[0].data_23_3 ),
    .I1(n423_23),
    .I2(n423_10),
    .I3(n167_9) 
);
defparam n423_s3.INIT=16'hB0BB;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(pending_8),
    .I1(n422_13),
    .I2(n423_10) 
);
defparam n422_s3.INIT=8'h80;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(\icache_rsp[0].data_24 ),
    .I1(n418_10) 
);
defparam n422_s4.INIT=4'h8;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(\icache_rsp[0].data_25_3 ),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(\icache_rsp[0].data_25_4 ),
    .I3(n418_10) 
);
defparam n421_s2.INIT=16'h0D00;
  LUT2 n420_s2 (
    .F(n420_7),
    .I0(\icache_rsp[0].data_26 ),
    .I1(n418_10) 
);
defparam n420_s2.INIT=4'h8;
  LUT2 n419_s2 (
    .F(n419_7),
    .I0(\icache_rsp[0].data_27 ),
    .I1(n418_10) 
);
defparam n419_s2.INIT=4'h8;
  LUT3 n418_s3 (
    .F(n418_8),
    .I0(\icache_rsp[0].data_12_3 ),
    .I1(\icache_rsp[0].data_12_4 ),
    .I2(n422_15) 
);
defparam n418_s3.INIT=8'hB0;
  LUT2 n417_s2 (
    .F(n417_7),
    .I0(\icache_rsp[0].data_29 ),
    .I1(n418_10) 
);
defparam n417_s2.INIT=4'h8;
  LUT2 n416_s2 (
    .F(n416_7),
    .I0(\icache_rsp[0].data_14 ),
    .I1(n422_15) 
);
defparam n416_s2.INIT=4'h8;
  LUT3 n415_s2 (
    .F(n415_7),
    .I0(\icache_rsp[0].data_31_3 ),
    .I1(\icache_rsp[0].data_31_4 ),
    .I2(n418_10) 
);
defparam n415_s2.INIT=8'hB0;
  LUT4 n414_s2 (
    .F(n414_7),
    .I0(\icache_rsp[0].data_15_3 ),
    .I1(n414_14),
    .I2(\icache_rsp[0].data_15_4 ),
    .I3(n414_10) 
);
defparam n414_s2.INIT=16'h00BF;
  LUT4 n413_s2 (
    .F(n413_7),
    .I0(\icache_rsp[0].data_6_3 ),
    .I1(\icache_rsp[0].data_17_3 ),
    .I2(\icache_rsp[0].data_17_4 ),
    .I3(n414_11) 
);
defparam n413_s2.INIT=16'h4F00;
  LUT4 n412_s2 (
    .F(n412_7),
    .I0(\icache_rsp[0].data_18_3 ),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(\icache_rsp[0].data_18_4 ),
    .I3(n414_11) 
);
defparam n412_s2.INIT=16'h0D00;
  LUT4 n411_s2 (
    .F(n411_7),
    .I0(\icache_rsp[0].data_19_3 ),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(\icache_rsp[0].data_19_4 ),
    .I3(n414_11) 
);
defparam n411_s2.INIT=16'h0D00;
  LUT4 n409_s2 (
    .F(n409_7),
    .I0(\icache_rsp[0].data_21_3 ),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(\icache_rsp[0].data_21_4 ),
    .I3(n414_11) 
);
defparam n409_s2.INIT=16'h0D00;
  LUT4 n405_s2 (
    .F(n405_7),
    .I0(\icache_rsp[0].data_25_3 ),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(\icache_rsp[0].data_25_4 ),
    .I3(n414_11) 
);
defparam n405_s2.INIT=16'h0D00;
  LUT4 pending_s5 (
    .F(pending_10),
    .I0(\icache_rsp[0].data_4_7 ),
    .I1(\icache_rsp[0].data_4_8 ),
    .I2(pending_9),
    .I3(pending) 
);
defparam pending_s5.INIT=16'h7F00;
  LUT2 n430_s6 (
    .F(n430_11),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]) 
);
defparam n430_s6.INIT=4'h8;
  LUT4 n430_s7 (
    .F(n430_12),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n430_15),
    .I3(n430_22) 
);
defparam n430_s7.INIT=16'hF100;
  LUT3 n430_s9 (
    .F(n430_14),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n430_s9.INIT=8'h0B;
  LUT4 n429_s6 (
    .F(n429_11),
    .I0(rdata_Z_1),
    .I1(rden[0]),
    .I2(\cpu_d_req[0].addr [1]),
    .I3(\io_rsp.data_1 ) 
);
defparam n429_s6.INIT=16'h0007;
  LUT2 n429_s7 (
    .F(n429_12),
    .I0(\cpu_d_req[0].addr [0]),
    .I1(\icache_rsp[0].data_25_3 ) 
);
defparam n429_s7.INIT=4'h8;
  LUT3 n429_s8 (
    .F(n429_13),
    .I0(\icache_rsp[0].data_25_4 ),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\cpu_d_req[0].addr [0]) 
);
defparam n429_s8.INIT=8'hB0;
  LUT4 n429_s9 (
    .F(n429_14),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_17_3 ),
    .I3(n429_25) 
);
defparam n429_s9.INIT=16'h1F00;
  LUT4 n429_s12 (
    .F(n429_17),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_17_3 ),
    .I3(n429_27) 
);
defparam n429_s12.INIT=16'h1F00;
  LUT4 n428_s5 (
    .F(n428_10),
    .I0(rdata_10),
    .I1(rden[0]),
    .I2(\io_rsp.data_10 ),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n428_s5.INIT=16'h0700;
  LUT4 n428_s6 (
    .F(n428_11),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n428_14),
    .I3(n428_15) 
);
defparam n428_s6.INIT=16'h001F;
  LUT4 n428_s7 (
    .F(n428_12),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n428_24),
    .I3(n428_20) 
);
defparam n428_s7.INIT=16'h001F;
  LUT4 n427_s5 (
    .F(n427_10),
    .I0(rdata_11),
    .I1(rden[0]),
    .I2(\io_rsp.data_11 ),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n427_s5.INIT=16'h0700;
  LUT4 n427_s6 (
    .F(n427_11),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n427_14),
    .I3(n427_15) 
);
defparam n427_s6.INIT=16'h001F;
  LUT4 n427_s7 (
    .F(n427_12),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n427_23),
    .I3(n427_19) 
);
defparam n427_s7.INIT=16'h001F;
  LUT2 n426_s5 (
    .F(n426_10),
    .I0(\cpu_d_req[0].addr [0]),
    .I1(\cpu_d_req[0].addr [1]) 
);
defparam n426_s5.INIT=4'h4;
  LUT4 n426_s6 (
    .F(n426_11),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n426_12),
    .I3(n426_13) 
);
defparam n426_s6.INIT=16'hF100;
  LUT4 n425_s5 (
    .F(n425_10),
    .I0(rdata_13),
    .I1(rden[0]),
    .I2(\io_rsp.data_13 ),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n425_s5.INIT=16'h0700;
  LUT4 n425_s6 (
    .F(n425_11),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n425_14),
    .I3(n425_15) 
);
defparam n425_s6.INIT=16'h001F;
  LUT4 n425_s7 (
    .F(n425_12),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n425_23),
    .I3(n425_19) 
);
defparam n425_s7.INIT=16'h001F;
  LUT2 n424_s6 (
    .F(n424_11),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]) 
);
defparam n424_s6.INIT=4'h4;
  LUT4 n424_s8 (
    .F(n424_13),
    .I0(\cpu_d_req[0].addr [0]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\cpu_d_req[0].addr [1]) 
);
defparam n424_s8.INIT=16'h0D00;
  LUT4 n423_s5 (
    .F(n423_10),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n423_11),
    .I3(n423_12) 
);
defparam n423_s5.INIT=16'h00F1;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(n399_11),
    .I3(n414_12) 
);
defparam n414_s5.INIT=16'h1F00;
  LUT2 n414_s6 (
    .F(n414_11),
    .I0(\ctrl.ir_funct3_Z [1]),
    .I1(pending_8) 
);
defparam n414_s6.INIT=4'h8;
  LUT4 n430_s10 (
    .F(n430_15),
    .I0(uflash_dat_i_0),
    .I1(n424_14),
    .I2(\icache_rsp[0].data_0_4 ),
    .I3(n430_17) 
);
defparam n430_s10.INIT=16'h00BF;
  LUT2 n428_s9 (
    .F(n428_14),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\icache_rsp[0].data_18_3 ) 
);
defparam n428_s9.INIT=4'h8;
  LUT3 n428_s10 (
    .F(n428_15),
    .I0(\icache_rsp[0].data_18_4 ),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\cpu_d_req[0].addr [1]) 
);
defparam n428_s10.INIT=8'hE0;
  LUT2 n427_s9 (
    .F(n427_14),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\icache_rsp[0].data_19_3 ) 
);
defparam n427_s9.INIT=4'h8;
  LUT3 n427_s10 (
    .F(n427_15),
    .I0(\icache_rsp[0].data_19_4 ),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\cpu_d_req[0].addr [1]) 
);
defparam n427_s10.INIT=8'hE0;
  LUT4 n426_s7 (
    .F(n426_12),
    .I0(uflash_dat_i_12),
    .I1(n426_17),
    .I2(uflash_dat_i_28),
    .I3(n426_19) 
);
defparam n426_s7.INIT=16'hB0BB;
  LUT4 n426_s8 (
    .F(n426_13),
    .I0(n426_17),
    .I1(n426_19),
    .I2(pending),
    .I3(n426_10) 
);
defparam n426_s8.INIT=16'h00F1;
  LUT2 n425_s9 (
    .F(n425_14),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\icache_rsp[0].data_21_3 ) 
);
defparam n425_s9.INIT=4'h8;
  LUT3 n425_s10 (
    .F(n425_15),
    .I0(\icache_rsp[0].data_21_4 ),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\cpu_d_req[0].addr [1]) 
);
defparam n425_s10.INIT=8'hE0;
  LUT2 n424_s9 (
    .F(n424_14),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]) 
);
defparam n424_s9.INIT=4'h1;
  LUT4 n423_s6 (
    .F(n423_11),
    .I0(n423_13),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(n423_25),
    .I3(n423_19) 
);
defparam n423_s6.INIT=16'h000B;
  LUT4 n423_s7 (
    .F(n423_12),
    .I0(n423_16),
    .I1(n423_17),
    .I2(pending),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n423_s7.INIT=16'h0C0A;
  LUT2 n422_s6 (
    .F(n422_11),
    .I0(\ctrl.ir_funct3_Z [2]),
    .I1(\ctrl.ir_funct3_Z [1]) 
);
defparam n422_s6.INIT=4'h1;
  LUT4 n414_s7 (
    .F(n414_12),
    .I0(\icache_rsp[0].data_31_4 ),
    .I1(pending),
    .I2(\ctrl.ir_funct3_Z [2]),
    .I3(n430_20) 
);
defparam n414_s7.INIT=16'h0D00;
  LUT3 n430_s12 (
    .F(n430_17),
    .I0(uflash_dat_i_16),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\icache_rsp[0].data_16_4 ) 
);
defparam n430_s12.INIT=8'h40;
  LUT4 n430_s13 (
    .F(n430_18),
    .I0(\cpu_d_req[0].addr [0]),
    .I1(\icache_rsp[0].data_0_4 ),
    .I2(\icache_rsp[0].data_16_4 ),
    .I3(\cpu_d_req[0].addr [1]) 
);
defparam n430_s13.INIT=16'h0FBB;
  LUT4 n423_s8 (
    .F(n423_13),
    .I0(uflash_dat_i_31),
    .I1(\icache_rsp[0].data_31_4 ),
    .I2(\icache_rsp[0].data_15_5 ),
    .I3(\cpu_d_req[0].addr [1]) 
);
defparam n423_s8.INIT=16'hBB0F;
  LUT3 n423_s11 (
    .F(n423_16),
    .I0(\icache_rsp[0].data_7_4 ),
    .I1(\icache_rsp[0].data_23_4 ),
    .I2(\cpu_d_req[0].addr [1]) 
);
defparam n423_s11.INIT=8'hCA;
  LUT3 n423_s12 (
    .F(n423_17),
    .I0(\icache_rsp[0].data_15_7 ),
    .I1(\icache_rsp[0].data_31_4 ),
    .I2(\cpu_d_req[0].addr [1]) 
);
defparam n423_s12.INIT=8'hCA;
  LUT4 n429_s15 (
    .F(n429_21),
    .I0(n430_14),
    .I1(rdata_Z_1),
    .I2(rden[0]),
    .I3(\io_rsp.data_1 ) 
);
defparam n429_s15.INIT=16'h0015;
  LUT3 n430_s14 (
    .F(n430_20),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(\ctrl.ir_funct3_Z [0]) 
);
defparam n430_s14.INIT=8'h20;
  LUT3 n426_s11 (
    .F(n426_17),
    .I0(\icache_rsp[0].data_12_4 ),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\cpu_d_req[0].addr [0]) 
);
defparam n426_s11.INIT=8'h20;
  LUT3 n429_s16 (
    .F(n429_23),
    .I0(\icache_rsp[0].data_9_7 ),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\cpu_d_req[0].addr [0]) 
);
defparam n429_s16.INIT=8'h10;
  LUT4 n425_s13 (
    .F(n425_19),
    .I0(\icache_rsp[0].data_5_4 ),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(pending),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n425_s13.INIT=16'h0002;
  LUT4 n427_s13 (
    .F(n427_19),
    .I0(\icache_rsp[0].data_3_4 ),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(pending),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n427_s13.INIT=16'h0002;
  LUT4 n428_s14 (
    .F(n428_20),
    .I0(\icache_rsp[0].data_2_4 ),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(pending),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n428_s14.INIT=16'h0002;
  LUT4 n426_s12 (
    .F(n426_19),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(rdata_28),
    .I2(rden[0]),
    .I3(\io_rsp.data_28 ) 
);
defparam n426_s12.INIT=16'h002A;
  LUT4 n424_s10 (
    .F(n424_16),
    .I0(rdata_30),
    .I1(rden[0]),
    .I2(\io_rsp.data_30 ),
    .I3(n430_11) 
);
defparam n424_s10.INIT=16'h0700;
  LUT4 n414_s8 (
    .F(n414_14),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [2]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n414_s8.INIT=16'h0004;
  LUT3 n422_s7 (
    .F(n422_13),
    .I0(\ctrl.ir_funct3_Z [0]),
    .I1(\ctrl.ir_funct3_Z [2]),
    .I2(\ctrl.ir_funct3_Z [1]) 
);
defparam n422_s7.INIT=8'h01;
  LUT4 n423_s13 (
    .F(n423_19),
    .I0(uflash_dat_i_23),
    .I1(\icache_rsp[0].data_23_4 ),
    .I2(\cpu_d_req[0].addr [0]),
    .I3(\cpu_d_req[0].addr [1]) 
);
defparam n423_s13.INIT=16'h0400;
  LUT3 n429_s17 (
    .F(n429_25),
    .I0(\icache_rsp[0].data_17_4 ),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\cpu_d_req[0].addr [1]) 
);
defparam n429_s17.INIT=8'h20;
  LUT4 n426_s13 (
    .F(n426_21),
    .I0(\cpu_d_req[0].addr [0]),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\icache_rsp[0].data_20 ),
    .I3(n167_9) 
);
defparam n426_s13.INIT=16'hBF00;
  LUT4 n429_s18 (
    .F(n429_27),
    .I0(rdata_17),
    .I1(rden[0]),
    .I2(\io_rsp.data_17 ),
    .I3(n430_20) 
);
defparam n429_s18.INIT=16'h0700;
  LUT4 n428_s15 (
    .F(n428_22),
    .I0(n430_14),
    .I1(rdata_Z_2),
    .I2(rden[0]),
    .I3(\io_rsp.data_2 ) 
);
defparam n428_s15.INIT=16'h0015;
  LUT4 n427_s14 (
    .F(n427_21),
    .I0(n430_14),
    .I1(rdata_Z_3),
    .I2(rden[0]),
    .I3(\io_rsp.data_3 ) 
);
defparam n427_s14.INIT=16'h0015;
  LUT4 n425_s14 (
    .F(n425_21),
    .I0(n430_14),
    .I1(rdata_Z_5),
    .I2(rden[0]),
    .I3(\io_rsp.data_5 ) 
);
defparam n425_s14.INIT=16'h0015;
  LUT4 n423_s14 (
    .F(n423_21),
    .I0(n430_14),
    .I1(rdata_Z_7),
    .I2(rden[0]),
    .I3(\io_rsp.data_7 ) 
);
defparam n423_s14.INIT=16'h0015;
  LUT4 n423_s15 (
    .F(n423_23),
    .I0(rdata_23),
    .I1(rden[0]),
    .I2(\io_rsp.data_23 ),
    .I3(n430_20) 
);
defparam n423_s15.INIT=16'h0700;
  LUT4 n423_s16 (
    .F(n423_25),
    .I0(uflash_dat_i_7),
    .I1(\icache_rsp[0].data_7_4 ),
    .I2(\cpu_d_req[0].addr [1]),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n423_s16.INIT=16'h0004;
  LUT4 n425_s15 (
    .F(n425_23),
    .I0(uflash_dat_i_5),
    .I1(\icache_rsp[0].data_5_4 ),
    .I2(\cpu_d_req[0].addr [1]),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n425_s15.INIT=16'h0004;
  LUT4 n427_s15 (
    .F(n427_23),
    .I0(uflash_dat_i_3),
    .I1(\icache_rsp[0].data_3_4 ),
    .I2(\cpu_d_req[0].addr [1]),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n427_s15.INIT=16'h0004;
  LUT4 n428_s16 (
    .F(n428_24),
    .I0(uflash_dat_i_2),
    .I1(\icache_rsp[0].data_2_4 ),
    .I2(\cpu_d_req[0].addr [1]),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n428_s16.INIT=16'h0004;
  LUT4 n424_s11 (
    .F(n424_18),
    .I0(n430_14),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\cpu_d_req[0].addr [0]),
    .I3(\icache_rsp[0].data_6_4 ) 
);
defparam n424_s11.INIT=16'h5700;
  LUT4 n430_s15 (
    .F(n430_22),
    .I0(n430_18),
    .I1(pending),
    .I2(\cpu_d_req[0].addr [1]),
    .I3(\cpu_d_req[0].addr [0]) 
);
defparam n430_s15.INIT=16'h0EEE;
  LUT4 n425_s16 (
    .F(n425_25),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\icache_rsp[0].data_29 ),
    .I3(n167_9) 
);
defparam n425_s16.INIT=16'h7F00;
  LUT4 n427_s16 (
    .F(n427_25),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\icache_rsp[0].data_27 ),
    .I3(n167_9) 
);
defparam n427_s16.INIT=16'h7F00;
  LUT4 n428_s17 (
    .F(n428_26),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\icache_rsp[0].data_26 ),
    .I3(n167_9) 
);
defparam n428_s17.INIT=16'h7F00;
  LUT4 n430_s16 (
    .F(n430_24),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\cpu_d_req[0].addr [0]),
    .I2(\icache_rsp[0].data_24 ),
    .I3(n167_9) 
);
defparam n430_s16.INIT=16'h7F00;
  LUT4 n399_s5 (
    .F(n399_11),
    .I0(uflash_dat_i_31),
    .I1(rdata_31),
    .I2(rden[0]),
    .I3(\io_rsp.data_31 ) 
);
defparam n399_s5.INIT=16'h0015;
  LUT4 n422_s8 (
    .F(n422_15),
    .I0(\cpu_d_req[0].addr [1]),
    .I1(\ctrl.ir_funct3_Z [0]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(pending_8) 
);
defparam n422_s8.INIT=16'hF400;
  LUT4 n399_s6 (
    .F(n399_13),
    .I0(\icache_rsp[0].data_31_4 ),
    .I1(pending),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(pending_8) 
);
defparam n399_s6.INIT=16'hD000;
  LUT4 n400_s3 (
    .F(n400_9),
    .I0(\icache_rsp[0].data_30_4 ),
    .I1(\icache_rsp[0].data_30_3 ),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(pending_8) 
);
defparam n400_s3.INIT=16'hD000;
  LUT3 n401_s3 (
    .F(n401_9),
    .I0(\icache_rsp[0].data_29 ),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(pending_8) 
);
defparam n401_s3.INIT=8'h80;
  LUT4 n402_s3 (
    .F(n402_9),
    .I0(\icache_rsp[0].data_28_3 ),
    .I1(\icache_rsp[0].data_28_4 ),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(pending_8) 
);
defparam n402_s3.INIT=16'hB000;
  LUT3 n403_s3 (
    .F(n403_9),
    .I0(\icache_rsp[0].data_27 ),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(pending_8) 
);
defparam n403_s3.INIT=8'h80;
  LUT3 n404_s3 (
    .F(n404_9),
    .I0(\icache_rsp[0].data_26 ),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(pending_8) 
);
defparam n404_s3.INIT=8'h80;
  LUT3 n406_s3 (
    .F(n406_9),
    .I0(\icache_rsp[0].data_24 ),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(pending_8) 
);
defparam n406_s3.INIT=8'h80;
  LUT4 n407_s3 (
    .F(n407_9),
    .I0(\icache_rsp[0].data_23_4 ),
    .I1(\icache_rsp[0].data_23_3 ),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(pending_8) 
);
defparam n407_s3.INIT=16'hD000;
  LUT3 n408_s3 (
    .F(n408_9),
    .I0(\icache_rsp[0].data_22 ),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(pending_8) 
);
defparam n408_s3.INIT=8'h80;
  LUT3 n410_s3 (
    .F(n410_9),
    .I0(\icache_rsp[0].data_20 ),
    .I1(\ctrl.ir_funct3_Z [1]),
    .I2(pending_8) 
);
defparam n410_s3.INIT=8'h80;
  LUT4 n414_s9 (
    .F(n414_16),
    .I0(\icache_rsp[0].data_16_3 ),
    .I1(\icache_rsp[0].data_16_4 ),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(pending_8) 
);
defparam n414_s9.INIT=16'hB000;
  LUT4 n399_s7 (
    .F(n399_15),
    .I0(n399_11),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_4_3 ),
    .I3(n399_13) 
);
defparam n399_s7.INIT=16'h5700;
  LUT4 n174_s5 (
    .F(n174_10),
    .I0(rs2[0]),
    .I1(rs2[8]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n174_s5.INIT=16'hCCCA;
  LUT4 n173_s5 (
    .F(n173_10),
    .I0(rs2[1]),
    .I1(rs2[9]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n173_s5.INIT=16'hCCCA;
  LUT4 n172_s5 (
    .F(n172_10),
    .I0(rs2[2]),
    .I1(rs2[10]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n172_s5.INIT=16'hCCCA;
  LUT4 n171_s5 (
    .F(n171_10),
    .I0(rs2[3]),
    .I1(rs2[11]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n171_s5.INIT=16'hCCCA;
  LUT4 n170_s5 (
    .F(n170_10),
    .I0(rs2[4]),
    .I1(rs2[12]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n170_s5.INIT=16'hCCCA;
  LUT4 n169_s5 (
    .F(n169_10),
    .I0(rs2[5]),
    .I1(rs2[13]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n169_s5.INIT=16'hCCCA;
  LUT4 n168_s5 (
    .F(n168_10),
    .I0(rs2[6]),
    .I1(rs2[14]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n168_s5.INIT=16'hCCCA;
  LUT4 n167_s6 (
    .F(n167_11),
    .I0(rs2[7]),
    .I1(rs2[15]),
    .I2(\ctrl.ir_funct3_Z [0]),
    .I3(\ctrl.ir_funct3_Z [1]) 
);
defparam n167_s6.INIT=16'hCCCA;
  LUT4 n467_s3 (
    .F(n467_9),
    .I0(\exe_engine.state_9 ),
    .I1(pending_9_7),
    .I2(\ctrl.lsu_req_Z ),
    .I3(pending_8) 
);
defparam n467_s3.INIT=16'h11F0;
  LUT4 n418_s4 (
    .F(n418_10),
    .I0(pending_8),
    .I1(\cpu_d_req[0].addr [1]),
    .I2(\ctrl.ir_funct3_Z [1]),
    .I3(\ctrl.ir_funct3_Z [0]) 
);
defparam n418_s4.INIT=16'h0800;
  DFFCE mar_30_s0 (
    .Q(\cpu_d_req[0].addr [30]),
    .D(alu_add[30]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_29_s0 (
    .Q(\cpu_d_req[0].addr [29]),
    .D(alu_add[29]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_28_s0 (
    .Q(\cpu_d_req[0].addr [28]),
    .D(alu_add[28]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_27_s0 (
    .Q(\cpu_d_req[0].addr [27]),
    .D(alu_add[27]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_26_s0 (
    .Q(\cpu_d_req[0].addr [26]),
    .D(alu_add[26]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_25_s0 (
    .Q(\cpu_d_req[0].addr [25]),
    .D(alu_add[25]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_24_s0 (
    .Q(\cpu_d_req[0].addr [24]),
    .D(alu_add[24]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_23_s0 (
    .Q(\cpu_d_req[0].addr [23]),
    .D(alu_add[23]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_22_s0 (
    .Q(\cpu_d_req[0].addr [22]),
    .D(alu_add[22]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_21_s0 (
    .Q(\cpu_d_req[0].addr [21]),
    .D(alu_add[21]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_20_s0 (
    .Q(\cpu_d_req[0].addr [20]),
    .D(alu_add[20]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_19_s0 (
    .Q(\cpu_d_req[0].addr [19]),
    .D(alu_add[19]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_18_s0 (
    .Q(\cpu_d_req[0].addr [18]),
    .D(alu_add[18]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_17_s0 (
    .Q(\cpu_d_req[0].addr [17]),
    .D(alu_add[17]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_16_s0 (
    .Q(\cpu_d_req[0].addr [16]),
    .D(alu_add[16]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_15_s0 (
    .Q(\cpu_d_req[0].addr [15]),
    .D(alu_add[15]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_14_s0 (
    .Q(\cpu_d_req[0].addr [14]),
    .D(alu_add[14]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_13_s0 (
    .Q(\cpu_d_req[0].addr [13]),
    .D(alu_add[13]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_12_s0 (
    .Q(\cpu_d_req[0].addr [12]),
    .D(alu_add[12]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_11_s0 (
    .Q(\cpu_d_req[0].addr [11]),
    .D(alu_add[11]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_10_s0 (
    .Q(\cpu_d_req[0].addr [10]),
    .D(alu_add[10]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_9_s0 (
    .Q(\cpu_d_req[0].addr [9]),
    .D(alu_add[9]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_8_s0 (
    .Q(\cpu_d_req[0].addr [8]),
    .D(alu_add[8]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_7_s0 (
    .Q(\cpu_d_req[0].addr [7]),
    .D(alu_add[7]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_6_s0 (
    .Q(\cpu_d_req[0].addr [6]),
    .D(alu_add[6]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_5_s0 (
    .Q(\cpu_d_req[0].addr [5]),
    .D(alu_add[5]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_4_s0 (
    .Q(\cpu_d_req[0].addr [4]),
    .D(alu_add[4]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_3_s0 (
    .Q(\cpu_d_req[0].addr [3]),
    .D(alu_add[3]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_2_s0 (
    .Q(\cpu_d_req[0].addr [2]),
    .D(alu_add[2]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_1_s0 (
    .Q(\cpu_d_req[0].addr [1]),
    .D(alu_add[1]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE mar_0_s0 (
    .Q(\cpu_d_req[0].addr [0]),
    .D(alu_add[0]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE misaligned_s0 (
    .Q(misaligned),
    .D(n7_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.meta_2_s0  (
    .Q(\cpu_d_req[0].meta [2]),
    .D(\ctrl.cpu_debug_Z ),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_31_s0  (
    .Q(xbus_dat_o[31]),
    .D(n151_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_30_s0  (
    .Q(xbus_dat_o[30]),
    .D(n152_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_29_s0  (
    .Q(xbus_dat_o[29]),
    .D(n153_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_28_s0  (
    .Q(xbus_dat_o[28]),
    .D(n154_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_27_s0  (
    .Q(xbus_dat_o[27]),
    .D(n155_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_26_s0  (
    .Q(xbus_dat_o[26]),
    .D(n156_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_25_s0  (
    .Q(xbus_dat_o[25]),
    .D(n157_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_24_s0  (
    .Q(xbus_dat_o[24]),
    .D(n158_8),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_23_s0  (
    .Q(xbus_dat_o[23]),
    .D(n159_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_22_s0  (
    .Q(xbus_dat_o[22]),
    .D(n160_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_21_s0  (
    .Q(xbus_dat_o[21]),
    .D(n161_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_20_s0  (
    .Q(xbus_dat_o[20]),
    .D(n162_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_19_s0  (
    .Q(xbus_dat_o[19]),
    .D(n163_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_18_s0  (
    .Q(xbus_dat_o[18]),
    .D(n164_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_17_s0  (
    .Q(xbus_dat_o[17]),
    .D(n165_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_16_s0  (
    .Q(xbus_dat_o[16]),
    .D(n166_3),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_15_s0  (
    .Q(xbus_dat_o[15]),
    .D(n167_11),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_14_s0  (
    .Q(xbus_dat_o[14]),
    .D(n168_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_13_s0  (
    .Q(xbus_dat_o[13]),
    .D(n169_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_12_s0  (
    .Q(xbus_dat_o[12]),
    .D(n170_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_11_s0  (
    .Q(xbus_dat_o[11]),
    .D(n171_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_10_s0  (
    .Q(xbus_dat_o[10]),
    .D(n172_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_9_s0  (
    .Q(xbus_dat_o[9]),
    .D(n173_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_8_s0  (
    .Q(xbus_dat_o[8]),
    .D(n174_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_7_s0  (
    .Q(xbus_dat_o[7]),
    .D(rs2[7]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_6_s0  (
    .Q(xbus_dat_o[6]),
    .D(rs2[6]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_5_s0  (
    .Q(xbus_dat_o[5]),
    .D(rs2[5]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_4_s0  (
    .Q(xbus_dat_o[4]),
    .D(rs2[4]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_3_s0  (
    .Q(xbus_dat_o[3]),
    .D(rs2[3]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_2_s0  (
    .Q(xbus_dat_o[2]),
    .D(rs2[2]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_1_s0  (
    .Q(xbus_dat_o[1]),
    .D(rs2[1]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.data_0_s0  (
    .Q(xbus_dat_o[0]),
    .D(rs2[0]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.ben_3_s0  (
    .Q(\cpu_d_req[0].ben [3]),
    .D(n175_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.ben_2_s0  (
    .Q(\cpu_d_req[0].ben [2]),
    .D(n176_10),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.ben_1_s0  (
    .Q(\cpu_d_req[0].ben [1]),
    .D(n177_11),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.ben_0_s0  (
    .Q(\cpu_d_req[0].ben [0]),
    .D(n178_11),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFCE \dbus_req_o.rw_s0  (
    .Q(\cpu_d_req[0].rw ),
    .D(\ctrl.lsu_rw_Z ),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_31_s0 (
    .Q(lsu_rdata[31]),
    .D(n399_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_30_s0 (
    .Q(lsu_rdata[30]),
    .D(n400_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_29_s0 (
    .Q(lsu_rdata[29]),
    .D(n401_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_28_s0 (
    .Q(lsu_rdata[28]),
    .D(n402_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_27_s0 (
    .Q(lsu_rdata[27]),
    .D(n403_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_26_s0 (
    .Q(lsu_rdata[26]),
    .D(n404_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_25_s0 (
    .Q(lsu_rdata[25]),
    .D(n405_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_24_s0 (
    .Q(lsu_rdata[24]),
    .D(n406_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_23_s0 (
    .Q(lsu_rdata[23]),
    .D(n407_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_22_s0 (
    .Q(lsu_rdata[22]),
    .D(n408_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_21_s0 (
    .Q(lsu_rdata[21]),
    .D(n409_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_20_s0 (
    .Q(lsu_rdata[20]),
    .D(n410_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_19_s0 (
    .Q(lsu_rdata[19]),
    .D(n411_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_18_s0 (
    .Q(lsu_rdata[18]),
    .D(n412_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_17_s0 (
    .Q(lsu_rdata[17]),
    .D(n413_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_16_s0 (
    .Q(lsu_rdata[16]),
    .D(n414_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_15_s0 (
    .Q(lsu_rdata[15]),
    .D(n415_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_14_s0 (
    .Q(lsu_rdata[14]),
    .D(n416_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_13_s0 (
    .Q(lsu_rdata[13]),
    .D(n417_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_12_s0 (
    .Q(lsu_rdata[12]),
    .D(n418_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_11_s0 (
    .Q(lsu_rdata[11]),
    .D(n419_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_10_s0 (
    .Q(lsu_rdata[10]),
    .D(n420_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_9_s0 (
    .Q(lsu_rdata[9]),
    .D(n421_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_8_s0 (
    .Q(lsu_rdata[8]),
    .D(n422_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_7_s0 (
    .Q(lsu_rdata[7]),
    .D(n423_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_6_s0 (
    .Q(lsu_rdata[6]),
    .D(n424_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_5_s0 (
    .Q(lsu_rdata[5]),
    .D(n425_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_4_s0 (
    .Q(lsu_rdata[4]),
    .D(n426_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_3_s0 (
    .Q(lsu_rdata[3]),
    .D(n427_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_2_s0 (
    .Q(lsu_rdata[2]),
    .D(n428_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_1_s0 (
    .Q(lsu_rdata[1]),
    .D(n429_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC rdata_o_0_s0 (
    .Q(lsu_rdata[0]),
    .D(n430_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE mar_31_s0 (
    .Q(\cpu_d_req[0].addr [31]),
    .D(alu_add[31]),
    .CLK(clk_i_d),
    .CE(\exe_engine.state_1 ),
    .CLEAR(n4_6) 
);
  DFFC pending_s6 (
    .Q(pending_8),
    .D(n467_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam pending_s6.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu_lsu */
module neorv32_cpu (
  clk_i_d,
  n4_6,
  \icache_rsp[0].data_4_4 ,
  \icache_rsp[0].data_4_3 ,
  pending_9,
  pending,
  \io_rsp.ack ,
  xbus_terminate,
  wack,
  state_nxt_1_15,
  \io_req.stb_7 ,
  b_req,
  \icache_rsp[0].err ,
  \dm_reg.dmactive ,
  \dm_reg.halt_req ,
  \icache_rsp[0].err_5 ,
  \io_rsp.err ,
  \icache_rsp[0].data_7_8 ,
  \icache_rsp[0].data_16_3 ,
  \icache_rsp[0].data_16_4 ,
  \icache_rsp[0].data_0_3 ,
  \icache_rsp[0].data_0_4 ,
  \icache_rsp[0].data_1_3 ,
  \icache_rsp[0].data_6_3 ,
  \icache_rsp[0].data_9_9 ,
  \icache_rsp[0].data_10_3 ,
  \icache_rsp[0].data_2_3 ,
  \icache_rsp[0].data_11_3 ,
  \icache_rsp[0].data_3_3 ,
  \icache_rsp[0].data_13_3 ,
  \icache_rsp[0].data_5_3 ,
  \icache_rsp[0].data_30_3 ,
  \icache_rsp[0].data_23_3 ,
  \icache_rsp[0].data_25_3 ,
  \icache_rsp[0].data_25_4 ,
  \icache_rsp[0].data_12_3 ,
  \icache_rsp[0].data_12_4 ,
  \icache_rsp[0].data_31_3 ,
  \icache_rsp[0].data_31_4 ,
  \icache_rsp[0].data_15_3 ,
  \icache_rsp[0].data_15_4 ,
  \icache_rsp[0].data_17_3 ,
  \icache_rsp[0].data_17_4 ,
  \icache_rsp[0].data_18_3 ,
  \icache_rsp[0].data_18_4 ,
  \icache_rsp[0].data_19_3 ,
  \icache_rsp[0].data_19_4 ,
  \icache_rsp[0].data_21_3 ,
  \icache_rsp[0].data_21_4 ,
  \icache_rsp[0].data_4_7 ,
  \icache_rsp[0].data_4_8 ,
  \icache_rsp[0].data_15_5 ,
  \icache_rsp[0].data_7_4 ,
  \icache_rsp[0].data_23_4 ,
  \icache_rsp[0].data_15_7 ,
  \icache_rsp[0].data_9_7 ,
  \icache_rsp[0].data_5_4 ,
  \icache_rsp[0].data_3_4 ,
  \icache_rsp[0].data_2_4 ,
  \icache_rsp[0].data_6_4 ,
  \icache_rsp[0].data_30_4 ,
  \icache_rsp[0].data_28_3 ,
  \icache_rsp[0].data_28_4 ,
  rden,
  state,
  \icache_rsp[0].data ,
  firq,
  firq_9,
  mtime_irq,
  msw_irq,
  \dm_reg.hartsel ,
  uflash_dat_i_0,
  uflash_dat_i_2,
  uflash_dat_i_3,
  uflash_dat_i_5,
  uflash_dat_i_6,
  uflash_dat_i_7,
  uflash_dat_i_12,
  uflash_dat_i_16,
  uflash_dat_i_23,
  uflash_dat_i_28,
  uflash_dat_i_31,
  rdata_Z_1,
  rdata_Z_2,
  rdata_Z_3,
  rdata_Z_5,
  rdata_Z_7,
  \io_rsp.data_1 ,
  \io_rsp.data_2 ,
  \io_rsp.data_3 ,
  \io_rsp.data_5 ,
  \io_rsp.data_7 ,
  \io_rsp.data_10 ,
  \io_rsp.data_11 ,
  \io_rsp.data_13 ,
  \io_rsp.data_17 ,
  \io_rsp.data_23 ,
  \io_rsp.data_28 ,
  \io_rsp.data_30 ,
  \io_rsp.data_31 ,
  rdata_10,
  rdata_11,
  rdata_13,
  rdata_28,
  rdata_30,
  rdata_31,
  rdata_17,
  rdata_23,
  \ipb.we_0_4 ,
  \ipb.we_0_5 ,
  \ipb.we_0_8 ,
  \ipb.we_0_9 ,
  n88_17,
  n101_16,
  n49_14,
  \ipb.we_0_12 ,
  \ctrl.lsu_req_Z ,
  \debug_ctrl.trig_halt_5 ,
  misaligned,
  \cpu_d_req[0].rw ,
  \cpu_i_req[0].addr ,
  \cpu_i_req[0].meta ,
  \cpu_d_req[0].addr ,
  \cpu_d_req[0].meta ,
  xbus_dat_o,
  \cpu_d_req[0].ben 
)
;
input clk_i_d;
input n4_6;
input \icache_rsp[0].data_4_4 ;
input \icache_rsp[0].data_4_3 ;
input pending_9;
input pending;
input \io_rsp.ack ;
input xbus_terminate;
input wack;
input state_nxt_1_15;
input \io_req.stb_7 ;
input b_req;
input \icache_rsp[0].err ;
input \dm_reg.dmactive ;
input \dm_reg.halt_req ;
input \icache_rsp[0].err_5 ;
input \io_rsp.err ;
input \icache_rsp[0].data_7_8 ;
input \icache_rsp[0].data_16_3 ;
input \icache_rsp[0].data_16_4 ;
input \icache_rsp[0].data_0_3 ;
input \icache_rsp[0].data_0_4 ;
input \icache_rsp[0].data_1_3 ;
input \icache_rsp[0].data_6_3 ;
input \icache_rsp[0].data_9_9 ;
input \icache_rsp[0].data_10_3 ;
input \icache_rsp[0].data_2_3 ;
input \icache_rsp[0].data_11_3 ;
input \icache_rsp[0].data_3_3 ;
input \icache_rsp[0].data_13_3 ;
input \icache_rsp[0].data_5_3 ;
input \icache_rsp[0].data_30_3 ;
input \icache_rsp[0].data_23_3 ;
input \icache_rsp[0].data_25_3 ;
input \icache_rsp[0].data_25_4 ;
input \icache_rsp[0].data_12_3 ;
input \icache_rsp[0].data_12_4 ;
input \icache_rsp[0].data_31_3 ;
input \icache_rsp[0].data_31_4 ;
input \icache_rsp[0].data_15_3 ;
input \icache_rsp[0].data_15_4 ;
input \icache_rsp[0].data_17_3 ;
input \icache_rsp[0].data_17_4 ;
input \icache_rsp[0].data_18_3 ;
input \icache_rsp[0].data_18_4 ;
input \icache_rsp[0].data_19_3 ;
input \icache_rsp[0].data_19_4 ;
input \icache_rsp[0].data_21_3 ;
input \icache_rsp[0].data_21_4 ;
input \icache_rsp[0].data_4_7 ;
input \icache_rsp[0].data_4_8 ;
input \icache_rsp[0].data_15_5 ;
input \icache_rsp[0].data_7_4 ;
input \icache_rsp[0].data_23_4 ;
input \icache_rsp[0].data_15_7 ;
input \icache_rsp[0].data_9_7 ;
input \icache_rsp[0].data_5_4 ;
input \icache_rsp[0].data_3_4 ;
input \icache_rsp[0].data_2_4 ;
input \icache_rsp[0].data_6_4 ;
input \icache_rsp[0].data_30_4 ;
input \icache_rsp[0].data_28_3 ;
input \icache_rsp[0].data_28_4 ;
input [0:0] rden;
input [1:0] state;
input [31:0] \icache_rsp[0].data ;
input [8:8] firq;
input [1:1] firq_9;
input [0:0] mtime_irq;
input [0:0] msw_irq;
input [2:0] \dm_reg.hartsel ;
input uflash_dat_i_0;
input uflash_dat_i_2;
input uflash_dat_i_3;
input uflash_dat_i_5;
input uflash_dat_i_6;
input uflash_dat_i_7;
input uflash_dat_i_12;
input uflash_dat_i_16;
input uflash_dat_i_23;
input uflash_dat_i_28;
input uflash_dat_i_31;
input rdata_Z_1;
input rdata_Z_2;
input rdata_Z_3;
input rdata_Z_5;
input rdata_Z_7;
input \io_rsp.data_1 ;
input \io_rsp.data_2 ;
input \io_rsp.data_3 ;
input \io_rsp.data_5 ;
input \io_rsp.data_7 ;
input \io_rsp.data_10 ;
input \io_rsp.data_11 ;
input \io_rsp.data_13 ;
input \io_rsp.data_17 ;
input \io_rsp.data_23 ;
input \io_rsp.data_28 ;
input \io_rsp.data_30 ;
input \io_rsp.data_31 ;
input rdata_10;
input rdata_11;
input rdata_13;
input rdata_28;
input rdata_30;
input rdata_31;
input rdata_17;
input rdata_23;
output \ipb.we_0_4 ;
output \ipb.we_0_5 ;
output \ipb.we_0_8 ;
output \ipb.we_0_9 ;
output n88_17;
output n101_16;
output n49_14;
output \ipb.we_0_12 ;
output \ctrl.lsu_req_Z ;
output \debug_ctrl.trig_halt_5 ;
output misaligned;
output \cpu_d_req[0].rw ;
output [31:2] \cpu_i_req[0].addr ;
output [2:2] \cpu_i_req[0].meta ;
output [31:2] \cpu_d_req[0].addr ;
output [2:2] \cpu_d_req[0].meta ;
output [31:0] xbus_dat_o;
output [3:0] \cpu_d_req[0].ben ;
wire rf_wdata_0_5;
wire rf_wdata_0_6;
wire rf_wdata_0_7;
wire rf_wdata_1_4;
wire rf_wdata_1_5;
wire rf_wdata_1_6;
wire rf_wdata_2_4;
wire rf_wdata_2_5;
wire rf_wdata_2_6;
wire rf_wdata_3_4;
wire rf_wdata_3_5;
wire rf_wdata_3_6;
wire rf_wdata_4_4;
wire rf_wdata_4_5;
wire rf_wdata_4_6;
wire rf_wdata_5_4;
wire rf_wdata_5_5;
wire rf_wdata_5_6;
wire rf_wdata_6_4;
wire rf_wdata_6_5;
wire rf_wdata_6_6;
wire rf_wdata_7_4;
wire rf_wdata_7_5;
wire rf_wdata_7_6;
wire rf_wdata_8_4;
wire rf_wdata_8_5;
wire rf_wdata_8_6;
wire rf_wdata_9_4;
wire rf_wdata_9_5;
wire rf_wdata_9_6;
wire rf_wdata_10_4;
wire rf_wdata_10_5;
wire rf_wdata_10_6;
wire rf_wdata_11_4;
wire rf_wdata_11_5;
wire rf_wdata_11_6;
wire rf_wdata_12_4;
wire rf_wdata_12_5;
wire rf_wdata_12_6;
wire rf_wdata_13_4;
wire rf_wdata_13_5;
wire rf_wdata_13_6;
wire rf_wdata_14_4;
wire rf_wdata_14_5;
wire rf_wdata_14_6;
wire rf_wdata_15_4;
wire rf_wdata_15_5;
wire rf_wdata_15_6;
wire rf_wdata_16_4;
wire rf_wdata_16_5;
wire rf_wdata_16_6;
wire rf_wdata_17_4;
wire rf_wdata_17_5;
wire rf_wdata_17_6;
wire rf_wdata_18_4;
wire rf_wdata_18_5;
wire rf_wdata_18_6;
wire rf_wdata_19_4;
wire rf_wdata_19_5;
wire rf_wdata_19_6;
wire rf_wdata_20_4;
wire rf_wdata_20_5;
wire rf_wdata_20_6;
wire rf_wdata_21_4;
wire rf_wdata_21_5;
wire rf_wdata_21_6;
wire rf_wdata_22_4;
wire rf_wdata_22_5;
wire rf_wdata_22_6;
wire rf_wdata_23_4;
wire rf_wdata_23_5;
wire rf_wdata_23_6;
wire rf_wdata_24_4;
wire rf_wdata_24_5;
wire rf_wdata_24_6;
wire rf_wdata_25_4;
wire rf_wdata_25_5;
wire rf_wdata_25_6;
wire rf_wdata_26_4;
wire rf_wdata_26_5;
wire rf_wdata_26_6;
wire rf_wdata_27_4;
wire rf_wdata_27_5;
wire rf_wdata_27_6;
wire rf_wdata_28_4;
wire rf_wdata_28_5;
wire rf_wdata_28_6;
wire rf_wdata_29_4;
wire rf_wdata_29_5;
wire rf_wdata_29_6;
wire rf_wdata_30_4;
wire rf_wdata_30_5;
wire rf_wdata_30_6;
wire rf_wdata_31_4;
wire rf_wdata_31_5;
wire rf_wdata_31_6;
wire rf_wdata_0_8;
wire rf_wdata_0_9;
wire rf_wdata_1_7;
wire \frontend.fault ;
wire \ctrl.rf_wb_en ;
wire \ctrl.rf_zero_we_Z ;
wire \ctrl.alu_sub_Z ;
wire \ctrl.alu_opa_mux_Z ;
wire \ctrl.alu_opb_mux_Z ;
wire \ctrl.alu_unsigned_Z ;
wire \ctrl.alu_cp_alu ;
wire \ctrl.lsu_rw_Z ;
wire \ctrl.csr_we_Z ;
wire \trap_ctrl.exc_buf_2_9 ;
wire n3653_7;
wire n3756_6;
wire n3796_7;
wire n6845_5;
wire \exe_engine_nxt.ir_31_8 ;
wire n5187_22;
wire \ctrl.cpu_debug_Z ;
wire \ctrl.alu_sub_Z_1_3 ;
wire n592_4;
wire n592_7;
wire n6_7;
wire rf_we_5;
wire cmp_ls_131;
wire n103_3;
wire \shifter.done_ff ;
wire \shifter.busy ;
wire valid_cmd_4;
wire valid_cmd_5;
wire cp_valid_0_3;
wire valid_cmd_8;
wire n167_9;
wire pending_9_15;
wire n422_11;
wire n422_13;
wire pending_16;
wire [31:0] rf_wdata;
wire [1:0] r_pnt;
wire [15:0] \frontend.instr ;
wire [1:0] w_pnt;
wire [31:16] \frontend.instr_0 ;
wire [31:0] \ctrl.alu_imm_Z ;
wire [2:0] \ctrl.alu_op_Z ;
wire [11:1] \exe_engine.state ;
wire [11:5] \ctrl.ir_funct12_Z ;
wire [4:0] \ctrl.rf_rs2_Z ;
wire [4:0] \ctrl.rf_rs1_Z ;
wire [2:0] \ctrl.ir_funct3_Z ;
wire [4:0] \ctrl.rf_rd_Z ;
wire [31:1] \ctrl.pc_cur_Z ;
wire [31:1] \ctrl.pc_ret_Z ;
wire [11:4] \ctrl.csr_addr_Z ;
wire [31:0] csr_rdata;
wire [8:0] \trap_ctrl.exc_buf ;
wire [31:2] \ctrl.pc_nxt_Z ;
wire [31:0] \ctrl.csr_wdata_Z ;
wire [2:0] inhibit;
wire [63:0] count;
wire [63:0] count_0;
wire [31:0] rs1;
wire [31:0] rs2;
wire [31:0] alu_add;
wire [32:32] addsub_res;
wire [31:0] opb;
wire [31:0] \shifter.sreg ;
wire [0:0] cp_valid;
wire [1:0] \cpu_d_req[0].addr_0 ;
wire [31:0] lsu_rdata;
wire VCC;
wire GND;
  LUT4 rf_wdata_0_s0 (
    .F(rf_wdata[0]),
    .I0(rf_wdata_0_5),
    .I1(rf_wdata_0_6),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_0_7) 
);
defparam rf_wdata_0_s0.INIT=16'h35FF;
  LUT4 rf_wdata_1_s0 (
    .F(rf_wdata[1]),
    .I0(rf_wdata_1_4),
    .I1(rf_wdata_1_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_1_6) 
);
defparam rf_wdata_1_s0.INIT=16'h35FF;
  LUT4 rf_wdata_2_s0 (
    .F(rf_wdata[2]),
    .I0(rf_wdata_2_4),
    .I1(rf_wdata_2_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_2_6) 
);
defparam rf_wdata_2_s0.INIT=16'h35FF;
  LUT4 rf_wdata_3_s0 (
    .F(rf_wdata[3]),
    .I0(rf_wdata_3_4),
    .I1(rf_wdata_3_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_3_6) 
);
defparam rf_wdata_3_s0.INIT=16'h35FF;
  LUT4 rf_wdata_4_s0 (
    .F(rf_wdata[4]),
    .I0(rf_wdata_4_4),
    .I1(rf_wdata_4_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_4_6) 
);
defparam rf_wdata_4_s0.INIT=16'h35FF;
  LUT4 rf_wdata_5_s0 (
    .F(rf_wdata[5]),
    .I0(rf_wdata_5_4),
    .I1(rf_wdata_5_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_5_6) 
);
defparam rf_wdata_5_s0.INIT=16'h35FF;
  LUT4 rf_wdata_6_s0 (
    .F(rf_wdata[6]),
    .I0(rf_wdata_6_4),
    .I1(rf_wdata_6_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_6_6) 
);
defparam rf_wdata_6_s0.INIT=16'h35FF;
  LUT4 rf_wdata_7_s0 (
    .F(rf_wdata[7]),
    .I0(rf_wdata_7_4),
    .I1(rf_wdata_7_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_7_6) 
);
defparam rf_wdata_7_s0.INIT=16'h35FF;
  LUT4 rf_wdata_8_s0 (
    .F(rf_wdata[8]),
    .I0(rf_wdata_8_4),
    .I1(rf_wdata_8_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_8_6) 
);
defparam rf_wdata_8_s0.INIT=16'h35FF;
  LUT4 rf_wdata_9_s0 (
    .F(rf_wdata[9]),
    .I0(rf_wdata_9_4),
    .I1(rf_wdata_9_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_9_6) 
);
defparam rf_wdata_9_s0.INIT=16'h35FF;
  LUT4 rf_wdata_10_s0 (
    .F(rf_wdata[10]),
    .I0(rf_wdata_10_4),
    .I1(rf_wdata_10_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_10_6) 
);
defparam rf_wdata_10_s0.INIT=16'h35FF;
  LUT4 rf_wdata_11_s0 (
    .F(rf_wdata[11]),
    .I0(rf_wdata_11_4),
    .I1(rf_wdata_11_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_11_6) 
);
defparam rf_wdata_11_s0.INIT=16'h35FF;
  LUT4 rf_wdata_12_s0 (
    .F(rf_wdata[12]),
    .I0(rf_wdata_12_4),
    .I1(rf_wdata_12_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_12_6) 
);
defparam rf_wdata_12_s0.INIT=16'h35FF;
  LUT4 rf_wdata_13_s0 (
    .F(rf_wdata[13]),
    .I0(rf_wdata_13_4),
    .I1(rf_wdata_13_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_13_6) 
);
defparam rf_wdata_13_s0.INIT=16'h35FF;
  LUT4 rf_wdata_14_s0 (
    .F(rf_wdata[14]),
    .I0(rf_wdata_14_4),
    .I1(rf_wdata_14_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_14_6) 
);
defparam rf_wdata_14_s0.INIT=16'h35FF;
  LUT4 rf_wdata_15_s0 (
    .F(rf_wdata[15]),
    .I0(rf_wdata_15_4),
    .I1(rf_wdata_15_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_15_6) 
);
defparam rf_wdata_15_s0.INIT=16'h35FF;
  LUT4 rf_wdata_16_s0 (
    .F(rf_wdata[16]),
    .I0(rf_wdata_16_4),
    .I1(rf_wdata_16_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_16_6) 
);
defparam rf_wdata_16_s0.INIT=16'h35FF;
  LUT4 rf_wdata_17_s0 (
    .F(rf_wdata[17]),
    .I0(rf_wdata_17_4),
    .I1(rf_wdata_17_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_17_6) 
);
defparam rf_wdata_17_s0.INIT=16'h35FF;
  LUT4 rf_wdata_18_s0 (
    .F(rf_wdata[18]),
    .I0(rf_wdata_18_4),
    .I1(rf_wdata_18_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_18_6) 
);
defparam rf_wdata_18_s0.INIT=16'h35FF;
  LUT4 rf_wdata_19_s0 (
    .F(rf_wdata[19]),
    .I0(rf_wdata_19_4),
    .I1(rf_wdata_19_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_19_6) 
);
defparam rf_wdata_19_s0.INIT=16'h35FF;
  LUT4 rf_wdata_20_s0 (
    .F(rf_wdata[20]),
    .I0(rf_wdata_20_4),
    .I1(rf_wdata_20_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_20_6) 
);
defparam rf_wdata_20_s0.INIT=16'h35FF;
  LUT4 rf_wdata_21_s0 (
    .F(rf_wdata[21]),
    .I0(rf_wdata_21_4),
    .I1(rf_wdata_21_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_21_6) 
);
defparam rf_wdata_21_s0.INIT=16'h35FF;
  LUT4 rf_wdata_22_s0 (
    .F(rf_wdata[22]),
    .I0(rf_wdata_22_4),
    .I1(rf_wdata_22_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_22_6) 
);
defparam rf_wdata_22_s0.INIT=16'h35FF;
  LUT4 rf_wdata_23_s0 (
    .F(rf_wdata[23]),
    .I0(rf_wdata_23_4),
    .I1(rf_wdata_23_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_23_6) 
);
defparam rf_wdata_23_s0.INIT=16'h35FF;
  LUT4 rf_wdata_24_s0 (
    .F(rf_wdata[24]),
    .I0(rf_wdata_24_4),
    .I1(rf_wdata_24_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_24_6) 
);
defparam rf_wdata_24_s0.INIT=16'h35FF;
  LUT4 rf_wdata_25_s0 (
    .F(rf_wdata[25]),
    .I0(rf_wdata_25_4),
    .I1(rf_wdata_25_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_25_6) 
);
defparam rf_wdata_25_s0.INIT=16'h35FF;
  LUT4 rf_wdata_26_s0 (
    .F(rf_wdata[26]),
    .I0(rf_wdata_26_4),
    .I1(rf_wdata_26_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_26_6) 
);
defparam rf_wdata_26_s0.INIT=16'h35FF;
  LUT4 rf_wdata_27_s0 (
    .F(rf_wdata[27]),
    .I0(rf_wdata_27_4),
    .I1(rf_wdata_27_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_27_6) 
);
defparam rf_wdata_27_s0.INIT=16'h35FF;
  LUT4 rf_wdata_28_s0 (
    .F(rf_wdata[28]),
    .I0(rf_wdata_28_4),
    .I1(rf_wdata_28_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_28_6) 
);
defparam rf_wdata_28_s0.INIT=16'h35FF;
  LUT4 rf_wdata_29_s0 (
    .F(rf_wdata[29]),
    .I0(rf_wdata_29_4),
    .I1(rf_wdata_29_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_29_6) 
);
defparam rf_wdata_29_s0.INIT=16'h35FF;
  LUT4 rf_wdata_30_s0 (
    .F(rf_wdata[30]),
    .I0(rf_wdata_30_4),
    .I1(rf_wdata_30_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_30_6) 
);
defparam rf_wdata_30_s0.INIT=16'h35FF;
  LUT4 rf_wdata_31_s0 (
    .F(rf_wdata[31]),
    .I0(rf_wdata_31_4),
    .I1(rf_wdata_31_5),
    .I2(\ctrl.alu_op_Z [2]),
    .I3(rf_wdata_31_6) 
);
defparam rf_wdata_31_s0.INIT=16'h35FF;
  LUT3 rf_wdata_0_s1 (
    .F(rf_wdata_0_5),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [0]),
    .I2(rf_wdata_0_9) 
);
defparam rf_wdata_0_s1.INIT=8'h07;
  LUT4 rf_wdata_0_s2 (
    .F(rf_wdata_0_6),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[0]),
    .I3(rs1[0]) 
);
defparam rf_wdata_0_s2.INIT=16'h298F;
  LUT2 rf_wdata_0_s3 (
    .F(rf_wdata_0_7),
    .I0(lsu_rdata[0]),
    .I1(csr_rdata[0]) 
);
defparam rf_wdata_0_s3.INIT=4'h1;
  LUT4 rf_wdata_1_s1 (
    .F(rf_wdata_1_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [1]),
    .I2(alu_add[1]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_1_s1.INIT=16'h0777;
  LUT4 rf_wdata_1_s2 (
    .F(rf_wdata_1_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[1]),
    .I3(rs1[1]) 
);
defparam rf_wdata_1_s2.INIT=16'h298F;
  LUT3 rf_wdata_1_s3 (
    .F(rf_wdata_1_6),
    .I0(lsu_rdata[1]),
    .I1(csr_rdata[1]),
    .I2(\ctrl.pc_ret_Z [1]) 
);
defparam rf_wdata_1_s3.INIT=8'h01;
  LUT4 rf_wdata_2_s1 (
    .F(rf_wdata_2_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [2]),
    .I2(alu_add[2]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_2_s1.INIT=16'h0777;
  LUT4 rf_wdata_2_s2 (
    .F(rf_wdata_2_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[2]),
    .I3(rs1[2]) 
);
defparam rf_wdata_2_s2.INIT=16'h298F;
  LUT3 rf_wdata_2_s3 (
    .F(rf_wdata_2_6),
    .I0(lsu_rdata[2]),
    .I1(csr_rdata[2]),
    .I2(\ctrl.pc_ret_Z [2]) 
);
defparam rf_wdata_2_s3.INIT=8'h01;
  LUT4 rf_wdata_3_s1 (
    .F(rf_wdata_3_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [3]),
    .I2(alu_add[3]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_3_s1.INIT=16'h0777;
  LUT4 rf_wdata_3_s2 (
    .F(rf_wdata_3_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[3]),
    .I3(rs1[3]) 
);
defparam rf_wdata_3_s2.INIT=16'h298F;
  LUT3 rf_wdata_3_s3 (
    .F(rf_wdata_3_6),
    .I0(lsu_rdata[3]),
    .I1(csr_rdata[3]),
    .I2(\ctrl.pc_ret_Z [3]) 
);
defparam rf_wdata_3_s3.INIT=8'h01;
  LUT4 rf_wdata_4_s1 (
    .F(rf_wdata_4_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [4]),
    .I2(alu_add[4]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_4_s1.INIT=16'h0777;
  LUT4 rf_wdata_4_s2 (
    .F(rf_wdata_4_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[4]),
    .I3(rs1[4]) 
);
defparam rf_wdata_4_s2.INIT=16'h298F;
  LUT3 rf_wdata_4_s3 (
    .F(rf_wdata_4_6),
    .I0(lsu_rdata[4]),
    .I1(csr_rdata[4]),
    .I2(\ctrl.pc_ret_Z [4]) 
);
defparam rf_wdata_4_s3.INIT=8'h01;
  LUT4 rf_wdata_5_s1 (
    .F(rf_wdata_5_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [5]),
    .I2(alu_add[5]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_5_s1.INIT=16'h0777;
  LUT4 rf_wdata_5_s2 (
    .F(rf_wdata_5_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[5]),
    .I3(rs1[5]) 
);
defparam rf_wdata_5_s2.INIT=16'h298F;
  LUT3 rf_wdata_5_s3 (
    .F(rf_wdata_5_6),
    .I0(lsu_rdata[5]),
    .I1(csr_rdata[5]),
    .I2(\ctrl.pc_ret_Z [5]) 
);
defparam rf_wdata_5_s3.INIT=8'h01;
  LUT4 rf_wdata_6_s1 (
    .F(rf_wdata_6_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [6]),
    .I2(alu_add[6]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_6_s1.INIT=16'h0777;
  LUT4 rf_wdata_6_s2 (
    .F(rf_wdata_6_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[6]),
    .I3(rs1[6]) 
);
defparam rf_wdata_6_s2.INIT=16'h298F;
  LUT3 rf_wdata_6_s3 (
    .F(rf_wdata_6_6),
    .I0(lsu_rdata[6]),
    .I1(csr_rdata[6]),
    .I2(\ctrl.pc_ret_Z [6]) 
);
defparam rf_wdata_6_s3.INIT=8'h01;
  LUT4 rf_wdata_7_s1 (
    .F(rf_wdata_7_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [7]),
    .I2(alu_add[7]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_7_s1.INIT=16'h0777;
  LUT4 rf_wdata_7_s2 (
    .F(rf_wdata_7_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[7]),
    .I3(rs1[7]) 
);
defparam rf_wdata_7_s2.INIT=16'h298F;
  LUT3 rf_wdata_7_s3 (
    .F(rf_wdata_7_6),
    .I0(lsu_rdata[7]),
    .I1(csr_rdata[7]),
    .I2(\ctrl.pc_ret_Z [7]) 
);
defparam rf_wdata_7_s3.INIT=8'h01;
  LUT4 rf_wdata_8_s1 (
    .F(rf_wdata_8_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [8]),
    .I2(alu_add[8]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_8_s1.INIT=16'h0777;
  LUT4 rf_wdata_8_s2 (
    .F(rf_wdata_8_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[8]),
    .I3(rs1[8]) 
);
defparam rf_wdata_8_s2.INIT=16'h298F;
  LUT3 rf_wdata_8_s3 (
    .F(rf_wdata_8_6),
    .I0(lsu_rdata[8]),
    .I1(csr_rdata[8]),
    .I2(\ctrl.pc_ret_Z [8]) 
);
defparam rf_wdata_8_s3.INIT=8'h01;
  LUT4 rf_wdata_9_s1 (
    .F(rf_wdata_9_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [9]),
    .I2(alu_add[9]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_9_s1.INIT=16'h0777;
  LUT4 rf_wdata_9_s2 (
    .F(rf_wdata_9_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[9]),
    .I3(rs1[9]) 
);
defparam rf_wdata_9_s2.INIT=16'h298F;
  LUT3 rf_wdata_9_s3 (
    .F(rf_wdata_9_6),
    .I0(lsu_rdata[9]),
    .I1(csr_rdata[9]),
    .I2(\ctrl.pc_ret_Z [9]) 
);
defparam rf_wdata_9_s3.INIT=8'h01;
  LUT4 rf_wdata_10_s1 (
    .F(rf_wdata_10_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [10]),
    .I2(alu_add[10]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_10_s1.INIT=16'h0777;
  LUT4 rf_wdata_10_s2 (
    .F(rf_wdata_10_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[10]),
    .I3(rs1[10]) 
);
defparam rf_wdata_10_s2.INIT=16'h298F;
  LUT3 rf_wdata_10_s3 (
    .F(rf_wdata_10_6),
    .I0(lsu_rdata[10]),
    .I1(csr_rdata[10]),
    .I2(\ctrl.pc_ret_Z [10]) 
);
defparam rf_wdata_10_s3.INIT=8'h01;
  LUT4 rf_wdata_11_s1 (
    .F(rf_wdata_11_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [11]),
    .I2(alu_add[11]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_11_s1.INIT=16'h0777;
  LUT4 rf_wdata_11_s2 (
    .F(rf_wdata_11_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[11]),
    .I3(rs1[11]) 
);
defparam rf_wdata_11_s2.INIT=16'h298F;
  LUT3 rf_wdata_11_s3 (
    .F(rf_wdata_11_6),
    .I0(lsu_rdata[11]),
    .I1(csr_rdata[11]),
    .I2(\ctrl.pc_ret_Z [11]) 
);
defparam rf_wdata_11_s3.INIT=8'h01;
  LUT4 rf_wdata_12_s1 (
    .F(rf_wdata_12_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [12]),
    .I2(alu_add[12]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_12_s1.INIT=16'h0777;
  LUT4 rf_wdata_12_s2 (
    .F(rf_wdata_12_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[12]),
    .I3(rs1[12]) 
);
defparam rf_wdata_12_s2.INIT=16'h298F;
  LUT3 rf_wdata_12_s3 (
    .F(rf_wdata_12_6),
    .I0(lsu_rdata[12]),
    .I1(csr_rdata[12]),
    .I2(\ctrl.pc_ret_Z [12]) 
);
defparam rf_wdata_12_s3.INIT=8'h01;
  LUT4 rf_wdata_13_s1 (
    .F(rf_wdata_13_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [13]),
    .I2(alu_add[13]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_13_s1.INIT=16'h0777;
  LUT4 rf_wdata_13_s2 (
    .F(rf_wdata_13_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[13]),
    .I3(rs1[13]) 
);
defparam rf_wdata_13_s2.INIT=16'h298F;
  LUT3 rf_wdata_13_s3 (
    .F(rf_wdata_13_6),
    .I0(lsu_rdata[13]),
    .I1(csr_rdata[13]),
    .I2(\ctrl.pc_ret_Z [13]) 
);
defparam rf_wdata_13_s3.INIT=8'h01;
  LUT4 rf_wdata_14_s1 (
    .F(rf_wdata_14_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [14]),
    .I2(alu_add[14]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_14_s1.INIT=16'h0777;
  LUT4 rf_wdata_14_s2 (
    .F(rf_wdata_14_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[14]),
    .I3(rs1[14]) 
);
defparam rf_wdata_14_s2.INIT=16'h298F;
  LUT3 rf_wdata_14_s3 (
    .F(rf_wdata_14_6),
    .I0(lsu_rdata[14]),
    .I1(csr_rdata[14]),
    .I2(\ctrl.pc_ret_Z [14]) 
);
defparam rf_wdata_14_s3.INIT=8'h01;
  LUT4 rf_wdata_15_s1 (
    .F(rf_wdata_15_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [15]),
    .I2(alu_add[15]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_15_s1.INIT=16'h0777;
  LUT4 rf_wdata_15_s2 (
    .F(rf_wdata_15_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[15]),
    .I3(rs1[15]) 
);
defparam rf_wdata_15_s2.INIT=16'h298F;
  LUT3 rf_wdata_15_s3 (
    .F(rf_wdata_15_6),
    .I0(lsu_rdata[15]),
    .I1(csr_rdata[15]),
    .I2(\ctrl.pc_ret_Z [15]) 
);
defparam rf_wdata_15_s3.INIT=8'h01;
  LUT4 rf_wdata_16_s1 (
    .F(rf_wdata_16_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [16]),
    .I2(alu_add[16]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_16_s1.INIT=16'h0777;
  LUT4 rf_wdata_16_s2 (
    .F(rf_wdata_16_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[16]),
    .I3(rs1[16]) 
);
defparam rf_wdata_16_s2.INIT=16'h298F;
  LUT3 rf_wdata_16_s3 (
    .F(rf_wdata_16_6),
    .I0(lsu_rdata[16]),
    .I1(csr_rdata[16]),
    .I2(\ctrl.pc_ret_Z [16]) 
);
defparam rf_wdata_16_s3.INIT=8'h01;
  LUT4 rf_wdata_17_s1 (
    .F(rf_wdata_17_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [17]),
    .I2(alu_add[17]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_17_s1.INIT=16'h0777;
  LUT4 rf_wdata_17_s2 (
    .F(rf_wdata_17_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[17]),
    .I3(rs1[17]) 
);
defparam rf_wdata_17_s2.INIT=16'h298F;
  LUT3 rf_wdata_17_s3 (
    .F(rf_wdata_17_6),
    .I0(lsu_rdata[17]),
    .I1(csr_rdata[17]),
    .I2(\ctrl.pc_ret_Z [17]) 
);
defparam rf_wdata_17_s3.INIT=8'h01;
  LUT4 rf_wdata_18_s1 (
    .F(rf_wdata_18_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [18]),
    .I2(alu_add[18]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_18_s1.INIT=16'h0777;
  LUT4 rf_wdata_18_s2 (
    .F(rf_wdata_18_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[18]),
    .I3(rs1[18]) 
);
defparam rf_wdata_18_s2.INIT=16'h298F;
  LUT3 rf_wdata_18_s3 (
    .F(rf_wdata_18_6),
    .I0(lsu_rdata[18]),
    .I1(csr_rdata[18]),
    .I2(\ctrl.pc_ret_Z [18]) 
);
defparam rf_wdata_18_s3.INIT=8'h01;
  LUT4 rf_wdata_19_s1 (
    .F(rf_wdata_19_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [19]),
    .I2(alu_add[19]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_19_s1.INIT=16'h0777;
  LUT4 rf_wdata_19_s2 (
    .F(rf_wdata_19_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[19]),
    .I3(rs1[19]) 
);
defparam rf_wdata_19_s2.INIT=16'h298F;
  LUT3 rf_wdata_19_s3 (
    .F(rf_wdata_19_6),
    .I0(lsu_rdata[19]),
    .I1(csr_rdata[19]),
    .I2(\ctrl.pc_ret_Z [19]) 
);
defparam rf_wdata_19_s3.INIT=8'h01;
  LUT4 rf_wdata_20_s1 (
    .F(rf_wdata_20_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [20]),
    .I2(alu_add[20]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_20_s1.INIT=16'h0777;
  LUT4 rf_wdata_20_s2 (
    .F(rf_wdata_20_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[20]),
    .I3(rs1[20]) 
);
defparam rf_wdata_20_s2.INIT=16'h298F;
  LUT3 rf_wdata_20_s3 (
    .F(rf_wdata_20_6),
    .I0(lsu_rdata[20]),
    .I1(csr_rdata[20]),
    .I2(\ctrl.pc_ret_Z [20]) 
);
defparam rf_wdata_20_s3.INIT=8'h01;
  LUT4 rf_wdata_21_s1 (
    .F(rf_wdata_21_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [21]),
    .I2(alu_add[21]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_21_s1.INIT=16'h0777;
  LUT4 rf_wdata_21_s2 (
    .F(rf_wdata_21_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[21]),
    .I3(rs1[21]) 
);
defparam rf_wdata_21_s2.INIT=16'h298F;
  LUT3 rf_wdata_21_s3 (
    .F(rf_wdata_21_6),
    .I0(lsu_rdata[21]),
    .I1(csr_rdata[21]),
    .I2(\ctrl.pc_ret_Z [21]) 
);
defparam rf_wdata_21_s3.INIT=8'h01;
  LUT4 rf_wdata_22_s1 (
    .F(rf_wdata_22_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [22]),
    .I2(alu_add[22]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_22_s1.INIT=16'h0777;
  LUT4 rf_wdata_22_s2 (
    .F(rf_wdata_22_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[22]),
    .I3(rs1[22]) 
);
defparam rf_wdata_22_s2.INIT=16'h298F;
  LUT3 rf_wdata_22_s3 (
    .F(rf_wdata_22_6),
    .I0(lsu_rdata[22]),
    .I1(csr_rdata[22]),
    .I2(\ctrl.pc_ret_Z [22]) 
);
defparam rf_wdata_22_s3.INIT=8'h01;
  LUT4 rf_wdata_23_s1 (
    .F(rf_wdata_23_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [23]),
    .I2(alu_add[23]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_23_s1.INIT=16'h0777;
  LUT4 rf_wdata_23_s2 (
    .F(rf_wdata_23_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[23]),
    .I3(rs1[23]) 
);
defparam rf_wdata_23_s2.INIT=16'h298F;
  LUT3 rf_wdata_23_s3 (
    .F(rf_wdata_23_6),
    .I0(lsu_rdata[23]),
    .I1(csr_rdata[23]),
    .I2(\ctrl.pc_ret_Z [23]) 
);
defparam rf_wdata_23_s3.INIT=8'h01;
  LUT4 rf_wdata_24_s1 (
    .F(rf_wdata_24_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [24]),
    .I2(alu_add[24]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_24_s1.INIT=16'h0777;
  LUT4 rf_wdata_24_s2 (
    .F(rf_wdata_24_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[24]),
    .I3(rs1[24]) 
);
defparam rf_wdata_24_s2.INIT=16'h298F;
  LUT3 rf_wdata_24_s3 (
    .F(rf_wdata_24_6),
    .I0(lsu_rdata[24]),
    .I1(csr_rdata[24]),
    .I2(\ctrl.pc_ret_Z [24]) 
);
defparam rf_wdata_24_s3.INIT=8'h01;
  LUT4 rf_wdata_25_s1 (
    .F(rf_wdata_25_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [25]),
    .I2(alu_add[25]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_25_s1.INIT=16'h0777;
  LUT4 rf_wdata_25_s2 (
    .F(rf_wdata_25_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[25]),
    .I3(rs1[25]) 
);
defparam rf_wdata_25_s2.INIT=16'h298F;
  LUT3 rf_wdata_25_s3 (
    .F(rf_wdata_25_6),
    .I0(lsu_rdata[25]),
    .I1(csr_rdata[25]),
    .I2(\ctrl.pc_ret_Z [25]) 
);
defparam rf_wdata_25_s3.INIT=8'h01;
  LUT4 rf_wdata_26_s1 (
    .F(rf_wdata_26_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [26]),
    .I2(alu_add[26]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_26_s1.INIT=16'h0777;
  LUT4 rf_wdata_26_s2 (
    .F(rf_wdata_26_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[26]),
    .I3(rs1[26]) 
);
defparam rf_wdata_26_s2.INIT=16'h298F;
  LUT3 rf_wdata_26_s3 (
    .F(rf_wdata_26_6),
    .I0(lsu_rdata[26]),
    .I1(csr_rdata[26]),
    .I2(\ctrl.pc_ret_Z [26]) 
);
defparam rf_wdata_26_s3.INIT=8'h01;
  LUT4 rf_wdata_27_s1 (
    .F(rf_wdata_27_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [27]),
    .I2(alu_add[27]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_27_s1.INIT=16'h0777;
  LUT4 rf_wdata_27_s2 (
    .F(rf_wdata_27_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[27]),
    .I3(rs1[27]) 
);
defparam rf_wdata_27_s2.INIT=16'h298F;
  LUT3 rf_wdata_27_s3 (
    .F(rf_wdata_27_6),
    .I0(lsu_rdata[27]),
    .I1(csr_rdata[27]),
    .I2(\ctrl.pc_ret_Z [27]) 
);
defparam rf_wdata_27_s3.INIT=8'h01;
  LUT4 rf_wdata_28_s1 (
    .F(rf_wdata_28_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [28]),
    .I2(alu_add[28]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_28_s1.INIT=16'h0777;
  LUT4 rf_wdata_28_s2 (
    .F(rf_wdata_28_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[28]),
    .I3(rs1[28]) 
);
defparam rf_wdata_28_s2.INIT=16'h298F;
  LUT3 rf_wdata_28_s3 (
    .F(rf_wdata_28_6),
    .I0(lsu_rdata[28]),
    .I1(csr_rdata[28]),
    .I2(\ctrl.pc_ret_Z [28]) 
);
defparam rf_wdata_28_s3.INIT=8'h01;
  LUT4 rf_wdata_29_s1 (
    .F(rf_wdata_29_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [29]),
    .I2(alu_add[29]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_29_s1.INIT=16'h0777;
  LUT4 rf_wdata_29_s2 (
    .F(rf_wdata_29_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[29]),
    .I3(rs1[29]) 
);
defparam rf_wdata_29_s2.INIT=16'h298F;
  LUT3 rf_wdata_29_s3 (
    .F(rf_wdata_29_6),
    .I0(lsu_rdata[29]),
    .I1(csr_rdata[29]),
    .I2(\ctrl.pc_ret_Z [29]) 
);
defparam rf_wdata_29_s3.INIT=8'h01;
  LUT4 rf_wdata_30_s1 (
    .F(rf_wdata_30_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [30]),
    .I2(alu_add[30]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_30_s1.INIT=16'h0777;
  LUT4 rf_wdata_30_s2 (
    .F(rf_wdata_30_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[30]),
    .I3(rs1[30]) 
);
defparam rf_wdata_30_s2.INIT=16'h298F;
  LUT3 rf_wdata_30_s3 (
    .F(rf_wdata_30_6),
    .I0(lsu_rdata[30]),
    .I1(csr_rdata[30]),
    .I2(\ctrl.pc_ret_Z [30]) 
);
defparam rf_wdata_30_s3.INIT=8'h01;
  LUT4 rf_wdata_31_s1 (
    .F(rf_wdata_31_4),
    .I0(rf_wdata_0_8),
    .I1(\shifter.sreg [31]),
    .I2(alu_add[31]),
    .I3(rf_wdata_1_7) 
);
defparam rf_wdata_31_s1.INIT=16'h0777;
  LUT4 rf_wdata_31_s2 (
    .F(rf_wdata_31_5),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(opb[31]),
    .I3(rs1[31]) 
);
defparam rf_wdata_31_s2.INIT=16'h298F;
  LUT3 rf_wdata_31_s3 (
    .F(rf_wdata_31_6),
    .I0(lsu_rdata[31]),
    .I1(csr_rdata[31]),
    .I2(\ctrl.pc_ret_Z [31]) 
);
defparam rf_wdata_31_s3.INIT=8'h01;
  LUT3 rf_wdata_0_s4 (
    .F(rf_wdata_0_8),
    .I0(\ctrl.alu_op_Z [0]),
    .I1(\ctrl.alu_op_Z [1]),
    .I2(\shifter.done_ff ) 
);
defparam rf_wdata_0_s4.INIT=8'h40;
  LUT4 rf_wdata_0_s5 (
    .F(rf_wdata_0_9),
    .I0(addsub_res[32]),
    .I1(alu_add[0]),
    .I2(\ctrl.alu_op_Z [1]),
    .I3(\ctrl.alu_op_Z [0]) 
);
defparam rf_wdata_0_s5.INIT=16'hAC00;
  LUT2 rf_wdata_1_s4 (
    .F(rf_wdata_1_7),
    .I0(\ctrl.alu_op_Z [1]),
    .I1(\ctrl.alu_op_Z [0]) 
);
defparam rf_wdata_1_s4.INIT=4'h4;
  neorv32_cpu_frontend neorv32_cpu_frontend_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\icache_rsp[0].data_4_4 (\icache_rsp[0].data_4_4 ),
    .\icache_rsp[0].data_4_3 (\icache_rsp[0].data_4_3 ),
    .pending_9(pending_9),
    .pending(pending),
    .\io_rsp.ack (\io_rsp.ack ),
    .xbus_terminate(xbus_terminate),
    .wack(wack),
    .\trap_ctrl.exc_buf_2_9 (\trap_ctrl.exc_buf_2_9 ),
    .state_nxt_1_15(state_nxt_1_15),
    .\io_req.stb_7 (\io_req.stb_7 ),
    .b_req(b_req),
    .\ctrl.cpu_debug_Z (\ctrl.cpu_debug_Z ),
    .\icache_rsp[0].err (\icache_rsp[0].err ),
    .\exe_engine_nxt.ir_31_8 (\exe_engine_nxt.ir_31_8 ),
    .\ctrl.pc_nxt_Z (\ctrl.pc_nxt_Z [31:2]),
    .rden(rden[0]),
    .\exe_engine.state_4 (\exe_engine.state [4]),
    .\exe_engine.state_10 (\exe_engine.state [10]),
    .\exe_engine.state_11 (\exe_engine.state [11]),
    .state(state[1:0]),
    .\icache_rsp[0].data (\icache_rsp[0].data [31:0]),
    .\ipb.we_0_4 (\ipb.we_0_4 ),
    .\ipb.we_0_5 (\ipb.we_0_5 ),
    .\ipb.we_0_8 (\ipb.we_0_8 ),
    .\ipb.we_0_9 (\ipb.we_0_9 ),
    .n88_17(n88_17),
    .n101_16(n101_16),
    .n49_14(n49_14),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\frontend.fault (\frontend.fault ),
    .\cpu_i_req[0].addr (\cpu_i_req[0].addr [31:2]),
    .\cpu_i_req[0].meta (\cpu_i_req[0].meta [2]),
    .r_pnt(r_pnt[1:0]),
    .\frontend.instr (\frontend.instr [15:0]),
    .w_pnt(w_pnt[1:0]),
    .\frontend.instr_0 (\frontend.instr_0 [31:16])
);
  neorv32_cpu_control neorv32_cpu_control_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\dm_reg.dmactive (\dm_reg.dmactive ),
    .\dm_reg.halt_req (\dm_reg.halt_req ),
    .pending(pending_16),
    .misaligned(misaligned),
    .xbus_terminate(xbus_terminate),
    .\icache_rsp[0].err_5 (\icache_rsp[0].err_5 ),
    .\io_rsp.err (\io_rsp.err ),
    .pending_9(pending_9_15),
    .rf_we_5(rf_we_5),
    .valid_cmd_5(valid_cmd_5),
    .valid_cmd_8(valid_cmd_8),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .n103_3(n103_3),
    .n422_13(n422_13),
    .n592_4(n592_4),
    .cmp_ls_131(cmp_ls_131),
    .n422_11(n422_11),
    .valid_cmd_4(valid_cmd_4),
    .n6_7(n6_7),
    .\shifter.busy (\shifter.busy ),
    .cp_valid_0_3(cp_valid_0_3),
    .n592_7(n592_7),
    .n167_9(n167_9),
    .\frontend.fault (\frontend.fault ),
    .\frontend.instr (\frontend.instr_0 [31:16]),
    .\frontend.instr_1 (\frontend.instr [15:0]),
    .firq(firq[8]),
    .firq_2(firq_9[1]),
    .mtime_irq(mtime_irq[0]),
    .msw_irq(msw_irq[0]),
    .alu_add(alu_add[31:1]),
    .\dm_reg.hartsel (\dm_reg.hartsel [2:0]),
    .rs1(rs1[31:0]),
    .cp_valid(cp_valid[0]),
    .w_pnt(w_pnt[1:0]),
    .r_pnt(r_pnt[1:0]),
    .inhibit_0(inhibit[0]),
    .inhibit_2(inhibit[2]),
    .count(count_0[63:0]),
    .count_3(count[63:0]),
    .rs2(rs2[31]),
    .\cpu_d_req[0].addr ({\cpu_d_req[0].addr [31:2],\cpu_d_req[0].addr_0 [1:0]}),
    .\ctrl.rf_wb_en (\ctrl.rf_wb_en ),
    .\ctrl.rf_zero_we_Z (\ctrl.rf_zero_we_Z ),
    .\ctrl.alu_sub_Z (\ctrl.alu_sub_Z ),
    .\ctrl.alu_opa_mux_Z (\ctrl.alu_opa_mux_Z ),
    .\ctrl.alu_opb_mux_Z (\ctrl.alu_opb_mux_Z ),
    .\ctrl.alu_unsigned_Z (\ctrl.alu_unsigned_Z ),
    .\ctrl.alu_cp_alu (\ctrl.alu_cp_alu ),
    .\ctrl.lsu_req_Z (\ctrl.lsu_req_Z ),
    .\ctrl.lsu_rw_Z (\ctrl.lsu_rw_Z ),
    .\ctrl.csr_we_Z (\ctrl.csr_we_Z ),
    .\debug_ctrl.trig_halt_5 (\debug_ctrl.trig_halt_5 ),
    .\trap_ctrl.exc_buf_2_9 (\trap_ctrl.exc_buf_2_9 ),
    .n3653_7(n3653_7),
    .n3756_6(n3756_6),
    .n3796_7(n3796_7),
    .n6845_5(n6845_5),
    .\exe_engine_nxt.ir_31_8 (\exe_engine_nxt.ir_31_8 ),
    .n5187_22(n5187_22),
    .\ctrl.cpu_debug_Z (\ctrl.cpu_debug_Z ),
    .\ctrl.alu_sub_Z_1_3 (\ctrl.alu_sub_Z_1_3 ),
    .\ctrl.alu_imm_Z (\ctrl.alu_imm_Z [31:0]),
    .\ctrl.alu_op_Z (\ctrl.alu_op_Z [2:0]),
    .\exe_engine.state_1 (\exe_engine.state [1]),
    .\exe_engine.state_4 (\exe_engine.state [4]),
    .\exe_engine.state_6 (\exe_engine.state [6]),
    .\exe_engine.state_7 (\exe_engine.state [7]),
    .\exe_engine.state_9 (\exe_engine.state [9]),
    .\exe_engine.state_10 (\exe_engine.state [10]),
    .\exe_engine.state_11 (\exe_engine.state [11]),
    .\ctrl.ir_funct12_Z (\ctrl.ir_funct12_Z [11:5]),
    .\ctrl.rf_rs2_Z (\ctrl.rf_rs2_Z [4:0]),
    .\ctrl.rf_rs1_Z (\ctrl.rf_rs1_Z [4:0]),
    .\ctrl.ir_funct3_Z (\ctrl.ir_funct3_Z [2:0]),
    .\ctrl.rf_rd_Z (\ctrl.rf_rd_Z [4:0]),
    .\ctrl.pc_cur_Z (\ctrl.pc_cur_Z [31:1]),
    .\ctrl.pc_ret_Z (\ctrl.pc_ret_Z [31:1]),
    .\ctrl.csr_addr_Z (\ctrl.csr_addr_Z [11:4]),
    .csr_rdata(csr_rdata[31:0]),
    .\trap_ctrl.exc_buf_0 (\trap_ctrl.exc_buf [0]),
    .\trap_ctrl.exc_buf_1 (\trap_ctrl.exc_buf [1]),
    .\trap_ctrl.exc_buf_2 (\trap_ctrl.exc_buf [2]),
    .\trap_ctrl.exc_buf_5 (\trap_ctrl.exc_buf [5]),
    .\trap_ctrl.exc_buf_6 (\trap_ctrl.exc_buf [6]),
    .\trap_ctrl.exc_buf_7 (\trap_ctrl.exc_buf [7]),
    .\trap_ctrl.exc_buf_8 (\trap_ctrl.exc_buf [8]),
    .\ctrl.pc_nxt_Z (\ctrl.pc_nxt_Z [31:2]),
    .\ctrl.csr_wdata_Z (\ctrl.csr_wdata_Z [31:0])
);
  neorv32_cpu_counters \cnts_enabled.neorv32_cpu_counters_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\ctrl.csr_we_Z (\ctrl.csr_we_Z ),
    .\ctrl.cpu_debug_Z (\ctrl.cpu_debug_Z ),
    .n3756_6(n3756_6),
    .n3796_7(n3796_7),
    .n5187_22(n5187_22),
    .n6845_5(n6845_5),
    .\ctrl.csr_wdata_Z (\ctrl.csr_wdata_Z [31:0]),
    .\exe_engine.state (\exe_engine.state [7:6]),
    .\ctrl.csr_addr_Z (\ctrl.csr_addr_Z [11:4]),
    .n592_4(n592_4),
    .n592_7(n592_7),
    .n6_7(n6_7),
    .inhibit_0(inhibit[0]),
    .inhibit_2(inhibit[2]),
    .count(count[63:0]),
    .count_4(count_0[63:0])
);
  neorv32_cpu_regfile neorv32_cpu_regfile_inst (
    .\ctrl.rf_zero_we_Z (\ctrl.rf_zero_we_Z ),
    .\ctrl.rf_wb_en (\ctrl.rf_wb_en ),
    .valid_cmd_4(valid_cmd_4),
    .n3653_7(n3653_7),
    .clk_i_d(clk_i_d),
    .\ctrl.rf_rs1_Z (\ctrl.rf_rs1_Z [4:0]),
    .\ctrl.rf_rd_Z (\ctrl.rf_rd_Z [4:0]),
    .\trap_ctrl.exc_buf (\trap_ctrl.exc_buf [8:5]),
    .rf_wdata(rf_wdata[31:0]),
    .\ctrl.rf_rs2_Z (\ctrl.rf_rs2_Z [4:0]),
    .rf_we_5(rf_we_5),
    .rs1(rs1[31:0]),
    .rs2(rs2[31:0])
);
  neorv32_cpu_alu neorv32_cpu_alu_inst (
    .\ctrl.alu_sub_Z_1_3 (\ctrl.alu_sub_Z_1_3 ),
    .\ctrl.alu_sub_Z (\ctrl.alu_sub_Z ),
    .\ctrl.alu_opa_mux_Z (\ctrl.alu_opa_mux_Z ),
    .\ctrl.alu_opb_mux_Z (\ctrl.alu_opb_mux_Z ),
    .\ctrl.alu_unsigned_Z (\ctrl.alu_unsigned_Z ),
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\ctrl.alu_cp_alu (\ctrl.alu_cp_alu ),
    .rs1(rs1[31:0]),
    .rs2(rs2[31:0]),
    .\ctrl.pc_cur_Z (\ctrl.pc_cur_Z [31:1]),
    .\ctrl.alu_imm_Z (\ctrl.alu_imm_Z [31:0]),
    .\ctrl.ir_funct3_Z (\ctrl.ir_funct3_Z [2:0]),
    .\exe_engine.state (\exe_engine.state [9]),
    .\ctrl.ir_funct12_Z (\ctrl.ir_funct12_Z [11:5]),
    .\trap_ctrl.exc_buf (\trap_ctrl.exc_buf [2:0]),
    .cmp_ls_131(cmp_ls_131),
    .n103_3(n103_3),
    .\shifter.done_ff (\shifter.done_ff ),
    .\shifter.busy (\shifter.busy ),
    .valid_cmd_4(valid_cmd_4),
    .valid_cmd_5(valid_cmd_5),
    .cp_valid_0_3(cp_valid_0_3),
    .valid_cmd_8(valid_cmd_8),
    .alu_add(alu_add[31:0]),
    .addsub_res(addsub_res[32]),
    .opb(opb[31:0]),
    .\shifter.sreg (\shifter.sreg [31:0]),
    .cp_valid(cp_valid[0])
);
  neorv32_cpu_lsu neorv32_cpu_lsu_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\ctrl.cpu_debug_Z (\ctrl.cpu_debug_Z ),
    .\ctrl.lsu_rw_Z (\ctrl.lsu_rw_Z ),
    .\icache_rsp[0].data_7_8 (\icache_rsp[0].data_7_8 ),
    .\ipb.we_0_5 (\ipb.we_0_5 ),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\icache_rsp[0].data_16_3 (\icache_rsp[0].data_16_3 ),
    .\icache_rsp[0].data_16_4 (\icache_rsp[0].data_16_4 ),
    .\icache_rsp[0].data_0_3 (\icache_rsp[0].data_0_3 ),
    .\icache_rsp[0].data_0_4 (\icache_rsp[0].data_0_4 ),
    .\icache_rsp[0].data_1_3 (\icache_rsp[0].data_1_3 ),
    .\icache_rsp[0].data_6_3 (\icache_rsp[0].data_6_3 ),
    .\icache_rsp[0].data_9_9 (\icache_rsp[0].data_9_9 ),
    .\icache_rsp[0].data_10_3 (\icache_rsp[0].data_10_3 ),
    .\icache_rsp[0].data_2_3 (\icache_rsp[0].data_2_3 ),
    .\icache_rsp[0].data_11_3 (\icache_rsp[0].data_11_3 ),
    .\icache_rsp[0].data_3_3 (\icache_rsp[0].data_3_3 ),
    .\icache_rsp[0].data_13_3 (\icache_rsp[0].data_13_3 ),
    .\icache_rsp[0].data_5_3 (\icache_rsp[0].data_5_3 ),
    .\icache_rsp[0].data_30_3 (\icache_rsp[0].data_30_3 ),
    .pending(pending),
    .\icache_rsp[0].data_23_3 (\icache_rsp[0].data_23_3 ),
    .\icache_rsp[0].data_25_3 (\icache_rsp[0].data_25_3 ),
    .\icache_rsp[0].data_25_4 (\icache_rsp[0].data_25_4 ),
    .\icache_rsp[0].data_12_3 (\icache_rsp[0].data_12_3 ),
    .\icache_rsp[0].data_12_4 (\icache_rsp[0].data_12_4 ),
    .\icache_rsp[0].data_31_3 (\icache_rsp[0].data_31_3 ),
    .\icache_rsp[0].data_31_4 (\icache_rsp[0].data_31_4 ),
    .\icache_rsp[0].data_15_3 (\icache_rsp[0].data_15_3 ),
    .\icache_rsp[0].data_15_4 (\icache_rsp[0].data_15_4 ),
    .\icache_rsp[0].data_17_3 (\icache_rsp[0].data_17_3 ),
    .\icache_rsp[0].data_17_4 (\icache_rsp[0].data_17_4 ),
    .\icache_rsp[0].data_18_3 (\icache_rsp[0].data_18_3 ),
    .\icache_rsp[0].data_18_4 (\icache_rsp[0].data_18_4 ),
    .\icache_rsp[0].data_19_3 (\icache_rsp[0].data_19_3 ),
    .\icache_rsp[0].data_19_4 (\icache_rsp[0].data_19_4 ),
    .\icache_rsp[0].data_21_3 (\icache_rsp[0].data_21_3 ),
    .\icache_rsp[0].data_21_4 (\icache_rsp[0].data_21_4 ),
    .\icache_rsp[0].data_4_7 (\icache_rsp[0].data_4_7 ),
    .\icache_rsp[0].data_4_8 (\icache_rsp[0].data_4_8 ),
    .pending_9(pending_9),
    .\icache_rsp[0].data_4_3 (\icache_rsp[0].data_4_3 ),
    .\icache_rsp[0].data_4_4 (\icache_rsp[0].data_4_4 ),
    .\icache_rsp[0].data_15_5 (\icache_rsp[0].data_15_5 ),
    .\icache_rsp[0].data_7_4 (\icache_rsp[0].data_7_4 ),
    .\icache_rsp[0].data_23_4 (\icache_rsp[0].data_23_4 ),
    .\icache_rsp[0].data_15_7 (\icache_rsp[0].data_15_7 ),
    .\icache_rsp[0].data_9_7 (\icache_rsp[0].data_9_7 ),
    .\icache_rsp[0].data_5_4 (\icache_rsp[0].data_5_4 ),
    .\icache_rsp[0].data_3_4 (\icache_rsp[0].data_3_4 ),
    .\icache_rsp[0].data_2_4 (\icache_rsp[0].data_2_4 ),
    .\icache_rsp[0].data_6_4 (\icache_rsp[0].data_6_4 ),
    .\icache_rsp[0].data_30_4 (\icache_rsp[0].data_30_4 ),
    .\icache_rsp[0].data_28_3 (\icache_rsp[0].data_28_3 ),
    .\icache_rsp[0].data_28_4 (\icache_rsp[0].data_28_4 ),
    .\ctrl.lsu_req_Z (\ctrl.lsu_req_Z ),
    .alu_add(alu_add[31:0]),
    .\exe_engine.state_1 (\exe_engine.state [1]),
    .\exe_engine.state_9 (\exe_engine.state [9]),
    .rs2(rs2[31:0]),
    .\ctrl.ir_funct3_Z (\ctrl.ir_funct3_Z [2:0]),
    .\icache_rsp[0].data_4 (\icache_rsp[0].data [4]),
    .\icache_rsp[0].data_8 (\icache_rsp[0].data [8]),
    .\icache_rsp[0].data_9 (\icache_rsp[0].data [9]),
    .\icache_rsp[0].data_10 (\icache_rsp[0].data [10]),
    .\icache_rsp[0].data_11 (\icache_rsp[0].data [11]),
    .\icache_rsp[0].data_13 (\icache_rsp[0].data [13]),
    .\icache_rsp[0].data_14 (\icache_rsp[0].data [14]),
    .\icache_rsp[0].data_15 (\icache_rsp[0].data [15]),
    .\icache_rsp[0].data_18 (\icache_rsp[0].data [18]),
    .\icache_rsp[0].data_19 (\icache_rsp[0].data [19]),
    .\icache_rsp[0].data_20 (\icache_rsp[0].data [20]),
    .\icache_rsp[0].data_21 (\icache_rsp[0].data [21]),
    .\icache_rsp[0].data_22 (\icache_rsp[0].data [22]),
    .\icache_rsp[0].data_24 (\icache_rsp[0].data [24]),
    .\icache_rsp[0].data_26 (\icache_rsp[0].data [26]),
    .\icache_rsp[0].data_27 (\icache_rsp[0].data [27]),
    .\icache_rsp[0].data_28 (\icache_rsp[0].data [28]),
    .\icache_rsp[0].data_29 (\icache_rsp[0].data [29]),
    .\icache_rsp[0].data_30 (\icache_rsp[0].data [30]),
    .uflash_dat_i_0(uflash_dat_i_0),
    .uflash_dat_i_2(uflash_dat_i_2),
    .uflash_dat_i_3(uflash_dat_i_3),
    .uflash_dat_i_5(uflash_dat_i_5),
    .uflash_dat_i_6(uflash_dat_i_6),
    .uflash_dat_i_7(uflash_dat_i_7),
    .uflash_dat_i_12(uflash_dat_i_12),
    .uflash_dat_i_16(uflash_dat_i_16),
    .uflash_dat_i_23(uflash_dat_i_23),
    .uflash_dat_i_28(uflash_dat_i_28),
    .uflash_dat_i_31(uflash_dat_i_31),
    .rdata_Z_1(rdata_Z_1),
    .rdata_Z_2(rdata_Z_2),
    .rdata_Z_3(rdata_Z_3),
    .rdata_Z_5(rdata_Z_5),
    .rdata_Z_7(rdata_Z_7),
    .rden(rden[0]),
    .\io_rsp.data_1 (\io_rsp.data_1 ),
    .\io_rsp.data_2 (\io_rsp.data_2 ),
    .\io_rsp.data_3 (\io_rsp.data_3 ),
    .\io_rsp.data_5 (\io_rsp.data_5 ),
    .\io_rsp.data_7 (\io_rsp.data_7 ),
    .\io_rsp.data_10 (\io_rsp.data_10 ),
    .\io_rsp.data_11 (\io_rsp.data_11 ),
    .\io_rsp.data_13 (\io_rsp.data_13 ),
    .\io_rsp.data_17 (\io_rsp.data_17 ),
    .\io_rsp.data_23 (\io_rsp.data_23 ),
    .\io_rsp.data_28 (\io_rsp.data_28 ),
    .\io_rsp.data_30 (\io_rsp.data_30 ),
    .\io_rsp.data_31 (\io_rsp.data_31 ),
    .rdata_10(rdata_10),
    .rdata_11(rdata_11),
    .rdata_13(rdata_13),
    .rdata_28(rdata_28),
    .rdata_30(rdata_30),
    .rdata_31(rdata_31),
    .rdata_17(rdata_17),
    .rdata_23(rdata_23),
    .misaligned(misaligned),
    .\cpu_d_req[0].rw (\cpu_d_req[0].rw ),
    .n167_9(n167_9),
    .pending_9_7(pending_9_15),
    .n422_11(n422_11),
    .n422_13(n422_13),
    .pending_8(pending_16),
    .\cpu_d_req[0].addr ({\cpu_d_req[0].addr [31:2],\cpu_d_req[0].addr_0 [1:0]}),
    .\cpu_d_req[0].meta (\cpu_d_req[0].meta [2]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .\cpu_d_req[0].ben (\cpu_d_req[0].ben [3:0]),
    .lsu_rdata(lsu_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_cpu */
module neorv32_bus_switch (
  clk_i_d,
  n4_6,
  \ipb.we_0_12 ,
  \ipb.we_0_4 ,
  \ipb.we_0_5 ,
  \io_req.stb_4 ,
  n49_14,
  \cpu_d_req[0].rw ,
  xbus_terminate,
  \io_rsp.err ,
  \ctrl.lsu_req_Z ,
  misaligned,
  \icache_rsp[0].data_4_4 ,
  \icache_rsp[0].data_4_3 ,
  uflash_err_i,
  pending,
  \cpu_i_req[0].meta ,
  \cpu_d_req[0].meta ,
  \cpu_i_req[0].addr ,
  \cpu_d_req[0].addr ,
  \cpu_d_req[0].ben ,
  b_req,
  xbus_we_o,
  \icache_rsp[0].err ,
  state_0_11,
  state_nxt_1_15,
  \icache_rsp[0].err_5 ,
  state,
  \io_req.meta ,
  xbus_adr_o,
  xbus_sel_o
)
;
input clk_i_d;
input n4_6;
input \ipb.we_0_12 ;
input \ipb.we_0_4 ;
input \ipb.we_0_5 ;
input \io_req.stb_4 ;
input n49_14;
input \cpu_d_req[0].rw ;
input xbus_terminate;
input \io_rsp.err ;
input \ctrl.lsu_req_Z ;
input misaligned;
input \icache_rsp[0].data_4_4 ;
input \icache_rsp[0].data_4_3 ;
input uflash_err_i;
input pending;
input [2:2] \cpu_i_req[0].meta ;
input [2:2] \cpu_d_req[0].meta ;
input [20:2] \cpu_i_req[0].addr ;
input [20:2] \cpu_d_req[0].addr ;
input [3:0] \cpu_d_req[0].ben ;
output b_req;
output xbus_we_o;
output \icache_rsp[0].err ;
output state_0_11;
output state_nxt_1_15;
output \icache_rsp[0].err_5 ;
output [1:0] state;
output [2:2] \io_req.meta ;
output [20:2] xbus_adr_o;
output [3:0] xbus_sel_o;
wire state_1_7;
wire n13_6;
wire n9_6;
wire n46_10;
wire state_nxt_1_17;
wire a_req;
wire VCC;
wire GND;
  LUT3 \io_req.meta_2_s  (
    .F(\io_req.meta [2]),
    .I0(\cpu_i_req[0].meta [2]),
    .I1(\cpu_d_req[0].meta [2]),
    .I2(\ipb.we_0_12 ) 
);
defparam \io_req.meta_2_s .INIT=8'hAC;
  LUT3 xbus_adr_o_20_s (
    .F(xbus_adr_o[20]),
    .I0(\cpu_i_req[0].addr [20]),
    .I1(\cpu_d_req[0].addr [20]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_20_s.INIT=8'hAC;
  LUT3 xbus_adr_o_19_s (
    .F(xbus_adr_o[19]),
    .I0(\cpu_i_req[0].addr [19]),
    .I1(\cpu_d_req[0].addr [19]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_19_s.INIT=8'hAC;
  LUT3 xbus_adr_o_18_s (
    .F(xbus_adr_o[18]),
    .I0(\cpu_i_req[0].addr [18]),
    .I1(\cpu_d_req[0].addr [18]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_18_s.INIT=8'hAC;
  LUT3 xbus_adr_o_17_s (
    .F(xbus_adr_o[17]),
    .I0(\cpu_i_req[0].addr [17]),
    .I1(\cpu_d_req[0].addr [17]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_17_s.INIT=8'hAC;
  LUT3 xbus_adr_o_16_s (
    .F(xbus_adr_o[16]),
    .I0(\cpu_i_req[0].addr [16]),
    .I1(\cpu_d_req[0].addr [16]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_16_s.INIT=8'hAC;
  LUT3 xbus_adr_o_15_s (
    .F(xbus_adr_o[15]),
    .I0(\cpu_i_req[0].addr [15]),
    .I1(\cpu_d_req[0].addr [15]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_15_s.INIT=8'hAC;
  LUT3 xbus_adr_o_14_s (
    .F(xbus_adr_o[14]),
    .I0(\cpu_i_req[0].addr [14]),
    .I1(\cpu_d_req[0].addr [14]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_14_s.INIT=8'hAC;
  LUT3 xbus_adr_o_13_s (
    .F(xbus_adr_o[13]),
    .I0(\cpu_i_req[0].addr [13]),
    .I1(\cpu_d_req[0].addr [13]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_13_s.INIT=8'hAC;
  LUT3 xbus_adr_o_12_s11 (
    .F(xbus_adr_o[12]),
    .I0(\cpu_i_req[0].addr [12]),
    .I1(\cpu_d_req[0].addr [12]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_12_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_11_s11 (
    .F(xbus_adr_o[11]),
    .I0(\cpu_i_req[0].addr [11]),
    .I1(\cpu_d_req[0].addr [11]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_11_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_10_s11 (
    .F(xbus_adr_o[10]),
    .I0(\cpu_i_req[0].addr [10]),
    .I1(\cpu_d_req[0].addr [10]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_10_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_9_s11 (
    .F(xbus_adr_o[9]),
    .I0(\cpu_i_req[0].addr [9]),
    .I1(\cpu_d_req[0].addr [9]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_9_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_8_s11 (
    .F(xbus_adr_o[8]),
    .I0(\cpu_i_req[0].addr [8]),
    .I1(\cpu_d_req[0].addr [8]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_8_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_7_s11 (
    .F(xbus_adr_o[7]),
    .I0(\cpu_i_req[0].addr [7]),
    .I1(\cpu_d_req[0].addr [7]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_7_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_6_s11 (
    .F(xbus_adr_o[6]),
    .I0(\cpu_i_req[0].addr [6]),
    .I1(\cpu_d_req[0].addr [6]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_6_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_5_s11 (
    .F(xbus_adr_o[5]),
    .I0(\cpu_i_req[0].addr [5]),
    .I1(\cpu_d_req[0].addr [5]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_5_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_4_s11 (
    .F(xbus_adr_o[4]),
    .I0(\cpu_i_req[0].addr [4]),
    .I1(\cpu_d_req[0].addr [4]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_4_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_3_s11 (
    .F(xbus_adr_o[3]),
    .I0(\cpu_i_req[0].addr [3]),
    .I1(\cpu_d_req[0].addr [3]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_3_s11.INIT=8'hAC;
  LUT3 xbus_adr_o_2_s11 (
    .F(xbus_adr_o[2]),
    .I0(\cpu_i_req[0].addr [2]),
    .I1(\cpu_d_req[0].addr [2]),
    .I2(\ipb.we_0_12 ) 
);
defparam xbus_adr_o_2_s11.INIT=8'hAC;
  LUT4 state_0_s5 (
    .F(state_1_7),
    .I0(\ipb.we_0_4 ),
    .I1(\ipb.we_0_5 ),
    .I2(state_0_11),
    .I3(\io_req.stb_4 ) 
);
defparam state_0_s5.INIT=16'hFFB0;
  LUT4 n13_s1 (
    .F(n13_6),
    .I0(state[0]),
    .I1(state[1]),
    .I2(b_req),
    .I3(n49_14) 
);
defparam n13_s1.INIT=16'hBBB0;
  LUT3 n9_s1 (
    .F(n9_6),
    .I0(state[0]),
    .I1(state[1]),
    .I2(state_nxt_1_15) 
);
defparam n9_s1.INIT=8'h0D;
  LUT2 xbus_we_o_s (
    .F(xbus_we_o),
    .I0(\ipb.we_0_12 ),
    .I1(\cpu_d_req[0].rw ) 
);
defparam xbus_we_o_s.INIT=4'h4;
  LUT4 \icache_rsp[0].err_s  (
    .F(\icache_rsp[0].err ),
    .I0(xbus_terminate),
    .I1(\io_rsp.err ),
    .I2(\icache_rsp[0].err_5 ),
    .I3(\ipb.we_0_12 ) 
);
defparam \icache_rsp[0].err_s .INIT=16'hFE00;
  LUT2 xbus_sel_o_0_s (
    .F(xbus_sel_o[0]),
    .I0(\cpu_d_req[0].ben [0]),
    .I1(\ipb.we_0_12 ) 
);
defparam xbus_sel_o_0_s.INIT=4'hE;
  LUT2 xbus_sel_o_1_s (
    .F(xbus_sel_o[1]),
    .I0(\cpu_d_req[0].ben [1]),
    .I1(\ipb.we_0_12 ) 
);
defparam xbus_sel_o_1_s.INIT=4'hE;
  LUT2 xbus_sel_o_2_s (
    .F(xbus_sel_o[2]),
    .I0(\cpu_d_req[0].ben [2]),
    .I1(\ipb.we_0_12 ) 
);
defparam xbus_sel_o_2_s.INIT=4'hE;
  LUT2 xbus_sel_o_3_s (
    .F(xbus_sel_o[3]),
    .I0(\cpu_d_req[0].ben [3]),
    .I1(\ipb.we_0_12 ) 
);
defparam xbus_sel_o_3_s.INIT=4'hE;
  LUT2 state_0_s6 (
    .F(state_0_11),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam state_0_s6.INIT=4'h6;
  LUT3 state_nxt_1_s9 (
    .F(state_nxt_1_15),
    .I0(\ctrl.lsu_req_Z ),
    .I1(misaligned),
    .I2(a_req) 
);
defparam state_nxt_1_s9.INIT=8'h0D;
  LUT4 \icache_rsp[0].err_s0  (
    .F(\icache_rsp[0].err_5 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_err_i),
    .I3(pending) 
);
defparam \icache_rsp[0].err_s0 .INIT=16'hF100;
  LUT3 n46_s4 (
    .F(n46_10),
    .I0(state_nxt_1_15),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n46_s4.INIT=8'h41;
  LUT3 state_nxt_1_s10 (
    .F(state_nxt_1_17),
    .I0(state_nxt_1_15),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam state_nxt_1_s10.INIT=8'h82;
  DFFC a_req_s0 (
    .Q(a_req),
    .D(n9_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC b_req_s0 (
    .Q(b_req),
    .D(n13_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE state_0_s1 (
    .Q(state[0]),
    .D(n46_10),
    .CLK(clk_i_d),
    .CE(state_1_7),
    .CLEAR(n4_6) 
);
defparam state_0_s1.INIT=1'b0;
  DFFCE state_1_s1 (
    .Q(state[1]),
    .D(state_nxt_1_17),
    .CLK(clk_i_d),
    .CE(state_1_7),
    .CLEAR(n4_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_bus_switch */
module neorv32_bus_gateway (
  clk_i_d,
  n4_6,
  pending,
  \ipb.we_0_12 ,
  \ipb.we_0_4 ,
  \ipb.we_0_8 ,
  \ipb.we_0_9 ,
  n49_14,
  b_req,
  state_nxt_1_15,
  state_0_11,
  \io_rsp.ack ,
  wack,
  n88_17,
  n101_16,
  uflash_dat_i,
  rdata,
  rden,
  \io_rsp.data ,
  rdata_Z,
  rdata_17,
  rdata_18,
  \cpu_d_req[0].addr ,
  \cpu_i_req[0].addr ,
  xbus_terminate,
  \io_req.stb ,
  n993_9,
  \io_req.stb_3 ,
  \io_req.stb_4 ,
  \icache_rsp[0].data_0_3 ,
  \icache_rsp[0].data_0_4 ,
  \icache_rsp[0].data_1_3 ,
  \icache_rsp[0].data_2_3 ,
  \icache_rsp[0].data_2_4 ,
  \icache_rsp[0].data_3_3 ,
  \icache_rsp[0].data_3_4 ,
  \icache_rsp[0].data_4_3 ,
  \icache_rsp[0].data_4_4 ,
  \icache_rsp[0].data_5_3 ,
  \icache_rsp[0].data_5_4 ,
  \icache_rsp[0].data_6_3 ,
  \icache_rsp[0].data_6_4 ,
  \icache_rsp[0].data_7_4 ,
  \icache_rsp[0].data_10_3 ,
  \icache_rsp[0].data_11_3 ,
  \icache_rsp[0].data_12_3 ,
  \icache_rsp[0].data_12_4 ,
  \icache_rsp[0].data_13_3 ,
  \icache_rsp[0].data_15_3 ,
  \icache_rsp[0].data_15_4 ,
  \icache_rsp[0].data_16_3 ,
  \icache_rsp[0].data_16_4 ,
  \icache_rsp[0].data_17_3 ,
  \icache_rsp[0].data_17_4 ,
  \icache_rsp[0].data_18_3 ,
  \icache_rsp[0].data_18_4 ,
  \icache_rsp[0].data_19_3 ,
  \icache_rsp[0].data_19_4 ,
  \icache_rsp[0].data_21_3 ,
  \icache_rsp[0].data_21_4 ,
  \icache_rsp[0].data_23_3 ,
  \icache_rsp[0].data_23_4 ,
  \icache_rsp[0].data_25_3 ,
  \icache_rsp[0].data_25_4 ,
  \icache_rsp[0].data_28_3 ,
  \icache_rsp[0].data_28_4 ,
  \icache_rsp[0].data_30_3 ,
  \icache_rsp[0].data_30_4 ,
  \icache_rsp[0].data_31_3 ,
  \icache_rsp[0].data_31_4 ,
  n993_10,
  n993_11,
  \icache_rsp[0].data_4_7 ,
  \icache_rsp[0].data_4_8 ,
  \icache_rsp[0].data_15_5 ,
  \io_req.stb_7 ,
  \icache_rsp[0].data_15_7 ,
  \icache_rsp[0].data_9_7 ,
  \icache_rsp[0].data_9_9 ,
  \icache_rsp[0].data_7_8 ,
  \icache_rsp[0].data 
)
;
input clk_i_d;
input n4_6;
input pending;
input \ipb.we_0_12 ;
input \ipb.we_0_4 ;
input \ipb.we_0_8 ;
input \ipb.we_0_9 ;
input n49_14;
input b_req;
input state_nxt_1_15;
input state_0_11;
input \io_rsp.ack ;
input wack;
input n88_17;
input n101_16;
input [31:0] uflash_dat_i;
input [15:8] rdata;
input [0:0] rden;
input [31:0] \io_rsp.data ;
input [7:0] rdata_Z;
input [23:16] rdata_17;
input [31:24] rdata_18;
input [31:12] \cpu_d_req[0].addr ;
input [31:13] \cpu_i_req[0].addr ;
output xbus_terminate;
output \io_req.stb ;
output n993_9;
output \io_req.stb_3 ;
output \io_req.stb_4 ;
output \icache_rsp[0].data_0_3 ;
output \icache_rsp[0].data_0_4 ;
output \icache_rsp[0].data_1_3 ;
output \icache_rsp[0].data_2_3 ;
output \icache_rsp[0].data_2_4 ;
output \icache_rsp[0].data_3_3 ;
output \icache_rsp[0].data_3_4 ;
output \icache_rsp[0].data_4_3 ;
output \icache_rsp[0].data_4_4 ;
output \icache_rsp[0].data_5_3 ;
output \icache_rsp[0].data_5_4 ;
output \icache_rsp[0].data_6_3 ;
output \icache_rsp[0].data_6_4 ;
output \icache_rsp[0].data_7_4 ;
output \icache_rsp[0].data_10_3 ;
output \icache_rsp[0].data_11_3 ;
output \icache_rsp[0].data_12_3 ;
output \icache_rsp[0].data_12_4 ;
output \icache_rsp[0].data_13_3 ;
output \icache_rsp[0].data_15_3 ;
output \icache_rsp[0].data_15_4 ;
output \icache_rsp[0].data_16_3 ;
output \icache_rsp[0].data_16_4 ;
output \icache_rsp[0].data_17_3 ;
output \icache_rsp[0].data_17_4 ;
output \icache_rsp[0].data_18_3 ;
output \icache_rsp[0].data_18_4 ;
output \icache_rsp[0].data_19_3 ;
output \icache_rsp[0].data_19_4 ;
output \icache_rsp[0].data_21_3 ;
output \icache_rsp[0].data_21_4 ;
output \icache_rsp[0].data_23_3 ;
output \icache_rsp[0].data_23_4 ;
output \icache_rsp[0].data_25_3 ;
output \icache_rsp[0].data_25_4 ;
output \icache_rsp[0].data_28_3 ;
output \icache_rsp[0].data_28_4 ;
output \icache_rsp[0].data_30_3 ;
output \icache_rsp[0].data_30_4 ;
output \icache_rsp[0].data_31_3 ;
output \icache_rsp[0].data_31_4 ;
output n993_10;
output n993_11;
output \icache_rsp[0].data_4_7 ;
output \icache_rsp[0].data_4_8 ;
output \icache_rsp[0].data_15_5 ;
output \io_req.stb_7 ;
output \icache_rsp[0].data_15_7 ;
output \icache_rsp[0].data_9_7 ;
output \icache_rsp[0].data_9_9 ;
output \icache_rsp[0].data_7_8 ;
output [31:0] \icache_rsp[0].data ;
wire \keeper.lock_6 ;
wire n961_8;
wire n997_10;
wire n996_10;
wire n995_10;
wire n994_10;
wire \icache_rsp[0].data_4_5 ;
wire \icache_rsp[0].data_4_6 ;
wire \icache_rsp[0].data_8_3 ;
wire \icache_rsp[0].data_8_4 ;
wire \icache_rsp[0].data_14_3 ;
wire \icache_rsp[0].data_14_4 ;
wire \icache_rsp[0].data_20_3 ;
wire \icache_rsp[0].data_20_4 ;
wire \icache_rsp[0].data_22_3 ;
wire \icache_rsp[0].data_22_4 ;
wire \icache_rsp[0].data_24_3 ;
wire \icache_rsp[0].data_24_4 ;
wire \icache_rsp[0].data_26_3 ;
wire \icache_rsp[0].data_26_4 ;
wire \icache_rsp[0].data_26_5 ;
wire \icache_rsp[0].data_27_3 ;
wire \icache_rsp[0].data_27_4 ;
wire \icache_rsp[0].data_27_5 ;
wire \icache_rsp[0].data_29_3 ;
wire \icache_rsp[0].data_29_4 ;
wire \icache_rsp[0].data_29_5 ;
wire \keeper.state_1_9 ;
wire \keeper.state_1_10 ;
wire n998_11;
wire n996_11;
wire \io_req.stb_5 ;
wire \io_req.stb_6 ;
wire \icache_rsp[0].data_4_9 ;
wire \icache_rsp[0].data_4_10 ;
wire \icache_rsp[0].data_26_6 ;
wire \icache_rsp[0].data_27_6 ;
wire n993_12;
wire n993_13;
wire \keeper.state_1_11 ;
wire \io_req.stb_8 ;
wire \io_req.stb_9 ;
wire \io_req.stb_10 ;
wire \io_req.stb_11 ;
wire \icache_rsp[0].data_4_11 ;
wire \icache_rsp[0].data_4_12 ;
wire \icache_rsp[0].data_4_13 ;
wire \icache_rsp[0].data_4_14 ;
wire \icache_rsp[0].data_4_15 ;
wire \icache_rsp[0].data_4_16 ;
wire \icache_rsp[0].data_4_17 ;
wire \icache_rsp[0].data_4_18 ;
wire \icache_rsp[0].data_4_19 ;
wire n993_14;
wire \icache_rsp[0].data_15_11 ;
wire n994_13;
wire n995_13;
wire n998_17;
wire n991_17;
wire n991_21;
wire \keeper.ext ;
wire \keeper.cnt_4_9 ;
wire [4:0] \keeper.cnt ;
wire [0:0] \keeper.state ;
wire VCC;
wire GND;
  LUT2 \io_req.stb_s  (
    .F(\io_req.stb ),
    .I0(\io_req.stb_3 ),
    .I1(\io_req.stb_4 ) 
);
defparam \io_req.stb_s .INIT=4'h8;
  LUT4 \icache_rsp[0].data_4_s  (
    .F(\icache_rsp[0].data [4]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_4_5 ),
    .I3(\icache_rsp[0].data_4_6 ) 
);
defparam \icache_rsp[0].data_4_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_6_s  (
    .F(\icache_rsp[0].data [6]),
    .I0(uflash_dat_i[6]),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(pending),
    .I3(\icache_rsp[0].data_6_4 ) 
);
defparam \icache_rsp[0].data_6_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_8_s  (
    .F(\icache_rsp[0].data [8]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_8_3 ),
    .I3(\icache_rsp[0].data_8_4 ) 
);
defparam \icache_rsp[0].data_8_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_10_s  (
    .F(\icache_rsp[0].data [10]),
    .I0(rdata[10]),
    .I1(rden[0]),
    .I2(\io_rsp.data [10]),
    .I3(\icache_rsp[0].data_10_3 ) 
);
defparam \icache_rsp[0].data_10_s .INIT=16'hFFF8;
  LUT4 \icache_rsp[0].data_11_s  (
    .F(\icache_rsp[0].data [11]),
    .I0(rdata[11]),
    .I1(rden[0]),
    .I2(\io_rsp.data [11]),
    .I3(\icache_rsp[0].data_11_3 ) 
);
defparam \icache_rsp[0].data_11_s .INIT=16'hFFF8;
  LUT4 \icache_rsp[0].data_13_s  (
    .F(\icache_rsp[0].data [13]),
    .I0(rdata[13]),
    .I1(rden[0]),
    .I2(\io_rsp.data [13]),
    .I3(\icache_rsp[0].data_13_3 ) 
);
defparam \icache_rsp[0].data_13_s .INIT=16'hFFF8;
  LUT4 \icache_rsp[0].data_14_s  (
    .F(\icache_rsp[0].data [14]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_14_3 ),
    .I3(\icache_rsp[0].data_14_4 ) 
);
defparam \icache_rsp[0].data_14_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_18_s  (
    .F(\icache_rsp[0].data [18]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_18_3 ),
    .I3(\icache_rsp[0].data_18_4 ) 
);
defparam \icache_rsp[0].data_18_s .INIT=16'h001F;
  LUT4 \icache_rsp[0].data_19_s  (
    .F(\icache_rsp[0].data [19]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_19_3 ),
    .I3(\icache_rsp[0].data_19_4 ) 
);
defparam \icache_rsp[0].data_19_s .INIT=16'h001F;
  LUT4 \icache_rsp[0].data_20_s  (
    .F(\icache_rsp[0].data [20]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_20_3 ),
    .I3(\icache_rsp[0].data_20_4 ) 
);
defparam \icache_rsp[0].data_20_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_21_s  (
    .F(\icache_rsp[0].data [21]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_21_3 ),
    .I3(\icache_rsp[0].data_21_4 ) 
);
defparam \icache_rsp[0].data_21_s .INIT=16'h001F;
  LUT4 \icache_rsp[0].data_22_s  (
    .F(\icache_rsp[0].data [22]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_22_3 ),
    .I3(\icache_rsp[0].data_22_4 ) 
);
defparam \icache_rsp[0].data_22_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_24_s  (
    .F(\icache_rsp[0].data [24]),
    .I0(\icache_rsp[0].data_4_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_24_3 ),
    .I3(\icache_rsp[0].data_24_4 ) 
);
defparam \icache_rsp[0].data_24_s .INIT=16'hE0FF;
  LUT4 \icache_rsp[0].data_26_s  (
    .F(\icache_rsp[0].data [26]),
    .I0(\icache_rsp[0].data_26_3 ),
    .I1(\icache_rsp[0].data_26_4 ),
    .I2(\icache_rsp[0].data_26_5 ),
    .I3(\ipb.we_0_12 ) 
);
defparam \icache_rsp[0].data_26_s .INIT=16'h0305;
  LUT4 \icache_rsp[0].data_27_s  (
    .F(\icache_rsp[0].data [27]),
    .I0(\icache_rsp[0].data_27_3 ),
    .I1(\icache_rsp[0].data_27_4 ),
    .I2(\icache_rsp[0].data_27_5 ),
    .I3(\ipb.we_0_12 ) 
);
defparam \icache_rsp[0].data_27_s .INIT=16'h0305;
  LUT4 \icache_rsp[0].data_29_s  (
    .F(\icache_rsp[0].data [29]),
    .I0(\icache_rsp[0].data_29_3 ),
    .I1(\icache_rsp[0].data_29_4 ),
    .I2(\ipb.we_0_12 ),
    .I3(\icache_rsp[0].data_29_5 ) 
);
defparam \icache_rsp[0].data_29_s .INIT=16'hCAFF;
  LUT2 \keeper.lock_s2  (
    .F(\keeper.lock_6 ),
    .I0(xbus_terminate),
    .I1(\keeper.state [0]) 
);
defparam \keeper.lock_s2 .INIT=4'h1;
  LUT3 n993_s5 (
    .F(n993_9),
    .I0(n993_10),
    .I1(n993_11),
    .I2(\io_req.stb_3 ) 
);
defparam n993_s5.INIT=8'h0E;
  LUT4 n961_s3 (
    .F(n961_8),
    .I0(xbus_terminate),
    .I1(\keeper.ext ),
    .I2(\keeper.cnt [4]),
    .I3(\keeper.state [0]) 
);
defparam n961_s3.INIT=16'h1000;
  LUT4 n997_s4 (
    .F(n997_10),
    .I0(\ipb.we_0_4 ),
    .I1(\keeper.cnt [1]),
    .I2(\keeper.cnt [0]),
    .I3(n998_11) 
);
defparam n997_s4.INIT=16'h1400;
  LUT4 n996_s4 (
    .F(n996_10),
    .I0(\ipb.we_0_4 ),
    .I1(\keeper.cnt [2]),
    .I2(n996_11),
    .I3(n998_11) 
);
defparam n996_s4.INIT=16'h1400;
  LUT3 n995_s4 (
    .F(n995_10),
    .I0(\ipb.we_0_4 ),
    .I1(n995_13),
    .I2(n998_11) 
);
defparam n995_s4.INIT=8'h40;
  LUT4 n994_s4 (
    .F(n994_10),
    .I0(\ipb.we_0_4 ),
    .I1(\keeper.cnt [4]),
    .I2(n994_13),
    .I3(n998_11) 
);
defparam n994_s4.INIT=16'h1400;
  LUT4 \io_req.stb_s0  (
    .F(\io_req.stb_3 ),
    .I0(\io_req.stb_5 ),
    .I1(\io_req.stb_6 ),
    .I2(\ipb.we_0_8 ),
    .I3(\ipb.we_0_9 ) 
);
defparam \io_req.stb_s0 .INIT=16'hCCAC;
  LUT4 \io_req.stb_s1  (
    .F(\io_req.stb_4 ),
    .I0(n49_14),
    .I1(b_req),
    .I2(state_nxt_1_15),
    .I3(state_0_11) 
);
defparam \io_req.stb_s1 .INIT=16'h00EF;
  LUT4 \icache_rsp[0].data_0_s0  (
    .F(\icache_rsp[0].data_0_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[0]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_0_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_0_s1  (
    .F(\icache_rsp[0].data_0_4 ),
    .I0(rdata_Z[0]),
    .I1(rden[0]),
    .I2(\io_rsp.data [0]) 
);
defparam \icache_rsp[0].data_0_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_1_s0  (
    .F(\icache_rsp[0].data_1_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[1]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_1_s0 .INIT=16'hF100;
  LUT4 \icache_rsp[0].data_2_s0  (
    .F(\icache_rsp[0].data_2_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[2]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_2_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_2_s1  (
    .F(\icache_rsp[0].data_2_4 ),
    .I0(rdata_Z[2]),
    .I1(rden[0]),
    .I2(\io_rsp.data [2]) 
);
defparam \icache_rsp[0].data_2_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_3_s0  (
    .F(\icache_rsp[0].data_3_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[3]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_3_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_3_s1  (
    .F(\icache_rsp[0].data_3_4 ),
    .I0(rdata_Z[3]),
    .I1(rden[0]),
    .I2(\io_rsp.data [3]) 
);
defparam \icache_rsp[0].data_3_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_4_s0  (
    .F(\icache_rsp[0].data_4_3 ),
    .I0(\ipb.we_0_9 ),
    .I1(\ipb.we_0_8 ),
    .I2(\icache_rsp[0].data_4_7 ),
    .I3(\icache_rsp[0].data_4_8 ) 
);
defparam \icache_rsp[0].data_4_s0 .INIT=16'hB000;
  LUT4 \icache_rsp[0].data_4_s1  (
    .F(\icache_rsp[0].data_4_4 ),
    .I0(\ipb.we_0_8 ),
    .I1(\ipb.we_0_9 ),
    .I2(\icache_rsp[0].data_4_9 ),
    .I3(\icache_rsp[0].data_4_10 ) 
);
defparam \icache_rsp[0].data_4_s1 .INIT=16'h2000;
  LUT2 \icache_rsp[0].data_4_s2  (
    .F(\icache_rsp[0].data_4_5 ),
    .I0(pending),
    .I1(uflash_dat_i[4]) 
);
defparam \icache_rsp[0].data_4_s2 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_4_s3  (
    .F(\icache_rsp[0].data_4_6 ),
    .I0(rdata_Z[4]),
    .I1(rden[0]),
    .I2(\io_rsp.data [4]) 
);
defparam \icache_rsp[0].data_4_s3 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_5_s0  (
    .F(\icache_rsp[0].data_5_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[5]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_5_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_5_s1  (
    .F(\icache_rsp[0].data_5_4 ),
    .I0(rdata_Z[5]),
    .I1(rden[0]),
    .I2(\io_rsp.data [5]) 
);
defparam \icache_rsp[0].data_5_s1 .INIT=8'h07;
  LUT2 \icache_rsp[0].data_6_s0  (
    .F(\icache_rsp[0].data_6_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ) 
);
defparam \icache_rsp[0].data_6_s0 .INIT=4'h1;
  LUT3 \icache_rsp[0].data_6_s1  (
    .F(\icache_rsp[0].data_6_4 ),
    .I0(rdata_Z[6]),
    .I1(rden[0]),
    .I2(\io_rsp.data [6]) 
);
defparam \icache_rsp[0].data_6_s1 .INIT=8'h07;
  LUT3 \icache_rsp[0].data_7_s1  (
    .F(\icache_rsp[0].data_7_4 ),
    .I0(rdata_Z[7]),
    .I1(rden[0]),
    .I2(\io_rsp.data [7]) 
);
defparam \icache_rsp[0].data_7_s1 .INIT=8'h07;
  LUT2 \icache_rsp[0].data_8_s0  (
    .F(\icache_rsp[0].data_8_3 ),
    .I0(pending),
    .I1(uflash_dat_i[8]) 
);
defparam \icache_rsp[0].data_8_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_8_s1  (
    .F(\icache_rsp[0].data_8_4 ),
    .I0(rdata[8]),
    .I1(rden[0]),
    .I2(\io_rsp.data [8]) 
);
defparam \icache_rsp[0].data_8_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_10_s0  (
    .F(\icache_rsp[0].data_10_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[10]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_10_s0 .INIT=16'hF100;
  LUT4 \icache_rsp[0].data_11_s0  (
    .F(\icache_rsp[0].data_11_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[11]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_11_s0 .INIT=16'hF100;
  LUT4 \icache_rsp[0].data_12_s0  (
    .F(\icache_rsp[0].data_12_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[12]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_12_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_12_s1  (
    .F(\icache_rsp[0].data_12_4 ),
    .I0(rdata[12]),
    .I1(rden[0]),
    .I2(\io_rsp.data [12]) 
);
defparam \icache_rsp[0].data_12_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_13_s0  (
    .F(\icache_rsp[0].data_13_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[13]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_13_s0 .INIT=16'hF100;
  LUT2 \icache_rsp[0].data_14_s0  (
    .F(\icache_rsp[0].data_14_3 ),
    .I0(pending),
    .I1(uflash_dat_i[14]) 
);
defparam \icache_rsp[0].data_14_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_14_s1  (
    .F(\icache_rsp[0].data_14_4 ),
    .I0(rdata[14]),
    .I1(rden[0]),
    .I2(\io_rsp.data [14]) 
);
defparam \icache_rsp[0].data_14_s1 .INIT=8'h07;
  LUT2 \icache_rsp[0].data_15_s0  (
    .F(\icache_rsp[0].data_15_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_15_5 ) 
);
defparam \icache_rsp[0].data_15_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_15_s1  (
    .F(\icache_rsp[0].data_15_4 ),
    .I0(\icache_rsp[0].data_15_5 ),
    .I1(\icache_rsp[0].data_15_11 ),
    .I2(\icache_rsp[0].data_4_3 ) 
);
defparam \icache_rsp[0].data_15_s1 .INIT=8'h13;
  LUT4 \icache_rsp[0].data_16_s0  (
    .F(\icache_rsp[0].data_16_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[16]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_16_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_16_s1  (
    .F(\icache_rsp[0].data_16_4 ),
    .I0(rdata_17[16]),
    .I1(rden[0]),
    .I2(\io_rsp.data [16]) 
);
defparam \icache_rsp[0].data_16_s1 .INIT=8'h07;
  LUT2 \icache_rsp[0].data_17_s0  (
    .F(\icache_rsp[0].data_17_3 ),
    .I0(pending),
    .I1(uflash_dat_i[17]) 
);
defparam \icache_rsp[0].data_17_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_17_s1  (
    .F(\icache_rsp[0].data_17_4 ),
    .I0(rdata_17[17]),
    .I1(rden[0]),
    .I2(\io_rsp.data [17]) 
);
defparam \icache_rsp[0].data_17_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_18_s0  (
    .F(\icache_rsp[0].data_18_3 ),
    .I0(rdata_17[18]),
    .I1(rden[0]),
    .I2(\io_rsp.data [18]),
    .I3(uflash_dat_i[18]) 
);
defparam \icache_rsp[0].data_18_s0 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_18_s1  (
    .F(\icache_rsp[0].data_18_4 ),
    .I0(rdata_17[18]),
    .I1(rden[0]),
    .I2(pending),
    .I3(\io_rsp.data [18]) 
);
defparam \icache_rsp[0].data_18_s1 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_19_s0  (
    .F(\icache_rsp[0].data_19_3 ),
    .I0(rdata_17[19]),
    .I1(rden[0]),
    .I2(\io_rsp.data [19]),
    .I3(uflash_dat_i[19]) 
);
defparam \icache_rsp[0].data_19_s0 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_19_s1  (
    .F(\icache_rsp[0].data_19_4 ),
    .I0(rdata_17[19]),
    .I1(rden[0]),
    .I2(pending),
    .I3(\io_rsp.data [19]) 
);
defparam \icache_rsp[0].data_19_s1 .INIT=16'h0007;
  LUT2 \icache_rsp[0].data_20_s0  (
    .F(\icache_rsp[0].data_20_3 ),
    .I0(pending),
    .I1(uflash_dat_i[20]) 
);
defparam \icache_rsp[0].data_20_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_20_s1  (
    .F(\icache_rsp[0].data_20_4 ),
    .I0(rdata_17[20]),
    .I1(rden[0]),
    .I2(\io_rsp.data [20]) 
);
defparam \icache_rsp[0].data_20_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_21_s0  (
    .F(\icache_rsp[0].data_21_3 ),
    .I0(rdata_17[21]),
    .I1(rden[0]),
    .I2(\io_rsp.data [21]),
    .I3(uflash_dat_i[21]) 
);
defparam \icache_rsp[0].data_21_s0 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_21_s1  (
    .F(\icache_rsp[0].data_21_4 ),
    .I0(rdata_17[21]),
    .I1(rden[0]),
    .I2(pending),
    .I3(\io_rsp.data [21]) 
);
defparam \icache_rsp[0].data_21_s1 .INIT=16'h0007;
  LUT2 \icache_rsp[0].data_22_s0  (
    .F(\icache_rsp[0].data_22_3 ),
    .I0(pending),
    .I1(uflash_dat_i[22]) 
);
defparam \icache_rsp[0].data_22_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_22_s1  (
    .F(\icache_rsp[0].data_22_4 ),
    .I0(rdata_17[22]),
    .I1(rden[0]),
    .I2(\io_rsp.data [22]) 
);
defparam \icache_rsp[0].data_22_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_23_s0  (
    .F(\icache_rsp[0].data_23_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[23]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_23_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_23_s1  (
    .F(\icache_rsp[0].data_23_4 ),
    .I0(rdata_17[23]),
    .I1(rden[0]),
    .I2(\io_rsp.data [23]) 
);
defparam \icache_rsp[0].data_23_s1 .INIT=8'h07;
  LUT2 \icache_rsp[0].data_24_s0  (
    .F(\icache_rsp[0].data_24_3 ),
    .I0(pending),
    .I1(uflash_dat_i[24]) 
);
defparam \icache_rsp[0].data_24_s0 .INIT=4'h8;
  LUT3 \icache_rsp[0].data_24_s1  (
    .F(\icache_rsp[0].data_24_4 ),
    .I0(rdata_18[24]),
    .I1(rden[0]),
    .I2(\io_rsp.data [24]) 
);
defparam \icache_rsp[0].data_24_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_25_s0  (
    .F(\icache_rsp[0].data_25_3 ),
    .I0(rdata_18[25]),
    .I1(rden[0]),
    .I2(\io_rsp.data [25]),
    .I3(uflash_dat_i[25]) 
);
defparam \icache_rsp[0].data_25_s0 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_25_s1  (
    .F(\icache_rsp[0].data_25_4 ),
    .I0(rdata_18[25]),
    .I1(rden[0]),
    .I2(pending),
    .I3(\io_rsp.data [25]) 
);
defparam \icache_rsp[0].data_25_s1 .INIT=16'h0007;
  LUT3 \icache_rsp[0].data_26_s0  (
    .F(\icache_rsp[0].data_26_3 ),
    .I0(\icache_rsp[0].data_4_7 ),
    .I1(\icache_rsp[0].data_4_8 ),
    .I2(\icache_rsp[0].data_26_6 ) 
);
defparam \icache_rsp[0].data_26_s0 .INIT=8'h80;
  LUT3 \icache_rsp[0].data_26_s1  (
    .F(\icache_rsp[0].data_26_4 ),
    .I0(\icache_rsp[0].data_4_9 ),
    .I1(\icache_rsp[0].data_4_10 ),
    .I2(\icache_rsp[0].data_26_6 ) 
);
defparam \icache_rsp[0].data_26_s1 .INIT=8'h80;
  LUT4 \icache_rsp[0].data_26_s2  (
    .F(\icache_rsp[0].data_26_5 ),
    .I0(rdata_18[26]),
    .I1(rden[0]),
    .I2(pending),
    .I3(\io_rsp.data [26]) 
);
defparam \icache_rsp[0].data_26_s2 .INIT=16'h0007;
  LUT3 \icache_rsp[0].data_27_s0  (
    .F(\icache_rsp[0].data_27_3 ),
    .I0(\icache_rsp[0].data_4_7 ),
    .I1(\icache_rsp[0].data_4_8 ),
    .I2(\icache_rsp[0].data_27_6 ) 
);
defparam \icache_rsp[0].data_27_s0 .INIT=8'h80;
  LUT3 \icache_rsp[0].data_27_s1  (
    .F(\icache_rsp[0].data_27_4 ),
    .I0(\icache_rsp[0].data_4_9 ),
    .I1(\icache_rsp[0].data_4_10 ),
    .I2(\icache_rsp[0].data_27_6 ) 
);
defparam \icache_rsp[0].data_27_s1 .INIT=8'h80;
  LUT4 \icache_rsp[0].data_27_s2  (
    .F(\icache_rsp[0].data_27_5 ),
    .I0(rdata_18[27]),
    .I1(rden[0]),
    .I2(pending),
    .I3(\io_rsp.data [27]) 
);
defparam \icache_rsp[0].data_27_s2 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_28_s0  (
    .F(\icache_rsp[0].data_28_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[28]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_28_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_28_s1  (
    .F(\icache_rsp[0].data_28_4 ),
    .I0(rdata_18[28]),
    .I1(rden[0]),
    .I2(\io_rsp.data [28]) 
);
defparam \icache_rsp[0].data_28_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_29_s0  (
    .F(\icache_rsp[0].data_29_3 ),
    .I0(pending),
    .I1(uflash_dat_i[29]),
    .I2(\icache_rsp[0].data_4_7 ),
    .I3(\icache_rsp[0].data_4_8 ) 
);
defparam \icache_rsp[0].data_29_s0 .INIT=16'h8000;
  LUT4 \icache_rsp[0].data_29_s1  (
    .F(\icache_rsp[0].data_29_4 ),
    .I0(pending),
    .I1(uflash_dat_i[29]),
    .I2(\icache_rsp[0].data_4_9 ),
    .I3(\icache_rsp[0].data_4_10 ) 
);
defparam \icache_rsp[0].data_29_s1 .INIT=16'h8000;
  LUT3 \icache_rsp[0].data_29_s2  (
    .F(\icache_rsp[0].data_29_5 ),
    .I0(rdata_18[29]),
    .I1(rden[0]),
    .I2(\io_rsp.data [29]) 
);
defparam \icache_rsp[0].data_29_s2 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_30_s0  (
    .F(\icache_rsp[0].data_30_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[30]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_30_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_30_s1  (
    .F(\icache_rsp[0].data_30_4 ),
    .I0(rdata_18[30]),
    .I1(rden[0]),
    .I2(\io_rsp.data [30]) 
);
defparam \icache_rsp[0].data_30_s1 .INIT=8'h07;
  LUT4 \icache_rsp[0].data_31_s0  (
    .F(\icache_rsp[0].data_31_3 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[31]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_31_s0 .INIT=16'hF100;
  LUT3 \icache_rsp[0].data_31_s1  (
    .F(\icache_rsp[0].data_31_4 ),
    .I0(rdata_18[31]),
    .I1(rden[0]),
    .I2(\io_rsp.data [31]) 
);
defparam \icache_rsp[0].data_31_s1 .INIT=8'h07;
  LUT4 n993_s6 (
    .F(n993_10),
    .I0(n993_12),
    .I1(\icache_rsp[0].data_4_9 ),
    .I2(\ipb.we_0_8 ),
    .I3(\ipb.we_0_9 ) 
);
defparam n993_s6.INIT=16'h0070;
  LUT4 n993_s7 (
    .F(n993_11),
    .I0(\icache_rsp[0].data_4_7 ),
    .I1(n993_13),
    .I2(\ipb.we_0_8 ),
    .I3(\ipb.we_0_9 ) 
);
defparam n993_s7.INIT=16'h7707;
  LUT3 \keeper.state_1_s6  (
    .F(\keeper.state_1_9 ),
    .I0(\keeper.state_1_11 ),
    .I1(\ipb.we_0_4 ),
    .I2(\keeper.state [0]) 
);
defparam \keeper.state_1_s6 .INIT=8'hD0;
  LUT4 \keeper.state_1_s7  (
    .F(\keeper.state_1_10 ),
    .I0(\keeper.ext ),
    .I1(\keeper.cnt [4]),
    .I2(\io_req.stb_4 ),
    .I3(\keeper.state [0]) 
);
defparam \keeper.state_1_s7 .INIT=16'hBB0F;
  LUT4 n998_s5 (
    .F(n998_11),
    .I0(\io_rsp.ack ),
    .I1(rden[0]),
    .I2(wack),
    .I3(\keeper.state [0]) 
);
defparam n998_s5.INIT=16'h0100;
  LUT2 n996_s5 (
    .F(n996_11),
    .I0(\keeper.cnt [1]),
    .I1(\keeper.cnt [0]) 
);
defparam n996_s5.INIT=4'h8;
  LUT3 \io_req.stb_s2  (
    .F(\io_req.stb_5 ),
    .I0(n88_17),
    .I1(\io_req.stb_7 ),
    .I2(\io_req.stb_8 ) 
);
defparam \io_req.stb_s2 .INIT=8'h80;
  LUT3 \io_req.stb_s3  (
    .F(\io_req.stb_6 ),
    .I0(\io_req.stb_9 ),
    .I1(\io_req.stb_10 ),
    .I2(\io_req.stb_11 ) 
);
defparam \io_req.stb_s3 .INIT=8'h80;
  LUT4 \icache_rsp[0].data_4_s4  (
    .F(\icache_rsp[0].data_4_7 ),
    .I0(\cpu_d_req[0].addr [30]),
    .I1(\cpu_d_req[0].addr [29]),
    .I2(\icache_rsp[0].data_4_11 ),
    .I3(\icache_rsp[0].data_4_12 ) 
);
defparam \icache_rsp[0].data_4_s4 .INIT=16'h1000;
  LUT4 \icache_rsp[0].data_4_s5  (
    .F(\icache_rsp[0].data_4_8 ),
    .I0(\icache_rsp[0].data_4_13 ),
    .I1(\cpu_d_req[0].addr [16]),
    .I2(\cpu_d_req[0].addr [31]),
    .I3(\icache_rsp[0].data_4_14 ) 
);
defparam \icache_rsp[0].data_4_s5 .INIT=16'h0B00;
  LUT4 \icache_rsp[0].data_4_s6  (
    .F(\icache_rsp[0].data_4_9 ),
    .I0(\icache_rsp[0].data_4_15 ),
    .I1(\icache_rsp[0].data_4_16 ),
    .I2(\icache_rsp[0].data_4_17 ),
    .I3(\icache_rsp[0].data_4_18 ) 
);
defparam \icache_rsp[0].data_4_s6 .INIT=16'h8000;
  LUT4 \icache_rsp[0].data_4_s7  (
    .F(\icache_rsp[0].data_4_10 ),
    .I0(n101_16),
    .I1(\icache_rsp[0].data_4_19 ),
    .I2(\cpu_i_req[0].addr [16]),
    .I3(\cpu_i_req[0].addr [31]) 
);
defparam \icache_rsp[0].data_4_s7 .INIT=16'h004F;
  LUT4 \icache_rsp[0].data_15_s2  (
    .F(\icache_rsp[0].data_15_5 ),
    .I0(rdata[15]),
    .I1(rden[0]),
    .I2(\io_rsp.data [15]),
    .I3(uflash_dat_i[15]) 
);
defparam \icache_rsp[0].data_15_s2 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_26_s3  (
    .F(\icache_rsp[0].data_26_6 ),
    .I0(rdata_18[26]),
    .I1(rden[0]),
    .I2(\io_rsp.data [26]),
    .I3(uflash_dat_i[26]) 
);
defparam \icache_rsp[0].data_26_s3 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_27_s3  (
    .F(\icache_rsp[0].data_27_6 ),
    .I0(rdata_18[27]),
    .I1(rden[0]),
    .I2(\io_rsp.data [27]),
    .I3(uflash_dat_i[27]) 
);
defparam \icache_rsp[0].data_27_s3 .INIT=16'h0007;
  LUT4 n993_s8 (
    .F(n993_12),
    .I0(\cpu_i_req[0].addr [16]),
    .I1(\cpu_i_req[0].addr [13]),
    .I2(\cpu_i_req[0].addr [31]),
    .I3(\icache_rsp[0].data_4_19 ) 
);
defparam n993_s8.INIT=16'h1000;
  LUT3 n993_s9 (
    .F(n993_13),
    .I0(\cpu_d_req[0].addr [31]),
    .I1(\icache_rsp[0].data_4_14 ),
    .I2(n993_14) 
);
defparam n993_s9.INIT=8'h80;
  LUT3 \keeper.state_1_s8  (
    .F(\keeper.state_1_11 ),
    .I0(\io_rsp.ack ),
    .I1(rden[0]),
    .I2(wack) 
);
defparam \keeper.state_1_s8 .INIT=8'h01;
  LUT4 \io_req.stb_s4  (
    .F(\io_req.stb_7 ),
    .I0(\cpu_i_req[0].addr [24]),
    .I1(\cpu_i_req[0].addr [23]),
    .I2(\cpu_i_req[0].addr [22]),
    .I3(\cpu_i_req[0].addr [21]) 
);
defparam \io_req.stb_s4 .INIT=16'h8000;
  LUT4 \io_req.stb_s5  (
    .F(\io_req.stb_8 ),
    .I0(\cpu_i_req[0].addr [31]),
    .I1(\cpu_i_req[0].addr [30]),
    .I2(\cpu_i_req[0].addr [29]),
    .I3(\cpu_i_req[0].addr [28]) 
);
defparam \io_req.stb_s5 .INIT=16'h8000;
  LUT4 \io_req.stb_s6  (
    .F(\io_req.stb_9 ),
    .I0(\cpu_d_req[0].addr [27]),
    .I1(\cpu_d_req[0].addr [26]),
    .I2(\cpu_d_req[0].addr [25]),
    .I3(\cpu_d_req[0].addr [24]) 
);
defparam \io_req.stb_s6 .INIT=16'h8000;
  LUT3 \io_req.stb_s7  (
    .F(\io_req.stb_10 ),
    .I0(\cpu_d_req[0].addr [23]),
    .I1(\cpu_d_req[0].addr [22]),
    .I2(\cpu_d_req[0].addr [21]) 
);
defparam \io_req.stb_s7 .INIT=8'h80;
  LUT4 \io_req.stb_s8  (
    .F(\io_req.stb_11 ),
    .I0(\cpu_d_req[0].addr [31]),
    .I1(\cpu_d_req[0].addr [30]),
    .I2(\cpu_d_req[0].addr [29]),
    .I3(\cpu_d_req[0].addr [28]) 
);
defparam \io_req.stb_s8 .INIT=16'h8000;
  LUT4 \icache_rsp[0].data_4_s8  (
    .F(\icache_rsp[0].data_4_11 ),
    .I0(\cpu_d_req[0].addr [24]),
    .I1(\cpu_d_req[0].addr [23]),
    .I2(\cpu_d_req[0].addr [22]),
    .I3(\cpu_d_req[0].addr [21]) 
);
defparam \icache_rsp[0].data_4_s8 .INIT=16'h0001;
  LUT4 \icache_rsp[0].data_4_s9  (
    .F(\icache_rsp[0].data_4_12 ),
    .I0(\cpu_d_req[0].addr [28]),
    .I1(\cpu_d_req[0].addr [27]),
    .I2(\cpu_d_req[0].addr [26]),
    .I3(\cpu_d_req[0].addr [25]) 
);
defparam \icache_rsp[0].data_4_s9 .INIT=16'h0001;
  LUT4 \icache_rsp[0].data_4_s10  (
    .F(\icache_rsp[0].data_4_13 ),
    .I0(\cpu_d_req[0].addr [12]),
    .I1(\cpu_d_req[0].addr [13]),
    .I2(\cpu_d_req[0].addr [15]),
    .I3(\cpu_d_req[0].addr [14]) 
);
defparam \icache_rsp[0].data_4_s10 .INIT=16'h0007;
  LUT4 \icache_rsp[0].data_4_s11  (
    .F(\icache_rsp[0].data_4_14 ),
    .I0(\cpu_d_req[0].addr [20]),
    .I1(\cpu_d_req[0].addr [19]),
    .I2(\cpu_d_req[0].addr [18]),
    .I3(\cpu_d_req[0].addr [17]) 
);
defparam \icache_rsp[0].data_4_s11 .INIT=16'h0001;
  LUT4 \icache_rsp[0].data_4_s12  (
    .F(\icache_rsp[0].data_4_15 ),
    .I0(\cpu_i_req[0].addr [20]),
    .I1(\cpu_i_req[0].addr [19]),
    .I2(\cpu_i_req[0].addr [18]),
    .I3(\cpu_i_req[0].addr [17]) 
);
defparam \icache_rsp[0].data_4_s12 .INIT=16'h0001;
  LUT4 \icache_rsp[0].data_4_s13  (
    .F(\icache_rsp[0].data_4_16 ),
    .I0(\cpu_i_req[0].addr [28]),
    .I1(\cpu_i_req[0].addr [27]),
    .I2(\cpu_i_req[0].addr [26]),
    .I3(\cpu_i_req[0].addr [25]) 
);
defparam \icache_rsp[0].data_4_s13 .INIT=16'h0001;
  LUT2 \icache_rsp[0].data_4_s14  (
    .F(\icache_rsp[0].data_4_17 ),
    .I0(\cpu_i_req[0].addr [30]),
    .I1(\cpu_i_req[0].addr [29]) 
);
defparam \icache_rsp[0].data_4_s14 .INIT=4'h1;
  LUT4 \icache_rsp[0].data_4_s15  (
    .F(\icache_rsp[0].data_4_18 ),
    .I0(\cpu_i_req[0].addr [24]),
    .I1(\cpu_i_req[0].addr [23]),
    .I2(\cpu_i_req[0].addr [22]),
    .I3(\cpu_i_req[0].addr [21]) 
);
defparam \icache_rsp[0].data_4_s15 .INIT=16'h0001;
  LUT2 \icache_rsp[0].data_4_s16  (
    .F(\icache_rsp[0].data_4_19 ),
    .I0(\cpu_i_req[0].addr [15]),
    .I1(\cpu_i_req[0].addr [14]) 
);
defparam \icache_rsp[0].data_4_s16 .INIT=4'h1;
  LUT3 \icache_rsp[0].data_15_s4  (
    .F(\icache_rsp[0].data_15_7 ),
    .I0(rdata[15]),
    .I1(rden[0]),
    .I2(\io_rsp.data [15]) 
);
defparam \icache_rsp[0].data_15_s4 .INIT=8'h07;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(\cpu_d_req[0].addr [16]),
    .I1(\cpu_d_req[0].addr [15]),
    .I2(\cpu_d_req[0].addr [14]),
    .I3(\cpu_d_req[0].addr [13]) 
);
defparam n993_s10.INIT=16'h0001;
  LUT3 \icache_rsp[0].data_15_s5  (
    .F(\icache_rsp[0].data [15]),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_15_5 ),
    .I2(\icache_rsp[0].data_15_4 ) 
);
defparam \icache_rsp[0].data_15_s5 .INIT=8'h70;
  LUT4 \icache_rsp[0].data_15_s6  (
    .F(\icache_rsp[0].data_15_11 ),
    .I0(pending),
    .I1(rdata[15]),
    .I2(rden[0]),
    .I3(\io_rsp.data [15]) 
);
defparam \icache_rsp[0].data_15_s6 .INIT=16'h0015;
  LUT4 \icache_rsp[0].data_1_s2  (
    .F(\icache_rsp[0].data [1]),
    .I0(\icache_rsp[0].data_1_3 ),
    .I1(rdata_Z[1]),
    .I2(rden[0]),
    .I3(\io_rsp.data [1]) 
);
defparam \icache_rsp[0].data_1_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_9_s3  (
    .F(\icache_rsp[0].data_9_7 ),
    .I0(pending),
    .I1(rdata[9]),
    .I2(rden[0]),
    .I3(\io_rsp.data [9]) 
);
defparam \icache_rsp[0].data_9_s3 .INIT=16'h0015;
  LUT4 \icache_rsp[0].data_9_s4  (
    .F(\icache_rsp[0].data_9_9 ),
    .I0(uflash_dat_i[9]),
    .I1(rdata[9]),
    .I2(rden[0]),
    .I3(\io_rsp.data [9]) 
);
defparam \icache_rsp[0].data_9_s4 .INIT=16'h0015;
  LUT4 \icache_rsp[0].data_12_s2  (
    .F(\icache_rsp[0].data [12]),
    .I0(\icache_rsp[0].data_12_3 ),
    .I1(rdata[12]),
    .I2(rden[0]),
    .I3(\io_rsp.data [12]) 
);
defparam \icache_rsp[0].data_12_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_28_s2  (
    .F(\icache_rsp[0].data [28]),
    .I0(\icache_rsp[0].data_28_3 ),
    .I1(rdata_18[28]),
    .I2(rden[0]),
    .I3(\io_rsp.data [28]) 
);
defparam \icache_rsp[0].data_28_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_30_s2  (
    .F(\icache_rsp[0].data [30]),
    .I0(\icache_rsp[0].data_30_3 ),
    .I1(rdata_18[30]),
    .I2(rden[0]),
    .I3(\io_rsp.data [30]) 
);
defparam \icache_rsp[0].data_30_s2 .INIT=16'hFFEA;
  LUT4 n994_s6 (
    .F(n994_13),
    .I0(\keeper.cnt [2]),
    .I1(\keeper.cnt [3]),
    .I2(\keeper.cnt [1]),
    .I3(\keeper.cnt [0]) 
);
defparam n994_s6.INIT=16'h8000;
  LUT4 n995_s6 (
    .F(n995_13),
    .I0(\keeper.cnt [2]),
    .I1(\keeper.cnt [1]),
    .I2(\keeper.cnt [0]),
    .I3(\keeper.cnt [3]) 
);
defparam n995_s6.INIT=16'h7F80;
  LUT4 \icache_rsp[0].data_0_s2  (
    .F(\icache_rsp[0].data [0]),
    .I0(\icache_rsp[0].data_0_3 ),
    .I1(rdata_Z[0]),
    .I2(rden[0]),
    .I3(\io_rsp.data [0]) 
);
defparam \icache_rsp[0].data_0_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_17_s2  (
    .F(\icache_rsp[0].data [17]),
    .I0(\icache_rsp[0].data_6_3 ),
    .I1(pending),
    .I2(uflash_dat_i[17]),
    .I3(\icache_rsp[0].data_17_4 ) 
);
defparam \icache_rsp[0].data_17_s2 .INIT=16'h40FF;
  LUT4 \icache_rsp[0].data_2_s2  (
    .F(\icache_rsp[0].data [2]),
    .I0(\icache_rsp[0].data_2_3 ),
    .I1(rdata_Z[2]),
    .I2(rden[0]),
    .I3(\io_rsp.data [2]) 
);
defparam \icache_rsp[0].data_2_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_3_s2  (
    .F(\icache_rsp[0].data [3]),
    .I0(\icache_rsp[0].data_3_3 ),
    .I1(rdata_Z[3]),
    .I2(rden[0]),
    .I3(\io_rsp.data [3]) 
);
defparam \icache_rsp[0].data_3_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_5_s2  (
    .F(\icache_rsp[0].data [5]),
    .I0(\icache_rsp[0].data_5_3 ),
    .I1(rdata_Z[5]),
    .I2(rden[0]),
    .I3(\io_rsp.data [5]) 
);
defparam \icache_rsp[0].data_5_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_7_s2  (
    .F(\icache_rsp[0].data [7]),
    .I0(\icache_rsp[0].data_7_8 ),
    .I1(rdata_Z[7]),
    .I2(rden[0]),
    .I3(\io_rsp.data [7]) 
);
defparam \icache_rsp[0].data_7_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_16_s2  (
    .F(\icache_rsp[0].data [16]),
    .I0(\icache_rsp[0].data_16_3 ),
    .I1(rdata_17[16]),
    .I2(rden[0]),
    .I3(\io_rsp.data [16]) 
);
defparam \icache_rsp[0].data_16_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_23_s2  (
    .F(\icache_rsp[0].data [23]),
    .I0(\icache_rsp[0].data_23_3 ),
    .I1(rdata_17[23]),
    .I2(rden[0]),
    .I3(\io_rsp.data [23]) 
);
defparam \icache_rsp[0].data_23_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_31_s2  (
    .F(\icache_rsp[0].data [31]),
    .I0(\icache_rsp[0].data_31_3 ),
    .I1(rdata_18[31]),
    .I2(rden[0]),
    .I3(\io_rsp.data [31]) 
);
defparam \icache_rsp[0].data_31_s2 .INIT=16'hFFEA;
  LUT4 \icache_rsp[0].data_7_s3  (
    .F(\icache_rsp[0].data_7_8 ),
    .I0(\icache_rsp[0].data_4_4 ),
    .I1(\icache_rsp[0].data_4_3 ),
    .I2(uflash_dat_i[7]),
    .I3(pending) 
);
defparam \icache_rsp[0].data_7_s3 .INIT=16'hF100;
  LUT4 \icache_rsp[0].data_25_s2  (
    .F(\icache_rsp[0].data [25]),
    .I0(\icache_rsp[0].data_25_3 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_4_3 ),
    .I3(\icache_rsp[0].data_25_4 ) 
);
defparam \icache_rsp[0].data_25_s2 .INIT=16'h0057;
  LUT4 \icache_rsp[0].data_9_s5  (
    .F(\icache_rsp[0].data [9]),
    .I0(\icache_rsp[0].data_9_9 ),
    .I1(\icache_rsp[0].data_4_4 ),
    .I2(\icache_rsp[0].data_4_3 ),
    .I3(\icache_rsp[0].data_9_7 ) 
);
defparam \icache_rsp[0].data_9_s5 .INIT=16'h0057;
  LUT4 n998_s7 (
    .F(n998_17),
    .I0(\ipb.we_0_4 ),
    .I1(n998_11),
    .I2(\keeper.cnt [0]),
    .I3(xbus_terminate) 
);
defparam n998_s7.INIT=16'hF004;
  LUT4 n991_s9 (
    .F(n991_17),
    .I0(\keeper.state_1_9 ),
    .I1(\keeper.state [0]),
    .I2(\keeper.state_1_10 ),
    .I3(xbus_terminate) 
);
defparam n991_s9.INIT=16'h004F;
  LUT3 n991_s11 (
    .F(n991_21),
    .I0(xbus_terminate),
    .I1(\keeper.state_1_9 ),
    .I2(\keeper.state_1_10 ) 
);
defparam n991_s11.INIT=8'hEF;
  DFFCE \keeper.ext_s0  (
    .Q(\keeper.ext ),
    .D(n993_9),
    .CLK(clk_i_d),
    .CE(\keeper.lock_6 ),
    .CLEAR(n4_6) 
);
  DFFCE \keeper.cnt_4_s0  (
    .Q(\keeper.cnt [4]),
    .D(n994_10),
    .CLK(clk_i_d),
    .CE(\keeper.cnt_4_9 ),
    .CLEAR(n4_6) 
);
  DFFCE \keeper.cnt_3_s0  (
    .Q(\keeper.cnt [3]),
    .D(n995_10),
    .CLK(clk_i_d),
    .CE(\keeper.cnt_4_9 ),
    .CLEAR(n4_6) 
);
  DFFCE \keeper.cnt_2_s0  (
    .Q(\keeper.cnt [2]),
    .D(n996_10),
    .CLK(clk_i_d),
    .CE(\keeper.cnt_4_9 ),
    .CLEAR(n4_6) 
);
  DFFCE \keeper.cnt_1_s0  (
    .Q(\keeper.cnt [1]),
    .D(n997_10),
    .CLK(clk_i_d),
    .CE(\keeper.cnt_4_9 ),
    .CLEAR(n4_6) 
);
  DFFCE \keeper.state_1_s1  (
    .Q(xbus_terminate),
    .D(n961_8),
    .CLK(clk_i_d),
    .CE(n991_21),
    .CLEAR(n4_6) 
);
defparam \keeper.state_1_s1 .INIT=1'b0;
  DFFC \keeper.cnt_0_s2  (
    .Q(\keeper.cnt [0]),
    .D(n998_17),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \keeper.cnt_0_s2 .INIT=1'b0;
  DFFC \keeper.state_0_s2  (
    .Q(\keeper.state [0]),
    .D(n991_17),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \keeper.state_0_s2 .INIT=1'b0;
  INV \keeper.cnt_4_s4  (
    .O(\keeper.cnt_4_9 ),
    .I(xbus_terminate) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_bus_gateway */
module neorv32_prim_spram (
  xbus_we_o,
  clk_i_d,
  xbus_dat_o,
  xbus_adr_o,
  en,
  rdata_Z
)
;
input xbus_we_o;
input clk_i_d;
input [7:0] xbus_dat_o;
input [12:2] xbus_adr_o;
input [0:0] en;
output [7:0] rdata_Z;
wire [31:8] DO;
wire VCC;
wire GND;
  SP spram_spram_0_0_s (
    .DO({DO[31:8],rdata_Z[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,xbus_dat_o[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({xbus_adr_o[12:2],GND,GND,GND}),
    .WRE(xbus_we_o),
    .CLK(clk_i_d),
    .CE(en[0]),
    .OCE(GND),
    .RESET(GND) 
);
defparam spram_spram_0_0_s.BIT_WIDTH=8;
defparam spram_spram_0_0_s.BLK_SEL=3'b000;
defparam spram_spram_0_0_s.READ_MODE=1'b0;
defparam spram_spram_0_0_s.RESET_MODE="SYNC";
defparam spram_spram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_spram */
module neorv32_prim_spram_0 (
  xbus_we_o,
  clk_i_d,
  xbus_dat_o,
  xbus_adr_o,
  en,
  rdata
)
;
input xbus_we_o;
input clk_i_d;
input [15:8] xbus_dat_o;
input [12:2] xbus_adr_o;
input [1:1] en;
output [15:8] rdata;
wire [31:8] DO;
wire VCC;
wire GND;
  SP spram_spram_0_0_s (
    .DO({DO[31:8],rdata[15:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,xbus_dat_o[15:8]}),
    .BLKSEL({GND,GND,GND}),
    .AD({xbus_adr_o[12:2],GND,GND,GND}),
    .WRE(xbus_we_o),
    .CLK(clk_i_d),
    .CE(en[1]),
    .OCE(GND),
    .RESET(GND) 
);
defparam spram_spram_0_0_s.BIT_WIDTH=8;
defparam spram_spram_0_0_s.BLK_SEL=3'b000;
defparam spram_spram_0_0_s.READ_MODE=1'b0;
defparam spram_spram_0_0_s.RESET_MODE="SYNC";
defparam spram_spram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_spram_0 */
module neorv32_prim_spram_1 (
  xbus_we_o,
  clk_i_d,
  xbus_dat_o,
  xbus_adr_o,
  en,
  rdata
)
;
input xbus_we_o;
input clk_i_d;
input [23:16] xbus_dat_o;
input [12:2] xbus_adr_o;
input [2:2] en;
output [23:16] rdata;
wire [31:8] DO;
wire VCC;
wire GND;
  SP spram_spram_0_0_s (
    .DO({DO[31:8],rdata[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,xbus_dat_o[23:16]}),
    .BLKSEL({GND,GND,GND}),
    .AD({xbus_adr_o[12:2],GND,GND,GND}),
    .WRE(xbus_we_o),
    .CLK(clk_i_d),
    .CE(en[2]),
    .OCE(GND),
    .RESET(GND) 
);
defparam spram_spram_0_0_s.BIT_WIDTH=8;
defparam spram_spram_0_0_s.BLK_SEL=3'b000;
defparam spram_spram_0_0_s.READ_MODE=1'b0;
defparam spram_spram_0_0_s.RESET_MODE="SYNC";
defparam spram_spram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_spram_1 */
module neorv32_prim_spram_2 (
  xbus_we_o,
  clk_i_d,
  xbus_dat_o,
  xbus_adr_o,
  en,
  rdata
)
;
input xbus_we_o;
input clk_i_d;
input [31:24] xbus_dat_o;
input [12:2] xbus_adr_o;
input [3:3] en;
output [31:24] rdata;
wire [31:8] DO;
wire VCC;
wire GND;
  SP spram_spram_0_0_s (
    .DO({DO[31:8],rdata[31:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,xbus_dat_o[31:24]}),
    .BLKSEL({GND,GND,GND}),
    .AD({xbus_adr_o[12:2],GND,GND,GND}),
    .WRE(xbus_we_o),
    .CLK(clk_i_d),
    .CE(en[3]),
    .OCE(GND),
    .RESET(GND) 
);
defparam spram_spram_0_0_s.BIT_WIDTH=8;
defparam spram_spram_0_0_s.BLK_SEL=3'b000;
defparam spram_spram_0_0_s.READ_MODE=1'b0;
defparam spram_spram_0_0_s.RESET_MODE="SYNC";
defparam spram_spram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_spram_2 */
module neorv32_dmem (
  clk_i_d,
  n4_6,
  \io_req.stb_4 ,
  n993_11,
  n993_10,
  xbus_we_o,
  \ipb.we_0_12 ,
  \cpu_d_req[0].rw ,
  \cpu_d_req[0].ben ,
  xbus_dat_o,
  xbus_adr_o,
  wack,
  rden,
  rdata_Z,
  rdata,
  rdata_19,
  rdata_20
)
;
input clk_i_d;
input n4_6;
input \io_req.stb_4 ;
input n993_11;
input n993_10;
input xbus_we_o;
input \ipb.we_0_12 ;
input \cpu_d_req[0].rw ;
input [3:0] \cpu_d_req[0].ben ;
input [31:0] xbus_dat_o;
input [12:2] xbus_adr_o;
output wack;
output [0:0] rden;
output [7:0] rdata_Z;
output [15:8] rdata;
output [23:16] rdata_19;
output [31:24] rdata_20;
wire n132_7;
wire n130_6;
wire n132_9;
wire [3:0] en;
wire VCC;
wire GND;
  LUT3 n132_s3 (
    .F(n132_7),
    .I0(\io_req.stb_4 ),
    .I1(n993_11),
    .I2(n993_10) 
);
defparam n132_s3.INIT=8'h02;
  LUT4 n130_s2 (
    .F(n130_6),
    .I0(\io_req.stb_4 ),
    .I1(xbus_we_o),
    .I2(n993_11),
    .I3(n993_10) 
);
defparam n130_s2.INIT=16'h0008;
  LUT3 n132_s4 (
    .F(n132_9),
    .I0(\ipb.we_0_12 ),
    .I1(\cpu_d_req[0].rw ),
    .I2(n132_7) 
);
defparam n132_s4.INIT=8'hB0;
  LUT3 en_0_s2 (
    .F(en[0]),
    .I0(n132_7),
    .I1(\cpu_d_req[0].ben [0]),
    .I2(\ipb.we_0_12 ) 
);
defparam en_0_s2.INIT=8'hA8;
  LUT3 en_1_s2 (
    .F(en[1]),
    .I0(n132_7),
    .I1(\cpu_d_req[0].ben [1]),
    .I2(\ipb.we_0_12 ) 
);
defparam en_1_s2.INIT=8'hA8;
  LUT3 en_2_s2 (
    .F(en[2]),
    .I0(n132_7),
    .I1(\cpu_d_req[0].ben [2]),
    .I2(\ipb.we_0_12 ) 
);
defparam en_2_s2.INIT=8'hA8;
  LUT3 en_3_s2 (
    .F(en[3]),
    .I0(n132_7),
    .I1(\cpu_d_req[0].ben [3]),
    .I2(\ipb.we_0_12 ) 
);
defparam en_3_s2.INIT=8'hA8;
  DFFC rden_0_s0 (
    .Q(rden[0]),
    .D(n132_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC wack_s0 (
    .Q(wack),
    .D(n130_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  neorv32_prim_spram \dmem_ram_gen[0].ram_inst  (
    .xbus_we_o(xbus_we_o),
    .clk_i_d(clk_i_d),
    .xbus_dat_o(xbus_dat_o[7:0]),
    .xbus_adr_o(xbus_adr_o[12:2]),
    .en(en[0]),
    .rdata_Z(rdata_Z[7:0])
);
  neorv32_prim_spram_0 \dmem_ram_gen[1].ram_inst  (
    .xbus_we_o(xbus_we_o),
    .clk_i_d(clk_i_d),
    .xbus_dat_o(xbus_dat_o[15:8]),
    .xbus_adr_o(xbus_adr_o[12:2]),
    .en(en[1]),
    .rdata(rdata[15:8])
);
  neorv32_prim_spram_1 \dmem_ram_gen[2].ram_inst  (
    .xbus_we_o(xbus_we_o),
    .clk_i_d(clk_i_d),
    .xbus_dat_o(xbus_dat_o[23:16]),
    .xbus_adr_o(xbus_adr_o[12:2]),
    .en(en[2]),
    .rdata(rdata_19[23:16])
);
  neorv32_prim_spram_2 \dmem_ram_gen[3].ram_inst  (
    .xbus_we_o(xbus_we_o),
    .clk_i_d(clk_i_d),
    .xbus_dat_o(xbus_dat_o[31:24]),
    .xbus_adr_o(xbus_adr_o[12:2]),
    .en(en[3]),
    .rdata(rdata_20[31:24])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_dmem */
module neorv32_xbus (
  clk_i_d,
  n4_6,
  xbus_terminate,
  \icache_rsp[0].data_6_3 ,
  uflash_err_i,
  n993_10,
  n993_11,
  \io_req.stb_3 ,
  \io_req.stb_4 ,
  state,
  pending,
  pending_9,
  n251_7
)
;
input clk_i_d;
input n4_6;
input xbus_terminate;
input \icache_rsp[0].data_6_3 ;
input uflash_err_i;
input n993_10;
input n993_11;
input \io_req.stb_3 ;
input \io_req.stb_4 ;
input [0:0] state;
output pending;
output pending_9;
output n251_7;
wire pending_8;
wire n251_6;
wire VCC;
wire GND;
  LUT4 pending_s3 (
    .F(pending_8),
    .I0(xbus_terminate),
    .I1(\icache_rsp[0].data_6_3 ),
    .I2(pending_9),
    .I3(pending) 
);
defparam pending_s3.INIT=16'hEFFF;
  LUT2 n251_s1 (
    .F(n251_6),
    .I0(pending),
    .I1(n251_7) 
);
defparam n251_s1.INIT=4'h4;
  LUT2 pending_s4 (
    .F(pending_9),
    .I0(state[0]),
    .I1(uflash_err_i) 
);
defparam pending_s4.INIT=4'h1;
  LUT4 n251_s2 (
    .F(n251_7),
    .I0(n993_10),
    .I1(n993_11),
    .I2(\io_req.stb_3 ),
    .I3(\io_req.stb_4 ) 
);
defparam n251_s2.INIT=16'h0E00;
  DFFCE pending_s1 (
    .Q(pending),
    .D(n251_6),
    .CLK(clk_i_d),
    .CE(pending_8),
    .CLEAR(n4_6) 
);
defparam pending_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_xbus */
module neorv32_bus_reg (
  clk_i_d,
  \io_req.stb ,
  n4_6,
  xbus_we_o,
  \bus_response.tmp_v.ack ,
  \iodev_rsp[2].err ,
  \io_req.meta ,
  xbus_adr_o,
  xbus_dat_o,
  xbus_sel_o,
  \bus_response.tmp_v.data ,
  \main_req.stb ,
  \iodev_req[1].rw ,
  \io_rsp.ack ,
  \io_rsp.err ,
  \iodev_req[1].meta ,
  \main_req.addr ,
  \iodev_req[12].addr ,
  \iodev_req[1].addr ,
  \iodev_req[1].data ,
  \iodev_req[1].ben ,
  \io_rsp.data 
)
;
input clk_i_d;
input \io_req.stb ;
input n4_6;
input xbus_we_o;
input \bus_response.tmp_v.ack ;
input \iodev_rsp[2].err ;
input [2:2] \io_req.meta ;
input [20:2] xbus_adr_o;
input [31:0] xbus_dat_o;
input [3:0] xbus_sel_o;
input [31:0] \bus_response.tmp_v.data ;
output \main_req.stb ;
output \iodev_req[1].rw ;
output \io_rsp.ack ;
output \io_rsp.err ;
output [2:2] \iodev_req[1].meta ;
output [20:16] \main_req.addr ;
output [15:8] \iodev_req[12].addr ;
output [7:2] \iodev_req[1].addr ;
output [31:0] \iodev_req[1].data ;
output [3:0] \iodev_req[1].ben ;
output [31:0] \io_rsp.data ;
wire VCC;
wire GND;
  DFFCE \device_req_o.meta_2_s0  (
    .Q(\iodev_req[1].meta [2]),
    .D(\io_req.meta [2]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_20_s0  (
    .Q(\main_req.addr [20]),
    .D(xbus_adr_o[20]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_19_s0  (
    .Q(\main_req.addr [19]),
    .D(xbus_adr_o[19]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_18_s0  (
    .Q(\main_req.addr [18]),
    .D(xbus_adr_o[18]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_17_s0  (
    .Q(\main_req.addr [17]),
    .D(xbus_adr_o[17]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_16_s0  (
    .Q(\main_req.addr [16]),
    .D(xbus_adr_o[16]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_15_s0  (
    .Q(\iodev_req[12].addr [15]),
    .D(xbus_adr_o[15]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_14_s0  (
    .Q(\iodev_req[12].addr [14]),
    .D(xbus_adr_o[14]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_13_s0  (
    .Q(\iodev_req[12].addr [13]),
    .D(xbus_adr_o[13]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_12_s0  (
    .Q(\iodev_req[12].addr [12]),
    .D(xbus_adr_o[12]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_11_s0  (
    .Q(\iodev_req[12].addr [11]),
    .D(xbus_adr_o[11]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_10_s0  (
    .Q(\iodev_req[12].addr [10]),
    .D(xbus_adr_o[10]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_9_s0  (
    .Q(\iodev_req[12].addr [9]),
    .D(xbus_adr_o[9]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_8_s0  (
    .Q(\iodev_req[12].addr [8]),
    .D(xbus_adr_o[8]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_7_s0  (
    .Q(\iodev_req[1].addr [7]),
    .D(xbus_adr_o[7]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_6_s0  (
    .Q(\iodev_req[1].addr [6]),
    .D(xbus_adr_o[6]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_5_s0  (
    .Q(\iodev_req[1].addr [5]),
    .D(xbus_adr_o[5]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_4_s0  (
    .Q(\iodev_req[1].addr [4]),
    .D(xbus_adr_o[4]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_3_s0  (
    .Q(\iodev_req[1].addr [3]),
    .D(xbus_adr_o[3]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.addr_2_s0  (
    .Q(\iodev_req[1].addr [2]),
    .D(xbus_adr_o[2]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_31_s0  (
    .Q(\iodev_req[1].data [31]),
    .D(xbus_dat_o[31]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_30_s0  (
    .Q(\iodev_req[1].data [30]),
    .D(xbus_dat_o[30]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_29_s0  (
    .Q(\iodev_req[1].data [29]),
    .D(xbus_dat_o[29]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_28_s0  (
    .Q(\iodev_req[1].data [28]),
    .D(xbus_dat_o[28]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_27_s0  (
    .Q(\iodev_req[1].data [27]),
    .D(xbus_dat_o[27]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_26_s0  (
    .Q(\iodev_req[1].data [26]),
    .D(xbus_dat_o[26]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_25_s0  (
    .Q(\iodev_req[1].data [25]),
    .D(xbus_dat_o[25]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_24_s0  (
    .Q(\iodev_req[1].data [24]),
    .D(xbus_dat_o[24]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_23_s0  (
    .Q(\iodev_req[1].data [23]),
    .D(xbus_dat_o[23]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_22_s0  (
    .Q(\iodev_req[1].data [22]),
    .D(xbus_dat_o[22]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_21_s0  (
    .Q(\iodev_req[1].data [21]),
    .D(xbus_dat_o[21]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_20_s0  (
    .Q(\iodev_req[1].data [20]),
    .D(xbus_dat_o[20]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_19_s0  (
    .Q(\iodev_req[1].data [19]),
    .D(xbus_dat_o[19]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_18_s0  (
    .Q(\iodev_req[1].data [18]),
    .D(xbus_dat_o[18]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_17_s0  (
    .Q(\iodev_req[1].data [17]),
    .D(xbus_dat_o[17]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_16_s0  (
    .Q(\iodev_req[1].data [16]),
    .D(xbus_dat_o[16]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_15_s0  (
    .Q(\iodev_req[1].data [15]),
    .D(xbus_dat_o[15]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_14_s0  (
    .Q(\iodev_req[1].data [14]),
    .D(xbus_dat_o[14]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_13_s0  (
    .Q(\iodev_req[1].data [13]),
    .D(xbus_dat_o[13]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_12_s0  (
    .Q(\iodev_req[1].data [12]),
    .D(xbus_dat_o[12]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_11_s0  (
    .Q(\iodev_req[1].data [11]),
    .D(xbus_dat_o[11]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_10_s0  (
    .Q(\iodev_req[1].data [10]),
    .D(xbus_dat_o[10]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_9_s0  (
    .Q(\iodev_req[1].data [9]),
    .D(xbus_dat_o[9]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_8_s0  (
    .Q(\iodev_req[1].data [8]),
    .D(xbus_dat_o[8]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_7_s0  (
    .Q(\iodev_req[1].data [7]),
    .D(xbus_dat_o[7]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_6_s0  (
    .Q(\iodev_req[1].data [6]),
    .D(xbus_dat_o[6]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_5_s0  (
    .Q(\iodev_req[1].data [5]),
    .D(xbus_dat_o[5]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_4_s0  (
    .Q(\iodev_req[1].data [4]),
    .D(xbus_dat_o[4]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_3_s0  (
    .Q(\iodev_req[1].data [3]),
    .D(xbus_dat_o[3]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_2_s0  (
    .Q(\iodev_req[1].data [2]),
    .D(xbus_dat_o[2]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_1_s0  (
    .Q(\iodev_req[1].data [1]),
    .D(xbus_dat_o[1]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.data_0_s0  (
    .Q(\iodev_req[1].data [0]),
    .D(xbus_dat_o[0]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.ben_3_s0  (
    .Q(\iodev_req[1].ben [3]),
    .D(xbus_sel_o[3]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.ben_2_s0  (
    .Q(\iodev_req[1].ben [2]),
    .D(xbus_sel_o[2]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.ben_1_s0  (
    .Q(\iodev_req[1].ben [1]),
    .D(xbus_sel_o[1]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.ben_0_s0  (
    .Q(\iodev_req[1].ben [0]),
    .D(xbus_sel_o[0]),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFC \device_req_o.stb_s0  (
    .Q(\main_req.stb ),
    .D(\io_req.stb ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \device_req_o.rw_s0  (
    .Q(\iodev_req[1].rw ),
    .D(xbus_we_o),
    .CLK(clk_i_d),
    .CE(\io_req.stb ),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.ack_s0  (
    .Q(\io_rsp.ack ),
    .D(\bus_response.tmp_v.ack ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.err_s0  (
    .Q(\io_rsp.err ),
    .D(\iodev_rsp[2].err ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_31_s0  (
    .Q(\io_rsp.data [31]),
    .D(\bus_response.tmp_v.data [31]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_30_s0  (
    .Q(\io_rsp.data [30]),
    .D(\bus_response.tmp_v.data [30]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_29_s0  (
    .Q(\io_rsp.data [29]),
    .D(\bus_response.tmp_v.data [29]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_28_s0  (
    .Q(\io_rsp.data [28]),
    .D(\bus_response.tmp_v.data [28]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_27_s0  (
    .Q(\io_rsp.data [27]),
    .D(\bus_response.tmp_v.data [27]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_26_s0  (
    .Q(\io_rsp.data [26]),
    .D(\bus_response.tmp_v.data [26]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_25_s0  (
    .Q(\io_rsp.data [25]),
    .D(\bus_response.tmp_v.data [25]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_24_s0  (
    .Q(\io_rsp.data [24]),
    .D(\bus_response.tmp_v.data [24]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_23_s0  (
    .Q(\io_rsp.data [23]),
    .D(\bus_response.tmp_v.data [23]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_22_s0  (
    .Q(\io_rsp.data [22]),
    .D(\bus_response.tmp_v.data [22]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_21_s0  (
    .Q(\io_rsp.data [21]),
    .D(\bus_response.tmp_v.data [21]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_20_s0  (
    .Q(\io_rsp.data [20]),
    .D(\bus_response.tmp_v.data [20]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_19_s0  (
    .Q(\io_rsp.data [19]),
    .D(\bus_response.tmp_v.data [19]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_18_s0  (
    .Q(\io_rsp.data [18]),
    .D(\bus_response.tmp_v.data [18]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_17_s0  (
    .Q(\io_rsp.data [17]),
    .D(\bus_response.tmp_v.data [17]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_16_s0  (
    .Q(\io_rsp.data [16]),
    .D(\bus_response.tmp_v.data [16]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_15_s0  (
    .Q(\io_rsp.data [15]),
    .D(\bus_response.tmp_v.data [15]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_14_s0  (
    .Q(\io_rsp.data [14]),
    .D(\bus_response.tmp_v.data [14]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_13_s0  (
    .Q(\io_rsp.data [13]),
    .D(\bus_response.tmp_v.data [13]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_12_s0  (
    .Q(\io_rsp.data [12]),
    .D(\bus_response.tmp_v.data [12]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_11_s0  (
    .Q(\io_rsp.data [11]),
    .D(\bus_response.tmp_v.data [11]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_10_s0  (
    .Q(\io_rsp.data [10]),
    .D(\bus_response.tmp_v.data [10]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_9_s0  (
    .Q(\io_rsp.data [9]),
    .D(\bus_response.tmp_v.data [9]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_8_s0  (
    .Q(\io_rsp.data [8]),
    .D(\bus_response.tmp_v.data [8]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_7_s0  (
    .Q(\io_rsp.data [7]),
    .D(\bus_response.tmp_v.data [7]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_6_s0  (
    .Q(\io_rsp.data [6]),
    .D(\bus_response.tmp_v.data [6]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_5_s0  (
    .Q(\io_rsp.data [5]),
    .D(\bus_response.tmp_v.data [5]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_4_s0  (
    .Q(\io_rsp.data [4]),
    .D(\bus_response.tmp_v.data [4]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_3_s0  (
    .Q(\io_rsp.data [3]),
    .D(\bus_response.tmp_v.data [3]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_2_s0  (
    .Q(\io_rsp.data [2]),
    .D(\bus_response.tmp_v.data [2]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_1_s0  (
    .Q(\io_rsp.data [1]),
    .D(\bus_response.tmp_v.data [1]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \host_rsp_o.data_0_s0  (
    .Q(\io_rsp.data [0]),
    .D(\bus_response.tmp_v.data [0]),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_bus_reg */
module neorv32_bus_io_switch (
  rdata_0_14,
  \iodev_rsp[0].ack ,
  rdata_1_11,
  rdata_2_11,
  rdata_3_11,
  rdata_4_11,
  rdata_5_11,
  rdata_6_11,
  rdata_7_11,
  \iodev_rsp[1].data_8_16 ,
  rstn_ext,
  rdata_9_11,
  rdata_10_11,
  rdata_11_11,
  rdata_12_11,
  rdata_13_11,
  rdata_14_11,
  rdata_15_11,
  rdata_16_11,
  rdata_17_11,
  rdata_18_11,
  rdata_19_11,
  rdata_20_11,
  rdata_21_11,
  rdata_22_11,
  rdata_23_11,
  rdata_24_11,
  rdata_25_11,
  rdata_26_11,
  rdata_27_11,
  rdata_28_11,
  rdata_29_11,
  rdata_30_11,
  rdata_31_11,
  \iodev_rsp[12].ack ,
  accen_4,
  \iodev_rsp[1].data_8_5 ,
  \iodev_rsp[1].data_8_6 ,
  rdata_8_11,
  \iodev_rsp[11].ack ,
  \iodev_rsp[4].ack ,
  \iodev_rsp[2].ack ,
  \iodev_rsp[1].ack ,
  \iodev_rsp[1].data_8_7 ,
  \iodev_rsp[1].data_8_12 ,
  \iodev_rsp[1].data_8_8 ,
  clk_i_d,
  \io_req.stb ,
  n4_6,
  xbus_we_o,
  \iodev_rsp[2].err ,
  \iodev_rsp[12].data ,
  \iodev_rsp[11].data_0 ,
  \iodev_rsp[11].data_1 ,
  \iodev_rsp[11].data_2 ,
  \iodev_rsp[11].data_3 ,
  \iodev_rsp[11].data_4 ,
  \iodev_rsp[11].data_5 ,
  \iodev_rsp[11].data_6 ,
  \iodev_rsp[11].data_7 ,
  \iodev_rsp[11].data_8 ,
  \iodev_rsp[11].data_9 ,
  \iodev_rsp[11].data_10 ,
  \iodev_rsp[11].data_11 ,
  \iodev_rsp[11].data_12 ,
  \iodev_rsp[11].data_13 ,
  \iodev_rsp[11].data_14 ,
  \iodev_rsp[11].data_15 ,
  \iodev_rsp[11].data_17 ,
  \iodev_rsp[11].data_19 ,
  \iodev_rsp[11].data_20 ,
  \iodev_rsp[11].data_21 ,
  \iodev_rsp[11].data_22 ,
  \iodev_rsp[11].data_23 ,
  \iodev_rsp[11].data_30 ,
  \iodev_rsp[11].data_31 ,
  \iodev_rsp[4].data ,
  \iodev_rsp[2].data ,
  \iodev_rsp[1].data_0 ,
  \iodev_rsp[1].data_1 ,
  \iodev_rsp[1].data_2 ,
  \iodev_rsp[1].data_3 ,
  \iodev_rsp[1].data_4 ,
  \iodev_rsp[1].data_5 ,
  \iodev_rsp[1].data_6 ,
  \iodev_rsp[1].data_7 ,
  \iodev_rsp[1].data_9 ,
  \iodev_rsp[1].data_10 ,
  \iodev_rsp[1].data_11 ,
  \iodev_rsp[1].data_12 ,
  \iodev_rsp[1].data_13 ,
  \iodev_rsp[1].data_14 ,
  \iodev_rsp[1].data_15 ,
  \iodev_rsp[1].data_16 ,
  \iodev_rsp[1].data_17 ,
  \iodev_rsp[1].data_18 ,
  \iodev_rsp[1].data_19 ,
  \iodev_rsp[1].data_20 ,
  \iodev_rsp[1].data_21 ,
  \iodev_rsp[1].data_22 ,
  \iodev_rsp[1].data_23 ,
  \iodev_rsp[1].data_24 ,
  \iodev_rsp[1].data_25 ,
  \iodev_rsp[1].data_26 ,
  \iodev_rsp[1].data_27 ,
  \iodev_rsp[1].data_28 ,
  \iodev_rsp[1].data_29 ,
  \iodev_rsp[1].data_30 ,
  \iodev_rsp[1].data_31 ,
  \io_req.meta ,
  xbus_adr_o,
  xbus_dat_o,
  xbus_sel_o,
  n3984_3,
  \iodev_req[2].stb ,
  \iodev_req[11].stb ,
  \iodev_req[4].stb ,
  \main_req.stb ,
  \iodev_req[1].rw ,
  \io_rsp.ack ,
  \io_rsp.err ,
  \iodev_req[1].meta ,
  \main_req.addr ,
  \iodev_req[12].addr ,
  \iodev_req[1].addr ,
  \iodev_req[1].data ,
  \iodev_req[1].ben ,
  \io_rsp.data 
)
;
input rdata_0_14;
input \iodev_rsp[0].ack ;
input rdata_1_11;
input rdata_2_11;
input rdata_3_11;
input rdata_4_11;
input rdata_5_11;
input rdata_6_11;
input rdata_7_11;
input \iodev_rsp[1].data_8_16 ;
input rstn_ext;
input rdata_9_11;
input rdata_10_11;
input rdata_11_11;
input rdata_12_11;
input rdata_13_11;
input rdata_14_11;
input rdata_15_11;
input rdata_16_11;
input rdata_17_11;
input rdata_18_11;
input rdata_19_11;
input rdata_20_11;
input rdata_21_11;
input rdata_22_11;
input rdata_23_11;
input rdata_24_11;
input rdata_25_11;
input rdata_26_11;
input rdata_27_11;
input rdata_28_11;
input rdata_29_11;
input rdata_30_11;
input rdata_31_11;
input \iodev_rsp[12].ack ;
input accen_4;
input \iodev_rsp[1].data_8_5 ;
input \iodev_rsp[1].data_8_6 ;
input rdata_8_11;
input \iodev_rsp[11].ack ;
input \iodev_rsp[4].ack ;
input \iodev_rsp[2].ack ;
input \iodev_rsp[1].ack ;
input \iodev_rsp[1].data_8_7 ;
input \iodev_rsp[1].data_8_12 ;
input \iodev_rsp[1].data_8_8 ;
input clk_i_d;
input \io_req.stb ;
input n4_6;
input xbus_we_o;
input \iodev_rsp[2].err ;
input [31:0] \iodev_rsp[12].data ;
input \iodev_rsp[11].data_0 ;
input \iodev_rsp[11].data_1 ;
input \iodev_rsp[11].data_2 ;
input \iodev_rsp[11].data_3 ;
input \iodev_rsp[11].data_4 ;
input \iodev_rsp[11].data_5 ;
input \iodev_rsp[11].data_6 ;
input \iodev_rsp[11].data_7 ;
input \iodev_rsp[11].data_8 ;
input \iodev_rsp[11].data_9 ;
input \iodev_rsp[11].data_10 ;
input \iodev_rsp[11].data_11 ;
input \iodev_rsp[11].data_12 ;
input \iodev_rsp[11].data_13 ;
input \iodev_rsp[11].data_14 ;
input \iodev_rsp[11].data_15 ;
input \iodev_rsp[11].data_17 ;
input \iodev_rsp[11].data_19 ;
input \iodev_rsp[11].data_20 ;
input \iodev_rsp[11].data_21 ;
input \iodev_rsp[11].data_22 ;
input \iodev_rsp[11].data_23 ;
input \iodev_rsp[11].data_30 ;
input \iodev_rsp[11].data_31 ;
input [5:0] \iodev_rsp[4].data ;
input [31:0] \iodev_rsp[2].data ;
input \iodev_rsp[1].data_0 ;
input \iodev_rsp[1].data_1 ;
input \iodev_rsp[1].data_2 ;
input \iodev_rsp[1].data_3 ;
input \iodev_rsp[1].data_4 ;
input \iodev_rsp[1].data_5 ;
input \iodev_rsp[1].data_6 ;
input \iodev_rsp[1].data_7 ;
input \iodev_rsp[1].data_9 ;
input \iodev_rsp[1].data_10 ;
input \iodev_rsp[1].data_11 ;
input \iodev_rsp[1].data_12 ;
input \iodev_rsp[1].data_13 ;
input \iodev_rsp[1].data_14 ;
input \iodev_rsp[1].data_15 ;
input \iodev_rsp[1].data_16 ;
input \iodev_rsp[1].data_17 ;
input \iodev_rsp[1].data_18 ;
input \iodev_rsp[1].data_19 ;
input \iodev_rsp[1].data_20 ;
input \iodev_rsp[1].data_21 ;
input \iodev_rsp[1].data_22 ;
input \iodev_rsp[1].data_23 ;
input \iodev_rsp[1].data_24 ;
input \iodev_rsp[1].data_25 ;
input \iodev_rsp[1].data_26 ;
input \iodev_rsp[1].data_27 ;
input \iodev_rsp[1].data_28 ;
input \iodev_rsp[1].data_29 ;
input \iodev_rsp[1].data_30 ;
input \iodev_rsp[1].data_31 ;
input [2:2] \io_req.meta ;
input [20:2] xbus_adr_o;
input [31:0] xbus_dat_o;
input [3:0] xbus_sel_o;
output n3984_3;
output \iodev_req[2].stb ;
output \iodev_req[11].stb ;
output \iodev_req[4].stb ;
output \main_req.stb ;
output \iodev_req[1].rw ;
output \io_rsp.ack ;
output \io_rsp.err ;
output [2:2] \iodev_req[1].meta ;
output [20:16] \main_req.addr ;
output [15:8] \iodev_req[12].addr ;
output [7:2] \iodev_req[1].addr ;
output [31:0] \iodev_req[1].data ;
output [3:0] \iodev_req[1].ben ;
output [31:0] \io_rsp.data ;
wire \bus_response.tmp_v.ack ;
wire n3984_4;
wire \bus_response.tmp_v.data_0_4 ;
wire \bus_response.tmp_v.data_1_4 ;
wire \bus_response.tmp_v.data_2_4 ;
wire \bus_response.tmp_v.data_3_4 ;
wire \bus_response.tmp_v.data_4_4 ;
wire \bus_response.tmp_v.data_5_4 ;
wire \bus_response.tmp_v.data_6_4 ;
wire \bus_response.tmp_v.data_7_4 ;
wire \bus_response.tmp_v.data_8_4 ;
wire \bus_response.tmp_v.data_8_5 ;
wire \bus_response.tmp_v.data_9_4 ;
wire \bus_response.tmp_v.data_10_4 ;
wire \bus_response.tmp_v.data_11_4 ;
wire \bus_response.tmp_v.data_12_4 ;
wire \bus_response.tmp_v.data_13_4 ;
wire \bus_response.tmp_v.data_14_4 ;
wire \bus_response.tmp_v.data_15_4 ;
wire \bus_response.tmp_v.data_16_4 ;
wire \bus_response.tmp_v.data_17_4 ;
wire \bus_response.tmp_v.data_18_4 ;
wire \bus_response.tmp_v.data_19_4 ;
wire \bus_response.tmp_v.data_20_4 ;
wire \bus_response.tmp_v.data_21_4 ;
wire \bus_response.tmp_v.data_22_4 ;
wire \bus_response.tmp_v.data_23_4 ;
wire \bus_response.tmp_v.data_24_4 ;
wire \bus_response.tmp_v.data_25_4 ;
wire \bus_response.tmp_v.data_26_4 ;
wire \bus_response.tmp_v.data_27_4 ;
wire \bus_response.tmp_v.data_28_4 ;
wire \bus_response.tmp_v.data_29_4 ;
wire \bus_response.tmp_v.data_30_4 ;
wire \bus_response.tmp_v.data_31_4 ;
wire \bus_response.tmp_v.ack_4 ;
wire \bus_response.tmp_v.data_8_6 ;
wire \bus_response.tmp_v.data_8_7 ;
wire [31:0] \bus_response.tmp_v.data ;
wire VCC;
wire GND;
  LUT4 n3984_s0 (
    .F(n3984_3),
    .I0(\main_req.addr [18]),
    .I1(\main_req.addr [19]),
    .I2(\main_req.addr [20]),
    .I3(n3984_4) 
);
defparam n3984_s0.INIT=16'h0100;
  LUT4 \bus_response.tmp_v.data_0_s0  (
    .F(\bus_response.tmp_v.data [0]),
    .I0(rdata_0_14),
    .I1(\iodev_rsp[0].ack ),
    .I2(\iodev_rsp[12].data [0]),
    .I3(\bus_response.tmp_v.data_0_4 ) 
);
defparam \bus_response.tmp_v.data_0_s0 .INIT=16'hF8FF;
  LUT4 \bus_response.tmp_v.data_1_s0  (
    .F(\bus_response.tmp_v.data [1]),
    .I0(rdata_1_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\iodev_rsp[12].data [1]),
    .I3(\bus_response.tmp_v.data_1_4 ) 
);
defparam \bus_response.tmp_v.data_1_s0 .INIT=16'hF8FF;
  LUT4 \bus_response.tmp_v.data_2_s0  (
    .F(\bus_response.tmp_v.data [2]),
    .I0(rdata_2_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\iodev_rsp[12].data [2]),
    .I3(\bus_response.tmp_v.data_2_4 ) 
);
defparam \bus_response.tmp_v.data_2_s0 .INIT=16'hF8FF;
  LUT4 \bus_response.tmp_v.data_3_s0  (
    .F(\bus_response.tmp_v.data [3]),
    .I0(rdata_3_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\iodev_rsp[12].data [3]),
    .I3(\bus_response.tmp_v.data_3_4 ) 
);
defparam \bus_response.tmp_v.data_3_s0 .INIT=16'hF8FF;
  LUT4 \bus_response.tmp_v.data_4_s0  (
    .F(\bus_response.tmp_v.data [4]),
    .I0(rdata_4_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\iodev_rsp[12].data [4]),
    .I3(\bus_response.tmp_v.data_4_4 ) 
);
defparam \bus_response.tmp_v.data_4_s0 .INIT=16'hF8FF;
  LUT4 \bus_response.tmp_v.data_5_s0  (
    .F(\bus_response.tmp_v.data [5]),
    .I0(rdata_5_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\iodev_rsp[12].data [5]),
    .I3(\bus_response.tmp_v.data_5_4 ) 
);
defparam \bus_response.tmp_v.data_5_s0 .INIT=16'hF8FF;
  LUT3 \bus_response.tmp_v.data_6_s0  (
    .F(\bus_response.tmp_v.data [6]),
    .I0(rdata_6_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_6_4 ) 
);
defparam \bus_response.tmp_v.data_6_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_7_s0  (
    .F(\bus_response.tmp_v.data [7]),
    .I0(rdata_7_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_7_4 ) 
);
defparam \bus_response.tmp_v.data_7_s0 .INIT=8'h8F;
  LUT4 \bus_response.tmp_v.data_8_s0  (
    .F(\bus_response.tmp_v.data [8]),
    .I0(\bus_response.tmp_v.data_8_4 ),
    .I1(\iodev_rsp[1].data_8_16 ),
    .I2(rstn_ext),
    .I3(\bus_response.tmp_v.data_8_5 ) 
);
defparam \bus_response.tmp_v.data_8_s0 .INIT=16'h80FF;
  LUT3 \bus_response.tmp_v.data_9_s0  (
    .F(\bus_response.tmp_v.data [9]),
    .I0(rdata_9_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_9_4 ) 
);
defparam \bus_response.tmp_v.data_9_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_10_s0  (
    .F(\bus_response.tmp_v.data [10]),
    .I0(rdata_10_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_10_4 ) 
);
defparam \bus_response.tmp_v.data_10_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_11_s0  (
    .F(\bus_response.tmp_v.data [11]),
    .I0(rdata_11_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_11_4 ) 
);
defparam \bus_response.tmp_v.data_11_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_12_s0  (
    .F(\bus_response.tmp_v.data [12]),
    .I0(rdata_12_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_12_4 ) 
);
defparam \bus_response.tmp_v.data_12_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_13_s0  (
    .F(\bus_response.tmp_v.data [13]),
    .I0(rdata_13_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_13_4 ) 
);
defparam \bus_response.tmp_v.data_13_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_14_s0  (
    .F(\bus_response.tmp_v.data [14]),
    .I0(rdata_14_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_14_4 ) 
);
defparam \bus_response.tmp_v.data_14_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_15_s0  (
    .F(\bus_response.tmp_v.data [15]),
    .I0(rdata_15_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_15_4 ) 
);
defparam \bus_response.tmp_v.data_15_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_16_s0  (
    .F(\bus_response.tmp_v.data [16]),
    .I0(rdata_16_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_16_4 ) 
);
defparam \bus_response.tmp_v.data_16_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_17_s0  (
    .F(\bus_response.tmp_v.data [17]),
    .I0(rdata_17_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_17_4 ) 
);
defparam \bus_response.tmp_v.data_17_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_18_s0  (
    .F(\bus_response.tmp_v.data [18]),
    .I0(rdata_18_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_18_4 ) 
);
defparam \bus_response.tmp_v.data_18_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_19_s0  (
    .F(\bus_response.tmp_v.data [19]),
    .I0(rdata_19_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_19_4 ) 
);
defparam \bus_response.tmp_v.data_19_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_20_s0  (
    .F(\bus_response.tmp_v.data [20]),
    .I0(rdata_20_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_20_4 ) 
);
defparam \bus_response.tmp_v.data_20_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_21_s0  (
    .F(\bus_response.tmp_v.data [21]),
    .I0(rdata_21_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_21_4 ) 
);
defparam \bus_response.tmp_v.data_21_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_22_s0  (
    .F(\bus_response.tmp_v.data [22]),
    .I0(rdata_22_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_22_4 ) 
);
defparam \bus_response.tmp_v.data_22_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_23_s0  (
    .F(\bus_response.tmp_v.data [23]),
    .I0(rdata_23_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_23_4 ) 
);
defparam \bus_response.tmp_v.data_23_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_24_s0  (
    .F(\bus_response.tmp_v.data [24]),
    .I0(rdata_24_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_24_4 ) 
);
defparam \bus_response.tmp_v.data_24_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_25_s0  (
    .F(\bus_response.tmp_v.data [25]),
    .I0(rdata_25_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_25_4 ) 
);
defparam \bus_response.tmp_v.data_25_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_26_s0  (
    .F(\bus_response.tmp_v.data [26]),
    .I0(rdata_26_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_26_4 ) 
);
defparam \bus_response.tmp_v.data_26_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_27_s0  (
    .F(\bus_response.tmp_v.data [27]),
    .I0(rdata_27_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_27_4 ) 
);
defparam \bus_response.tmp_v.data_27_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_28_s0  (
    .F(\bus_response.tmp_v.data [28]),
    .I0(rdata_28_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_28_4 ) 
);
defparam \bus_response.tmp_v.data_28_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_29_s0  (
    .F(\bus_response.tmp_v.data [29]),
    .I0(rdata_29_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_29_4 ) 
);
defparam \bus_response.tmp_v.data_29_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_30_s0  (
    .F(\bus_response.tmp_v.data [30]),
    .I0(rdata_30_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_30_4 ) 
);
defparam \bus_response.tmp_v.data_30_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.data_31_s0  (
    .F(\bus_response.tmp_v.data [31]),
    .I0(rdata_31_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_31_4 ) 
);
defparam \bus_response.tmp_v.data_31_s0 .INIT=8'h8F;
  LUT3 \bus_response.tmp_v.ack_s0  (
    .F(\bus_response.tmp_v.ack ),
    .I0(\iodev_rsp[0].ack ),
    .I1(\iodev_rsp[12].ack ),
    .I2(\bus_response.tmp_v.ack_4 ) 
);
defparam \bus_response.tmp_v.ack_s0 .INIT=8'hEF;
  LUT4 \iodev_req[2].stb_s  (
    .F(\iodev_req[2].stb ),
    .I0(\main_req.addr [16]),
    .I1(\main_req.addr [17]),
    .I2(\main_req.addr [19]),
    .I3(accen_4) 
);
defparam \iodev_req[2].stb_s .INIT=16'h4000;
  LUT4 \iodev_req[11].stb_s  (
    .F(\iodev_req[11].stb ),
    .I0(\main_req.addr [17]),
    .I1(\main_req.addr [19]),
    .I2(\main_req.addr [16]),
    .I3(accen_4) 
);
defparam \iodev_req[11].stb_s .INIT=16'h1000;
  LUT2 n3984_s1 (
    .F(n3984_4),
    .I0(\main_req.addr [16]),
    .I1(\main_req.addr [17]) 
);
defparam n3984_s1.INIT=4'h1;
  LUT4 \bus_response.tmp_v.data_0_s1  (
    .F(\bus_response.tmp_v.data_0_4 ),
    .I0(\iodev_rsp[11].data_0 ),
    .I1(\iodev_rsp[4].data [0]),
    .I2(\iodev_rsp[2].data [0]),
    .I3(\iodev_rsp[1].data_0 ) 
);
defparam \bus_response.tmp_v.data_0_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_1_s1  (
    .F(\bus_response.tmp_v.data_1_4 ),
    .I0(\iodev_rsp[11].data_1 ),
    .I1(\iodev_rsp[4].data [1]),
    .I2(\iodev_rsp[2].data [1]),
    .I3(\iodev_rsp[1].data_1 ) 
);
defparam \bus_response.tmp_v.data_1_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_2_s1  (
    .F(\bus_response.tmp_v.data_2_4 ),
    .I0(\iodev_rsp[11].data_2 ),
    .I1(\iodev_rsp[4].data [2]),
    .I2(\iodev_rsp[2].data [2]),
    .I3(\iodev_rsp[1].data_2 ) 
);
defparam \bus_response.tmp_v.data_2_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_3_s1  (
    .F(\bus_response.tmp_v.data_3_4 ),
    .I0(\iodev_rsp[11].data_3 ),
    .I1(\iodev_rsp[4].data [3]),
    .I2(\iodev_rsp[2].data [3]),
    .I3(\iodev_rsp[1].data_3 ) 
);
defparam \bus_response.tmp_v.data_3_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_4_s1  (
    .F(\bus_response.tmp_v.data_4_4 ),
    .I0(\iodev_rsp[11].data_4 ),
    .I1(\iodev_rsp[4].data [4]),
    .I2(\iodev_rsp[2].data [4]),
    .I3(\iodev_rsp[1].data_4 ) 
);
defparam \bus_response.tmp_v.data_4_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_5_s1  (
    .F(\bus_response.tmp_v.data_5_4 ),
    .I0(\iodev_rsp[11].data_5 ),
    .I1(\iodev_rsp[4].data [5]),
    .I2(\iodev_rsp[2].data [5]),
    .I3(\iodev_rsp[1].data_5 ) 
);
defparam \bus_response.tmp_v.data_5_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_6_s1  (
    .F(\bus_response.tmp_v.data_6_4 ),
    .I0(\iodev_rsp[12].data [6]),
    .I1(\iodev_rsp[11].data_6 ),
    .I2(\iodev_rsp[2].data [6]),
    .I3(\iodev_rsp[1].data_6 ) 
);
defparam \bus_response.tmp_v.data_6_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_7_s1  (
    .F(\bus_response.tmp_v.data_7_4 ),
    .I0(\iodev_rsp[12].data [7]),
    .I1(\iodev_rsp[11].data_7 ),
    .I2(\iodev_rsp[2].data [7]),
    .I3(\iodev_rsp[1].data_7 ) 
);
defparam \bus_response.tmp_v.data_7_s1 .INIT=16'h0001;
  LUT3 \bus_response.tmp_v.data_8_s1  (
    .F(\bus_response.tmp_v.data_8_4 ),
    .I0(\bus_response.tmp_v.data_8_6 ),
    .I1(\iodev_rsp[1].data_8_5 ),
    .I2(\iodev_rsp[1].data_8_6 ) 
);
defparam \bus_response.tmp_v.data_8_s1 .INIT=8'hCA;
  LUT3 \bus_response.tmp_v.data_8_s2  (
    .F(\bus_response.tmp_v.data_8_5 ),
    .I0(rdata_8_11),
    .I1(\iodev_rsp[0].ack ),
    .I2(\bus_response.tmp_v.data_8_7 ) 
);
defparam \bus_response.tmp_v.data_8_s2 .INIT=8'h70;
  LUT4 \bus_response.tmp_v.data_9_s1  (
    .F(\bus_response.tmp_v.data_9_4 ),
    .I0(\iodev_rsp[12].data [9]),
    .I1(\iodev_rsp[11].data_9 ),
    .I2(\iodev_rsp[2].data [9]),
    .I3(\iodev_rsp[1].data_9 ) 
);
defparam \bus_response.tmp_v.data_9_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_10_s1  (
    .F(\bus_response.tmp_v.data_10_4 ),
    .I0(\iodev_rsp[12].data [10]),
    .I1(\iodev_rsp[11].data_10 ),
    .I2(\iodev_rsp[2].data [10]),
    .I3(\iodev_rsp[1].data_10 ) 
);
defparam \bus_response.tmp_v.data_10_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_11_s1  (
    .F(\bus_response.tmp_v.data_11_4 ),
    .I0(\iodev_rsp[12].data [11]),
    .I1(\iodev_rsp[11].data_11 ),
    .I2(\iodev_rsp[2].data [11]),
    .I3(\iodev_rsp[1].data_11 ) 
);
defparam \bus_response.tmp_v.data_11_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_12_s1  (
    .F(\bus_response.tmp_v.data_12_4 ),
    .I0(\iodev_rsp[12].data [12]),
    .I1(\iodev_rsp[11].data_12 ),
    .I2(\iodev_rsp[2].data [12]),
    .I3(\iodev_rsp[1].data_12 ) 
);
defparam \bus_response.tmp_v.data_12_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_13_s1  (
    .F(\bus_response.tmp_v.data_13_4 ),
    .I0(\iodev_rsp[12].data [13]),
    .I1(\iodev_rsp[11].data_13 ),
    .I2(\iodev_rsp[2].data [13]),
    .I3(\iodev_rsp[1].data_13 ) 
);
defparam \bus_response.tmp_v.data_13_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_14_s1  (
    .F(\bus_response.tmp_v.data_14_4 ),
    .I0(\iodev_rsp[12].data [14]),
    .I1(\iodev_rsp[11].data_14 ),
    .I2(\iodev_rsp[2].data [14]),
    .I3(\iodev_rsp[1].data_14 ) 
);
defparam \bus_response.tmp_v.data_14_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_15_s1  (
    .F(\bus_response.tmp_v.data_15_4 ),
    .I0(\iodev_rsp[12].data [15]),
    .I1(\iodev_rsp[11].data_15 ),
    .I2(\iodev_rsp[2].data [15]),
    .I3(\iodev_rsp[1].data_15 ) 
);
defparam \bus_response.tmp_v.data_15_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_16_s1  (
    .F(\bus_response.tmp_v.data_16_4 ),
    .I0(\iodev_rsp[12].data [16]),
    .I1(\iodev_rsp[11].data_17 ),
    .I2(\iodev_rsp[2].data [16]),
    .I3(\iodev_rsp[1].data_16 ) 
);
defparam \bus_response.tmp_v.data_16_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_17_s1  (
    .F(\bus_response.tmp_v.data_17_4 ),
    .I0(\iodev_rsp[12].data [17]),
    .I1(\iodev_rsp[11].data_17 ),
    .I2(\iodev_rsp[2].data [17]),
    .I3(\iodev_rsp[1].data_17 ) 
);
defparam \bus_response.tmp_v.data_17_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_18_s1  (
    .F(\bus_response.tmp_v.data_18_4 ),
    .I0(\iodev_rsp[12].data [18]),
    .I1(\iodev_rsp[11].data_19 ),
    .I2(\iodev_rsp[2].data [18]),
    .I3(\iodev_rsp[1].data_18 ) 
);
defparam \bus_response.tmp_v.data_18_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_19_s1  (
    .F(\bus_response.tmp_v.data_19_4 ),
    .I0(\iodev_rsp[12].data [19]),
    .I1(\iodev_rsp[11].data_19 ),
    .I2(\iodev_rsp[2].data [19]),
    .I3(\iodev_rsp[1].data_19 ) 
);
defparam \bus_response.tmp_v.data_19_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_20_s1  (
    .F(\bus_response.tmp_v.data_20_4 ),
    .I0(\iodev_rsp[12].data [20]),
    .I1(\iodev_rsp[11].data_20 ),
    .I2(\iodev_rsp[2].data [20]),
    .I3(\iodev_rsp[1].data_20 ) 
);
defparam \bus_response.tmp_v.data_20_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_21_s1  (
    .F(\bus_response.tmp_v.data_21_4 ),
    .I0(\iodev_rsp[12].data [21]),
    .I1(\iodev_rsp[11].data_21 ),
    .I2(\iodev_rsp[2].data [21]),
    .I3(\iodev_rsp[1].data_21 ) 
);
defparam \bus_response.tmp_v.data_21_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_22_s1  (
    .F(\bus_response.tmp_v.data_22_4 ),
    .I0(\iodev_rsp[12].data [22]),
    .I1(\iodev_rsp[11].data_22 ),
    .I2(\iodev_rsp[2].data [22]),
    .I3(\iodev_rsp[1].data_22 ) 
);
defparam \bus_response.tmp_v.data_22_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_23_s1  (
    .F(\bus_response.tmp_v.data_23_4 ),
    .I0(\iodev_rsp[12].data [23]),
    .I1(\iodev_rsp[11].data_23 ),
    .I2(\iodev_rsp[2].data [23]),
    .I3(\iodev_rsp[1].data_23 ) 
);
defparam \bus_response.tmp_v.data_23_s1 .INIT=16'h0001;
  LUT3 \bus_response.tmp_v.data_24_s1  (
    .F(\bus_response.tmp_v.data_24_4 ),
    .I0(\iodev_rsp[12].data [24]),
    .I1(\iodev_rsp[2].data [24]),
    .I2(\iodev_rsp[1].data_24 ) 
);
defparam \bus_response.tmp_v.data_24_s1 .INIT=8'h01;
  LUT3 \bus_response.tmp_v.data_25_s1  (
    .F(\bus_response.tmp_v.data_25_4 ),
    .I0(\iodev_rsp[12].data [25]),
    .I1(\iodev_rsp[2].data [25]),
    .I2(\iodev_rsp[1].data_25 ) 
);
defparam \bus_response.tmp_v.data_25_s1 .INIT=8'h01;
  LUT3 \bus_response.tmp_v.data_26_s1  (
    .F(\bus_response.tmp_v.data_26_4 ),
    .I0(\iodev_rsp[12].data [26]),
    .I1(\iodev_rsp[2].data [26]),
    .I2(\iodev_rsp[1].data_26 ) 
);
defparam \bus_response.tmp_v.data_26_s1 .INIT=8'h01;
  LUT3 \bus_response.tmp_v.data_27_s1  (
    .F(\bus_response.tmp_v.data_27_4 ),
    .I0(\iodev_rsp[12].data [27]),
    .I1(\iodev_rsp[2].data [27]),
    .I2(\iodev_rsp[1].data_27 ) 
);
defparam \bus_response.tmp_v.data_27_s1 .INIT=8'h01;
  LUT3 \bus_response.tmp_v.data_28_s1  (
    .F(\bus_response.tmp_v.data_28_4 ),
    .I0(\iodev_rsp[12].data [28]),
    .I1(\iodev_rsp[2].data [28]),
    .I2(\iodev_rsp[1].data_28 ) 
);
defparam \bus_response.tmp_v.data_28_s1 .INIT=8'h01;
  LUT3 \bus_response.tmp_v.data_29_s1  (
    .F(\bus_response.tmp_v.data_29_4 ),
    .I0(\iodev_rsp[12].data [29]),
    .I1(\iodev_rsp[2].data [29]),
    .I2(\iodev_rsp[1].data_29 ) 
);
defparam \bus_response.tmp_v.data_29_s1 .INIT=8'h01;
  LUT4 \bus_response.tmp_v.data_30_s1  (
    .F(\bus_response.tmp_v.data_30_4 ),
    .I0(\iodev_rsp[12].data [30]),
    .I1(\iodev_rsp[11].data_30 ),
    .I2(\iodev_rsp[2].data [30]),
    .I3(\iodev_rsp[1].data_30 ) 
);
defparam \bus_response.tmp_v.data_30_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.data_31_s1  (
    .F(\bus_response.tmp_v.data_31_4 ),
    .I0(\iodev_rsp[12].data [31]),
    .I1(\iodev_rsp[11].data_31 ),
    .I2(\iodev_rsp[2].data [31]),
    .I3(\iodev_rsp[1].data_31 ) 
);
defparam \bus_response.tmp_v.data_31_s1 .INIT=16'h0001;
  LUT4 \bus_response.tmp_v.ack_s1  (
    .F(\bus_response.tmp_v.ack_4 ),
    .I0(\iodev_rsp[11].ack ),
    .I1(\iodev_rsp[4].ack ),
    .I2(\iodev_rsp[2].ack ),
    .I3(\iodev_rsp[1].ack ) 
);
defparam \bus_response.tmp_v.ack_s1 .INIT=16'h0001;
  LUT3 \bus_response.tmp_v.data_8_s3  (
    .F(\bus_response.tmp_v.data_8_6 ),
    .I0(\iodev_rsp[1].data_8_7 ),
    .I1(\iodev_rsp[1].data_8_12 ),
    .I2(\iodev_rsp[1].data_8_8 ) 
);
defparam \bus_response.tmp_v.data_8_s3 .INIT=8'hAC;
  LUT3 \bus_response.tmp_v.data_8_s4  (
    .F(\bus_response.tmp_v.data_8_7 ),
    .I0(\iodev_rsp[12].data [8]),
    .I1(\iodev_rsp[11].data_8 ),
    .I2(\iodev_rsp[2].data [8]) 
);
defparam \bus_response.tmp_v.data_8_s4 .INIT=8'h01;
  LUT4 \iodev_req[4].stb_s0  (
    .F(\iodev_req[4].stb ),
    .I0(\main_req.addr [19]),
    .I1(\main_req.addr [16]),
    .I2(\main_req.addr [17]),
    .I3(accen_4) 
);
defparam \iodev_req[4].stb_s0 .INIT=16'h0200;
  neorv32_bus_reg neorv32_bus_reg_inst (
    .clk_i_d(clk_i_d),
    .\io_req.stb (\io_req.stb ),
    .n4_6(n4_6),
    .xbus_we_o(xbus_we_o),
    .\bus_response.tmp_v.ack (\bus_response.tmp_v.ack ),
    .\iodev_rsp[2].err (\iodev_rsp[2].err ),
    .\io_req.meta (\io_req.meta [2]),
    .xbus_adr_o(xbus_adr_o[20:2]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .xbus_sel_o(xbus_sel_o[3:0]),
    .\bus_response.tmp_v.data (\bus_response.tmp_v.data [31:0]),
    .\main_req.stb (\main_req.stb ),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\io_rsp.ack (\io_rsp.ack ),
    .\io_rsp.err (\io_rsp.err ),
    .\iodev_req[1].meta (\iodev_req[1].meta [2]),
    .\main_req.addr (\main_req.addr [20:16]),
    .\iodev_req[12].addr (\iodev_req[12].addr [15:8]),
    .\iodev_req[1].addr (\iodev_req[1].addr [7:2]),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\iodev_req[1].ben (\iodev_req[1].ben [3:0]),
    .\io_rsp.data (\io_rsp.data [31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_bus_io_switch */
module neorv32_boot_rom (
  clk_i_d,
  n4_6,
  n3984_3,
  \iodev_req[1].rw ,
  \main_req.stb ,
  rdata_0_9,
  rdata_1_9,
  rdata_2_9,
  rdata_3_9,
  rdata_4_9,
  rdata_5_9,
  rdata_6_9,
  rdata_7_9,
  rdata_8_9,
  rdata_9_9,
  rdata_10_9,
  rdata_11_9,
  rdata_12_9,
  rdata_13_9,
  rdata_14_9,
  rdata_15_9,
  rdata_16_9,
  rdata_17_9,
  rdata_18_9,
  rdata_19_9,
  rdata_20_9,
  rdata_21_9,
  rdata_22_9,
  rdata_23_9,
  rdata_24_9,
  rdata_25_9,
  rdata_26_9,
  rdata_27_9,
  rdata_28_9,
  rdata_29_9,
  rdata_30_9,
  rdata_31_9,
  \iodev_rsp[0].ack ,
  rdata_0_14,
  rdata_1_11,
  rdata_2_11,
  rdata_3_11,
  rdata_4_11,
  rdata_5_11,
  rdata_6_11,
  rdata_7_11,
  rdata_8_11,
  rdata_9_11,
  rdata_10_11,
  rdata_11_11,
  rdata_12_11,
  rdata_13_11,
  rdata_14_11,
  rdata_15_11,
  rdata_16_11,
  rdata_17_11,
  rdata_18_11,
  rdata_19_11,
  rdata_20_11,
  rdata_21_11,
  rdata_22_11,
  rdata_23_11,
  rdata_24_11,
  rdata_25_11,
  rdata_26_11,
  rdata_27_11,
  rdata_28_11,
  rdata_29_11,
  rdata_30_11,
  rdata_31_11
)
;
input clk_i_d;
input n4_6;
input n3984_3;
input \iodev_req[1].rw ;
input \main_req.stb ;
input rdata_0_9;
input rdata_1_9;
input rdata_2_9;
input rdata_3_9;
input rdata_4_9;
input rdata_5_9;
input rdata_6_9;
input rdata_7_9;
input rdata_8_9;
input rdata_9_9;
input rdata_10_9;
input rdata_11_9;
input rdata_12_9;
input rdata_13_9;
input rdata_14_9;
input rdata_15_9;
input rdata_16_9;
input rdata_17_9;
input rdata_18_9;
input rdata_19_9;
input rdata_20_9;
input rdata_21_9;
input rdata_22_9;
input rdata_23_9;
input rdata_24_9;
input rdata_25_9;
input rdata_26_9;
input rdata_27_9;
input rdata_28_9;
input rdata_29_9;
input rdata_30_9;
input rdata_31_9;
output \iodev_rsp[0].ack ;
output rdata_0_14;
output rdata_1_11;
output rdata_2_11;
output rdata_3_11;
output rdata_4_11;
output rdata_5_11;
output rdata_6_11;
output rdata_7_11;
output rdata_8_11;
output rdata_9_11;
output rdata_10_11;
output rdata_11_11;
output rdata_12_11;
output rdata_13_11;
output rdata_14_11;
output rdata_15_11;
output rdata_16_11;
output rdata_17_11;
output rdata_18_11;
output rdata_19_11;
output rdata_20_11;
output rdata_21_11;
output rdata_22_11;
output rdata_23_11;
output rdata_24_11;
output rdata_25_11;
output rdata_26_11;
output rdata_27_11;
output rdata_28_11;
output rdata_29_11;
output rdata_30_11;
output rdata_31_11;
wire n104_4;
wire rdata_0_7;
wire rdata_1_7;
wire rdata_2_7;
wire rdata_3_7;
wire rdata_4_7;
wire rdata_5_7;
wire rdata_6_7;
wire rdata_7_7;
wire rdata_8_7;
wire rdata_9_7;
wire rdata_10_7;
wire rdata_11_7;
wire rdata_12_7;
wire rdata_13_7;
wire rdata_14_7;
wire rdata_15_7;
wire rdata_16_7;
wire rdata_17_7;
wire rdata_18_7;
wire rdata_19_7;
wire rdata_20_7;
wire rdata_21_7;
wire rdata_22_7;
wire rdata_23_7;
wire rdata_24_7;
wire rdata_25_7;
wire rdata_26_7;
wire rdata_27_7;
wire rdata_28_7;
wire rdata_29_7;
wire rdata_30_7;
wire rdata_31_7;
wire rdata_0_12;
wire rdata_0_17;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(\iodev_req[1].rw ),
    .I1(\main_req.stb ),
    .I2(n3984_3) 
);
defparam n104_s1.INIT=8'h40;
  LUT3 rdata_0_s8 (
    .F(rdata_0_14),
    .I0(rdata_0_9),
    .I1(rdata_0_7),
    .I2(rdata_0_12) 
);
defparam rdata_0_s8.INIT=8'hAC;
  LUT3 rdata_1_s6 (
    .F(rdata_1_11),
    .I0(rdata_1_7),
    .I1(rdata_1_9),
    .I2(rdata_0_12) 
);
defparam rdata_1_s6.INIT=8'hCA;
  LUT3 rdata_2_s6 (
    .F(rdata_2_11),
    .I0(rdata_2_7),
    .I1(rdata_2_9),
    .I2(rdata_0_12) 
);
defparam rdata_2_s6.INIT=8'hCA;
  LUT3 rdata_3_s6 (
    .F(rdata_3_11),
    .I0(rdata_3_7),
    .I1(rdata_3_9),
    .I2(rdata_0_12) 
);
defparam rdata_3_s6.INIT=8'hCA;
  LUT3 rdata_4_s6 (
    .F(rdata_4_11),
    .I0(rdata_4_7),
    .I1(rdata_4_9),
    .I2(rdata_0_12) 
);
defparam rdata_4_s6.INIT=8'hCA;
  LUT3 rdata_5_s6 (
    .F(rdata_5_11),
    .I0(rdata_5_7),
    .I1(rdata_5_9),
    .I2(rdata_0_12) 
);
defparam rdata_5_s6.INIT=8'hCA;
  LUT3 rdata_6_s6 (
    .F(rdata_6_11),
    .I0(rdata_6_7),
    .I1(rdata_6_9),
    .I2(rdata_0_12) 
);
defparam rdata_6_s6.INIT=8'hCA;
  LUT3 rdata_7_s6 (
    .F(rdata_7_11),
    .I0(rdata_7_7),
    .I1(rdata_7_9),
    .I2(rdata_0_12) 
);
defparam rdata_7_s6.INIT=8'hCA;
  LUT3 rdata_8_s6 (
    .F(rdata_8_11),
    .I0(rdata_8_7),
    .I1(rdata_8_9),
    .I2(rdata_0_12) 
);
defparam rdata_8_s6.INIT=8'hCA;
  LUT3 rdata_9_s6 (
    .F(rdata_9_11),
    .I0(rdata_9_7),
    .I1(rdata_9_9),
    .I2(rdata_0_12) 
);
defparam rdata_9_s6.INIT=8'hCA;
  LUT3 rdata_10_s6 (
    .F(rdata_10_11),
    .I0(rdata_10_7),
    .I1(rdata_10_9),
    .I2(rdata_0_12) 
);
defparam rdata_10_s6.INIT=8'hCA;
  LUT3 rdata_11_s6 (
    .F(rdata_11_11),
    .I0(rdata_11_7),
    .I1(rdata_11_9),
    .I2(rdata_0_12) 
);
defparam rdata_11_s6.INIT=8'hCA;
  LUT3 rdata_12_s6 (
    .F(rdata_12_11),
    .I0(rdata_12_7),
    .I1(rdata_12_9),
    .I2(rdata_0_12) 
);
defparam rdata_12_s6.INIT=8'hCA;
  LUT3 rdata_13_s6 (
    .F(rdata_13_11),
    .I0(rdata_13_7),
    .I1(rdata_13_9),
    .I2(rdata_0_12) 
);
defparam rdata_13_s6.INIT=8'hCA;
  LUT3 rdata_14_s6 (
    .F(rdata_14_11),
    .I0(rdata_14_7),
    .I1(rdata_14_9),
    .I2(rdata_0_12) 
);
defparam rdata_14_s6.INIT=8'hCA;
  LUT3 rdata_15_s6 (
    .F(rdata_15_11),
    .I0(rdata_15_7),
    .I1(rdata_15_9),
    .I2(rdata_0_12) 
);
defparam rdata_15_s6.INIT=8'hCA;
  LUT3 rdata_16_s6 (
    .F(rdata_16_11),
    .I0(rdata_16_7),
    .I1(rdata_16_9),
    .I2(rdata_0_12) 
);
defparam rdata_16_s6.INIT=8'hCA;
  LUT3 rdata_17_s6 (
    .F(rdata_17_11),
    .I0(rdata_17_7),
    .I1(rdata_17_9),
    .I2(rdata_0_12) 
);
defparam rdata_17_s6.INIT=8'hCA;
  LUT3 rdata_18_s6 (
    .F(rdata_18_11),
    .I0(rdata_18_7),
    .I1(rdata_18_9),
    .I2(rdata_0_12) 
);
defparam rdata_18_s6.INIT=8'hCA;
  LUT3 rdata_19_s6 (
    .F(rdata_19_11),
    .I0(rdata_19_7),
    .I1(rdata_19_9),
    .I2(rdata_0_12) 
);
defparam rdata_19_s6.INIT=8'hCA;
  LUT3 rdata_20_s6 (
    .F(rdata_20_11),
    .I0(rdata_20_7),
    .I1(rdata_20_9),
    .I2(rdata_0_12) 
);
defparam rdata_20_s6.INIT=8'hCA;
  LUT3 rdata_21_s6 (
    .F(rdata_21_11),
    .I0(rdata_21_7),
    .I1(rdata_21_9),
    .I2(rdata_0_12) 
);
defparam rdata_21_s6.INIT=8'hCA;
  LUT3 rdata_22_s6 (
    .F(rdata_22_11),
    .I0(rdata_22_7),
    .I1(rdata_22_9),
    .I2(rdata_0_12) 
);
defparam rdata_22_s6.INIT=8'hCA;
  LUT3 rdata_23_s6 (
    .F(rdata_23_11),
    .I0(rdata_23_7),
    .I1(rdata_23_9),
    .I2(rdata_0_12) 
);
defparam rdata_23_s6.INIT=8'hCA;
  LUT3 rdata_24_s6 (
    .F(rdata_24_11),
    .I0(rdata_24_7),
    .I1(rdata_24_9),
    .I2(rdata_0_12) 
);
defparam rdata_24_s6.INIT=8'hCA;
  LUT3 rdata_25_s6 (
    .F(rdata_25_11),
    .I0(rdata_25_7),
    .I1(rdata_25_9),
    .I2(rdata_0_12) 
);
defparam rdata_25_s6.INIT=8'hCA;
  LUT3 rdata_26_s6 (
    .F(rdata_26_11),
    .I0(rdata_26_7),
    .I1(rdata_26_9),
    .I2(rdata_0_12) 
);
defparam rdata_26_s6.INIT=8'hCA;
  LUT3 rdata_27_s6 (
    .F(rdata_27_11),
    .I0(rdata_27_7),
    .I1(rdata_27_9),
    .I2(rdata_0_12) 
);
defparam rdata_27_s6.INIT=8'hCA;
  LUT3 rdata_28_s6 (
    .F(rdata_28_11),
    .I0(rdata_28_7),
    .I1(rdata_28_9),
    .I2(rdata_0_12) 
);
defparam rdata_28_s6.INIT=8'hCA;
  LUT3 rdata_29_s6 (
    .F(rdata_29_11),
    .I0(rdata_29_7),
    .I1(rdata_29_9),
    .I2(rdata_0_12) 
);
defparam rdata_29_s6.INIT=8'hCA;
  LUT3 rdata_30_s6 (
    .F(rdata_30_11),
    .I0(rdata_30_7),
    .I1(rdata_30_9),
    .I2(rdata_0_12) 
);
defparam rdata_30_s6.INIT=8'hCA;
  LUT3 rdata_31_s6 (
    .F(rdata_31_11),
    .I0(rdata_31_7),
    .I1(rdata_31_9),
    .I2(rdata_0_12) 
);
defparam rdata_31_s6.INIT=8'hCA;
  DFFC rden_s0 (
    .Q(\iodev_rsp[0].ack ),
    .D(n104_4),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFF rdata_0_s4 (
    .Q(rdata_0_7),
    .D(rdata_0_14),
    .CLK(clk_i_d) 
);
  DFF rdata_1_s4 (
    .Q(rdata_1_7),
    .D(rdata_1_11),
    .CLK(clk_i_d) 
);
  DFF rdata_2_s4 (
    .Q(rdata_2_7),
    .D(rdata_2_11),
    .CLK(clk_i_d) 
);
  DFF rdata_3_s4 (
    .Q(rdata_3_7),
    .D(rdata_3_11),
    .CLK(clk_i_d) 
);
  DFF rdata_4_s4 (
    .Q(rdata_4_7),
    .D(rdata_4_11),
    .CLK(clk_i_d) 
);
  DFF rdata_5_s4 (
    .Q(rdata_5_7),
    .D(rdata_5_11),
    .CLK(clk_i_d) 
);
  DFF rdata_6_s4 (
    .Q(rdata_6_7),
    .D(rdata_6_11),
    .CLK(clk_i_d) 
);
  DFF rdata_7_s4 (
    .Q(rdata_7_7),
    .D(rdata_7_11),
    .CLK(clk_i_d) 
);
  DFF rdata_8_s4 (
    .Q(rdata_8_7),
    .D(rdata_8_11),
    .CLK(clk_i_d) 
);
  DFF rdata_9_s4 (
    .Q(rdata_9_7),
    .D(rdata_9_11),
    .CLK(clk_i_d) 
);
  DFF rdata_10_s4 (
    .Q(rdata_10_7),
    .D(rdata_10_11),
    .CLK(clk_i_d) 
);
  DFF rdata_11_s4 (
    .Q(rdata_11_7),
    .D(rdata_11_11),
    .CLK(clk_i_d) 
);
  DFF rdata_12_s4 (
    .Q(rdata_12_7),
    .D(rdata_12_11),
    .CLK(clk_i_d) 
);
  DFF rdata_13_s4 (
    .Q(rdata_13_7),
    .D(rdata_13_11),
    .CLK(clk_i_d) 
);
  DFF rdata_14_s4 (
    .Q(rdata_14_7),
    .D(rdata_14_11),
    .CLK(clk_i_d) 
);
  DFF rdata_15_s4 (
    .Q(rdata_15_7),
    .D(rdata_15_11),
    .CLK(clk_i_d) 
);
  DFF rdata_16_s4 (
    .Q(rdata_16_7),
    .D(rdata_16_11),
    .CLK(clk_i_d) 
);
  DFF rdata_17_s4 (
    .Q(rdata_17_7),
    .D(rdata_17_11),
    .CLK(clk_i_d) 
);
  DFF rdata_18_s4 (
    .Q(rdata_18_7),
    .D(rdata_18_11),
    .CLK(clk_i_d) 
);
  DFF rdata_19_s4 (
    .Q(rdata_19_7),
    .D(rdata_19_11),
    .CLK(clk_i_d) 
);
  DFF rdata_20_s4 (
    .Q(rdata_20_7),
    .D(rdata_20_11),
    .CLK(clk_i_d) 
);
  DFF rdata_21_s4 (
    .Q(rdata_21_7),
    .D(rdata_21_11),
    .CLK(clk_i_d) 
);
  DFF rdata_22_s4 (
    .Q(rdata_22_7),
    .D(rdata_22_11),
    .CLK(clk_i_d) 
);
  DFF rdata_23_s4 (
    .Q(rdata_23_7),
    .D(rdata_23_11),
    .CLK(clk_i_d) 
);
  DFF rdata_24_s4 (
    .Q(rdata_24_7),
    .D(rdata_24_11),
    .CLK(clk_i_d) 
);
  DFF rdata_25_s4 (
    .Q(rdata_25_7),
    .D(rdata_25_11),
    .CLK(clk_i_d) 
);
  DFF rdata_26_s4 (
    .Q(rdata_26_7),
    .D(rdata_26_11),
    .CLK(clk_i_d) 
);
  DFF rdata_27_s4 (
    .Q(rdata_27_7),
    .D(rdata_27_11),
    .CLK(clk_i_d) 
);
  DFF rdata_28_s4 (
    .Q(rdata_28_7),
    .D(rdata_28_11),
    .CLK(clk_i_d) 
);
  DFF rdata_29_s4 (
    .Q(rdata_29_7),
    .D(rdata_29_11),
    .CLK(clk_i_d) 
);
  DFF rdata_30_s4 (
    .Q(rdata_30_7),
    .D(rdata_30_11),
    .CLK(clk_i_d) 
);
  DFF rdata_31_s4 (
    .Q(rdata_31_7),
    .D(rdata_31_11),
    .CLK(clk_i_d) 
);
  DFFR rdata_0_s6 (
    .Q(rdata_0_12),
    .D(n3984_3),
    .CLK(clk_i_d),
    .RESET(rdata_0_17) 
);
  INV rdata_0_s10 (
    .O(rdata_0_17),
    .I(\main_req.stb ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_boot_rom */
module neorv32_gpio (
  clk_i_d,
  n4_6,
  \iodev_req[4].stb ,
  \mtimecmp_we[0]_1_4 ,
  \mtimecmp_we[0]_0_6 ,
  n1442_10,
  \iodev_req[1].rw ,
  \iodev_req[1].data ,
  \iodev_req[1].addr ,
  \iodev_rsp[4].ack ,
  n96_5,
  \iodev_rsp[4].data ,
  gpio_o_d,
  firq
)
;
input clk_i_d;
input n4_6;
input \iodev_req[4].stb ;
input \mtimecmp_we[0]_1_4 ;
input \mtimecmp_we[0]_0_6 ;
input n1442_10;
input \iodev_req[1].rw ;
input [5:0] \iodev_req[1].data ;
input [4:2] \iodev_req[1].addr ;
output \iodev_rsp[4].ack ;
output n96_5;
output [5:0] \iodev_rsp[4].data ;
output [5:0] gpio_o_d;
output [8:8] firq;
wire n36_17;
wire n36_18;
wire n37_17;
wire n37_18;
wire n38_17;
wire n38_18;
wire n39_17;
wire n39_18;
wire n40_17;
wire n40_18;
wire n41_17;
wire n41_18;
wire n78_4;
wire n84_4;
wire n90_4;
wire irq_pend_5_8;
wire irq_pend_4_8;
wire irq_pend_3_8;
wire irq_pend_2_8;
wire irq_pend_1_8;
wire irq_pend_0_8;
wire n280_8;
wire n281_8;
wire n282_8;
wire n283_8;
wire n284_8;
wire n285_8;
wire n107_7;
wire n106_7;
wire n105_7;
wire n104_7;
wire n103_7;
wire n102_7;
wire firq_8_3;
wire n113_8;
wire n112_8;
wire n111_8;
wire n110_8;
wire n109_8;
wire n108_8;
wire n107_10;
wire n96_7;
wire n108_10;
wire n109_10;
wire n110_10;
wire n111_10;
wire n112_10;
wire n113_11;
wire n36_20;
wire n37_20;
wire n38_20;
wire n39_20;
wire n40_20;
wire n41_20;
wire [5:0] irq_typ;
wire [5:0] irq_pol;
wire [5:0] irq_en;
wire [5:0] irq_clrn;
wire [5:0] irq_pend;
wire VCC;
wire GND;
  LUT3 n36_s13 (
    .F(n36_17),
    .I0(irq_typ[5]),
    .I1(irq_pol[5]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n36_s13.INIT=8'hCA;
  LUT3 n36_s14 (
    .F(n36_18),
    .I0(irq_en[5]),
    .I1(irq_pend[5]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n36_s14.INIT=8'hCA;
  LUT3 n37_s13 (
    .F(n37_17),
    .I0(irq_typ[4]),
    .I1(irq_pol[4]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n37_s13.INIT=8'hCA;
  LUT3 n37_s14 (
    .F(n37_18),
    .I0(irq_en[4]),
    .I1(irq_pend[4]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n37_s14.INIT=8'hCA;
  LUT3 n38_s13 (
    .F(n38_17),
    .I0(irq_typ[3]),
    .I1(irq_pol[3]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n38_s13.INIT=8'hCA;
  LUT3 n38_s14 (
    .F(n38_18),
    .I0(irq_en[3]),
    .I1(irq_pend[3]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n38_s14.INIT=8'hCA;
  LUT3 n39_s13 (
    .F(n39_17),
    .I0(irq_typ[2]),
    .I1(irq_pol[2]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n39_s13.INIT=8'hCA;
  LUT3 n39_s14 (
    .F(n39_18),
    .I0(irq_en[2]),
    .I1(irq_pend[2]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n39_s14.INIT=8'hCA;
  LUT3 n40_s13 (
    .F(n40_17),
    .I0(irq_typ[1]),
    .I1(irq_pol[1]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n40_s13.INIT=8'hCA;
  LUT3 n40_s14 (
    .F(n40_18),
    .I0(irq_en[1]),
    .I1(irq_pend[1]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n40_s14.INIT=8'hCA;
  LUT3 n41_s13 (
    .F(n41_17),
    .I0(irq_typ[0]),
    .I1(irq_pol[0]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n41_s13.INIT=8'hCA;
  LUT3 n41_s14 (
    .F(n41_18),
    .I0(irq_en[0]),
    .I1(irq_pend[0]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n41_s14.INIT=8'hCA;
  LUT3 firq_8_s (
    .F(firq[8]),
    .I0(irq_pend[5]),
    .I1(irq_pend[4]),
    .I2(firq_8_3) 
);
defparam firq_8_s.INIT=8'hEF;
  LUT4 n78_s1 (
    .F(n78_4),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\mtimecmp_we[0]_1_4 ),
    .I3(\iodev_req[4].stb ) 
);
defparam n78_s1.INIT=16'h1000;
  LUT4 n84_s1 (
    .F(n84_4),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\mtimecmp_we[0]_0_6 ),
    .I3(\iodev_req[4].stb ) 
);
defparam n84_s1.INIT=16'h4000;
  LUT4 n90_s1 (
    .F(n90_4),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\mtimecmp_we[0]_1_4 ),
    .I3(\iodev_req[4].stb ) 
);
defparam n90_s1.INIT=16'h4000;
  LUT4 irq_pend_5_s3 (
    .F(irq_pend_5_8),
    .I0(irq_pol[5]),
    .I1(irq_typ[5]),
    .I2(irq_clrn[5]),
    .I3(irq_en[5]) 
);
defparam irq_pend_5_s3.INIT=16'h1FFF;
  LUT4 irq_pend_4_s3 (
    .F(irq_pend_4_8),
    .I0(irq_pol[4]),
    .I1(irq_typ[4]),
    .I2(irq_clrn[4]),
    .I3(irq_en[4]) 
);
defparam irq_pend_4_s3.INIT=16'h1FFF;
  LUT4 irq_pend_3_s3 (
    .F(irq_pend_3_8),
    .I0(irq_pol[3]),
    .I1(irq_typ[3]),
    .I2(irq_clrn[3]),
    .I3(irq_en[3]) 
);
defparam irq_pend_3_s3.INIT=16'h1FFF;
  LUT4 irq_pend_2_s3 (
    .F(irq_pend_2_8),
    .I0(irq_pol[2]),
    .I1(irq_typ[2]),
    .I2(irq_clrn[2]),
    .I3(irq_en[2]) 
);
defparam irq_pend_2_s3.INIT=16'h1FFF;
  LUT4 irq_pend_1_s3 (
    .F(irq_pend_1_8),
    .I0(irq_pol[1]),
    .I1(irq_typ[1]),
    .I2(irq_clrn[1]),
    .I3(irq_en[1]) 
);
defparam irq_pend_1_s3.INIT=16'h1FFF;
  LUT4 irq_pend_0_s3 (
    .F(irq_pend_0_8),
    .I0(irq_pol[0]),
    .I1(irq_typ[0]),
    .I2(irq_clrn[0]),
    .I3(irq_en[0]) 
);
defparam irq_pend_0_s3.INIT=16'h1FFF;
  LUT3 n280_s3 (
    .F(n280_8),
    .I0(irq_typ[0]),
    .I1(irq_pol[0]),
    .I2(irq_en[0]) 
);
defparam n280_s3.INIT=8'h10;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(irq_typ[1]),
    .I1(irq_pol[1]),
    .I2(irq_en[1]) 
);
defparam n281_s3.INIT=8'h10;
  LUT3 n282_s3 (
    .F(n282_8),
    .I0(irq_typ[2]),
    .I1(irq_pol[2]),
    .I2(irq_en[2]) 
);
defparam n282_s3.INIT=8'h10;
  LUT3 n283_s3 (
    .F(n283_8),
    .I0(irq_typ[3]),
    .I1(irq_pol[3]),
    .I2(irq_en[3]) 
);
defparam n283_s3.INIT=8'h10;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(irq_typ[4]),
    .I1(irq_pol[4]),
    .I2(irq_en[4]) 
);
defparam n284_s3.INIT=8'h10;
  LUT3 n285_s3 (
    .F(n285_8),
    .I0(irq_typ[5]),
    .I1(irq_pol[5]),
    .I2(irq_en[5]) 
);
defparam n285_s3.INIT=8'h10;
  LUT2 n107_s2 (
    .F(n107_7),
    .I0(\iodev_req[1].data [0]),
    .I1(n107_10) 
);
defparam n107_s2.INIT=4'hB;
  LUT2 n106_s2 (
    .F(n106_7),
    .I0(\iodev_req[1].data [1]),
    .I1(n107_10) 
);
defparam n106_s2.INIT=4'hB;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(\iodev_req[1].data [2]),
    .I1(n107_10) 
);
defparam n105_s2.INIT=4'hB;
  LUT2 n104_s2 (
    .F(n104_7),
    .I0(\iodev_req[1].data [3]),
    .I1(n107_10) 
);
defparam n104_s2.INIT=4'hB;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(\iodev_req[1].data [4]),
    .I1(n107_10) 
);
defparam n103_s2.INIT=4'hB;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(\iodev_req[1].data [5]),
    .I1(n107_10) 
);
defparam n102_s2.INIT=4'hB;
  LUT4 firq_8_s0 (
    .F(firq_8_3),
    .I0(irq_pend[3]),
    .I1(irq_pend[2]),
    .I2(irq_pend[1]),
    .I3(irq_pend[0]) 
);
defparam firq_8_s0.INIT=16'h0001;
  LUT2 n96_s2 (
    .F(n96_5),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]) 
);
defparam n96_s2.INIT=4'h8;
  LUT4 n113_s3 (
    .F(n113_8),
    .I0(gpio_o_d[0]),
    .I1(n1442_10),
    .I2(n41_20),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n113_s3.INIT=16'h0F77;
  LUT4 n112_s3 (
    .F(n112_8),
    .I0(gpio_o_d[1]),
    .I1(n1442_10),
    .I2(n40_20),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n112_s3.INIT=16'h0F77;
  LUT4 n111_s3 (
    .F(n111_8),
    .I0(gpio_o_d[2]),
    .I1(n1442_10),
    .I2(n39_20),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n111_s3.INIT=16'h0F77;
  LUT4 n110_s3 (
    .F(n110_8),
    .I0(gpio_o_d[3]),
    .I1(n1442_10),
    .I2(n38_20),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n110_s3.INIT=16'h0F77;
  LUT4 n109_s3 (
    .F(n109_8),
    .I0(gpio_o_d[4]),
    .I1(n1442_10),
    .I2(n37_20),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n109_s3.INIT=16'h0F77;
  LUT4 n108_s3 (
    .F(n108_8),
    .I0(gpio_o_d[5]),
    .I1(n1442_10),
    .I2(n36_20),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n108_s3.INIT=16'h0F77;
  LUT4 n107_s4 (
    .F(n107_10),
    .I0(\mtimecmp_we[0]_1_4 ),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [4]),
    .I3(\iodev_req[4].stb ) 
);
defparam n107_s4.INIT=16'h8000;
  LUT4 n96_s3 (
    .F(n96_7),
    .I0(\mtimecmp_we[0]_0_6 ),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [4]),
    .I3(\iodev_req[4].stb ) 
);
defparam n96_s3.INIT=16'h8000;
  LUT3 n108_s4 (
    .F(n108_10),
    .I0(n108_8),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[4].stb ) 
);
defparam n108_s4.INIT=8'h10;
  LUT3 n109_s4 (
    .F(n109_10),
    .I0(n109_8),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[4].stb ) 
);
defparam n109_s4.INIT=8'h10;
  LUT3 n110_s4 (
    .F(n110_10),
    .I0(n110_8),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[4].stb ) 
);
defparam n110_s4.INIT=8'h10;
  LUT3 n111_s4 (
    .F(n111_10),
    .I0(n111_8),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[4].stb ) 
);
defparam n111_s4.INIT=8'h10;
  LUT3 n112_s4 (
    .F(n112_10),
    .I0(n112_8),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[4].stb ) 
);
defparam n112_s4.INIT=8'h10;
  LUT3 n113_s5 (
    .F(n113_11),
    .I0(n113_8),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[4].stb ) 
);
defparam n113_s5.INIT=8'h10;
  DFFC \bus_rsp_o.data_5_s0  (
    .Q(\iodev_rsp[4].data [5]),
    .D(n108_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_4_s0  (
    .Q(\iodev_rsp[4].data [4]),
    .D(n109_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_3_s0  (
    .Q(\iodev_rsp[4].data [3]),
    .D(n110_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_2_s0  (
    .Q(\iodev_rsp[4].data [2]),
    .D(n111_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_1_s0  (
    .Q(\iodev_rsp[4].data [1]),
    .D(n112_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_0_s0  (
    .Q(\iodev_rsp[4].data [0]),
    .D(n113_11),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE port_out_5_s0 (
    .Q(gpio_o_d[5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(n78_4),
    .CLEAR(n4_6) 
);
  DFFCE port_out_4_s0 (
    .Q(gpio_o_d[4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(n78_4),
    .CLEAR(n4_6) 
);
  DFFCE port_out_3_s0 (
    .Q(gpio_o_d[3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(n78_4),
    .CLEAR(n4_6) 
);
  DFFCE port_out_2_s0 (
    .Q(gpio_o_d[2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(n78_4),
    .CLEAR(n4_6) 
);
  DFFCE port_out_1_s0 (
    .Q(gpio_o_d[1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(n78_4),
    .CLEAR(n4_6) 
);
  DFFCE port_out_0_s0 (
    .Q(gpio_o_d[0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(n78_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_typ_5_s0 (
    .Q(irq_typ[5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(n84_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_typ_4_s0 (
    .Q(irq_typ[4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(n84_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_typ_3_s0 (
    .Q(irq_typ[3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(n84_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_typ_2_s0 (
    .Q(irq_typ[2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(n84_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_typ_1_s0 (
    .Q(irq_typ[1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(n84_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_typ_0_s0 (
    .Q(irq_typ[0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(n84_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_pol_5_s0 (
    .Q(irq_pol[5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(n90_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_pol_4_s0 (
    .Q(irq_pol[4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(n90_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_pol_3_s0 (
    .Q(irq_pol[3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(n90_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_pol_2_s0 (
    .Q(irq_pol[2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(n90_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_pol_1_s0 (
    .Q(irq_pol[1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(n90_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_pol_0_s0 (
    .Q(irq_pol[0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(n90_4),
    .CLEAR(n4_6) 
);
  DFFCE irq_en_5_s0 (
    .Q(irq_en[5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(n96_7),
    .CLEAR(n4_6) 
);
  DFFCE irq_en_4_s0 (
    .Q(irq_en[4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(n96_7),
    .CLEAR(n4_6) 
);
  DFFCE irq_en_3_s0 (
    .Q(irq_en[3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(n96_7),
    .CLEAR(n4_6) 
);
  DFFCE irq_en_2_s0 (
    .Q(irq_en[2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(n96_7),
    .CLEAR(n4_6) 
);
  DFFCE irq_en_1_s0 (
    .Q(irq_en[1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(n96_7),
    .CLEAR(n4_6) 
);
  DFFCE irq_en_0_s0 (
    .Q(irq_en[0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(n96_7),
    .CLEAR(n4_6) 
);
  DFFC irq_clrn_5_s0 (
    .Q(irq_clrn[5]),
    .D(n102_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC irq_clrn_4_s0 (
    .Q(irq_clrn[4]),
    .D(n103_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC irq_clrn_3_s0 (
    .Q(irq_clrn[3]),
    .D(n104_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC irq_clrn_2_s0 (
    .Q(irq_clrn[2]),
    .D(n105_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC irq_clrn_1_s0 (
    .Q(irq_clrn[1]),
    .D(n106_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC irq_clrn_0_s0 (
    .Q(irq_clrn[0]),
    .D(n107_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.ack_s0  (
    .Q(\iodev_rsp[4].ack ),
    .D(\iodev_req[4].stb ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE irq_pend_5_s1 (
    .Q(irq_pend[5]),
    .D(n285_8),
    .CLK(clk_i_d),
    .CE(irq_pend_5_8),
    .CLEAR(n4_6) 
);
defparam irq_pend_5_s1.INIT=1'b0;
  DFFCE irq_pend_4_s1 (
    .Q(irq_pend[4]),
    .D(n284_8),
    .CLK(clk_i_d),
    .CE(irq_pend_4_8),
    .CLEAR(n4_6) 
);
defparam irq_pend_4_s1.INIT=1'b0;
  DFFCE irq_pend_3_s1 (
    .Q(irq_pend[3]),
    .D(n283_8),
    .CLK(clk_i_d),
    .CE(irq_pend_3_8),
    .CLEAR(n4_6) 
);
defparam irq_pend_3_s1.INIT=1'b0;
  DFFCE irq_pend_2_s1 (
    .Q(irq_pend[2]),
    .D(n282_8),
    .CLK(clk_i_d),
    .CE(irq_pend_2_8),
    .CLEAR(n4_6) 
);
defparam irq_pend_2_s1.INIT=1'b0;
  DFFCE irq_pend_1_s1 (
    .Q(irq_pend[1]),
    .D(n281_8),
    .CLK(clk_i_d),
    .CE(irq_pend_1_8),
    .CLEAR(n4_6) 
);
defparam irq_pend_1_s1.INIT=1'b0;
  DFFCE irq_pend_0_s1 (
    .Q(irq_pend[0]),
    .D(n280_8),
    .CLK(clk_i_d),
    .CE(irq_pend_0_8),
    .CLEAR(n4_6) 
);
defparam irq_pend_0_s1.INIT=1'b0;
  MUX2_LUT5 n36_s12 (
    .O(n36_20),
    .I0(n36_17),
    .I1(n36_18),
    .S0(\iodev_req[1].addr [3]) 
);
  MUX2_LUT5 n37_s12 (
    .O(n37_20),
    .I0(n37_17),
    .I1(n37_18),
    .S0(\iodev_req[1].addr [3]) 
);
  MUX2_LUT5 n38_s12 (
    .O(n38_20),
    .I0(n38_17),
    .I1(n38_18),
    .S0(\iodev_req[1].addr [3]) 
);
  MUX2_LUT5 n39_s12 (
    .O(n39_20),
    .I0(n39_17),
    .I1(n39_18),
    .S0(\iodev_req[1].addr [3]) 
);
  MUX2_LUT5 n40_s12 (
    .O(n40_20),
    .I0(n40_17),
    .I1(n40_18),
    .S0(\iodev_req[1].addr [3]) 
);
  MUX2_LUT5 n41_s12 (
    .O(n41_20),
    .I0(n41_17),
    .I1(n41_18),
    .S0(\iodev_req[1].addr [3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_gpio */
module neorv32_prim_cnt_1 (
  clk_i_d,
  n4_6,
  \iodev_req[1].rw ,
  n517_9,
  \iodev_req[1].data ,
  \iodev_req[1].addr ,
  count
)
;
input clk_i_d;
input n4_6;
input \iodev_req[1].rw ;
input n517_9;
input [31:0] \iodev_req[1].data ;
input [2:2] \iodev_req[1].addr ;
output [63:0] count;
wire n6_3;
wire n7_3;
wire n8_3;
wire n9_3;
wire n10_3;
wire n11_3;
wire n12_3;
wire n13_3;
wire n14_3;
wire n15_3;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n24_3;
wire n25_3;
wire n26_3;
wire n27_3;
wire n28_3;
wire n29_3;
wire n30_3;
wire n31_3;
wire n32_3;
wire n33_3;
wire n34_3;
wire n35_3;
wire n36_3;
wire n37_3;
wire n38_3;
wire n39_3;
wire n40_3;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire n47_3;
wire n48_3;
wire n49_3;
wire n50_3;
wire n51_3;
wire n52_3;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n58_3;
wire n59_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_3;
wire n68_3;
wire n69_3;
wire inc_lo_31_8;
wire n6_4;
wire n7_4;
wire n8_4;
wire n9_4;
wire n11_4;
wire n12_4;
wire n13_4;
wire n14_4;
wire n15_4;
wire n16_4;
wire n17_4;
wire n18_4;
wire n19_4;
wire n20_4;
wire n22_4;
wire n23_4;
wire n25_4;
wire n26_4;
wire n27_4;
wire n28_4;
wire n29_4;
wire n30_4;
wire n31_4;
wire n32_4;
wire n33_4;
wire n35_4;
wire n38_4;
wire n39_4;
wire n40_4;
wire n41_4;
wire n42_4;
wire n43_4;
wire n44_4;
wire n45_4;
wire n46_4;
wire n47_4;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n55_4;
wire n56_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n62_4;
wire n64_4;
wire n65_4;
wire n66_4;
wire n68_4;
wire n6_6;
wire n7_6;
wire n9_5;
wire n12_5;
wire n13_5;
wire n14_5;
wire n17_5;
wire n21_5;
wire n22_5;
wire n38_6;
wire n42_6;
wire n43_5;
wire n44_5;
wire n48_5;
wire n50_5;
wire n50_6;
wire n54_5;
wire n57_5;
wire n61_5;
wire n63_5;
wire n13_7;
wire n13_9;
wire n34_6;
wire n42_8;
wire n61_7;
wire n63_7;
wire n67_6;
wire n21_7;
wire n7_8;
wire n10_6;
wire n54_7;
wire n6_8;
wire n38_8;
wire n57_7;
wire [0:0] carry;
wire VCC;
wire GND;
  LUT3 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(\iodev_req[1].data [31]),
    .I2(n6_8) 
);
defparam n6_s0.INIT=8'hCA;
  LUT4 n7_s0 (
    .F(n7_3),
    .I0(\iodev_req[1].data [30]),
    .I1(count[30]),
    .I2(n7_4),
    .I3(n6_8) 
);
defparam n7_s0.INIT=16'hAA3C;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(n8_4),
    .I1(\iodev_req[1].data [29]),
    .I2(n6_8) 
);
defparam n8_s0.INIT=8'hCA;
  LUT4 n9_s0 (
    .F(n9_3),
    .I0(\iodev_req[1].data [28]),
    .I1(count[28]),
    .I2(n9_4),
    .I3(n6_8) 
);
defparam n9_s0.INIT=16'hAA3C;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(\iodev_req[1].data [27]),
    .I1(count[27]),
    .I2(n10_6),
    .I3(n6_8) 
);
defparam n10_s0.INIT=16'hAA3C;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(n11_4),
    .I1(\iodev_req[1].data [26]),
    .I2(n6_8) 
);
defparam n11_s0.INIT=8'hCA;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(n12_4),
    .I1(\iodev_req[1].data [25]),
    .I2(n6_8) 
);
defparam n12_s0.INIT=8'hCA;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(n13_4),
    .I1(\iodev_req[1].data [24]),
    .I2(n6_8) 
);
defparam n13_s0.INIT=8'hCA;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(n14_4),
    .I1(\iodev_req[1].data [23]),
    .I2(n6_8) 
);
defparam n14_s0.INIT=8'hCA;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(n15_4),
    .I1(\iodev_req[1].data [22]),
    .I2(n6_8) 
);
defparam n15_s0.INIT=8'hCA;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(\iodev_req[1].data [21]),
    .I2(n6_8) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(\iodev_req[1].data [20]),
    .I1(count[20]),
    .I2(n17_4),
    .I3(n6_8) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(\iodev_req[1].data [19]),
    .I2(n6_8) 
);
defparam n18_s0.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(\iodev_req[1].data [18]),
    .I2(n6_8) 
);
defparam n19_s0.INIT=8'hCA;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(\iodev_req[1].data [17]),
    .I2(n6_8) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(\iodev_req[1].data [16]),
    .I1(count[16]),
    .I2(n21_7),
    .I3(n6_8) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(\iodev_req[1].data [15]),
    .I1(count[15]),
    .I2(n22_4),
    .I3(n6_8) 
);
defparam n22_s0.INIT=16'hAA3C;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(\iodev_req[1].data [14]),
    .I2(n6_8) 
);
defparam n23_s0.INIT=8'hCA;
  LUT4 n24_s0 (
    .F(n24_3),
    .I0(\iodev_req[1].data [13]),
    .I1(count[13]),
    .I2(n21_5),
    .I3(n6_8) 
);
defparam n24_s0.INIT=16'hAA3C;
  LUT4 n25_s0 (
    .F(n25_3),
    .I0(\iodev_req[1].data [12]),
    .I1(count[12]),
    .I2(n25_4),
    .I3(n6_8) 
);
defparam n25_s0.INIT=16'hAA3C;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(n26_4),
    .I1(\iodev_req[1].data [11]),
    .I2(n6_8) 
);
defparam n26_s0.INIT=8'hCA;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(n27_4),
    .I1(\iodev_req[1].data [10]),
    .I2(n6_8) 
);
defparam n27_s0.INIT=8'hCA;
  LUT4 n28_s0 (
    .F(n28_3),
    .I0(\iodev_req[1].data [9]),
    .I1(count[9]),
    .I2(n28_4),
    .I3(n6_8) 
);
defparam n28_s0.INIT=16'hAA3C;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(n29_4),
    .I1(\iodev_req[1].data [8]),
    .I2(n6_8) 
);
defparam n29_s0.INIT=8'hCA;
  LUT4 n30_s0 (
    .F(n30_3),
    .I0(\iodev_req[1].data [7]),
    .I1(count[7]),
    .I2(n30_4),
    .I3(n6_8) 
);
defparam n30_s0.INIT=16'hAA3C;
  LUT3 n31_s0 (
    .F(n31_3),
    .I0(n31_4),
    .I1(\iodev_req[1].data [6]),
    .I2(n6_8) 
);
defparam n31_s0.INIT=8'hCA;
  LUT3 n32_s0 (
    .F(n32_3),
    .I0(n32_4),
    .I1(\iodev_req[1].data [5]),
    .I2(n6_8) 
);
defparam n32_s0.INIT=8'hCA;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(\iodev_req[1].data [4]),
    .I1(count[4]),
    .I2(n33_4),
    .I3(n6_8) 
);
defparam n33_s0.INIT=16'hAA3C;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(n34_6),
    .I1(\iodev_req[1].data [3]),
    .I2(n6_8) 
);
defparam n34_s0.INIT=8'hCA;
  LUT4 n35_s0 (
    .F(n35_3),
    .I0(\iodev_req[1].data [2]),
    .I1(count[2]),
    .I2(n35_4),
    .I3(n6_8) 
);
defparam n35_s0.INIT=16'hAA3C;
  LUT4 n36_s0 (
    .F(n36_3),
    .I0(\iodev_req[1].data [1]),
    .I1(count[1]),
    .I2(count[0]),
    .I3(n6_8) 
);
defparam n36_s0.INIT=16'hAA3C;
  LUT3 n37_s0 (
    .F(n37_3),
    .I0(\iodev_req[1].data [0]),
    .I1(count[0]),
    .I2(n6_8) 
);
defparam n37_s0.INIT=8'hA3;
  LUT3 n38_s0 (
    .F(n38_3),
    .I0(n38_4),
    .I1(\iodev_req[1].data [31]),
    .I2(n38_8) 
);
defparam n38_s0.INIT=8'hCA;
  LUT3 n39_s0 (
    .F(n39_3),
    .I0(n39_4),
    .I1(\iodev_req[1].data [30]),
    .I2(n38_8) 
);
defparam n39_s0.INIT=8'hCA;
  LUT3 n40_s0 (
    .F(n40_3),
    .I0(n40_4),
    .I1(\iodev_req[1].data [29]),
    .I2(n38_8) 
);
defparam n40_s0.INIT=8'hCA;
  LUT3 n41_s0 (
    .F(n41_3),
    .I0(n41_4),
    .I1(\iodev_req[1].data [28]),
    .I2(n38_8) 
);
defparam n41_s0.INIT=8'hCA;
  LUT4 n42_s0 (
    .F(n42_3),
    .I0(\iodev_req[1].data [27]),
    .I1(count[59]),
    .I2(n42_4),
    .I3(n38_8) 
);
defparam n42_s0.INIT=16'hAA3C;
  LUT4 n43_s0 (
    .F(n43_3),
    .I0(\iodev_req[1].data [26]),
    .I1(count[58]),
    .I2(n43_4),
    .I3(n38_8) 
);
defparam n43_s0.INIT=16'hAA3C;
  LUT4 n44_s0 (
    .F(n44_3),
    .I0(\iodev_req[1].data [25]),
    .I1(count[57]),
    .I2(n44_4),
    .I3(n38_8) 
);
defparam n44_s0.INIT=16'hAA3C;
  LUT4 n45_s0 (
    .F(n45_3),
    .I0(\iodev_req[1].data [24]),
    .I1(count[56]),
    .I2(n45_4),
    .I3(n38_8) 
);
defparam n45_s0.INIT=16'hAA3C;
  LUT4 n46_s0 (
    .F(n46_3),
    .I0(\iodev_req[1].data [23]),
    .I1(count[55]),
    .I2(n46_4),
    .I3(n38_8) 
);
defparam n46_s0.INIT=16'hAA3C;
  LUT3 n47_s0 (
    .F(n47_3),
    .I0(n47_4),
    .I1(\iodev_req[1].data [22]),
    .I2(n38_8) 
);
defparam n47_s0.INIT=8'hCA;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(n48_4),
    .I1(\iodev_req[1].data [21]),
    .I2(n38_8) 
);
defparam n48_s0.INIT=8'hCA;
  LUT3 n49_s0 (
    .F(n49_3),
    .I0(n49_4),
    .I1(\iodev_req[1].data [20]),
    .I2(n38_8) 
);
defparam n49_s0.INIT=8'hCA;
  LUT3 n50_s0 (
    .F(n50_3),
    .I0(n50_4),
    .I1(\iodev_req[1].data [19]),
    .I2(n38_8) 
);
defparam n50_s0.INIT=8'hCA;
  LUT3 n51_s0 (
    .F(n51_3),
    .I0(n51_4),
    .I1(\iodev_req[1].data [18]),
    .I2(n38_8) 
);
defparam n51_s0.INIT=8'hCA;
  LUT3 n52_s0 (
    .F(n52_3),
    .I0(n52_4),
    .I1(\iodev_req[1].data [17]),
    .I2(n38_8) 
);
defparam n52_s0.INIT=8'hCA;
  LUT3 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(\iodev_req[1].data [16]),
    .I2(n38_8) 
);
defparam n53_s0.INIT=8'hCA;
  LUT4 n54_s0 (
    .F(n54_3),
    .I0(\iodev_req[1].data [15]),
    .I1(count[47]),
    .I2(n54_7),
    .I3(n38_8) 
);
defparam n54_s0.INIT=16'hAA3C;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(n55_4),
    .I1(\iodev_req[1].data [14]),
    .I2(n38_8) 
);
defparam n55_s0.INIT=8'hCA;
  LUT3 n56_s0 (
    .F(n56_3),
    .I0(n56_4),
    .I1(\iodev_req[1].data [13]),
    .I2(n38_8) 
);
defparam n56_s0.INIT=8'hCA;
  LUT4 n57_s0 (
    .F(n57_3),
    .I0(\iodev_req[1].data [12]),
    .I1(count[44]),
    .I2(n57_7),
    .I3(n38_8) 
);
defparam n57_s0.INIT=16'hAA3C;
  LUT4 n58_s0 (
    .F(n58_3),
    .I0(\iodev_req[1].data [11]),
    .I1(count[43]),
    .I2(n58_4),
    .I3(n38_8) 
);
defparam n58_s0.INIT=16'hAA3C;
  LUT3 n59_s0 (
    .F(n59_3),
    .I0(n59_4),
    .I1(\iodev_req[1].data [10]),
    .I2(n38_8) 
);
defparam n59_s0.INIT=8'hCA;
  LUT3 n60_s0 (
    .F(n60_3),
    .I0(n60_4),
    .I1(\iodev_req[1].data [9]),
    .I2(n38_8) 
);
defparam n60_s0.INIT=8'hCA;
  LUT4 n61_s0 (
    .F(n61_3),
    .I0(\iodev_req[1].data [8]),
    .I1(count[40]),
    .I2(n61_7),
    .I3(n38_8) 
);
defparam n61_s0.INIT=16'hAA3C;
  LUT3 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(\iodev_req[1].data [7]),
    .I2(n38_8) 
);
defparam n62_s0.INIT=8'hCA;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(\iodev_req[1].data [6]),
    .I1(count[38]),
    .I2(n63_7),
    .I3(n38_8) 
);
defparam n63_s0.INIT=16'hAA3C;
  LUT3 n64_s0 (
    .F(n64_3),
    .I0(n64_4),
    .I1(\iodev_req[1].data [5]),
    .I2(n38_8) 
);
defparam n64_s0.INIT=8'hCA;
  LUT3 n65_s0 (
    .F(n65_3),
    .I0(n65_4),
    .I1(\iodev_req[1].data [4]),
    .I2(n38_8) 
);
defparam n65_s0.INIT=8'hCA;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(\iodev_req[1].data [3]),
    .I1(count[35]),
    .I2(n66_4),
    .I3(n38_8) 
);
defparam n66_s0.INIT=16'hAA3C;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(n67_6),
    .I1(\iodev_req[1].data [2]),
    .I2(n38_8) 
);
defparam n67_s0.INIT=8'hCA;
  LUT4 n68_s0 (
    .F(n68_3),
    .I0(\iodev_req[1].data [1]),
    .I1(count[33]),
    .I2(n68_4),
    .I3(n38_8) 
);
defparam n68_s0.INIT=16'hAA3C;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(\iodev_req[1].data [0]),
    .I1(count[32]),
    .I2(carry[0]),
    .I3(n38_8) 
);
defparam n69_s0.INIT=16'hAA3C;
  LUT3 inc_lo_31_s3 (
    .F(inc_lo_31_8),
    .I0(count[31]),
    .I1(count[30]),
    .I2(n7_4) 
);
defparam inc_lo_31_s3.INIT=8'h80;
  LUT3 n6_s1 (
    .F(n6_4),
    .I0(n21_7),
    .I1(n6_6),
    .I2(count[31]) 
);
defparam n6_s1.INIT=8'h78;
  LUT4 n7_s1 (
    .F(n7_4),
    .I0(count[29]),
    .I1(n21_7),
    .I2(n7_8),
    .I3(n7_6) 
);
defparam n7_s1.INIT=16'h8000;
  LUT4 n8_s1 (
    .F(n8_4),
    .I0(n21_7),
    .I1(n7_8),
    .I2(n7_6),
    .I3(count[29]) 
);
defparam n8_s1.INIT=16'h7F80;
  LUT4 n9_s1 (
    .F(n9_4),
    .I0(count[27]),
    .I1(n21_7),
    .I2(n9_5),
    .I3(n7_6) 
);
defparam n9_s1.INIT=16'h8000;
  LUT4 n11_s1 (
    .F(n11_4),
    .I0(count[25]),
    .I1(n21_7),
    .I2(n7_6),
    .I3(count[26]) 
);
defparam n11_s1.INIT=16'h7F80;
  LUT4 n12_s1 (
    .F(n12_4),
    .I0(n12_5),
    .I1(n7_6),
    .I2(n21_5),
    .I3(count[25]) 
);
defparam n12_s1.INIT=16'h7F80;
  LUT4 n13_s1 (
    .F(n13_4),
    .I0(n21_5),
    .I1(n13_5),
    .I2(n13_9),
    .I3(count[24]) 
);
defparam n13_s1.INIT=16'h7F80;
  LUT3 n14_s1 (
    .F(n14_4),
    .I0(n21_7),
    .I1(n14_5),
    .I2(count[23]) 
);
defparam n14_s1.INIT=8'h78;
  LUT4 n15_s1 (
    .F(n15_4),
    .I0(count[21]),
    .I1(n21_7),
    .I2(n13_5),
    .I3(count[22]) 
);
defparam n15_s1.INIT=16'h7F80;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(n21_7),
    .I1(n13_5),
    .I2(count[21]) 
);
defparam n16_s1.INIT=8'h78;
  LUT4 n17_s1 (
    .F(n17_4),
    .I0(count[19]),
    .I1(count[15]),
    .I2(n17_5),
    .I3(n22_4) 
);
defparam n17_s1.INIT=16'h8000;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(n21_7),
    .I1(n17_5),
    .I2(count[19]) 
);
defparam n18_s1.INIT=8'h78;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(count[17]),
    .I1(count[16]),
    .I2(n21_7),
    .I3(count[18]) 
);
defparam n19_s1.INIT=16'h7F80;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(count[16]),
    .I1(n21_7),
    .I2(count[17]) 
);
defparam n20_s1.INIT=8'h78;
  LUT4 n22_s1 (
    .F(n22_4),
    .I0(count[14]),
    .I1(count[13]),
    .I2(n22_5),
    .I3(n28_4) 
);
defparam n22_s1.INIT=16'h8000;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(count[13]),
    .I1(n21_5),
    .I2(count[14]) 
);
defparam n23_s1.INIT=8'h78;
  LUT4 n25_s1 (
    .F(n25_4),
    .I0(count[11]),
    .I1(count[10]),
    .I2(count[9]),
    .I3(n28_4) 
);
defparam n25_s1.INIT=16'h8000;
  LUT4 n26_s1 (
    .F(n26_4),
    .I0(count[10]),
    .I1(count[9]),
    .I2(n28_4),
    .I3(count[11]) 
);
defparam n26_s1.INIT=16'h7F80;
  LUT3 n27_s1 (
    .F(n27_4),
    .I0(count[9]),
    .I1(n28_4),
    .I2(count[10]) 
);
defparam n27_s1.INIT=8'h78;
  LUT3 n28_s1 (
    .F(n28_4),
    .I0(count[8]),
    .I1(count[7]),
    .I2(n30_4) 
);
defparam n28_s1.INIT=8'h80;
  LUT3 n29_s1 (
    .F(n29_4),
    .I0(count[7]),
    .I1(n30_4),
    .I2(count[8]) 
);
defparam n29_s1.INIT=8'h78;
  LUT4 n30_s1 (
    .F(n30_4),
    .I0(count[6]),
    .I1(count[5]),
    .I2(count[4]),
    .I3(n33_4) 
);
defparam n30_s1.INIT=16'h8000;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(count[5]),
    .I1(count[4]),
    .I2(n33_4),
    .I3(count[6]) 
);
defparam n31_s1.INIT=16'h7F80;
  LUT3 n32_s1 (
    .F(n32_4),
    .I0(count[4]),
    .I1(n33_4),
    .I2(count[5]) 
);
defparam n32_s1.INIT=8'h78;
  LUT4 n33_s1 (
    .F(n33_4),
    .I0(count[3]),
    .I1(count[2]),
    .I2(count[1]),
    .I3(count[0]) 
);
defparam n33_s1.INIT=16'h8000;
  LUT2 n35_s1 (
    .F(n35_4),
    .I0(count[1]),
    .I1(count[0]) 
);
defparam n35_s1.INIT=4'h8;
  LUT4 n38_s1 (
    .F(n38_4),
    .I0(count[62]),
    .I1(n38_6),
    .I2(n42_4),
    .I3(count[63]) 
);
defparam n38_s1.INIT=16'h7F80;
  LUT3 n39_s1 (
    .F(n39_4),
    .I0(n38_6),
    .I1(n42_4),
    .I2(count[62]) 
);
defparam n39_s1.INIT=8'h78;
  LUT4 n40_s1 (
    .F(n40_4),
    .I0(count[60]),
    .I1(count[59]),
    .I2(n42_4),
    .I3(count[61]) 
);
defparam n40_s1.INIT=16'h7F80;
  LUT3 n41_s1 (
    .F(n41_4),
    .I0(count[59]),
    .I1(n42_4),
    .I2(count[60]) 
);
defparam n41_s1.INIT=8'h78;
  LUT4 n42_s1 (
    .F(n42_4),
    .I0(count[58]),
    .I1(n54_7),
    .I2(n42_8),
    .I3(n42_6) 
);
defparam n42_s1.INIT=16'h8000;
  LUT4 n43_s1 (
    .F(n43_4),
    .I0(n43_5),
    .I1(n42_8),
    .I2(n42_6),
    .I3(n57_7) 
);
defparam n43_s1.INIT=16'h8000;
  LUT4 n44_s1 (
    .F(n44_4),
    .I0(n43_5),
    .I1(n44_5),
    .I2(n42_6),
    .I3(n57_7) 
);
defparam n44_s1.INIT=16'h8000;
  LUT4 n45_s1 (
    .F(n45_4),
    .I0(count[55]),
    .I1(count[54]),
    .I2(n54_7),
    .I3(n42_6) 
);
defparam n45_s1.INIT=16'h8000;
  LUT4 n46_s1 (
    .F(n46_4),
    .I0(count[54]),
    .I1(n43_5),
    .I2(n42_6),
    .I3(n57_7) 
);
defparam n46_s1.INIT=16'h8000;
  LUT3 n47_s1 (
    .F(n47_4),
    .I0(n54_7),
    .I1(n42_6),
    .I2(count[54]) 
);
defparam n47_s1.INIT=8'h78;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(count[52]),
    .I1(n54_7),
    .I2(n48_5),
    .I3(count[53]) 
);
defparam n48_s1.INIT=16'h7F80;
  LUT3 n49_s1 (
    .F(n49_4),
    .I0(n54_7),
    .I1(n48_5),
    .I2(count[52]) 
);
defparam n49_s1.INIT=8'h78;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(n50_5),
    .I1(n57_7),
    .I2(n50_6),
    .I3(count[51]) 
);
defparam n50_s1.INIT=16'h7F80;
  LUT3 n51_s1 (
    .F(n51_4),
    .I0(n54_7),
    .I1(n50_5),
    .I2(count[50]) 
);
defparam n51_s1.INIT=8'h78;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(count[48]),
    .I1(count[47]),
    .I2(n54_7),
    .I3(count[49]) 
);
defparam n52_s1.INIT=16'h7F80;
  LUT3 n53_s1 (
    .F(n53_4),
    .I0(count[47]),
    .I1(n54_7),
    .I2(count[48]) 
);
defparam n53_s1.INIT=8'h78;
  LUT4 n55_s1 (
    .F(n55_4),
    .I0(count[45]),
    .I1(count[44]),
    .I2(n57_7),
    .I3(count[46]) 
);
defparam n55_s1.INIT=16'h7F80;
  LUT3 n56_s1 (
    .F(n56_4),
    .I0(count[44]),
    .I1(n54_5),
    .I2(count[45]) 
);
defparam n56_s1.INIT=8'h78;
  LUT4 n58_s1 (
    .F(n58_4),
    .I0(count[42]),
    .I1(count[41]),
    .I2(count[40]),
    .I3(n61_7) 
);
defparam n58_s1.INIT=16'h8000;
  LUT4 n59_s1 (
    .F(n59_4),
    .I0(count[41]),
    .I1(count[40]),
    .I2(n61_7),
    .I3(count[42]) 
);
defparam n59_s1.INIT=16'h7F80;
  LUT3 n60_s1 (
    .F(n60_4),
    .I0(count[40]),
    .I1(n61_7),
    .I2(count[41]) 
);
defparam n60_s1.INIT=8'h78;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(count[38]),
    .I1(n63_7),
    .I2(count[39]) 
);
defparam n62_s1.INIT=8'h78;
  LUT4 n64_s1 (
    .F(n64_4),
    .I0(count[36]),
    .I1(count[35]),
    .I2(n66_4),
    .I3(count[37]) 
);
defparam n64_s1.INIT=16'h7F80;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(count[35]),
    .I1(n66_4),
    .I2(count[36]) 
);
defparam n65_s1.INIT=8'h78;
  LUT4 n66_s1 (
    .F(n66_4),
    .I0(count[34]),
    .I1(count[33]),
    .I2(count[32]),
    .I3(carry[0]) 
);
defparam n66_s1.INIT=16'h8000;
  LUT2 n68_s1 (
    .F(n68_4),
    .I0(count[32]),
    .I1(carry[0]) 
);
defparam n68_s1.INIT=4'h8;
  LUT4 n6_s3 (
    .F(n6_6),
    .I0(count[30]),
    .I1(count[29]),
    .I2(n7_8),
    .I3(n7_6) 
);
defparam n6_s3.INIT=16'h8000;
  LUT3 n7_s3 (
    .F(n7_6),
    .I0(count[24]),
    .I1(count[23]),
    .I2(n14_5) 
);
defparam n7_s3.INIT=8'h80;
  LUT2 n9_s2 (
    .F(n9_5),
    .I0(count[26]),
    .I1(count[25]) 
);
defparam n9_s2.INIT=4'h8;
  LUT3 n12_s2 (
    .F(n12_5),
    .I0(count[15]),
    .I1(count[14]),
    .I2(count[13]) 
);
defparam n12_s2.INIT=8'h80;
  LUT3 n13_s2 (
    .F(n13_5),
    .I0(count[20]),
    .I1(count[19]),
    .I2(n17_5) 
);
defparam n13_s2.INIT=8'h80;
  LUT4 n14_s2 (
    .F(n14_5),
    .I0(count[20]),
    .I1(count[19]),
    .I2(n17_5),
    .I3(n13_7) 
);
defparam n14_s2.INIT=16'h8000;
  LUT3 n17_s2 (
    .F(n17_5),
    .I0(count[18]),
    .I1(count[17]),
    .I2(count[16]) 
);
defparam n17_s2.INIT=8'h80;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(count[8]),
    .I1(count[7]),
    .I2(n22_5),
    .I3(n30_4) 
);
defparam n21_s2.INIT=16'h8000;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(count[12]),
    .I1(count[11]),
    .I2(count[10]),
    .I3(count[9]) 
);
defparam n22_s2.INIT=16'h8000;
  LUT3 n38_s3 (
    .F(n38_6),
    .I0(count[61]),
    .I1(count[60]),
    .I2(count[59]) 
);
defparam n38_s3.INIT=8'h80;
  LUT3 n42_s3 (
    .F(n42_6),
    .I0(count[53]),
    .I1(count[52]),
    .I2(n48_5) 
);
defparam n42_s3.INIT=8'h80;
  LUT3 n43_s2 (
    .F(n43_5),
    .I0(count[46]),
    .I1(count[45]),
    .I2(count[44]) 
);
defparam n43_s2.INIT=8'h80;
  LUT3 n44_s2 (
    .F(n44_5),
    .I0(count[56]),
    .I1(count[55]),
    .I2(count[54]) 
);
defparam n44_s2.INIT=8'h80;
  LUT3 n48_s2 (
    .F(n48_5),
    .I0(count[51]),
    .I1(count[50]),
    .I2(n50_5) 
);
defparam n48_s2.INIT=8'h80;
  LUT3 n50_s2 (
    .F(n50_5),
    .I0(count[49]),
    .I1(count[48]),
    .I2(count[47]) 
);
defparam n50_s2.INIT=8'h80;
  LUT4 n50_s3 (
    .F(n50_6),
    .I0(count[50]),
    .I1(count[46]),
    .I2(count[45]),
    .I3(count[44]) 
);
defparam n50_s3.INIT=16'h8000;
  LUT4 n54_s2 (
    .F(n54_5),
    .I0(n57_5),
    .I1(n66_4),
    .I2(n63_5),
    .I3(n61_5) 
);
defparam n54_s2.INIT=16'h8000;
  LUT4 n57_s2 (
    .F(n57_5),
    .I0(count[43]),
    .I1(count[42]),
    .I2(count[41]),
    .I3(count[40]) 
);
defparam n57_s2.INIT=16'h8000;
  LUT2 n61_s2 (
    .F(n61_5),
    .I0(count[39]),
    .I1(count[38]) 
);
defparam n61_s2.INIT=4'h8;
  LUT3 n63_s2 (
    .F(n63_5),
    .I0(count[37]),
    .I1(count[36]),
    .I2(count[35]) 
);
defparam n63_s2.INIT=8'h80;
  LUT2 n13_s4 (
    .F(n13_7),
    .I0(count[22]),
    .I1(count[21]) 
);
defparam n13_s4.INIT=4'h8;
  LUT4 n13_s5 (
    .F(n13_9),
    .I0(count[23]),
    .I1(n12_5),
    .I2(count[22]),
    .I3(count[21]) 
);
defparam n13_s5.INIT=16'h8000;
  LUT4 n34_s2 (
    .F(n34_6),
    .I0(count[2]),
    .I1(count[1]),
    .I2(count[0]),
    .I3(count[3]) 
);
defparam n34_s2.INIT=16'h7F80;
  LUT4 n42_s4 (
    .F(n42_8),
    .I0(count[57]),
    .I1(count[56]),
    .I2(count[55]),
    .I3(count[54]) 
);
defparam n42_s4.INIT=16'h8000;
  LUT3 n61_s3 (
    .F(n61_7),
    .I0(n63_7),
    .I1(count[39]),
    .I2(count[38]) 
);
defparam n61_s3.INIT=8'h80;
  LUT4 n63_s3 (
    .F(n63_7),
    .I0(n66_4),
    .I1(count[37]),
    .I2(count[36]),
    .I3(count[35]) 
);
defparam n63_s3.INIT=16'h8000;
  LUT4 n67_s2 (
    .F(n67_6),
    .I0(count[33]),
    .I1(count[32]),
    .I2(carry[0]),
    .I3(count[34]) 
);
defparam n67_s2.INIT=16'h7F80;
  LUT4 n21_s3 (
    .F(n21_7),
    .I0(count[15]),
    .I1(count[14]),
    .I2(count[13]),
    .I3(n21_5) 
);
defparam n21_s3.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_8),
    .I0(count[28]),
    .I1(count[27]),
    .I2(count[26]),
    .I3(count[25]) 
);
defparam n7_s4.INIT=16'h8000;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(n21_7),
    .I1(count[26]),
    .I2(count[25]),
    .I3(n7_6) 
);
defparam n10_s2.INIT=16'h8000;
  LUT4 n54_s3 (
    .F(n54_7),
    .I0(count[46]),
    .I1(count[45]),
    .I2(count[44]),
    .I3(n54_5) 
);
defparam n54_s3.INIT=16'h8000;
  LUT3 n6_s4 (
    .F(n6_8),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].rw ),
    .I2(n517_9) 
);
defparam n6_s4.INIT=8'h40;
  LUT3 n38_s4 (
    .F(n38_8),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [2]),
    .I2(n517_9) 
);
defparam n38_s4.INIT=8'h80;
  LUT4 n57_s3 (
    .F(n57_7),
    .I0(n57_5),
    .I1(n63_7),
    .I2(count[39]),
    .I3(count[38]) 
);
defparam n57_s3.INIT=16'h8000;
  DFFC count_62_s0 (
    .Q(count[62]),
    .D(n39_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_61_s0 (
    .Q(count[61]),
    .D(n40_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_60_s0 (
    .Q(count[60]),
    .D(n41_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_59_s0 (
    .Q(count[59]),
    .D(n42_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_58_s0 (
    .Q(count[58]),
    .D(n43_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_57_s0 (
    .Q(count[57]),
    .D(n44_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_56_s0 (
    .Q(count[56]),
    .D(n45_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_55_s0 (
    .Q(count[55]),
    .D(n46_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_54_s0 (
    .Q(count[54]),
    .D(n47_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_53_s0 (
    .Q(count[53]),
    .D(n48_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_52_s0 (
    .Q(count[52]),
    .D(n49_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_51_s0 (
    .Q(count[51]),
    .D(n50_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_50_s0 (
    .Q(count[50]),
    .D(n51_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_49_s0 (
    .Q(count[49]),
    .D(n52_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_48_s0 (
    .Q(count[48]),
    .D(n53_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_47_s0 (
    .Q(count[47]),
    .D(n54_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_46_s0 (
    .Q(count[46]),
    .D(n55_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_45_s0 (
    .Q(count[45]),
    .D(n56_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_44_s0 (
    .Q(count[44]),
    .D(n57_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_43_s0 (
    .Q(count[43]),
    .D(n58_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_42_s0 (
    .Q(count[42]),
    .D(n59_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_41_s0 (
    .Q(count[41]),
    .D(n60_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_40_s0 (
    .Q(count[40]),
    .D(n61_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_39_s0 (
    .Q(count[39]),
    .D(n62_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_38_s0 (
    .Q(count[38]),
    .D(n63_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_37_s0 (
    .Q(count[37]),
    .D(n64_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_36_s0 (
    .Q(count[36]),
    .D(n65_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_35_s0 (
    .Q(count[35]),
    .D(n66_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_34_s0 (
    .Q(count[34]),
    .D(n67_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_33_s0 (
    .Q(count[33]),
    .D(n68_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_32_s0 (
    .Q(count[32]),
    .D(n69_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_31_s0 (
    .Q(count[31]),
    .D(n6_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_30_s0 (
    .Q(count[30]),
    .D(n7_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_29_s0 (
    .Q(count[29]),
    .D(n8_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_28_s0 (
    .Q(count[28]),
    .D(n9_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_27_s0 (
    .Q(count[27]),
    .D(n10_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_26_s0 (
    .Q(count[26]),
    .D(n11_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_25_s0 (
    .Q(count[25]),
    .D(n12_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_24_s0 (
    .Q(count[24]),
    .D(n13_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_23_s0 (
    .Q(count[23]),
    .D(n14_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_22_s0 (
    .Q(count[22]),
    .D(n15_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_21_s0 (
    .Q(count[21]),
    .D(n16_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_20_s0 (
    .Q(count[20]),
    .D(n17_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_19_s0 (
    .Q(count[19]),
    .D(n18_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_18_s0 (
    .Q(count[18]),
    .D(n19_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_17_s0 (
    .Q(count[17]),
    .D(n20_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_16_s0 (
    .Q(count[16]),
    .D(n21_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_15_s0 (
    .Q(count[15]),
    .D(n22_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_14_s0 (
    .Q(count[14]),
    .D(n23_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_13_s0 (
    .Q(count[13]),
    .D(n24_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_12_s0 (
    .Q(count[12]),
    .D(n25_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_11_s0 (
    .Q(count[11]),
    .D(n26_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_10_s0 (
    .Q(count[10]),
    .D(n27_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_9_s0 (
    .Q(count[9]),
    .D(n28_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_8_s0 (
    .Q(count[8]),
    .D(n29_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_7_s0 (
    .Q(count[7]),
    .D(n30_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_6_s0 (
    .Q(count[6]),
    .D(n31_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_5_s0 (
    .Q(count[5]),
    .D(n32_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_4_s0 (
    .Q(count[4]),
    .D(n33_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_3_s0 (
    .Q(count[3]),
    .D(n34_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_2_s0 (
    .Q(count[2]),
    .D(n35_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_1_s0 (
    .Q(count[1]),
    .D(n36_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_0_s0 (
    .Q(count[0]),
    .D(n37_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC carry_0_s0 (
    .Q(carry[0]),
    .D(inc_lo_31_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC count_63_s0 (
    .Q(count[63]),
    .D(n38_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_cnt_1 */
module neorv32_clint_mtimecmp (
  clk_i_d,
  n4_6,
  \iodev_req[1].data ,
  \mtimecmp_we[0] ,
  count,
  mtimecmp_q,
  mtime_irq
)
;
input clk_i_d;
input n4_6;
input [31:0] \iodev_req[1].data ;
input [1:0] \mtimecmp_we[0] ;
input [63:0] count;
output [63:0] mtimecmp_q;
output [0:0] mtime_irq;
wire n202_3;
wire n200_7;
wire cmp_lo_ge;
wire cmp_lo_gt_65_SUM;
wire cmp_lo_gt_68;
wire cmp_lo_gt_66_SUM;
wire cmp_lo_gt_70;
wire cmp_lo_gt_67_SUM;
wire cmp_lo_gt_72;
wire cmp_lo_gt_68_SUM;
wire cmp_lo_gt_74;
wire cmp_lo_gt_69_SUM;
wire cmp_lo_gt_76;
wire cmp_lo_gt_70_SUM;
wire cmp_lo_gt_78;
wire cmp_lo_gt_71_SUM;
wire cmp_lo_gt_80;
wire cmp_lo_gt_72_SUM;
wire cmp_lo_gt_82;
wire cmp_lo_gt_73_SUM;
wire cmp_lo_gt_84;
wire cmp_lo_gt_74_SUM;
wire cmp_lo_gt_86;
wire cmp_lo_gt_75_SUM;
wire cmp_lo_gt_88;
wire cmp_lo_gt_76_SUM;
wire cmp_lo_gt_90;
wire cmp_lo_gt_77_SUM;
wire cmp_lo_gt_92;
wire cmp_lo_gt_78_SUM;
wire cmp_lo_gt_94;
wire cmp_lo_gt_79_SUM;
wire cmp_lo_gt_96;
wire cmp_lo_gt_80_SUM;
wire cmp_lo_gt_98;
wire cmp_lo_gt_81_SUM;
wire cmp_lo_gt_100;
wire cmp_lo_gt_82_SUM;
wire cmp_lo_gt_102;
wire cmp_lo_gt_83_SUM;
wire cmp_lo_gt_104;
wire cmp_lo_gt_84_SUM;
wire cmp_lo_gt_106;
wire cmp_lo_gt_85_SUM;
wire cmp_lo_gt_108;
wire cmp_lo_gt_86_SUM;
wire cmp_lo_gt_110;
wire cmp_lo_gt_87_SUM;
wire cmp_lo_gt_112;
wire cmp_lo_gt_88_SUM;
wire cmp_lo_gt_114;
wire cmp_lo_gt_89_SUM;
wire cmp_lo_gt_116;
wire cmp_lo_gt_90_SUM;
wire cmp_lo_gt_118;
wire cmp_lo_gt_91_SUM;
wire cmp_lo_gt_120;
wire cmp_lo_gt_92_SUM;
wire cmp_lo_gt_122;
wire cmp_lo_gt_93_SUM;
wire cmp_lo_gt_124;
wire cmp_lo_gt_94_SUM;
wire cmp_lo_gt_126;
wire cmp_lo_gt_95_SUM;
wire cmp_lo_gt_128;
wire cmp_hi_gt_65_SUM;
wire cmp_hi_gt_68;
wire cmp_hi_gt_66_SUM;
wire cmp_hi_gt_70;
wire cmp_hi_gt_67_SUM;
wire cmp_hi_gt_72;
wire cmp_hi_gt_68_SUM;
wire cmp_hi_gt_74;
wire cmp_hi_gt_69_SUM;
wire cmp_hi_gt_76;
wire cmp_hi_gt_70_SUM;
wire cmp_hi_gt_78;
wire cmp_hi_gt_71_SUM;
wire cmp_hi_gt_80;
wire cmp_hi_gt_72_SUM;
wire cmp_hi_gt_82;
wire cmp_hi_gt_73_SUM;
wire cmp_hi_gt_84;
wire cmp_hi_gt_74_SUM;
wire cmp_hi_gt_86;
wire cmp_hi_gt_75_SUM;
wire cmp_hi_gt_88;
wire cmp_hi_gt_76_SUM;
wire cmp_hi_gt_90;
wire cmp_hi_gt_77_SUM;
wire cmp_hi_gt_92;
wire cmp_hi_gt_78_SUM;
wire cmp_hi_gt_94;
wire cmp_hi_gt_79_SUM;
wire cmp_hi_gt_96;
wire cmp_hi_gt_80_SUM;
wire cmp_hi_gt_98;
wire cmp_hi_gt_81_SUM;
wire cmp_hi_gt_100;
wire cmp_hi_gt_82_SUM;
wire cmp_hi_gt_102;
wire cmp_hi_gt_83_SUM;
wire cmp_hi_gt_104;
wire cmp_hi_gt_84_SUM;
wire cmp_hi_gt_106;
wire cmp_hi_gt_85_SUM;
wire cmp_hi_gt_108;
wire cmp_hi_gt_86_SUM;
wire cmp_hi_gt_110;
wire cmp_hi_gt_87_SUM;
wire cmp_hi_gt_112;
wire cmp_hi_gt_88_SUM;
wire cmp_hi_gt_114;
wire cmp_hi_gt_89_SUM;
wire cmp_hi_gt_116;
wire cmp_hi_gt_90_SUM;
wire cmp_hi_gt_118;
wire cmp_hi_gt_91_SUM;
wire cmp_hi_gt_120;
wire cmp_hi_gt_92_SUM;
wire cmp_hi_gt_122;
wire cmp_hi_gt_93_SUM;
wire cmp_hi_gt_124;
wire cmp_hi_gt_94_SUM;
wire cmp_hi_gt_126;
wire cmp_hi_gt_95_SUM;
wire cmp_hi_gt_128;
wire cmp_hi_gt_96_SUM;
wire cmp_hi_gt;
wire n205_1_SUM;
wire n205_3;
wire n206_1_SUM;
wire n206_3;
wire n207_1_SUM;
wire n207_3;
wire n208_1_SUM;
wire n208_3;
wire n209_1_SUM;
wire n209_3;
wire n210_1_SUM;
wire n210_3;
wire n211_1_SUM;
wire n211_3;
wire n212_1_SUM;
wire n212_3;
wire n213_1_SUM;
wire n213_3;
wire n214_1_SUM;
wire n214_3;
wire n215_1_SUM;
wire n215_3;
wire n216_1_SUM;
wire n216_3;
wire n217_1_SUM;
wire n217_3;
wire n218_1_SUM;
wire n218_3;
wire n219_1_SUM;
wire n219_3;
wire n220_1_SUM;
wire n220_3;
wire n221_1_SUM;
wire n221_3;
wire n222_1_SUM;
wire n222_3;
wire n223_1_SUM;
wire n223_3;
wire n224_1_SUM;
wire n224_3;
wire n225_1_SUM;
wire n225_3;
wire n226_1_SUM;
wire n226_3;
wire n227_1_SUM;
wire n227_3;
wire n228_1_SUM;
wire n228_3;
wire n229_1_SUM;
wire n229_3;
wire n230_1_SUM;
wire n230_3;
wire n231_1_SUM;
wire n231_3;
wire n232_1_SUM;
wire n232_3;
wire n233_1_SUM;
wire n233_3;
wire n234_1_SUM;
wire n234_3;
wire n235_1_SUM;
wire n235_3;
wire n241_1_SUM;
wire n241_3;
wire n242_1_SUM;
wire n242_3;
wire n243_1_SUM;
wire n243_3;
wire n244_1_SUM;
wire n244_3;
wire n245_1_SUM;
wire n245_3;
wire n246_1_SUM;
wire n246_3;
wire n247_1_SUM;
wire n247_3;
wire n248_1_SUM;
wire n248_3;
wire n249_1_SUM;
wire n249_3;
wire n250_1_SUM;
wire n250_3;
wire n251_1_SUM;
wire n251_3;
wire n252_1_SUM;
wire n252_3;
wire n253_1_SUM;
wire n253_3;
wire n254_1_SUM;
wire n254_3;
wire n255_1_SUM;
wire n255_3;
wire n256_1_SUM;
wire n256_3;
wire n257_1_SUM;
wire n257_3;
wire n258_1_SUM;
wire n258_3;
wire n259_1_SUM;
wire n259_3;
wire n260_1_SUM;
wire n260_3;
wire n261_1_SUM;
wire n261_3;
wire n262_1_SUM;
wire n262_3;
wire n263_1_SUM;
wire n263_3;
wire n264_1_SUM;
wire n264_3;
wire n265_1_SUM;
wire n265_3;
wire n266_1_SUM;
wire n266_3;
wire n267_1_SUM;
wire n267_3;
wire n268_1_SUM;
wire n268_3;
wire n269_1_SUM;
wire n269_3;
wire n270_1_SUM;
wire n270_3;
wire n271_1_SUM;
wire n271_3;
wire n272_1_SUM;
wire n272_3;
wire VCC;
wire GND;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n272_3),
    .I1(cmp_lo_ge),
    .I2(cmp_hi_gt) 
);
defparam n202_s0.INIT=8'hF4;
  LUT4 n200_s1 (
    .F(n200_7),
    .I0(count[31]),
    .I1(cmp_lo_gt_128),
    .I2(mtimecmp_q[31]),
    .I3(n235_3) 
);
defparam n200_s1.INIT=16'h8EAF;
  DFFCE mtimecmp_q_62_s0 (
    .Q(mtimecmp_q[62]),
    .D(\iodev_req[1].data [30]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_61_s0 (
    .Q(mtimecmp_q[61]),
    .D(\iodev_req[1].data [29]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_60_s0 (
    .Q(mtimecmp_q[60]),
    .D(\iodev_req[1].data [28]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_59_s0 (
    .Q(mtimecmp_q[59]),
    .D(\iodev_req[1].data [27]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_58_s0 (
    .Q(mtimecmp_q[58]),
    .D(\iodev_req[1].data [26]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_57_s0 (
    .Q(mtimecmp_q[57]),
    .D(\iodev_req[1].data [25]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_56_s0 (
    .Q(mtimecmp_q[56]),
    .D(\iodev_req[1].data [24]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_55_s0 (
    .Q(mtimecmp_q[55]),
    .D(\iodev_req[1].data [23]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_54_s0 (
    .Q(mtimecmp_q[54]),
    .D(\iodev_req[1].data [22]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_53_s0 (
    .Q(mtimecmp_q[53]),
    .D(\iodev_req[1].data [21]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_52_s0 (
    .Q(mtimecmp_q[52]),
    .D(\iodev_req[1].data [20]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_51_s0 (
    .Q(mtimecmp_q[51]),
    .D(\iodev_req[1].data [19]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_50_s0 (
    .Q(mtimecmp_q[50]),
    .D(\iodev_req[1].data [18]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_49_s0 (
    .Q(mtimecmp_q[49]),
    .D(\iodev_req[1].data [17]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_48_s0 (
    .Q(mtimecmp_q[48]),
    .D(\iodev_req[1].data [16]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_47_s0 (
    .Q(mtimecmp_q[47]),
    .D(\iodev_req[1].data [15]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_46_s0 (
    .Q(mtimecmp_q[46]),
    .D(\iodev_req[1].data [14]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_45_s0 (
    .Q(mtimecmp_q[45]),
    .D(\iodev_req[1].data [13]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_44_s0 (
    .Q(mtimecmp_q[44]),
    .D(\iodev_req[1].data [12]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_43_s0 (
    .Q(mtimecmp_q[43]),
    .D(\iodev_req[1].data [11]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_42_s0 (
    .Q(mtimecmp_q[42]),
    .D(\iodev_req[1].data [10]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_41_s0 (
    .Q(mtimecmp_q[41]),
    .D(\iodev_req[1].data [9]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_40_s0 (
    .Q(mtimecmp_q[40]),
    .D(\iodev_req[1].data [8]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_39_s0 (
    .Q(mtimecmp_q[39]),
    .D(\iodev_req[1].data [7]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_38_s0 (
    .Q(mtimecmp_q[38]),
    .D(\iodev_req[1].data [6]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_37_s0 (
    .Q(mtimecmp_q[37]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_36_s0 (
    .Q(mtimecmp_q[36]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_35_s0 (
    .Q(mtimecmp_q[35]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_34_s0 (
    .Q(mtimecmp_q[34]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_33_s0 (
    .Q(mtimecmp_q[33]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_32_s0 (
    .Q(mtimecmp_q[32]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_31_s0 (
    .Q(mtimecmp_q[31]),
    .D(\iodev_req[1].data [31]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_30_s0 (
    .Q(mtimecmp_q[30]),
    .D(\iodev_req[1].data [30]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_29_s0 (
    .Q(mtimecmp_q[29]),
    .D(\iodev_req[1].data [29]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_28_s0 (
    .Q(mtimecmp_q[28]),
    .D(\iodev_req[1].data [28]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_27_s0 (
    .Q(mtimecmp_q[27]),
    .D(\iodev_req[1].data [27]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_26_s0 (
    .Q(mtimecmp_q[26]),
    .D(\iodev_req[1].data [26]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_25_s0 (
    .Q(mtimecmp_q[25]),
    .D(\iodev_req[1].data [25]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_24_s0 (
    .Q(mtimecmp_q[24]),
    .D(\iodev_req[1].data [24]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_23_s0 (
    .Q(mtimecmp_q[23]),
    .D(\iodev_req[1].data [23]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_22_s0 (
    .Q(mtimecmp_q[22]),
    .D(\iodev_req[1].data [22]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_21_s0 (
    .Q(mtimecmp_q[21]),
    .D(\iodev_req[1].data [21]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_20_s0 (
    .Q(mtimecmp_q[20]),
    .D(\iodev_req[1].data [20]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_19_s0 (
    .Q(mtimecmp_q[19]),
    .D(\iodev_req[1].data [19]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_18_s0 (
    .Q(mtimecmp_q[18]),
    .D(\iodev_req[1].data [18]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_17_s0 (
    .Q(mtimecmp_q[17]),
    .D(\iodev_req[1].data [17]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_16_s0 (
    .Q(mtimecmp_q[16]),
    .D(\iodev_req[1].data [16]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_15_s0 (
    .Q(mtimecmp_q[15]),
    .D(\iodev_req[1].data [15]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_14_s0 (
    .Q(mtimecmp_q[14]),
    .D(\iodev_req[1].data [14]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_13_s0 (
    .Q(mtimecmp_q[13]),
    .D(\iodev_req[1].data [13]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_12_s0 (
    .Q(mtimecmp_q[12]),
    .D(\iodev_req[1].data [12]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_11_s0 (
    .Q(mtimecmp_q[11]),
    .D(\iodev_req[1].data [11]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_10_s0 (
    .Q(mtimecmp_q[10]),
    .D(\iodev_req[1].data [10]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_9_s0 (
    .Q(mtimecmp_q[9]),
    .D(\iodev_req[1].data [9]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_8_s0 (
    .Q(mtimecmp_q[8]),
    .D(\iodev_req[1].data [8]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_7_s0 (
    .Q(mtimecmp_q[7]),
    .D(\iodev_req[1].data [7]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_6_s0 (
    .Q(mtimecmp_q[6]),
    .D(\iodev_req[1].data [6]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_5_s0 (
    .Q(mtimecmp_q[5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_4_s0 (
    .Q(mtimecmp_q[4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_3_s0 (
    .Q(mtimecmp_q[3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_2_s0 (
    .Q(mtimecmp_q[2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_1_s0 (
    .Q(mtimecmp_q[1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_0_s0 (
    .Q(mtimecmp_q[0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [0]),
    .CLEAR(n4_6) 
);
  DFFC cmp_lo_ge_s0 (
    .Q(cmp_lo_ge),
    .D(n200_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC mti_o_s0 (
    .Q(mtime_irq[0]),
    .D(n202_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE mtimecmp_q_63_s0 (
    .Q(mtimecmp_q[63]),
    .D(\iodev_req[1].data [31]),
    .CLK(clk_i_d),
    .CE(\mtimecmp_we[0] [1]),
    .CLEAR(n4_6) 
);
  ALU cmp_lo_gt_s64 (
    .SUM(cmp_lo_gt_65_SUM),
    .COUT(cmp_lo_gt_68),
    .I0(GND),
    .I1(mtimecmp_q[0]),
    .I3(GND),
    .CIN(count[0]) 
);
defparam cmp_lo_gt_s64.ALU_MODE=1;
  ALU cmp_lo_gt_s65 (
    .SUM(cmp_lo_gt_66_SUM),
    .COUT(cmp_lo_gt_70),
    .I0(count[1]),
    .I1(mtimecmp_q[1]),
    .I3(GND),
    .CIN(cmp_lo_gt_68) 
);
defparam cmp_lo_gt_s65.ALU_MODE=1;
  ALU cmp_lo_gt_s66 (
    .SUM(cmp_lo_gt_67_SUM),
    .COUT(cmp_lo_gt_72),
    .I0(count[2]),
    .I1(mtimecmp_q[2]),
    .I3(GND),
    .CIN(cmp_lo_gt_70) 
);
defparam cmp_lo_gt_s66.ALU_MODE=1;
  ALU cmp_lo_gt_s67 (
    .SUM(cmp_lo_gt_68_SUM),
    .COUT(cmp_lo_gt_74),
    .I0(count[3]),
    .I1(mtimecmp_q[3]),
    .I3(GND),
    .CIN(cmp_lo_gt_72) 
);
defparam cmp_lo_gt_s67.ALU_MODE=1;
  ALU cmp_lo_gt_s68 (
    .SUM(cmp_lo_gt_69_SUM),
    .COUT(cmp_lo_gt_76),
    .I0(count[4]),
    .I1(mtimecmp_q[4]),
    .I3(GND),
    .CIN(cmp_lo_gt_74) 
);
defparam cmp_lo_gt_s68.ALU_MODE=1;
  ALU cmp_lo_gt_s69 (
    .SUM(cmp_lo_gt_70_SUM),
    .COUT(cmp_lo_gt_78),
    .I0(count[5]),
    .I1(mtimecmp_q[5]),
    .I3(GND),
    .CIN(cmp_lo_gt_76) 
);
defparam cmp_lo_gt_s69.ALU_MODE=1;
  ALU cmp_lo_gt_s70 (
    .SUM(cmp_lo_gt_71_SUM),
    .COUT(cmp_lo_gt_80),
    .I0(count[6]),
    .I1(mtimecmp_q[6]),
    .I3(GND),
    .CIN(cmp_lo_gt_78) 
);
defparam cmp_lo_gt_s70.ALU_MODE=1;
  ALU cmp_lo_gt_s71 (
    .SUM(cmp_lo_gt_72_SUM),
    .COUT(cmp_lo_gt_82),
    .I0(count[7]),
    .I1(mtimecmp_q[7]),
    .I3(GND),
    .CIN(cmp_lo_gt_80) 
);
defparam cmp_lo_gt_s71.ALU_MODE=1;
  ALU cmp_lo_gt_s72 (
    .SUM(cmp_lo_gt_73_SUM),
    .COUT(cmp_lo_gt_84),
    .I0(count[8]),
    .I1(mtimecmp_q[8]),
    .I3(GND),
    .CIN(cmp_lo_gt_82) 
);
defparam cmp_lo_gt_s72.ALU_MODE=1;
  ALU cmp_lo_gt_s73 (
    .SUM(cmp_lo_gt_74_SUM),
    .COUT(cmp_lo_gt_86),
    .I0(count[9]),
    .I1(mtimecmp_q[9]),
    .I3(GND),
    .CIN(cmp_lo_gt_84) 
);
defparam cmp_lo_gt_s73.ALU_MODE=1;
  ALU cmp_lo_gt_s74 (
    .SUM(cmp_lo_gt_75_SUM),
    .COUT(cmp_lo_gt_88),
    .I0(count[10]),
    .I1(mtimecmp_q[10]),
    .I3(GND),
    .CIN(cmp_lo_gt_86) 
);
defparam cmp_lo_gt_s74.ALU_MODE=1;
  ALU cmp_lo_gt_s75 (
    .SUM(cmp_lo_gt_76_SUM),
    .COUT(cmp_lo_gt_90),
    .I0(count[11]),
    .I1(mtimecmp_q[11]),
    .I3(GND),
    .CIN(cmp_lo_gt_88) 
);
defparam cmp_lo_gt_s75.ALU_MODE=1;
  ALU cmp_lo_gt_s76 (
    .SUM(cmp_lo_gt_77_SUM),
    .COUT(cmp_lo_gt_92),
    .I0(count[12]),
    .I1(mtimecmp_q[12]),
    .I3(GND),
    .CIN(cmp_lo_gt_90) 
);
defparam cmp_lo_gt_s76.ALU_MODE=1;
  ALU cmp_lo_gt_s77 (
    .SUM(cmp_lo_gt_78_SUM),
    .COUT(cmp_lo_gt_94),
    .I0(count[13]),
    .I1(mtimecmp_q[13]),
    .I3(GND),
    .CIN(cmp_lo_gt_92) 
);
defparam cmp_lo_gt_s77.ALU_MODE=1;
  ALU cmp_lo_gt_s78 (
    .SUM(cmp_lo_gt_79_SUM),
    .COUT(cmp_lo_gt_96),
    .I0(count[14]),
    .I1(mtimecmp_q[14]),
    .I3(GND),
    .CIN(cmp_lo_gt_94) 
);
defparam cmp_lo_gt_s78.ALU_MODE=1;
  ALU cmp_lo_gt_s79 (
    .SUM(cmp_lo_gt_80_SUM),
    .COUT(cmp_lo_gt_98),
    .I0(count[15]),
    .I1(mtimecmp_q[15]),
    .I3(GND),
    .CIN(cmp_lo_gt_96) 
);
defparam cmp_lo_gt_s79.ALU_MODE=1;
  ALU cmp_lo_gt_s80 (
    .SUM(cmp_lo_gt_81_SUM),
    .COUT(cmp_lo_gt_100),
    .I0(count[16]),
    .I1(mtimecmp_q[16]),
    .I3(GND),
    .CIN(cmp_lo_gt_98) 
);
defparam cmp_lo_gt_s80.ALU_MODE=1;
  ALU cmp_lo_gt_s81 (
    .SUM(cmp_lo_gt_82_SUM),
    .COUT(cmp_lo_gt_102),
    .I0(count[17]),
    .I1(mtimecmp_q[17]),
    .I3(GND),
    .CIN(cmp_lo_gt_100) 
);
defparam cmp_lo_gt_s81.ALU_MODE=1;
  ALU cmp_lo_gt_s82 (
    .SUM(cmp_lo_gt_83_SUM),
    .COUT(cmp_lo_gt_104),
    .I0(count[18]),
    .I1(mtimecmp_q[18]),
    .I3(GND),
    .CIN(cmp_lo_gt_102) 
);
defparam cmp_lo_gt_s82.ALU_MODE=1;
  ALU cmp_lo_gt_s83 (
    .SUM(cmp_lo_gt_84_SUM),
    .COUT(cmp_lo_gt_106),
    .I0(count[19]),
    .I1(mtimecmp_q[19]),
    .I3(GND),
    .CIN(cmp_lo_gt_104) 
);
defparam cmp_lo_gt_s83.ALU_MODE=1;
  ALU cmp_lo_gt_s84 (
    .SUM(cmp_lo_gt_85_SUM),
    .COUT(cmp_lo_gt_108),
    .I0(count[20]),
    .I1(mtimecmp_q[20]),
    .I3(GND),
    .CIN(cmp_lo_gt_106) 
);
defparam cmp_lo_gt_s84.ALU_MODE=1;
  ALU cmp_lo_gt_s85 (
    .SUM(cmp_lo_gt_86_SUM),
    .COUT(cmp_lo_gt_110),
    .I0(count[21]),
    .I1(mtimecmp_q[21]),
    .I3(GND),
    .CIN(cmp_lo_gt_108) 
);
defparam cmp_lo_gt_s85.ALU_MODE=1;
  ALU cmp_lo_gt_s86 (
    .SUM(cmp_lo_gt_87_SUM),
    .COUT(cmp_lo_gt_112),
    .I0(count[22]),
    .I1(mtimecmp_q[22]),
    .I3(GND),
    .CIN(cmp_lo_gt_110) 
);
defparam cmp_lo_gt_s86.ALU_MODE=1;
  ALU cmp_lo_gt_s87 (
    .SUM(cmp_lo_gt_88_SUM),
    .COUT(cmp_lo_gt_114),
    .I0(count[23]),
    .I1(mtimecmp_q[23]),
    .I3(GND),
    .CIN(cmp_lo_gt_112) 
);
defparam cmp_lo_gt_s87.ALU_MODE=1;
  ALU cmp_lo_gt_s88 (
    .SUM(cmp_lo_gt_89_SUM),
    .COUT(cmp_lo_gt_116),
    .I0(count[24]),
    .I1(mtimecmp_q[24]),
    .I3(GND),
    .CIN(cmp_lo_gt_114) 
);
defparam cmp_lo_gt_s88.ALU_MODE=1;
  ALU cmp_lo_gt_s89 (
    .SUM(cmp_lo_gt_90_SUM),
    .COUT(cmp_lo_gt_118),
    .I0(count[25]),
    .I1(mtimecmp_q[25]),
    .I3(GND),
    .CIN(cmp_lo_gt_116) 
);
defparam cmp_lo_gt_s89.ALU_MODE=1;
  ALU cmp_lo_gt_s90 (
    .SUM(cmp_lo_gt_91_SUM),
    .COUT(cmp_lo_gt_120),
    .I0(count[26]),
    .I1(mtimecmp_q[26]),
    .I3(GND),
    .CIN(cmp_lo_gt_118) 
);
defparam cmp_lo_gt_s90.ALU_MODE=1;
  ALU cmp_lo_gt_s91 (
    .SUM(cmp_lo_gt_92_SUM),
    .COUT(cmp_lo_gt_122),
    .I0(count[27]),
    .I1(mtimecmp_q[27]),
    .I3(GND),
    .CIN(cmp_lo_gt_120) 
);
defparam cmp_lo_gt_s91.ALU_MODE=1;
  ALU cmp_lo_gt_s92 (
    .SUM(cmp_lo_gt_93_SUM),
    .COUT(cmp_lo_gt_124),
    .I0(count[28]),
    .I1(mtimecmp_q[28]),
    .I3(GND),
    .CIN(cmp_lo_gt_122) 
);
defparam cmp_lo_gt_s92.ALU_MODE=1;
  ALU cmp_lo_gt_s93 (
    .SUM(cmp_lo_gt_94_SUM),
    .COUT(cmp_lo_gt_126),
    .I0(count[29]),
    .I1(mtimecmp_q[29]),
    .I3(GND),
    .CIN(cmp_lo_gt_124) 
);
defparam cmp_lo_gt_s93.ALU_MODE=1;
  ALU cmp_lo_gt_s94 (
    .SUM(cmp_lo_gt_95_SUM),
    .COUT(cmp_lo_gt_128),
    .I0(count[30]),
    .I1(mtimecmp_q[30]),
    .I3(GND),
    .CIN(cmp_lo_gt_126) 
);
defparam cmp_lo_gt_s94.ALU_MODE=1;
  ALU cmp_hi_gt_s64 (
    .SUM(cmp_hi_gt_65_SUM),
    .COUT(cmp_hi_gt_68),
    .I0(GND),
    .I1(mtimecmp_q[32]),
    .I3(GND),
    .CIN(count[32]) 
);
defparam cmp_hi_gt_s64.ALU_MODE=1;
  ALU cmp_hi_gt_s65 (
    .SUM(cmp_hi_gt_66_SUM),
    .COUT(cmp_hi_gt_70),
    .I0(count[33]),
    .I1(mtimecmp_q[33]),
    .I3(GND),
    .CIN(cmp_hi_gt_68) 
);
defparam cmp_hi_gt_s65.ALU_MODE=1;
  ALU cmp_hi_gt_s66 (
    .SUM(cmp_hi_gt_67_SUM),
    .COUT(cmp_hi_gt_72),
    .I0(count[34]),
    .I1(mtimecmp_q[34]),
    .I3(GND),
    .CIN(cmp_hi_gt_70) 
);
defparam cmp_hi_gt_s66.ALU_MODE=1;
  ALU cmp_hi_gt_s67 (
    .SUM(cmp_hi_gt_68_SUM),
    .COUT(cmp_hi_gt_74),
    .I0(count[35]),
    .I1(mtimecmp_q[35]),
    .I3(GND),
    .CIN(cmp_hi_gt_72) 
);
defparam cmp_hi_gt_s67.ALU_MODE=1;
  ALU cmp_hi_gt_s68 (
    .SUM(cmp_hi_gt_69_SUM),
    .COUT(cmp_hi_gt_76),
    .I0(count[36]),
    .I1(mtimecmp_q[36]),
    .I3(GND),
    .CIN(cmp_hi_gt_74) 
);
defparam cmp_hi_gt_s68.ALU_MODE=1;
  ALU cmp_hi_gt_s69 (
    .SUM(cmp_hi_gt_70_SUM),
    .COUT(cmp_hi_gt_78),
    .I0(count[37]),
    .I1(mtimecmp_q[37]),
    .I3(GND),
    .CIN(cmp_hi_gt_76) 
);
defparam cmp_hi_gt_s69.ALU_MODE=1;
  ALU cmp_hi_gt_s70 (
    .SUM(cmp_hi_gt_71_SUM),
    .COUT(cmp_hi_gt_80),
    .I0(count[38]),
    .I1(mtimecmp_q[38]),
    .I3(GND),
    .CIN(cmp_hi_gt_78) 
);
defparam cmp_hi_gt_s70.ALU_MODE=1;
  ALU cmp_hi_gt_s71 (
    .SUM(cmp_hi_gt_72_SUM),
    .COUT(cmp_hi_gt_82),
    .I0(count[39]),
    .I1(mtimecmp_q[39]),
    .I3(GND),
    .CIN(cmp_hi_gt_80) 
);
defparam cmp_hi_gt_s71.ALU_MODE=1;
  ALU cmp_hi_gt_s72 (
    .SUM(cmp_hi_gt_73_SUM),
    .COUT(cmp_hi_gt_84),
    .I0(count[40]),
    .I1(mtimecmp_q[40]),
    .I3(GND),
    .CIN(cmp_hi_gt_82) 
);
defparam cmp_hi_gt_s72.ALU_MODE=1;
  ALU cmp_hi_gt_s73 (
    .SUM(cmp_hi_gt_74_SUM),
    .COUT(cmp_hi_gt_86),
    .I0(count[41]),
    .I1(mtimecmp_q[41]),
    .I3(GND),
    .CIN(cmp_hi_gt_84) 
);
defparam cmp_hi_gt_s73.ALU_MODE=1;
  ALU cmp_hi_gt_s74 (
    .SUM(cmp_hi_gt_75_SUM),
    .COUT(cmp_hi_gt_88),
    .I0(count[42]),
    .I1(mtimecmp_q[42]),
    .I3(GND),
    .CIN(cmp_hi_gt_86) 
);
defparam cmp_hi_gt_s74.ALU_MODE=1;
  ALU cmp_hi_gt_s75 (
    .SUM(cmp_hi_gt_76_SUM),
    .COUT(cmp_hi_gt_90),
    .I0(count[43]),
    .I1(mtimecmp_q[43]),
    .I3(GND),
    .CIN(cmp_hi_gt_88) 
);
defparam cmp_hi_gt_s75.ALU_MODE=1;
  ALU cmp_hi_gt_s76 (
    .SUM(cmp_hi_gt_77_SUM),
    .COUT(cmp_hi_gt_92),
    .I0(count[44]),
    .I1(mtimecmp_q[44]),
    .I3(GND),
    .CIN(cmp_hi_gt_90) 
);
defparam cmp_hi_gt_s76.ALU_MODE=1;
  ALU cmp_hi_gt_s77 (
    .SUM(cmp_hi_gt_78_SUM),
    .COUT(cmp_hi_gt_94),
    .I0(count[45]),
    .I1(mtimecmp_q[45]),
    .I3(GND),
    .CIN(cmp_hi_gt_92) 
);
defparam cmp_hi_gt_s77.ALU_MODE=1;
  ALU cmp_hi_gt_s78 (
    .SUM(cmp_hi_gt_79_SUM),
    .COUT(cmp_hi_gt_96),
    .I0(count[46]),
    .I1(mtimecmp_q[46]),
    .I3(GND),
    .CIN(cmp_hi_gt_94) 
);
defparam cmp_hi_gt_s78.ALU_MODE=1;
  ALU cmp_hi_gt_s79 (
    .SUM(cmp_hi_gt_80_SUM),
    .COUT(cmp_hi_gt_98),
    .I0(count[47]),
    .I1(mtimecmp_q[47]),
    .I3(GND),
    .CIN(cmp_hi_gt_96) 
);
defparam cmp_hi_gt_s79.ALU_MODE=1;
  ALU cmp_hi_gt_s80 (
    .SUM(cmp_hi_gt_81_SUM),
    .COUT(cmp_hi_gt_100),
    .I0(count[48]),
    .I1(mtimecmp_q[48]),
    .I3(GND),
    .CIN(cmp_hi_gt_98) 
);
defparam cmp_hi_gt_s80.ALU_MODE=1;
  ALU cmp_hi_gt_s81 (
    .SUM(cmp_hi_gt_82_SUM),
    .COUT(cmp_hi_gt_102),
    .I0(count[49]),
    .I1(mtimecmp_q[49]),
    .I3(GND),
    .CIN(cmp_hi_gt_100) 
);
defparam cmp_hi_gt_s81.ALU_MODE=1;
  ALU cmp_hi_gt_s82 (
    .SUM(cmp_hi_gt_83_SUM),
    .COUT(cmp_hi_gt_104),
    .I0(count[50]),
    .I1(mtimecmp_q[50]),
    .I3(GND),
    .CIN(cmp_hi_gt_102) 
);
defparam cmp_hi_gt_s82.ALU_MODE=1;
  ALU cmp_hi_gt_s83 (
    .SUM(cmp_hi_gt_84_SUM),
    .COUT(cmp_hi_gt_106),
    .I0(count[51]),
    .I1(mtimecmp_q[51]),
    .I3(GND),
    .CIN(cmp_hi_gt_104) 
);
defparam cmp_hi_gt_s83.ALU_MODE=1;
  ALU cmp_hi_gt_s84 (
    .SUM(cmp_hi_gt_85_SUM),
    .COUT(cmp_hi_gt_108),
    .I0(count[52]),
    .I1(mtimecmp_q[52]),
    .I3(GND),
    .CIN(cmp_hi_gt_106) 
);
defparam cmp_hi_gt_s84.ALU_MODE=1;
  ALU cmp_hi_gt_s85 (
    .SUM(cmp_hi_gt_86_SUM),
    .COUT(cmp_hi_gt_110),
    .I0(count[53]),
    .I1(mtimecmp_q[53]),
    .I3(GND),
    .CIN(cmp_hi_gt_108) 
);
defparam cmp_hi_gt_s85.ALU_MODE=1;
  ALU cmp_hi_gt_s86 (
    .SUM(cmp_hi_gt_87_SUM),
    .COUT(cmp_hi_gt_112),
    .I0(count[54]),
    .I1(mtimecmp_q[54]),
    .I3(GND),
    .CIN(cmp_hi_gt_110) 
);
defparam cmp_hi_gt_s86.ALU_MODE=1;
  ALU cmp_hi_gt_s87 (
    .SUM(cmp_hi_gt_88_SUM),
    .COUT(cmp_hi_gt_114),
    .I0(count[55]),
    .I1(mtimecmp_q[55]),
    .I3(GND),
    .CIN(cmp_hi_gt_112) 
);
defparam cmp_hi_gt_s87.ALU_MODE=1;
  ALU cmp_hi_gt_s88 (
    .SUM(cmp_hi_gt_89_SUM),
    .COUT(cmp_hi_gt_116),
    .I0(count[56]),
    .I1(mtimecmp_q[56]),
    .I3(GND),
    .CIN(cmp_hi_gt_114) 
);
defparam cmp_hi_gt_s88.ALU_MODE=1;
  ALU cmp_hi_gt_s89 (
    .SUM(cmp_hi_gt_90_SUM),
    .COUT(cmp_hi_gt_118),
    .I0(count[57]),
    .I1(mtimecmp_q[57]),
    .I3(GND),
    .CIN(cmp_hi_gt_116) 
);
defparam cmp_hi_gt_s89.ALU_MODE=1;
  ALU cmp_hi_gt_s90 (
    .SUM(cmp_hi_gt_91_SUM),
    .COUT(cmp_hi_gt_120),
    .I0(count[58]),
    .I1(mtimecmp_q[58]),
    .I3(GND),
    .CIN(cmp_hi_gt_118) 
);
defparam cmp_hi_gt_s90.ALU_MODE=1;
  ALU cmp_hi_gt_s91 (
    .SUM(cmp_hi_gt_92_SUM),
    .COUT(cmp_hi_gt_122),
    .I0(count[59]),
    .I1(mtimecmp_q[59]),
    .I3(GND),
    .CIN(cmp_hi_gt_120) 
);
defparam cmp_hi_gt_s91.ALU_MODE=1;
  ALU cmp_hi_gt_s92 (
    .SUM(cmp_hi_gt_93_SUM),
    .COUT(cmp_hi_gt_124),
    .I0(count[60]),
    .I1(mtimecmp_q[60]),
    .I3(GND),
    .CIN(cmp_hi_gt_122) 
);
defparam cmp_hi_gt_s92.ALU_MODE=1;
  ALU cmp_hi_gt_s93 (
    .SUM(cmp_hi_gt_94_SUM),
    .COUT(cmp_hi_gt_126),
    .I0(count[61]),
    .I1(mtimecmp_q[61]),
    .I3(GND),
    .CIN(cmp_hi_gt_124) 
);
defparam cmp_hi_gt_s93.ALU_MODE=1;
  ALU cmp_hi_gt_s94 (
    .SUM(cmp_hi_gt_95_SUM),
    .COUT(cmp_hi_gt_128),
    .I0(count[62]),
    .I1(mtimecmp_q[62]),
    .I3(GND),
    .CIN(cmp_hi_gt_126) 
);
defparam cmp_hi_gt_s94.ALU_MODE=1;
  ALU cmp_hi_gt_s95 (
    .SUM(cmp_hi_gt_96_SUM),
    .COUT(cmp_hi_gt),
    .I0(count[63]),
    .I1(mtimecmp_q[63]),
    .I3(GND),
    .CIN(cmp_hi_gt_128) 
);
defparam cmp_hi_gt_s95.ALU_MODE=1;
  ALU n205_s0 (
    .SUM(n205_1_SUM),
    .COUT(n205_3),
    .I0(count[0]),
    .I1(mtimecmp_q[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n205_s0.ALU_MODE=3;
  ALU n206_s0 (
    .SUM(n206_1_SUM),
    .COUT(n206_3),
    .I0(count[1]),
    .I1(mtimecmp_q[1]),
    .I3(GND),
    .CIN(n205_3) 
);
defparam n206_s0.ALU_MODE=3;
  ALU n207_s0 (
    .SUM(n207_1_SUM),
    .COUT(n207_3),
    .I0(count[2]),
    .I1(mtimecmp_q[2]),
    .I3(GND),
    .CIN(n206_3) 
);
defparam n207_s0.ALU_MODE=3;
  ALU n208_s0 (
    .SUM(n208_1_SUM),
    .COUT(n208_3),
    .I0(count[3]),
    .I1(mtimecmp_q[3]),
    .I3(GND),
    .CIN(n207_3) 
);
defparam n208_s0.ALU_MODE=3;
  ALU n209_s0 (
    .SUM(n209_1_SUM),
    .COUT(n209_3),
    .I0(count[4]),
    .I1(mtimecmp_q[4]),
    .I3(GND),
    .CIN(n208_3) 
);
defparam n209_s0.ALU_MODE=3;
  ALU n210_s0 (
    .SUM(n210_1_SUM),
    .COUT(n210_3),
    .I0(count[5]),
    .I1(mtimecmp_q[5]),
    .I3(GND),
    .CIN(n209_3) 
);
defparam n210_s0.ALU_MODE=3;
  ALU n211_s0 (
    .SUM(n211_1_SUM),
    .COUT(n211_3),
    .I0(count[6]),
    .I1(mtimecmp_q[6]),
    .I3(GND),
    .CIN(n210_3) 
);
defparam n211_s0.ALU_MODE=3;
  ALU n212_s0 (
    .SUM(n212_1_SUM),
    .COUT(n212_3),
    .I0(count[7]),
    .I1(mtimecmp_q[7]),
    .I3(GND),
    .CIN(n211_3) 
);
defparam n212_s0.ALU_MODE=3;
  ALU n213_s0 (
    .SUM(n213_1_SUM),
    .COUT(n213_3),
    .I0(count[8]),
    .I1(mtimecmp_q[8]),
    .I3(GND),
    .CIN(n212_3) 
);
defparam n213_s0.ALU_MODE=3;
  ALU n214_s0 (
    .SUM(n214_1_SUM),
    .COUT(n214_3),
    .I0(count[9]),
    .I1(mtimecmp_q[9]),
    .I3(GND),
    .CIN(n213_3) 
);
defparam n214_s0.ALU_MODE=3;
  ALU n215_s0 (
    .SUM(n215_1_SUM),
    .COUT(n215_3),
    .I0(count[10]),
    .I1(mtimecmp_q[10]),
    .I3(GND),
    .CIN(n214_3) 
);
defparam n215_s0.ALU_MODE=3;
  ALU n216_s0 (
    .SUM(n216_1_SUM),
    .COUT(n216_3),
    .I0(count[11]),
    .I1(mtimecmp_q[11]),
    .I3(GND),
    .CIN(n215_3) 
);
defparam n216_s0.ALU_MODE=3;
  ALU n217_s0 (
    .SUM(n217_1_SUM),
    .COUT(n217_3),
    .I0(count[12]),
    .I1(mtimecmp_q[12]),
    .I3(GND),
    .CIN(n216_3) 
);
defparam n217_s0.ALU_MODE=3;
  ALU n218_s0 (
    .SUM(n218_1_SUM),
    .COUT(n218_3),
    .I0(count[13]),
    .I1(mtimecmp_q[13]),
    .I3(GND),
    .CIN(n217_3) 
);
defparam n218_s0.ALU_MODE=3;
  ALU n219_s0 (
    .SUM(n219_1_SUM),
    .COUT(n219_3),
    .I0(count[14]),
    .I1(mtimecmp_q[14]),
    .I3(GND),
    .CIN(n218_3) 
);
defparam n219_s0.ALU_MODE=3;
  ALU n220_s0 (
    .SUM(n220_1_SUM),
    .COUT(n220_3),
    .I0(count[15]),
    .I1(mtimecmp_q[15]),
    .I3(GND),
    .CIN(n219_3) 
);
defparam n220_s0.ALU_MODE=3;
  ALU n221_s0 (
    .SUM(n221_1_SUM),
    .COUT(n221_3),
    .I0(count[16]),
    .I1(mtimecmp_q[16]),
    .I3(GND),
    .CIN(n220_3) 
);
defparam n221_s0.ALU_MODE=3;
  ALU n222_s0 (
    .SUM(n222_1_SUM),
    .COUT(n222_3),
    .I0(count[17]),
    .I1(mtimecmp_q[17]),
    .I3(GND),
    .CIN(n221_3) 
);
defparam n222_s0.ALU_MODE=3;
  ALU n223_s0 (
    .SUM(n223_1_SUM),
    .COUT(n223_3),
    .I0(count[18]),
    .I1(mtimecmp_q[18]),
    .I3(GND),
    .CIN(n222_3) 
);
defparam n223_s0.ALU_MODE=3;
  ALU n224_s0 (
    .SUM(n224_1_SUM),
    .COUT(n224_3),
    .I0(count[19]),
    .I1(mtimecmp_q[19]),
    .I3(GND),
    .CIN(n223_3) 
);
defparam n224_s0.ALU_MODE=3;
  ALU n225_s0 (
    .SUM(n225_1_SUM),
    .COUT(n225_3),
    .I0(count[20]),
    .I1(mtimecmp_q[20]),
    .I3(GND),
    .CIN(n224_3) 
);
defparam n225_s0.ALU_MODE=3;
  ALU n226_s0 (
    .SUM(n226_1_SUM),
    .COUT(n226_3),
    .I0(count[21]),
    .I1(mtimecmp_q[21]),
    .I3(GND),
    .CIN(n225_3) 
);
defparam n226_s0.ALU_MODE=3;
  ALU n227_s0 (
    .SUM(n227_1_SUM),
    .COUT(n227_3),
    .I0(count[22]),
    .I1(mtimecmp_q[22]),
    .I3(GND),
    .CIN(n226_3) 
);
defparam n227_s0.ALU_MODE=3;
  ALU n228_s0 (
    .SUM(n228_1_SUM),
    .COUT(n228_3),
    .I0(count[23]),
    .I1(mtimecmp_q[23]),
    .I3(GND),
    .CIN(n227_3) 
);
defparam n228_s0.ALU_MODE=3;
  ALU n229_s0 (
    .SUM(n229_1_SUM),
    .COUT(n229_3),
    .I0(count[24]),
    .I1(mtimecmp_q[24]),
    .I3(GND),
    .CIN(n228_3) 
);
defparam n229_s0.ALU_MODE=3;
  ALU n230_s0 (
    .SUM(n230_1_SUM),
    .COUT(n230_3),
    .I0(count[25]),
    .I1(mtimecmp_q[25]),
    .I3(GND),
    .CIN(n229_3) 
);
defparam n230_s0.ALU_MODE=3;
  ALU n231_s0 (
    .SUM(n231_1_SUM),
    .COUT(n231_3),
    .I0(count[26]),
    .I1(mtimecmp_q[26]),
    .I3(GND),
    .CIN(n230_3) 
);
defparam n231_s0.ALU_MODE=3;
  ALU n232_s0 (
    .SUM(n232_1_SUM),
    .COUT(n232_3),
    .I0(count[27]),
    .I1(mtimecmp_q[27]),
    .I3(GND),
    .CIN(n231_3) 
);
defparam n232_s0.ALU_MODE=3;
  ALU n233_s0 (
    .SUM(n233_1_SUM),
    .COUT(n233_3),
    .I0(count[28]),
    .I1(mtimecmp_q[28]),
    .I3(GND),
    .CIN(n232_3) 
);
defparam n233_s0.ALU_MODE=3;
  ALU n234_s0 (
    .SUM(n234_1_SUM),
    .COUT(n234_3),
    .I0(count[29]),
    .I1(mtimecmp_q[29]),
    .I3(GND),
    .CIN(n233_3) 
);
defparam n234_s0.ALU_MODE=3;
  ALU n235_s0 (
    .SUM(n235_1_SUM),
    .COUT(n235_3),
    .I0(count[30]),
    .I1(mtimecmp_q[30]),
    .I3(GND),
    .CIN(n234_3) 
);
defparam n235_s0.ALU_MODE=3;
  ALU n241_s0 (
    .SUM(n241_1_SUM),
    .COUT(n241_3),
    .I0(count[32]),
    .I1(mtimecmp_q[32]),
    .I3(GND),
    .CIN(GND) 
);
defparam n241_s0.ALU_MODE=3;
  ALU n242_s0 (
    .SUM(n242_1_SUM),
    .COUT(n242_3),
    .I0(count[33]),
    .I1(mtimecmp_q[33]),
    .I3(GND),
    .CIN(n241_3) 
);
defparam n242_s0.ALU_MODE=3;
  ALU n243_s0 (
    .SUM(n243_1_SUM),
    .COUT(n243_3),
    .I0(count[34]),
    .I1(mtimecmp_q[34]),
    .I3(GND),
    .CIN(n242_3) 
);
defparam n243_s0.ALU_MODE=3;
  ALU n244_s0 (
    .SUM(n244_1_SUM),
    .COUT(n244_3),
    .I0(count[35]),
    .I1(mtimecmp_q[35]),
    .I3(GND),
    .CIN(n243_3) 
);
defparam n244_s0.ALU_MODE=3;
  ALU n245_s0 (
    .SUM(n245_1_SUM),
    .COUT(n245_3),
    .I0(count[36]),
    .I1(mtimecmp_q[36]),
    .I3(GND),
    .CIN(n244_3) 
);
defparam n245_s0.ALU_MODE=3;
  ALU n246_s0 (
    .SUM(n246_1_SUM),
    .COUT(n246_3),
    .I0(count[37]),
    .I1(mtimecmp_q[37]),
    .I3(GND),
    .CIN(n245_3) 
);
defparam n246_s0.ALU_MODE=3;
  ALU n247_s0 (
    .SUM(n247_1_SUM),
    .COUT(n247_3),
    .I0(count[38]),
    .I1(mtimecmp_q[38]),
    .I3(GND),
    .CIN(n246_3) 
);
defparam n247_s0.ALU_MODE=3;
  ALU n248_s0 (
    .SUM(n248_1_SUM),
    .COUT(n248_3),
    .I0(count[39]),
    .I1(mtimecmp_q[39]),
    .I3(GND),
    .CIN(n247_3) 
);
defparam n248_s0.ALU_MODE=3;
  ALU n249_s0 (
    .SUM(n249_1_SUM),
    .COUT(n249_3),
    .I0(count[40]),
    .I1(mtimecmp_q[40]),
    .I3(GND),
    .CIN(n248_3) 
);
defparam n249_s0.ALU_MODE=3;
  ALU n250_s0 (
    .SUM(n250_1_SUM),
    .COUT(n250_3),
    .I0(count[41]),
    .I1(mtimecmp_q[41]),
    .I3(GND),
    .CIN(n249_3) 
);
defparam n250_s0.ALU_MODE=3;
  ALU n251_s0 (
    .SUM(n251_1_SUM),
    .COUT(n251_3),
    .I0(count[42]),
    .I1(mtimecmp_q[42]),
    .I3(GND),
    .CIN(n250_3) 
);
defparam n251_s0.ALU_MODE=3;
  ALU n252_s0 (
    .SUM(n252_1_SUM),
    .COUT(n252_3),
    .I0(count[43]),
    .I1(mtimecmp_q[43]),
    .I3(GND),
    .CIN(n251_3) 
);
defparam n252_s0.ALU_MODE=3;
  ALU n253_s0 (
    .SUM(n253_1_SUM),
    .COUT(n253_3),
    .I0(count[44]),
    .I1(mtimecmp_q[44]),
    .I3(GND),
    .CIN(n252_3) 
);
defparam n253_s0.ALU_MODE=3;
  ALU n254_s0 (
    .SUM(n254_1_SUM),
    .COUT(n254_3),
    .I0(count[45]),
    .I1(mtimecmp_q[45]),
    .I3(GND),
    .CIN(n253_3) 
);
defparam n254_s0.ALU_MODE=3;
  ALU n255_s0 (
    .SUM(n255_1_SUM),
    .COUT(n255_3),
    .I0(count[46]),
    .I1(mtimecmp_q[46]),
    .I3(GND),
    .CIN(n254_3) 
);
defparam n255_s0.ALU_MODE=3;
  ALU n256_s0 (
    .SUM(n256_1_SUM),
    .COUT(n256_3),
    .I0(count[47]),
    .I1(mtimecmp_q[47]),
    .I3(GND),
    .CIN(n255_3) 
);
defparam n256_s0.ALU_MODE=3;
  ALU n257_s0 (
    .SUM(n257_1_SUM),
    .COUT(n257_3),
    .I0(count[48]),
    .I1(mtimecmp_q[48]),
    .I3(GND),
    .CIN(n256_3) 
);
defparam n257_s0.ALU_MODE=3;
  ALU n258_s0 (
    .SUM(n258_1_SUM),
    .COUT(n258_3),
    .I0(count[49]),
    .I1(mtimecmp_q[49]),
    .I3(GND),
    .CIN(n257_3) 
);
defparam n258_s0.ALU_MODE=3;
  ALU n259_s0 (
    .SUM(n259_1_SUM),
    .COUT(n259_3),
    .I0(count[50]),
    .I1(mtimecmp_q[50]),
    .I3(GND),
    .CIN(n258_3) 
);
defparam n259_s0.ALU_MODE=3;
  ALU n260_s0 (
    .SUM(n260_1_SUM),
    .COUT(n260_3),
    .I0(count[51]),
    .I1(mtimecmp_q[51]),
    .I3(GND),
    .CIN(n259_3) 
);
defparam n260_s0.ALU_MODE=3;
  ALU n261_s0 (
    .SUM(n261_1_SUM),
    .COUT(n261_3),
    .I0(count[52]),
    .I1(mtimecmp_q[52]),
    .I3(GND),
    .CIN(n260_3) 
);
defparam n261_s0.ALU_MODE=3;
  ALU n262_s0 (
    .SUM(n262_1_SUM),
    .COUT(n262_3),
    .I0(count[53]),
    .I1(mtimecmp_q[53]),
    .I3(GND),
    .CIN(n261_3) 
);
defparam n262_s0.ALU_MODE=3;
  ALU n263_s0 (
    .SUM(n263_1_SUM),
    .COUT(n263_3),
    .I0(count[54]),
    .I1(mtimecmp_q[54]),
    .I3(GND),
    .CIN(n262_3) 
);
defparam n263_s0.ALU_MODE=3;
  ALU n264_s0 (
    .SUM(n264_1_SUM),
    .COUT(n264_3),
    .I0(count[55]),
    .I1(mtimecmp_q[55]),
    .I3(GND),
    .CIN(n263_3) 
);
defparam n264_s0.ALU_MODE=3;
  ALU n265_s0 (
    .SUM(n265_1_SUM),
    .COUT(n265_3),
    .I0(count[56]),
    .I1(mtimecmp_q[56]),
    .I3(GND),
    .CIN(n264_3) 
);
defparam n265_s0.ALU_MODE=3;
  ALU n266_s0 (
    .SUM(n266_1_SUM),
    .COUT(n266_3),
    .I0(count[57]),
    .I1(mtimecmp_q[57]),
    .I3(GND),
    .CIN(n265_3) 
);
defparam n266_s0.ALU_MODE=3;
  ALU n267_s0 (
    .SUM(n267_1_SUM),
    .COUT(n267_3),
    .I0(count[58]),
    .I1(mtimecmp_q[58]),
    .I3(GND),
    .CIN(n266_3) 
);
defparam n267_s0.ALU_MODE=3;
  ALU n268_s0 (
    .SUM(n268_1_SUM),
    .COUT(n268_3),
    .I0(count[59]),
    .I1(mtimecmp_q[59]),
    .I3(GND),
    .CIN(n267_3) 
);
defparam n268_s0.ALU_MODE=3;
  ALU n269_s0 (
    .SUM(n269_1_SUM),
    .COUT(n269_3),
    .I0(count[60]),
    .I1(mtimecmp_q[60]),
    .I3(GND),
    .CIN(n268_3) 
);
defparam n269_s0.ALU_MODE=3;
  ALU n270_s0 (
    .SUM(n270_1_SUM),
    .COUT(n270_3),
    .I0(count[61]),
    .I1(mtimecmp_q[61]),
    .I3(GND),
    .CIN(n269_3) 
);
defparam n270_s0.ALU_MODE=3;
  ALU n271_s0 (
    .SUM(n271_1_SUM),
    .COUT(n271_3),
    .I0(count[62]),
    .I1(mtimecmp_q[62]),
    .I3(GND),
    .CIN(n270_3) 
);
defparam n271_s0.ALU_MODE=3;
  ALU n272_s0 (
    .SUM(n272_1_SUM),
    .COUT(n272_3),
    .I0(count[63]),
    .I1(mtimecmp_q[63]),
    .I3(GND),
    .CIN(n271_3) 
);
defparam n272_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_clint_mtimecmp */
module neorv32_clint (
  clk_i_d,
  n4_6,
  \iodev_req[1].rw ,
  n1446_7,
  n96_5,
  n1443_9,
  accen_4,
  \iodev_req[1].data ,
  \iodev_req[1].addr ,
  \iodev_req[12].addr ,
  \main_req.addr_16 ,
  \main_req.addr_17 ,
  \main_req.addr_19 ,
  \iodev_rsp[12].ack ,
  \mtimecmp_we[0]_0_6 ,
  \mtimecmp_we[0]_1_4 ,
  msw_irq,
  \iodev_rsp[12].data ,
  mtime_irq
)
;
input clk_i_d;
input n4_6;
input \iodev_req[1].rw ;
input n1446_7;
input n96_5;
input n1443_9;
input accen_4;
input [31:0] \iodev_req[1].data ;
input [5:2] \iodev_req[1].addr ;
input [15:8] \iodev_req[12].addr ;
input \main_req.addr_16 ;
input \main_req.addr_17 ;
input \main_req.addr_19 ;
output \iodev_rsp[12].ack ;
output \mtimecmp_we[0]_0_6 ;
output \mtimecmp_we[0]_1_4 ;
output [0:0] msw_irq;
output [31:0] \iodev_rsp[12].data ;
output [0:0] mtime_irq;
wire n410_3;
wire n517_3;
wire n549_6;
wire n548_6;
wire n547_6;
wire n546_6;
wire n545_6;
wire n544_6;
wire n543_6;
wire n542_6;
wire n541_6;
wire n540_6;
wire n539_6;
wire n538_6;
wire n537_6;
wire n536_6;
wire n535_6;
wire n534_6;
wire n533_6;
wire n532_6;
wire n531_6;
wire n530_6;
wire n529_6;
wire n528_6;
wire n527_6;
wire n526_6;
wire n525_6;
wire n524_6;
wire n523_6;
wire n522_6;
wire n521_6;
wire n520_6;
wire n519_6;
wire n518_6;
wire \mtimecmp_we[0]_0_5 ;
wire n549_7;
wire n549_8;
wire n548_7;
wire n548_8;
wire n548_9;
wire n547_7;
wire n547_8;
wire n546_7;
wire n546_8;
wire n545_7;
wire n545_8;
wire n544_7;
wire n544_8;
wire n543_7;
wire n543_8;
wire n542_7;
wire n542_8;
wire n541_7;
wire n541_8;
wire n540_7;
wire n540_8;
wire n539_7;
wire n539_8;
wire n538_7;
wire n538_8;
wire n537_7;
wire n537_8;
wire n536_7;
wire n536_8;
wire n535_7;
wire n535_8;
wire n534_7;
wire n534_8;
wire n533_7;
wire n533_8;
wire n532_7;
wire n532_8;
wire n531_7;
wire n531_8;
wire n530_7;
wire n530_8;
wire n529_7;
wire n529_8;
wire n528_7;
wire n528_8;
wire n527_7;
wire n527_8;
wire n526_7;
wire n526_8;
wire n525_7;
wire n525_8;
wire n524_7;
wire n524_8;
wire n523_7;
wire n523_8;
wire n522_7;
wire n522_8;
wire n521_7;
wire n521_8;
wire n520_7;
wire n520_8;
wire n519_7;
wire n519_8;
wire n518_7;
wire n518_8;
wire \mtimecmp_we[0]_0_7 ;
wire n410_5;
wire n517_5;
wire \mtimecmp_we[0]_0_9 ;
wire \mtimecmp_we[0]_0_10 ;
wire n517_6;
wire n517_7;
wire \mtimecmp_we[0]_0_12 ;
wire n410_7;
wire n517_9;
wire [1:0] \mtimecmp_we[0] ;
wire [63:0] count;
wire [63:0] mtimecmp_q;
wire VCC;
wire GND;
  LUT2 n410_s0 (
    .F(n410_3),
    .I0(\iodev_req[1].rw ),
    .I1(n410_7) 
);
defparam n410_s0.INIT=4'h8;
  LUT3 n517_s0 (
    .F(n517_3),
    .I0(\mtimecmp_we[0]_0_5 ),
    .I1(n410_7),
    .I2(n517_9) 
);
defparam n517_s0.INIT=8'hFE;
  LUT4 n549_s1 (
    .F(n549_6),
    .I0(n410_7),
    .I1(msw_irq[0]),
    .I2(n549_7),
    .I3(n549_8) 
);
defparam n549_s1.INIT=16'hFFF8;
  LUT4 n548_s1 (
    .F(n548_6),
    .I0(n548_7),
    .I1(n548_8),
    .I2(n548_9),
    .I3(n517_9) 
);
defparam n548_s1.INIT=16'hF888;
  LUT4 n547_s1 (
    .F(n547_6),
    .I0(n547_7),
    .I1(n548_8),
    .I2(n547_8),
    .I3(n517_9) 
);
defparam n547_s1.INIT=16'hF888;
  LUT4 n546_s1 (
    .F(n546_6),
    .I0(n546_7),
    .I1(n548_8),
    .I2(n546_8),
    .I3(n517_9) 
);
defparam n546_s1.INIT=16'hF888;
  LUT4 n545_s1 (
    .F(n545_6),
    .I0(n545_7),
    .I1(n548_8),
    .I2(n545_8),
    .I3(n517_9) 
);
defparam n545_s1.INIT=16'hF888;
  LUT4 n544_s1 (
    .F(n544_6),
    .I0(n544_7),
    .I1(n548_8),
    .I2(n544_8),
    .I3(n517_9) 
);
defparam n544_s1.INIT=16'hF888;
  LUT4 n543_s1 (
    .F(n543_6),
    .I0(n543_7),
    .I1(n548_8),
    .I2(n543_8),
    .I3(n517_9) 
);
defparam n543_s1.INIT=16'hF888;
  LUT4 n542_s1 (
    .F(n542_6),
    .I0(n542_7),
    .I1(n548_8),
    .I2(n542_8),
    .I3(n517_9) 
);
defparam n542_s1.INIT=16'hF888;
  LUT4 n541_s1 (
    .F(n541_6),
    .I0(n541_7),
    .I1(n548_8),
    .I2(n541_8),
    .I3(n517_9) 
);
defparam n541_s1.INIT=16'hF888;
  LUT4 n540_s1 (
    .F(n540_6),
    .I0(n540_7),
    .I1(n548_8),
    .I2(n540_8),
    .I3(n517_9) 
);
defparam n540_s1.INIT=16'hF888;
  LUT4 n539_s1 (
    .F(n539_6),
    .I0(n539_7),
    .I1(n548_8),
    .I2(n539_8),
    .I3(n517_9) 
);
defparam n539_s1.INIT=16'hF888;
  LUT4 n538_s1 (
    .F(n538_6),
    .I0(n538_7),
    .I1(n548_8),
    .I2(n538_8),
    .I3(n517_9) 
);
defparam n538_s1.INIT=16'hF888;
  LUT4 n537_s1 (
    .F(n537_6),
    .I0(n537_7),
    .I1(n548_8),
    .I2(n537_8),
    .I3(n517_9) 
);
defparam n537_s1.INIT=16'hF888;
  LUT4 n536_s1 (
    .F(n536_6),
    .I0(n536_7),
    .I1(n548_8),
    .I2(n536_8),
    .I3(n517_9) 
);
defparam n536_s1.INIT=16'hF888;
  LUT4 n535_s1 (
    .F(n535_6),
    .I0(n535_7),
    .I1(n548_8),
    .I2(n535_8),
    .I3(n517_9) 
);
defparam n535_s1.INIT=16'hF888;
  LUT4 n534_s1 (
    .F(n534_6),
    .I0(n534_7),
    .I1(n548_8),
    .I2(n534_8),
    .I3(n517_9) 
);
defparam n534_s1.INIT=16'hF888;
  LUT4 n533_s1 (
    .F(n533_6),
    .I0(n533_7),
    .I1(n548_8),
    .I2(n533_8),
    .I3(n517_9) 
);
defparam n533_s1.INIT=16'hF888;
  LUT4 n532_s1 (
    .F(n532_6),
    .I0(n532_7),
    .I1(n548_8),
    .I2(n532_8),
    .I3(n517_9) 
);
defparam n532_s1.INIT=16'hF888;
  LUT4 n531_s1 (
    .F(n531_6),
    .I0(n531_7),
    .I1(n548_8),
    .I2(n531_8),
    .I3(n517_9) 
);
defparam n531_s1.INIT=16'hF888;
  LUT4 n530_s1 (
    .F(n530_6),
    .I0(n530_7),
    .I1(n548_8),
    .I2(n530_8),
    .I3(n517_9) 
);
defparam n530_s1.INIT=16'hF888;
  LUT4 n529_s1 (
    .F(n529_6),
    .I0(n529_7),
    .I1(n548_8),
    .I2(n529_8),
    .I3(n517_9) 
);
defparam n529_s1.INIT=16'hF888;
  LUT4 n528_s1 (
    .F(n528_6),
    .I0(n528_7),
    .I1(n548_8),
    .I2(n528_8),
    .I3(n517_9) 
);
defparam n528_s1.INIT=16'hF888;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(n548_8),
    .I2(n527_8),
    .I3(n517_9) 
);
defparam n527_s1.INIT=16'hF888;
  LUT4 n526_s1 (
    .F(n526_6),
    .I0(n526_7),
    .I1(n548_8),
    .I2(n526_8),
    .I3(n517_9) 
);
defparam n526_s1.INIT=16'hF888;
  LUT4 n525_s1 (
    .F(n525_6),
    .I0(n525_7),
    .I1(n548_8),
    .I2(n525_8),
    .I3(n517_9) 
);
defparam n525_s1.INIT=16'hF888;
  LUT4 n524_s1 (
    .F(n524_6),
    .I0(n524_7),
    .I1(n548_8),
    .I2(n524_8),
    .I3(n517_9) 
);
defparam n524_s1.INIT=16'hF888;
  LUT4 n523_s1 (
    .F(n523_6),
    .I0(n523_7),
    .I1(n548_8),
    .I2(n523_8),
    .I3(n517_9) 
);
defparam n523_s1.INIT=16'hF888;
  LUT4 n522_s1 (
    .F(n522_6),
    .I0(n522_7),
    .I1(n548_8),
    .I2(n522_8),
    .I3(n517_9) 
);
defparam n522_s1.INIT=16'hF888;
  LUT4 n521_s1 (
    .F(n521_6),
    .I0(n521_7),
    .I1(n548_8),
    .I2(n521_8),
    .I3(n517_9) 
);
defparam n521_s1.INIT=16'hF888;
  LUT4 n520_s1 (
    .F(n520_6),
    .I0(n520_7),
    .I1(n548_8),
    .I2(n520_8),
    .I3(n517_9) 
);
defparam n520_s1.INIT=16'hF888;
  LUT4 n519_s1 (
    .F(n519_6),
    .I0(n519_7),
    .I1(n548_8),
    .I2(n519_8),
    .I3(n517_9) 
);
defparam n519_s1.INIT=16'hF888;
  LUT4 n518_s1 (
    .F(n518_6),
    .I0(n518_7),
    .I1(n548_8),
    .I2(n518_8),
    .I3(n517_9) 
);
defparam n518_s1.INIT=16'hF888;
  LUT4 \mtimecmp_we[0]_0_s2  (
    .F(\mtimecmp_we[0]_0_5 ),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[12].addr [14]),
    .I2(\mtimecmp_we[0]_0_7 ),
    .I3(\mtimecmp_we[0]_0_12 ) 
);
defparam \mtimecmp_we[0]_0_s2 .INIT=16'h4000;
  LUT2 \mtimecmp_we[0]_0_s3  (
    .F(\mtimecmp_we[0]_0_6 ),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].rw ) 
);
defparam \mtimecmp_we[0]_0_s3 .INIT=4'h4;
  LUT2 \mtimecmp_we[0]_1_s1  (
    .F(\mtimecmp_we[0]_1_4 ),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [2]) 
);
defparam \mtimecmp_we[0]_1_s1 .INIT=4'h8;
  LUT4 n549_s2 (
    .F(n549_7),
    .I0(count[0]),
    .I1(count[32]),
    .I2(\iodev_req[1].addr [2]),
    .I3(n517_9) 
);
defparam n549_s2.INIT=16'hCA00;
  LUT4 n549_s3 (
    .F(n549_8),
    .I0(mtimecmp_q[0]),
    .I1(mtimecmp_q[32]),
    .I2(\iodev_req[1].addr [2]),
    .I3(n548_8) 
);
defparam n549_s3.INIT=16'hCA00;
  LUT3 n548_s2 (
    .F(n548_7),
    .I0(mtimecmp_q[1]),
    .I1(mtimecmp_q[33]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n548_s2.INIT=8'hCA;
  LUT2 n548_s3 (
    .F(n548_8),
    .I0(\iodev_req[1].rw ),
    .I1(\mtimecmp_we[0]_0_5 ) 
);
defparam n548_s3.INIT=4'h4;
  LUT3 n548_s4 (
    .F(n548_9),
    .I0(count[1]),
    .I1(count[33]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n548_s4.INIT=8'hCA;
  LUT3 n547_s2 (
    .F(n547_7),
    .I0(mtimecmp_q[2]),
    .I1(mtimecmp_q[34]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n547_s2.INIT=8'hCA;
  LUT3 n547_s3 (
    .F(n547_8),
    .I0(count[2]),
    .I1(count[34]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n547_s3.INIT=8'hCA;
  LUT3 n546_s2 (
    .F(n546_7),
    .I0(mtimecmp_q[3]),
    .I1(mtimecmp_q[35]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n546_s2.INIT=8'hCA;
  LUT3 n546_s3 (
    .F(n546_8),
    .I0(count[3]),
    .I1(count[35]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n546_s3.INIT=8'hCA;
  LUT3 n545_s2 (
    .F(n545_7),
    .I0(mtimecmp_q[4]),
    .I1(mtimecmp_q[36]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n545_s2.INIT=8'hCA;
  LUT3 n545_s3 (
    .F(n545_8),
    .I0(count[4]),
    .I1(count[36]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n545_s3.INIT=8'hCA;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(mtimecmp_q[5]),
    .I1(mtimecmp_q[37]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n544_s2.INIT=8'hCA;
  LUT3 n544_s3 (
    .F(n544_8),
    .I0(count[5]),
    .I1(count[37]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n544_s3.INIT=8'hCA;
  LUT3 n543_s2 (
    .F(n543_7),
    .I0(mtimecmp_q[6]),
    .I1(mtimecmp_q[38]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n543_s2.INIT=8'hCA;
  LUT3 n543_s3 (
    .F(n543_8),
    .I0(count[6]),
    .I1(count[38]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n543_s3.INIT=8'hCA;
  LUT3 n542_s2 (
    .F(n542_7),
    .I0(mtimecmp_q[7]),
    .I1(mtimecmp_q[39]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n542_s2.INIT=8'hCA;
  LUT3 n542_s3 (
    .F(n542_8),
    .I0(count[7]),
    .I1(count[39]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n542_s3.INIT=8'hCA;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(mtimecmp_q[8]),
    .I1(mtimecmp_q[40]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n541_s2.INIT=8'hCA;
  LUT3 n541_s3 (
    .F(n541_8),
    .I0(count[8]),
    .I1(count[40]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n541_s3.INIT=8'hCA;
  LUT3 n540_s2 (
    .F(n540_7),
    .I0(mtimecmp_q[9]),
    .I1(mtimecmp_q[41]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n540_s2.INIT=8'hCA;
  LUT3 n540_s3 (
    .F(n540_8),
    .I0(count[9]),
    .I1(count[41]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n540_s3.INIT=8'hCA;
  LUT3 n539_s2 (
    .F(n539_7),
    .I0(mtimecmp_q[10]),
    .I1(mtimecmp_q[42]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n539_s2.INIT=8'hCA;
  LUT3 n539_s3 (
    .F(n539_8),
    .I0(count[10]),
    .I1(count[42]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n539_s3.INIT=8'hCA;
  LUT3 n538_s2 (
    .F(n538_7),
    .I0(mtimecmp_q[11]),
    .I1(mtimecmp_q[43]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n538_s2.INIT=8'hCA;
  LUT3 n538_s3 (
    .F(n538_8),
    .I0(count[11]),
    .I1(count[43]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n538_s3.INIT=8'hCA;
  LUT3 n537_s2 (
    .F(n537_7),
    .I0(mtimecmp_q[12]),
    .I1(mtimecmp_q[44]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n537_s2.INIT=8'hCA;
  LUT3 n537_s3 (
    .F(n537_8),
    .I0(count[12]),
    .I1(count[44]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n537_s3.INIT=8'hCA;
  LUT3 n536_s2 (
    .F(n536_7),
    .I0(mtimecmp_q[13]),
    .I1(mtimecmp_q[45]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n536_s2.INIT=8'hCA;
  LUT3 n536_s3 (
    .F(n536_8),
    .I0(count[13]),
    .I1(count[45]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n536_s3.INIT=8'hCA;
  LUT3 n535_s2 (
    .F(n535_7),
    .I0(mtimecmp_q[14]),
    .I1(mtimecmp_q[46]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n535_s2.INIT=8'hCA;
  LUT3 n535_s3 (
    .F(n535_8),
    .I0(count[14]),
    .I1(count[46]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n535_s3.INIT=8'hCA;
  LUT3 n534_s2 (
    .F(n534_7),
    .I0(mtimecmp_q[15]),
    .I1(mtimecmp_q[47]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n534_s2.INIT=8'hCA;
  LUT3 n534_s3 (
    .F(n534_8),
    .I0(count[15]),
    .I1(count[47]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n534_s3.INIT=8'hCA;
  LUT3 n533_s2 (
    .F(n533_7),
    .I0(mtimecmp_q[16]),
    .I1(mtimecmp_q[48]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n533_s2.INIT=8'hCA;
  LUT3 n533_s3 (
    .F(n533_8),
    .I0(count[16]),
    .I1(count[48]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n533_s3.INIT=8'hCA;
  LUT3 n532_s2 (
    .F(n532_7),
    .I0(mtimecmp_q[17]),
    .I1(mtimecmp_q[49]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n532_s2.INIT=8'hCA;
  LUT3 n532_s3 (
    .F(n532_8),
    .I0(count[17]),
    .I1(count[49]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n532_s3.INIT=8'hCA;
  LUT3 n531_s2 (
    .F(n531_7),
    .I0(mtimecmp_q[18]),
    .I1(mtimecmp_q[50]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n531_s2.INIT=8'hCA;
  LUT3 n531_s3 (
    .F(n531_8),
    .I0(count[18]),
    .I1(count[50]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n531_s3.INIT=8'hCA;
  LUT3 n530_s2 (
    .F(n530_7),
    .I0(mtimecmp_q[19]),
    .I1(mtimecmp_q[51]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n530_s2.INIT=8'hCA;
  LUT3 n530_s3 (
    .F(n530_8),
    .I0(count[19]),
    .I1(count[51]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n530_s3.INIT=8'hCA;
  LUT3 n529_s2 (
    .F(n529_7),
    .I0(mtimecmp_q[20]),
    .I1(mtimecmp_q[52]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n529_s2.INIT=8'hCA;
  LUT3 n529_s3 (
    .F(n529_8),
    .I0(count[20]),
    .I1(count[52]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n529_s3.INIT=8'hCA;
  LUT3 n528_s2 (
    .F(n528_7),
    .I0(mtimecmp_q[21]),
    .I1(mtimecmp_q[53]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n528_s2.INIT=8'hCA;
  LUT3 n528_s3 (
    .F(n528_8),
    .I0(count[21]),
    .I1(count[53]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n528_s3.INIT=8'hCA;
  LUT3 n527_s2 (
    .F(n527_7),
    .I0(mtimecmp_q[22]),
    .I1(mtimecmp_q[54]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n527_s2.INIT=8'hCA;
  LUT3 n527_s3 (
    .F(n527_8),
    .I0(count[22]),
    .I1(count[54]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n527_s3.INIT=8'hCA;
  LUT3 n526_s2 (
    .F(n526_7),
    .I0(mtimecmp_q[23]),
    .I1(mtimecmp_q[55]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n526_s2.INIT=8'hCA;
  LUT3 n526_s3 (
    .F(n526_8),
    .I0(count[23]),
    .I1(count[55]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n526_s3.INIT=8'hCA;
  LUT3 n525_s2 (
    .F(n525_7),
    .I0(mtimecmp_q[24]),
    .I1(mtimecmp_q[56]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n525_s2.INIT=8'hCA;
  LUT3 n525_s3 (
    .F(n525_8),
    .I0(count[24]),
    .I1(count[56]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n525_s3.INIT=8'hCA;
  LUT3 n524_s2 (
    .F(n524_7),
    .I0(mtimecmp_q[25]),
    .I1(mtimecmp_q[57]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n524_s2.INIT=8'hCA;
  LUT3 n524_s3 (
    .F(n524_8),
    .I0(count[25]),
    .I1(count[57]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n524_s3.INIT=8'hCA;
  LUT3 n523_s2 (
    .F(n523_7),
    .I0(mtimecmp_q[26]),
    .I1(mtimecmp_q[58]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n523_s2.INIT=8'hCA;
  LUT3 n523_s3 (
    .F(n523_8),
    .I0(count[26]),
    .I1(count[58]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n523_s3.INIT=8'hCA;
  LUT3 n522_s2 (
    .F(n522_7),
    .I0(mtimecmp_q[27]),
    .I1(mtimecmp_q[59]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n522_s2.INIT=8'hCA;
  LUT3 n522_s3 (
    .F(n522_8),
    .I0(count[27]),
    .I1(count[59]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n522_s3.INIT=8'hCA;
  LUT3 n521_s2 (
    .F(n521_7),
    .I0(mtimecmp_q[28]),
    .I1(mtimecmp_q[60]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n521_s2.INIT=8'hCA;
  LUT3 n521_s3 (
    .F(n521_8),
    .I0(count[28]),
    .I1(count[60]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n521_s3.INIT=8'hCA;
  LUT3 n520_s2 (
    .F(n520_7),
    .I0(mtimecmp_q[29]),
    .I1(mtimecmp_q[61]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n520_s2.INIT=8'hCA;
  LUT3 n520_s3 (
    .F(n520_8),
    .I0(count[29]),
    .I1(count[61]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n520_s3.INIT=8'hCA;
  LUT3 n519_s2 (
    .F(n519_7),
    .I0(mtimecmp_q[30]),
    .I1(mtimecmp_q[62]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n519_s2.INIT=8'hCA;
  LUT3 n519_s3 (
    .F(n519_8),
    .I0(count[30]),
    .I1(count[62]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n519_s3.INIT=8'hCA;
  LUT3 n518_s2 (
    .F(n518_7),
    .I0(mtimecmp_q[31]),
    .I1(mtimecmp_q[63]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n518_s2.INIT=8'hCA;
  LUT3 n518_s3 (
    .F(n518_8),
    .I0(count[31]),
    .I1(count[63]),
    .I2(\iodev_req[1].addr [2]) 
);
defparam n518_s3.INIT=8'hCA;
  LUT3 \mtimecmp_we[0]_0_s4  (
    .F(\mtimecmp_we[0]_0_7 ),
    .I0(n1446_7),
    .I1(\mtimecmp_we[0]_0_9 ),
    .I2(\mtimecmp_we[0]_0_10 ) 
);
defparam \mtimecmp_we[0]_0_s4 .INIT=8'h80;
  LUT2 n410_s2 (
    .F(n410_5),
    .I0(\iodev_req[12].addr [14]),
    .I1(\mtimecmp_we[0]_0_12 ) 
);
defparam n410_s2.INIT=4'h4;
  LUT4 n517_s2 (
    .F(n517_5),
    .I0(n96_5),
    .I1(n1443_9),
    .I2(n517_6),
    .I3(n517_7) 
);
defparam n517_s2.INIT=16'h8000;
  LUT4 \mtimecmp_we[0]_0_s6  (
    .F(\mtimecmp_we[0]_0_9 ),
    .I0(\iodev_req[12].addr [11]),
    .I1(\iodev_req[12].addr [12]),
    .I2(\iodev_req[12].addr [13]),
    .I3(\iodev_req[12].addr [15]) 
);
defparam \mtimecmp_we[0]_0_s6 .INIT=16'h0001;
  LUT4 \mtimecmp_we[0]_0_s7  (
    .F(\mtimecmp_we[0]_0_10 ),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[12].addr [8]),
    .I2(\iodev_req[12].addr [9]),
    .I3(\iodev_req[12].addr [10]) 
);
defparam \mtimecmp_we[0]_0_s7 .INIT=16'h0001;
  LUT4 n517_s3 (
    .F(n517_6),
    .I0(\iodev_req[12].addr [11]),
    .I1(\iodev_req[12].addr [12]),
    .I2(\iodev_req[12].addr [13]),
    .I3(\iodev_req[12].addr [15]) 
);
defparam n517_s3.INIT=16'h8000;
  LUT4 n517_s4 (
    .F(n517_7),
    .I0(\iodev_req[1].addr [5]),
    .I1(\iodev_req[12].addr [8]),
    .I2(\iodev_req[12].addr [9]),
    .I3(\iodev_req[12].addr [10]) 
);
defparam n517_s4.INIT=16'h8000;
  LUT4 \mtimecmp_we[0]_0_s8  (
    .F(\mtimecmp_we[0]_0_12 ),
    .I0(\main_req.addr_19 ),
    .I1(\main_req.addr_16 ),
    .I2(\main_req.addr_17 ),
    .I3(accen_4) 
);
defparam \mtimecmp_we[0]_0_s8 .INIT=16'h0100;
  LUT3 \mtimecmp_we[0]_0_s9  (
    .F(\mtimecmp_we[0] [0]),
    .I0(\mtimecmp_we[0]_0_5 ),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].rw ) 
);
defparam \mtimecmp_we[0]_0_s9 .INIT=8'h20;
  LUT3 \mtimecmp_we[0]_1_s2  (
    .F(\mtimecmp_we[0] [1]),
    .I0(\mtimecmp_we[0]_0_5 ),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]) 
);
defparam \mtimecmp_we[0]_1_s2 .INIT=8'h80;
  LUT4 n410_s3 (
    .F(n410_7),
    .I0(\mtimecmp_we[0]_0_7 ),
    .I1(n410_5),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n410_s3.INIT=16'h0008;
  LUT3 n517_s5 (
    .F(n517_9),
    .I0(\iodev_req[12].addr [14]),
    .I1(\mtimecmp_we[0]_0_12 ),
    .I2(n517_5) 
);
defparam n517_s5.INIT=8'h40;
  DFFCE mswi_0_s0 (
    .Q(msw_irq[0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(n410_3),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.ack_s0  (
    .Q(\iodev_rsp[12].ack ),
    .D(n517_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_31_s0  (
    .Q(\iodev_rsp[12].data [31]),
    .D(n518_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_30_s0  (
    .Q(\iodev_rsp[12].data [30]),
    .D(n519_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_29_s0  (
    .Q(\iodev_rsp[12].data [29]),
    .D(n520_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_28_s0  (
    .Q(\iodev_rsp[12].data [28]),
    .D(n521_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_27_s0  (
    .Q(\iodev_rsp[12].data [27]),
    .D(n522_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_26_s0  (
    .Q(\iodev_rsp[12].data [26]),
    .D(n523_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_25_s0  (
    .Q(\iodev_rsp[12].data [25]),
    .D(n524_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_24_s0  (
    .Q(\iodev_rsp[12].data [24]),
    .D(n525_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_23_s0  (
    .Q(\iodev_rsp[12].data [23]),
    .D(n526_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_22_s0  (
    .Q(\iodev_rsp[12].data [22]),
    .D(n527_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_21_s0  (
    .Q(\iodev_rsp[12].data [21]),
    .D(n528_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_20_s0  (
    .Q(\iodev_rsp[12].data [20]),
    .D(n529_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_19_s0  (
    .Q(\iodev_rsp[12].data [19]),
    .D(n530_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_18_s0  (
    .Q(\iodev_rsp[12].data [18]),
    .D(n531_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_17_s0  (
    .Q(\iodev_rsp[12].data [17]),
    .D(n532_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_16_s0  (
    .Q(\iodev_rsp[12].data [16]),
    .D(n533_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_15_s0  (
    .Q(\iodev_rsp[12].data [15]),
    .D(n534_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_14_s0  (
    .Q(\iodev_rsp[12].data [14]),
    .D(n535_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_13_s0  (
    .Q(\iodev_rsp[12].data [13]),
    .D(n536_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_12_s0  (
    .Q(\iodev_rsp[12].data [12]),
    .D(n537_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_11_s0  (
    .Q(\iodev_rsp[12].data [11]),
    .D(n538_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_10_s0  (
    .Q(\iodev_rsp[12].data [10]),
    .D(n539_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_9_s0  (
    .Q(\iodev_rsp[12].data [9]),
    .D(n540_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_8_s0  (
    .Q(\iodev_rsp[12].data [8]),
    .D(n541_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_7_s0  (
    .Q(\iodev_rsp[12].data [7]),
    .D(n542_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_6_s0  (
    .Q(\iodev_rsp[12].data [6]),
    .D(n543_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_5_s0  (
    .Q(\iodev_rsp[12].data [5]),
    .D(n544_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_4_s0  (
    .Q(\iodev_rsp[12].data [4]),
    .D(n545_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_3_s0  (
    .Q(\iodev_rsp[12].data [3]),
    .D(n546_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_2_s0  (
    .Q(\iodev_rsp[12].data [2]),
    .D(n547_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_1_s0  (
    .Q(\iodev_rsp[12].data [1]),
    .D(n548_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_0_s0  (
    .Q(\iodev_rsp[12].data [0]),
    .D(n549_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  neorv32_prim_cnt_1 neorv32_clint_mtime_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .n517_9(n517_9),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\iodev_req[1].addr (\iodev_req[1].addr [2]),
    .count(count[63:0])
);
  neorv32_clint_mtimecmp \neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\mtimecmp_we[0] (\mtimecmp_we[0] [1:0]),
    .count(count[63:0]),
    .mtimecmp_q(mtimecmp_q[63:0]),
    .mtime_irq(mtime_irq[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_clint */
module neorv32_prim_fifo (
  clk_i_d,
  n4_6,
  \iodev_req[1].rw ,
  \iodev_req[11].stb ,
  \tx_engine.done ,
  \ctrl.enable ,
  \iodev_req[1].data ,
  \iodev_req[1].addr ,
  \tx_fifo.rdata ,
  r_pnt,
  w_pnt
)
;
input clk_i_d;
input n4_6;
input \iodev_req[1].rw ;
input \iodev_req[11].stb ;
input \tx_engine.done ;
input \ctrl.enable ;
input [7:0] \iodev_req[1].data ;
input [2:2] \iodev_req[1].addr ;
output [7:0] \tx_fifo.rdata ;
output [0:0] r_pnt;
output [0:0] w_pnt;
wire we_4;
wire we;
wire n18_9;
wire n14_9;
wire VCC;
wire GND;
  LUT2 we_s1 (
    .F(we_4),
    .I0(r_pnt[0]),
    .I1(w_pnt[0]) 
);
defparam we_s1.INIT=4'h6;
  LUT4 we_s2 (
    .F(we),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[11].stb ),
    .I3(we_4) 
);
defparam we_s2.INIT=16'h0080;
  LUT4 n18_s3 (
    .F(n18_9),
    .I0(w_pnt[0]),
    .I1(r_pnt[0]),
    .I2(\tx_engine.done ),
    .I3(\ctrl.enable ) 
);
defparam n18_s3.INIT=16'hAC00;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(w_pnt[0]),
    .I1(we),
    .I2(\ctrl.enable ) 
);
defparam n14_s3.INIT=8'h60;
  DFFCE \fifo[0]_7_s0  (
    .Q(\tx_fifo.rdata [7]),
    .D(\iodev_req[1].data [7]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_6_s0  (
    .Q(\tx_fifo.rdata [6]),
    .D(\iodev_req[1].data [6]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_5_s0  (
    .Q(\tx_fifo.rdata [5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_4_s0  (
    .Q(\tx_fifo.rdata [4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_3_s0  (
    .Q(\tx_fifo.rdata [3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_2_s0  (
    .Q(\tx_fifo.rdata [2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_1_s0  (
    .Q(\tx_fifo.rdata [1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_0_s0  (
    .Q(\tx_fifo.rdata [0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFC r_pnt_0_s5 (
    .Q(r_pnt[0]),
    .D(n18_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam r_pnt_0_s5.INIT=1'b0;
  DFFC w_pnt_0_s4 (
    .Q(w_pnt[0]),
    .D(n14_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam w_pnt_0_s4.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_fifo */
module neorv32_prim_fifo_0 (
  clk_i_d,
  n4_6,
  \iodev_req[1].rw ,
  \iodev_req[11].stb ,
  \rx_engine.done ,
  \ctrl.enable ,
  \rx_engine.sreg ,
  \iodev_req[1].addr ,
  r_pnt_0_9,
  \rx_fifo.rdata ,
  r_pnt,
  w_pnt
)
;
input clk_i_d;
input n4_6;
input \iodev_req[1].rw ;
input \iodev_req[11].stb ;
input \rx_engine.done ;
input \ctrl.enable ;
input [7:0] \rx_engine.sreg ;
input [2:2] \iodev_req[1].addr ;
output r_pnt_0_9;
output [7:0] \rx_fifo.rdata ;
output [0:0] r_pnt;
output [0:0] w_pnt;
wire we;
wire n18_9;
wire n14_9;
wire VCC;
wire GND;
  LUT3 r_pnt_0_s4 (
    .F(r_pnt_0_9),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[11].stb ) 
);
defparam r_pnt_0_s4.INIT=8'h40;
  LUT3 we_s2 (
    .F(we),
    .I0(\rx_engine.done ),
    .I1(r_pnt[0]),
    .I2(w_pnt[0]) 
);
defparam we_s2.INIT=8'h82;
  LUT4 n18_s3 (
    .F(n18_9),
    .I0(w_pnt[0]),
    .I1(r_pnt[0]),
    .I2(r_pnt_0_9),
    .I3(\ctrl.enable ) 
);
defparam n18_s3.INIT=16'hAC00;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(w_pnt[0]),
    .I1(we),
    .I2(\ctrl.enable ) 
);
defparam n14_s3.INIT=8'h60;
  DFFCE \fifo[0]_7_s0  (
    .Q(\rx_fifo.rdata [7]),
    .D(\rx_engine.sreg [7]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_6_s0  (
    .Q(\rx_fifo.rdata [6]),
    .D(\rx_engine.sreg [6]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_5_s0  (
    .Q(\rx_fifo.rdata [5]),
    .D(\rx_engine.sreg [5]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_4_s0  (
    .Q(\rx_fifo.rdata [4]),
    .D(\rx_engine.sreg [4]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_3_s0  (
    .Q(\rx_fifo.rdata [3]),
    .D(\rx_engine.sreg [3]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_2_s0  (
    .Q(\rx_fifo.rdata [2]),
    .D(\rx_engine.sreg [2]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_1_s0  (
    .Q(\rx_fifo.rdata [1]),
    .D(\rx_engine.sreg [1]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFCE \fifo[0]_0_s0  (
    .Q(\rx_fifo.rdata [0]),
    .D(\rx_engine.sreg [0]),
    .CLK(clk_i_d),
    .CE(we),
    .CLEAR(n4_6) 
);
  DFFC r_pnt_0_s6 (
    .Q(r_pnt[0]),
    .D(n18_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam r_pnt_0_s6.INIT=1'b0;
  DFFC w_pnt_0_s4 (
    .Q(w_pnt[0]),
    .D(n14_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam w_pnt_0_s4.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_prim_fifo_0 */
module neorv32_uart (
  clk_i_d,
  n4_6,
  uart_rxd_i_d,
  \iodev_req[11].stb ,
  \iodev_req[1].rw ,
  \iodev_req[1].data_0 ,
  \iodev_req[1].data_1 ,
  \iodev_req[1].data_2 ,
  \iodev_req[1].data_3 ,
  \iodev_req[1].data_4 ,
  \iodev_req[1].data_5 ,
  \iodev_req[1].data_6 ,
  \iodev_req[1].data_7 ,
  \iodev_req[1].data_8 ,
  \iodev_req[1].data_9 ,
  \iodev_req[1].data_10 ,
  \iodev_req[1].data_11 ,
  \iodev_req[1].data_12 ,
  \iodev_req[1].data_13 ,
  \iodev_req[1].data_14 ,
  \iodev_req[1].data_15 ,
  \iodev_req[1].data_20 ,
  \iodev_req[1].data_21 ,
  \iodev_req[1].data_22 ,
  \iodev_req[1].data_23 ,
  \iodev_req[1].addr ,
  cnt2_0,
  cnt2_1,
  cnt2_2,
  cnt2_5,
  cnt2_6,
  cnt2_9,
  cnt2_10,
  cnt2_11,
  cnt_0,
  cnt_1,
  cnt_2,
  cnt_5,
  cnt_6,
  cnt_9,
  cnt_10,
  cnt_11,
  \iodev_rsp[11].ack ,
  uart_txd_o_d,
  \iodev_rsp[11].data_0 ,
  \iodev_rsp[11].data_1 ,
  \iodev_rsp[11].data_2 ,
  \iodev_rsp[11].data_3 ,
  \iodev_rsp[11].data_4 ,
  \iodev_rsp[11].data_5 ,
  \iodev_rsp[11].data_6 ,
  \iodev_rsp[11].data_7 ,
  \iodev_rsp[11].data_8 ,
  \iodev_rsp[11].data_9 ,
  \iodev_rsp[11].data_10 ,
  \iodev_rsp[11].data_11 ,
  \iodev_rsp[11].data_12 ,
  \iodev_rsp[11].data_13 ,
  \iodev_rsp[11].data_14 ,
  \iodev_rsp[11].data_15 ,
  \iodev_rsp[11].data_17 ,
  \iodev_rsp[11].data_19 ,
  \iodev_rsp[11].data_20 ,
  \iodev_rsp[11].data_21 ,
  \iodev_rsp[11].data_22 ,
  \iodev_rsp[11].data_23 ,
  \iodev_rsp[11].data_30 ,
  \iodev_rsp[11].data_31 ,
  firq
)
;
input clk_i_d;
input n4_6;
input uart_rxd_i_d;
input \iodev_req[11].stb ;
input \iodev_req[1].rw ;
input \iodev_req[1].data_0 ;
input \iodev_req[1].data_1 ;
input \iodev_req[1].data_2 ;
input \iodev_req[1].data_3 ;
input \iodev_req[1].data_4 ;
input \iodev_req[1].data_5 ;
input \iodev_req[1].data_6 ;
input \iodev_req[1].data_7 ;
input \iodev_req[1].data_8 ;
input \iodev_req[1].data_9 ;
input \iodev_req[1].data_10 ;
input \iodev_req[1].data_11 ;
input \iodev_req[1].data_12 ;
input \iodev_req[1].data_13 ;
input \iodev_req[1].data_14 ;
input \iodev_req[1].data_15 ;
input \iodev_req[1].data_20 ;
input \iodev_req[1].data_21 ;
input \iodev_req[1].data_22 ;
input \iodev_req[1].data_23 ;
input [2:2] \iodev_req[1].addr ;
input cnt2_0;
input cnt2_1;
input cnt2_2;
input cnt2_5;
input cnt2_6;
input cnt2_9;
input cnt2_10;
input cnt2_11;
input cnt_0;
input cnt_1;
input cnt_2;
input cnt_5;
input cnt_6;
input cnt_9;
input cnt_10;
input cnt_11;
output \iodev_rsp[11].ack ;
output uart_txd_o_d;
output \iodev_rsp[11].data_0 ;
output \iodev_rsp[11].data_1 ;
output \iodev_rsp[11].data_2 ;
output \iodev_rsp[11].data_3 ;
output \iodev_rsp[11].data_4 ;
output \iodev_rsp[11].data_5 ;
output \iodev_rsp[11].data_6 ;
output \iodev_rsp[11].data_7 ;
output \iodev_rsp[11].data_8 ;
output \iodev_rsp[11].data_9 ;
output \iodev_rsp[11].data_10 ;
output \iodev_rsp[11].data_11 ;
output \iodev_rsp[11].data_12 ;
output \iodev_rsp[11].data_13 ;
output \iodev_rsp[11].data_14 ;
output \iodev_rsp[11].data_15 ;
output \iodev_rsp[11].data_17 ;
output \iodev_rsp[11].data_19 ;
output \iodev_rsp[11].data_20 ;
output \iodev_rsp[11].data_21 ;
output \iodev_rsp[11].data_22 ;
output \iodev_rsp[11].data_23 ;
output \iodev_rsp[11].data_30 ;
output \iodev_rsp[11].data_31 ;
output [1:1] firq;
wire n292_3;
wire n352_3;
wire n353_3;
wire n354_3;
wire n355_3;
wire n356_3;
wire n357_3;
wire n358_3;
wire n364_4;
wire n365_4;
wire n366_4;
wire n367_4;
wire n368_4;
wire n369_4;
wire n370_4;
wire n371_4;
wire n372_4;
wire n373_4;
wire n500_3;
wire n501_3;
wire n502_3;
wire n503_3;
wire n504_3;
wire n505_3;
wire n506_3;
wire n507_3;
wire n508_3;
wire n513_9;
wire \tx_engine.state_0_8 ;
wire uart_clk;
wire n499_6;
wire n498_6;
wire n496_6;
wire n361_6;
wire n359_6;
wire n306_7;
wire n536_13;
wire n401_13;
wire n148_7;
wire n146_7;
wire n145_7;
wire n144_7;
wire n143_7;
wire n142_7;
wire n141_7;
wire n497_7;
wire n495_7;
wire n363_7;
wire n362_7;
wire n360_7;
wire n351_6;
wire n402_14;
wire n364_5;
wire n365_5;
wire n365_6;
wire n366_5;
wire n367_5;
wire n368_5;
wire n371_5;
wire n500_4;
wire n501_4;
wire n502_4;
wire n503_4;
wire n504_4;
wire n505_4;
wire n506_4;
wire n507_4;
wire n508_4;
wire n513_10;
wire \rx_engine.state_0_9 ;
wire uart_clk_22;
wire uart_clk_23;
wire n499_7;
wire n401_14;
wire n148_8;
wire n495_8;
wire n500_5;
wire n503_5;
wire n504_5;
wire n506_5;
wire uart_clk_24;
wire uart_clk_25;
wire uart_clk_26;
wire uart_clk_27;
wire uart_clk_28;
wire uart_clk_29;
wire uart_clk_30;
wire uart_clk_31;
wire \rx_engine.state_0_12 ;
wire n505_7;
wire \tx_engine.baudcnt_9_8 ;
wire \tx_engine.sreg_8_8 ;
wire n370_7;
wire n369_7;
wire \rx_engine.baudcnt_9_8 ;
wire \rx_engine.bitcnt_3_8 ;
wire n502_7;
wire n500_8;
wire n754_5;
wire n292_7;
wire n131_9;
wire rx_overrun_10;
wire \tx_engine.state_0_11 ;
wire n292_9;
wire n123_8;
wire n129_8;
wire n513_13;
wire n147_8;
wire n124_8;
wire n125_8;
wire n126_8;
wire n127_8;
wire n128_8;
wire n133_8;
wire n134_8;
wire n135_8;
wire n136_8;
wire n137_8;
wire n138_8;
wire n139_8;
wire n140_8;
wire n441_10;
wire \ctrl.enable ;
wire \ctrl.hwfc_en ;
wire \ctrl.irq_rx_nempty ;
wire \ctrl.irq_rx_full ;
wire \ctrl.irq_tx_empty ;
wire \ctrl.irq_tx_nfull ;
wire \tx_engine.done ;
wire \rx_engine.done ;
wire rx_overrun;
wire r_pnt_0_9;
wire [2:0] \ctrl.prsc ;
wire [9:0] \ctrl.baud ;
wire [1:0] \tx_engine.state ;
wire [8:0] \tx_engine.sreg ;
wire [3:0] \tx_engine.bitcnt ;
wire [9:0] \tx_engine.baudcnt ;
wire [8:0] \rx_engine.sreg ;
wire [3:0] \rx_engine.bitcnt ;
wire [9:0] \rx_engine.baudcnt ;
wire [2:0] \rx_engine.sync ;
wire [0:0] \rx_engine.state ;
wire [7:0] \tx_fifo.rdata ;
wire [0:0] r_pnt;
wire [0:0] w_pnt;
wire [7:0] \rx_fifo.rdata ;
wire [0:0] r_pnt_0;
wire [0:0] w_pnt_0;
wire VCC;
wire GND;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(n292_9),
    .I1(n292_7),
    .I2(\ctrl.enable ) 
);
defparam n292_s0.INIT=8'hE0;
  LUT3 n352_s0 (
    .F(n352_3),
    .I0(\tx_fifo.rdata [6]),
    .I1(\tx_engine.sreg [8]),
    .I2(\tx_engine.state [0]) 
);
defparam n352_s0.INIT=8'hCA;
  LUT3 n353_s0 (
    .F(n353_3),
    .I0(\tx_fifo.rdata [5]),
    .I1(\tx_engine.sreg [7]),
    .I2(\tx_engine.state [0]) 
);
defparam n353_s0.INIT=8'hCA;
  LUT3 n354_s0 (
    .F(n354_3),
    .I0(\tx_fifo.rdata [4]),
    .I1(\tx_engine.sreg [6]),
    .I2(\tx_engine.state [0]) 
);
defparam n354_s0.INIT=8'hCA;
  LUT3 n355_s0 (
    .F(n355_3),
    .I0(\tx_fifo.rdata [3]),
    .I1(\tx_engine.sreg [5]),
    .I2(\tx_engine.state [0]) 
);
defparam n355_s0.INIT=8'hCA;
  LUT3 n356_s0 (
    .F(n356_3),
    .I0(\tx_fifo.rdata [2]),
    .I1(\tx_engine.sreg [4]),
    .I2(\tx_engine.state [0]) 
);
defparam n356_s0.INIT=8'hCA;
  LUT3 n357_s0 (
    .F(n357_3),
    .I0(\tx_fifo.rdata [1]),
    .I1(\tx_engine.sreg [3]),
    .I2(\tx_engine.state [0]) 
);
defparam n357_s0.INIT=8'hCA;
  LUT3 n358_s0 (
    .F(n358_3),
    .I0(\tx_fifo.rdata [0]),
    .I1(\tx_engine.sreg [2]),
    .I2(\tx_engine.state [0]) 
);
defparam n358_s0.INIT=8'hCA;
  LUT4 n364_s1 (
    .F(n364_4),
    .I0(\tx_engine.state [0]),
    .I1(\tx_engine.baudcnt [9]),
    .I2(\ctrl.baud [9]),
    .I3(n364_5) 
);
defparam n364_s1.INIT=16'h70D8;
  LUT3 n365_s1 (
    .F(n365_4),
    .I0(n365_5),
    .I1(\ctrl.baud [8]),
    .I2(n365_6) 
);
defparam n365_s1.INIT=8'hAC;
  LUT4 n366_s1 (
    .F(n366_4),
    .I0(\ctrl.baud [7]),
    .I1(\tx_engine.baudcnt [7]),
    .I2(n366_5),
    .I3(n365_6) 
);
defparam n366_s1.INIT=16'h3CAA;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(n367_5),
    .I1(\ctrl.baud [6]),
    .I2(n365_6) 
);
defparam n367_s1.INIT=8'hAC;
  LUT3 n368_s1 (
    .F(n368_4),
    .I0(n368_5),
    .I1(\ctrl.baud [5]),
    .I2(n365_6) 
);
defparam n368_s1.INIT=8'hAC;
  LUT4 n369_s1 (
    .F(n369_4),
    .I0(\ctrl.baud [4]),
    .I1(\tx_engine.baudcnt [4]),
    .I2(n369_7),
    .I3(n365_6) 
);
defparam n369_s1.INIT=16'h3CAA;
  LUT3 n370_s1 (
    .F(n370_4),
    .I0(n370_7),
    .I1(\ctrl.baud [3]),
    .I2(n365_6) 
);
defparam n370_s1.INIT=8'hAC;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(\ctrl.baud [2]),
    .I1(\tx_engine.baudcnt [2]),
    .I2(n371_5),
    .I3(n365_6) 
);
defparam n371_s1.INIT=16'h3CAA;
  LUT4 n372_s1 (
    .F(n372_4),
    .I0(\ctrl.baud [1]),
    .I1(\tx_engine.baudcnt [0]),
    .I2(\tx_engine.baudcnt [1]),
    .I3(n365_6) 
);
defparam n372_s1.INIT=16'hC3AA;
  LUT3 n373_s1 (
    .F(n373_4),
    .I0(\tx_engine.baudcnt [0]),
    .I1(\ctrl.baud [0]),
    .I2(n365_6) 
);
defparam n373_s1.INIT=8'h5C;
  LUT3 n500_s0 (
    .F(n500_3),
    .I0(n500_4),
    .I1(\ctrl.baud [9]),
    .I2(\rx_engine.state [0]) 
);
defparam n500_s0.INIT=8'h5C;
  LUT3 n501_s0 (
    .F(n501_3),
    .I0(n501_4),
    .I1(\ctrl.baud [8]),
    .I2(\rx_engine.state [0]) 
);
defparam n501_s0.INIT=8'hAC;
  LUT3 n502_s0 (
    .F(n502_3),
    .I0(n502_4),
    .I1(\ctrl.baud [7]),
    .I2(\rx_engine.state [0]) 
);
defparam n502_s0.INIT=8'hAC;
  LUT3 n503_s0 (
    .F(n503_3),
    .I0(n503_4),
    .I1(\ctrl.baud [6]),
    .I2(\rx_engine.state [0]) 
);
defparam n503_s0.INIT=8'hAC;
  LUT3 n504_s0 (
    .F(n504_3),
    .I0(n504_4),
    .I1(\ctrl.baud [5]),
    .I2(\rx_engine.state [0]) 
);
defparam n504_s0.INIT=8'hAC;
  LUT3 n505_s0 (
    .F(n505_3),
    .I0(n505_4),
    .I1(\ctrl.baud [4]),
    .I2(\rx_engine.state [0]) 
);
defparam n505_s0.INIT=8'hAC;
  LUT3 n506_s0 (
    .F(n506_3),
    .I0(n506_4),
    .I1(\ctrl.baud [3]),
    .I2(\rx_engine.state [0]) 
);
defparam n506_s0.INIT=8'hAC;
  LUT3 n507_s0 (
    .F(n507_3),
    .I0(n507_4),
    .I1(\ctrl.baud [2]),
    .I2(\rx_engine.state [0]) 
);
defparam n507_s0.INIT=8'hAC;
  LUT3 n508_s0 (
    .F(n508_3),
    .I0(n508_4),
    .I1(\ctrl.baud [1]),
    .I2(\rx_engine.state [0]) 
);
defparam n508_s0.INIT=8'hAC;
  LUT3 n513_s5 (
    .F(n513_9),
    .I0(\rx_engine.state [0]),
    .I1(n513_10),
    .I2(n513_13) 
);
defparam n513_s5.INIT=8'h80;
  LUT4 \tx_engine.state_0_s3  (
    .F(\tx_engine.state_0_8 ),
    .I0(\tx_engine.state_0_11 ),
    .I1(uart_clk),
    .I2(n401_13),
    .I3(\tx_engine.state [1]) 
);
defparam \tx_engine.state_0_s3 .INIT=16'hF8FF;
  LUT3 uart_clk_s15 (
    .F(uart_clk),
    .I0(uart_clk_22),
    .I1(uart_clk_23),
    .I2(\ctrl.prsc [2]) 
);
defparam uart_clk_s15.INIT=8'hCA;
  LUT4 n499_s1 (
    .F(n499_6),
    .I0(\ctrl.baud [9]),
    .I1(\rx_engine.baudcnt [9]),
    .I2(n499_7),
    .I3(\rx_engine.state [0]) 
);
defparam n499_s1.INIT=16'h2C00;
  LUT2 n498_s1 (
    .F(n498_6),
    .I0(\rx_engine.bitcnt [0]),
    .I1(\rx_engine.state [0]) 
);
defparam n498_s1.INIT=4'h4;
  LUT4 n496_s1 (
    .F(n496_6),
    .I0(\rx_engine.bitcnt [0]),
    .I1(\rx_engine.bitcnt [1]),
    .I2(\rx_engine.bitcnt [2]),
    .I3(\rx_engine.state [0]) 
);
defparam n496_s1.INIT=16'hE100;
  LUT4 n361_s1 (
    .F(n361_6),
    .I0(\tx_engine.bitcnt [0]),
    .I1(\tx_engine.bitcnt [1]),
    .I2(\tx_engine.bitcnt [2]),
    .I3(\tx_engine.state [0]) 
);
defparam n361_s1.INIT=16'hE100;
  LUT2 n359_s1 (
    .F(n359_6),
    .I0(\tx_engine.state [0]),
    .I1(\tx_engine.sreg [1]) 
);
defparam n359_s1.INIT=4'h8;
  LUT2 n306_s2 (
    .F(n306_7),
    .I0(\tx_engine.state [0]),
    .I1(\tx_engine.state [1]) 
);
defparam n306_s2.INIT=4'h4;
  LUT3 n536_s5 (
    .F(n536_13),
    .I0(\rx_engine.state [0]),
    .I1(\tx_engine.state [1]),
    .I2(\rx_engine.state_0_12 ) 
);
defparam n536_s5.INIT=8'h80;
  LUT4 n401_s5 (
    .F(n401_13),
    .I0(\tx_engine.bitcnt [3]),
    .I1(\tx_engine.state [0]),
    .I2(\tx_engine.state [1]),
    .I3(n401_14) 
);
defparam n401_s5.INIT=16'h4000;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [0]),
    .I2(\ctrl.enable ),
    .I3(n148_8) 
);
defparam n148_s2.INIT=16'hF888;
  LUT4 n146_s2 (
    .F(n146_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [2]),
    .I2(\ctrl.hwfc_en ),
    .I3(n148_8) 
);
defparam n146_s2.INIT=16'hF888;
  LUT4 n145_s2 (
    .F(n145_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [3]),
    .I2(\ctrl.prsc [0]),
    .I3(n148_8) 
);
defparam n145_s2.INIT=16'hF888;
  LUT4 n144_s2 (
    .F(n144_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [4]),
    .I2(\ctrl.prsc [1]),
    .I3(n148_8) 
);
defparam n144_s2.INIT=16'hF888;
  LUT4 n143_s2 (
    .F(n143_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [5]),
    .I2(\ctrl.prsc [2]),
    .I3(n148_8) 
);
defparam n143_s2.INIT=16'hF888;
  LUT4 n142_s2 (
    .F(n142_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [6]),
    .I2(\ctrl.baud [0]),
    .I3(n148_8) 
);
defparam n142_s2.INIT=16'hF888;
  LUT4 n141_s2 (
    .F(n141_7),
    .I0(r_pnt_0_9),
    .I1(\rx_fifo.rdata [7]),
    .I2(\ctrl.baud [1]),
    .I3(n148_8) 
);
defparam n141_s2.INIT=16'hF888;
  LUT3 n497_s2 (
    .F(n497_7),
    .I0(\rx_engine.bitcnt [0]),
    .I1(\rx_engine.bitcnt [1]),
    .I2(\rx_engine.state [0]) 
);
defparam n497_s2.INIT=8'h9F;
  LUT3 n495_s2 (
    .F(n495_7),
    .I0(\rx_engine.bitcnt [3]),
    .I1(n495_8),
    .I2(\rx_engine.state [0]) 
);
defparam n495_s2.INIT=8'h6F;
  LUT2 n363_s2 (
    .F(n363_7),
    .I0(\tx_engine.state [0]),
    .I1(\tx_engine.bitcnt [0]) 
);
defparam n363_s2.INIT=4'h7;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(\tx_engine.bitcnt [0]),
    .I1(\tx_engine.bitcnt [1]),
    .I2(\tx_engine.state [0]) 
);
defparam n362_s2.INIT=8'h9F;
  LUT3 n360_s2 (
    .F(n360_7),
    .I0(\tx_engine.bitcnt [3]),
    .I1(n401_14),
    .I2(\tx_engine.state [0]) 
);
defparam n360_s2.INIT=8'h6F;
  LUT2 n351_s1 (
    .F(n351_6),
    .I0(\tx_engine.state [0]),
    .I1(\tx_fifo.rdata [7]) 
);
defparam n351_s1.INIT=4'hE;
  LUT3 n402_s6 (
    .F(n402_14),
    .I0(\tx_engine.sreg [0]),
    .I1(\tx_engine.state [1]),
    .I2(\tx_engine.state [0]) 
);
defparam n402_s6.INIT=8'hBF;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(\tx_engine.baudcnt [7]),
    .I1(\tx_engine.baudcnt [8]),
    .I2(n366_5) 
);
defparam n364_s2.INIT=8'h10;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(\tx_engine.baudcnt [7]),
    .I1(n366_5),
    .I2(\tx_engine.baudcnt [8]) 
);
defparam n365_s2.INIT=8'hB4;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n364_5),
    .I1(\tx_engine.baudcnt [9]),
    .I2(\tx_engine.state [0]) 
);
defparam n365_s3.INIT=8'hD0;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(\tx_engine.baudcnt [4]),
    .I1(\tx_engine.baudcnt [5]),
    .I2(\tx_engine.baudcnt [6]),
    .I3(n369_7) 
);
defparam n366_s2.INIT=16'h0100;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(\tx_engine.baudcnt [4]),
    .I1(\tx_engine.baudcnt [5]),
    .I2(n369_7),
    .I3(\tx_engine.baudcnt [6]) 
);
defparam n367_s2.INIT=16'hEF10;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(\tx_engine.baudcnt [4]),
    .I1(n369_7),
    .I2(\tx_engine.baudcnt [5]) 
);
defparam n368_s2.INIT=8'hB4;
  LUT2 n371_s2 (
    .F(n371_5),
    .I0(\tx_engine.baudcnt [0]),
    .I1(\tx_engine.baudcnt [1]) 
);
defparam n371_s2.INIT=4'h1;
  LUT4 n500_s1 (
    .F(n500_4),
    .I0(n500_5),
    .I1(\rx_engine.baudcnt [7]),
    .I2(n500_8),
    .I3(\rx_engine.baudcnt [8]) 
);
defparam n500_s1.INIT=16'h30EF;
  LUT4 n501_s1 (
    .F(n501_4),
    .I0(\ctrl.baud [7]),
    .I1(n513_10),
    .I2(n500_8),
    .I3(\rx_engine.baudcnt [7]) 
);
defparam n501_s1.INIT=16'h0BB0;
  LUT3 n502_s1 (
    .F(n502_4),
    .I0(n513_10),
    .I1(\ctrl.baud [6]),
    .I2(n502_7) 
);
defparam n502_s1.INIT=8'hD0;
  LUT4 n503_s1 (
    .F(n503_4),
    .I0(\ctrl.baud [5]),
    .I1(n513_10),
    .I2(n503_5),
    .I3(\rx_engine.baudcnt [5]) 
);
defparam n503_s1.INIT=16'h0BB0;
  LUT4 n504_s1 (
    .F(n504_4),
    .I0(\ctrl.baud [4]),
    .I1(n513_10),
    .I2(n504_5),
    .I3(\rx_engine.baudcnt [4]) 
);
defparam n504_s1.INIT=16'h0BB0;
  LUT3 n505_s1 (
    .F(n505_4),
    .I0(n513_10),
    .I1(\ctrl.baud [3]),
    .I2(n505_7) 
);
defparam n505_s1.INIT=8'hD0;
  LUT4 n506_s1 (
    .F(n506_4),
    .I0(\ctrl.baud [2]),
    .I1(n513_10),
    .I2(n506_5),
    .I3(\rx_engine.baudcnt [2]) 
);
defparam n506_s1.INIT=16'h0BB0;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(\ctrl.baud [1]),
    .I1(n513_10),
    .I2(\rx_engine.baudcnt [0]),
    .I3(\rx_engine.baudcnt [1]) 
);
defparam n507_s1.INIT=16'hB00B;
  LUT3 n508_s1 (
    .F(n508_4),
    .I0(n513_10),
    .I1(\ctrl.baud [0]),
    .I2(\rx_engine.baudcnt [0]) 
);
defparam n508_s1.INIT=8'h0D;
  LUT4 n513_s6 (
    .F(n513_10),
    .I0(\rx_engine.baudcnt [7]),
    .I1(\rx_engine.baudcnt [8]),
    .I2(\rx_engine.baudcnt [9]),
    .I3(n500_8) 
);
defparam n513_s6.INIT=16'h0100;
  LUT3 \rx_engine.state_0_s4  (
    .F(\rx_engine.state_0_9 ),
    .I0(\rx_engine.sync [1]),
    .I1(\rx_engine.sync [2]),
    .I2(uart_clk) 
);
defparam \rx_engine.state_0_s4 .INIT=8'h40;
  LUT3 uart_clk_s16 (
    .F(uart_clk_22),
    .I0(uart_clk_24),
    .I1(uart_clk_25),
    .I2(\ctrl.prsc [1]) 
);
defparam uart_clk_s16.INIT=8'h35;
  LUT3 uart_clk_s17 (
    .F(uart_clk_23),
    .I0(uart_clk_26),
    .I1(uart_clk_27),
    .I2(\ctrl.prsc [1]) 
);
defparam uart_clk_s17.INIT=8'h35;
  LUT3 n499_s2 (
    .F(n499_7),
    .I0(\rx_engine.baudcnt [7]),
    .I1(\rx_engine.baudcnt [8]),
    .I2(n500_8) 
);
defparam n499_s2.INIT=8'h10;
  LUT3 n401_s6 (
    .F(n401_14),
    .I0(\tx_engine.bitcnt [0]),
    .I1(\tx_engine.bitcnt [1]),
    .I2(\tx_engine.bitcnt [2]) 
);
defparam n401_s6.INIT=8'h01;
  LUT3 n148_s3 (
    .F(n148_8),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[11].stb ) 
);
defparam n148_s3.INIT=8'h10;
  LUT3 n495_s3 (
    .F(n495_8),
    .I0(\rx_engine.bitcnt [0]),
    .I1(\rx_engine.bitcnt [1]),
    .I2(\rx_engine.bitcnt [2]) 
);
defparam n495_s3.INIT=8'h01;
  LUT2 n500_s2 (
    .F(n500_5),
    .I0(\ctrl.baud [8]),
    .I1(\rx_engine.baudcnt [9]) 
);
defparam n500_s2.INIT=4'h1;
  LUT2 n503_s2 (
    .F(n503_5),
    .I0(\rx_engine.baudcnt [4]),
    .I1(n504_5) 
);
defparam n503_s2.INIT=4'h4;
  LUT4 n504_s2 (
    .F(n504_5),
    .I0(\rx_engine.baudcnt [0]),
    .I1(\rx_engine.baudcnt [1]),
    .I2(\rx_engine.baudcnt [2]),
    .I3(\rx_engine.baudcnt [3]) 
);
defparam n504_s2.INIT=16'h0001;
  LUT2 n506_s2 (
    .F(n506_5),
    .I0(\rx_engine.baudcnt [0]),
    .I1(\rx_engine.baudcnt [1]) 
);
defparam n506_s2.INIT=4'h1;
  LUT4 uart_clk_s18 (
    .F(uart_clk_24),
    .I0(cnt2_1),
    .I1(cnt_1),
    .I2(uart_clk_28),
    .I3(\ctrl.prsc [0]) 
);
defparam uart_clk_s18.INIT=16'hBB0F;
  LUT4 uart_clk_s19 (
    .F(uart_clk_25),
    .I0(cnt2_5),
    .I1(cnt_5),
    .I2(uart_clk_29),
    .I3(\ctrl.prsc [0]) 
);
defparam uart_clk_s19.INIT=16'hBB0F;
  LUT4 uart_clk_s20 (
    .F(uart_clk_26),
    .I0(cnt2_9),
    .I1(cnt_9),
    .I2(uart_clk_30),
    .I3(\ctrl.prsc [0]) 
);
defparam uart_clk_s20.INIT=16'hBB0F;
  LUT4 uart_clk_s21 (
    .F(uart_clk_27),
    .I0(cnt2_11),
    .I1(cnt_11),
    .I2(uart_clk_31),
    .I3(\ctrl.prsc [0]) 
);
defparam uart_clk_s21.INIT=16'hBB0F;
  LUT2 uart_clk_s22 (
    .F(uart_clk_28),
    .I0(cnt2_0),
    .I1(cnt_0) 
);
defparam uart_clk_s22.INIT=4'h4;
  LUT2 uart_clk_s23 (
    .F(uart_clk_29),
    .I0(cnt2_2),
    .I1(cnt_2) 
);
defparam uart_clk_s23.INIT=4'h4;
  LUT2 uart_clk_s24 (
    .F(uart_clk_30),
    .I0(cnt2_6),
    .I1(cnt_6) 
);
defparam uart_clk_s24.INIT=4'h4;
  LUT2 uart_clk_s25 (
    .F(uart_clk_31),
    .I0(cnt2_10),
    .I1(cnt_10) 
);
defparam uart_clk_s25.INIT=4'h4;
  LUT4 \rx_engine.state_0_s6  (
    .F(\rx_engine.state_0_12 ),
    .I0(\rx_engine.bitcnt [3]),
    .I1(\rx_engine.bitcnt [0]),
    .I2(\rx_engine.bitcnt [1]),
    .I3(\rx_engine.bitcnt [2]) 
);
defparam \rx_engine.state_0_s6 .INIT=16'h0001;
  LUT4 n505_s3 (
    .F(n505_7),
    .I0(\rx_engine.baudcnt [2]),
    .I1(\rx_engine.baudcnt [0]),
    .I2(\rx_engine.baudcnt [1]),
    .I3(\rx_engine.baudcnt [3]) 
);
defparam n505_s3.INIT=16'hFE01;
  LUT3 \tx_engine.baudcnt_9_s3  (
    .F(\tx_engine.baudcnt_9_8 ),
    .I0(n513_13),
    .I1(\tx_engine.state [0]),
    .I2(\tx_engine.state [1]) 
);
defparam \tx_engine.baudcnt_9_s3 .INIT=8'hBA;
  LUT4 \tx_engine.sreg_8_s3  (
    .F(\tx_engine.sreg_8_8 ),
    .I0(\tx_engine.state [0]),
    .I1(\tx_engine.state [1]),
    .I2(n513_13),
    .I3(n365_6) 
);
defparam \tx_engine.sreg_8_s3 .INIT=16'h00F4;
  LUT4 n370_s3 (
    .F(n370_7),
    .I0(\tx_engine.baudcnt [2]),
    .I1(\tx_engine.baudcnt [0]),
    .I2(\tx_engine.baudcnt [1]),
    .I3(\tx_engine.baudcnt [3]) 
);
defparam n370_s3.INIT=16'hFE01;
  LUT4 n369_s3 (
    .F(n369_7),
    .I0(\tx_engine.baudcnt [2]),
    .I1(\tx_engine.baudcnt [3]),
    .I2(\tx_engine.baudcnt [0]),
    .I3(\tx_engine.baudcnt [1]) 
);
defparam n369_s3.INIT=16'h0001;
  LUT3 \rx_engine.baudcnt_9_s3  (
    .F(\rx_engine.baudcnt_9_8 ),
    .I0(n513_13),
    .I1(\rx_engine.state [0]),
    .I2(\tx_engine.state [1]) 
);
defparam \rx_engine.baudcnt_9_s3 .INIT=8'hBA;
  LUT4 \rx_engine.bitcnt_3_s3  (
    .F(\rx_engine.bitcnt_3_8 ),
    .I0(n513_13),
    .I1(n513_10),
    .I2(\rx_engine.state [0]),
    .I3(\tx_engine.state [1]) 
);
defparam \rx_engine.bitcnt_3_s3 .INIT=16'h8F88;
  LUT4 n502_s3 (
    .F(n502_7),
    .I0(\rx_engine.baudcnt [5]),
    .I1(\rx_engine.baudcnt [4]),
    .I2(n504_5),
    .I3(\rx_engine.baudcnt [6]) 
);
defparam n502_s3.INIT=16'hEF10;
  LUT4 n500_s4 (
    .F(n500_8),
    .I0(\rx_engine.baudcnt [5]),
    .I1(\rx_engine.baudcnt [6]),
    .I2(\rx_engine.baudcnt [4]),
    .I3(n504_5) 
);
defparam n500_s4.INIT=16'h0100;
  LUT3 n754_s1 (
    .F(n754_5),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[11].stb ) 
);
defparam n754_s1.INIT=8'h40;
  LUT4 n292_s3 (
    .F(n292_7),
    .I0(\ctrl.irq_rx_full ),
    .I1(\ctrl.irq_rx_nempty ),
    .I2(r_pnt_0[0]),
    .I3(w_pnt_0[0]) 
);
defparam n292_s3.INIT=16'h0EE0;
  LUT3 n131_s3 (
    .F(n131_9),
    .I0(r_pnt_0[0]),
    .I1(w_pnt_0[0]),
    .I2(n148_8) 
);
defparam n131_s3.INIT=8'h60;
  LUT4 rx_overrun_s4 (
    .F(rx_overrun_10),
    .I0(r_pnt_0[0]),
    .I1(w_pnt_0[0]),
    .I2(\rx_engine.done ),
    .I3(\ctrl.enable ) 
);
defparam rx_overrun_s4.INIT=16'h60FF;
  LUT4 \tx_engine.state_0_s5  (
    .F(\tx_engine.state_0_11 ),
    .I0(\tx_engine.state [0]),
    .I1(\tx_engine.done ),
    .I2(r_pnt[0]),
    .I3(w_pnt[0]) 
);
defparam \tx_engine.state_0_s5 .INIT=16'h0110;
  LUT4 n292_s4 (
    .F(n292_9),
    .I0(\ctrl.irq_tx_nfull ),
    .I1(\ctrl.irq_tx_empty ),
    .I2(r_pnt[0]),
    .I3(w_pnt[0]) 
);
defparam n292_s4.INIT=16'hE00E;
  LUT4 n123_s2 (
    .F(n123_8),
    .I0(r_pnt[0]),
    .I1(w_pnt[0]),
    .I2(\tx_engine.state [0]),
    .I3(n148_8) 
);
defparam n123_s2.INIT=16'hF600;
  LUT3 n129_s2 (
    .F(n129_8),
    .I0(r_pnt[0]),
    .I1(w_pnt[0]),
    .I2(n148_8) 
);
defparam n129_s2.INIT=8'h90;
  LUT4 n513_s8 (
    .F(n513_13),
    .I0(\tx_engine.state [1]),
    .I1(uart_clk_22),
    .I2(uart_clk_23),
    .I3(\ctrl.prsc [2]) 
);
defparam n513_s8.INIT=16'hA088;
  LUT4 n147_s2 (
    .F(n147_8),
    .I0(\rx_fifo.rdata [1]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n147_s2.INIT=16'h2000;
  LUT4 n124_s2 (
    .F(n124_8),
    .I0(rx_overrun),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n124_s2.INIT=16'h0200;
  LUT4 n125_s2 (
    .F(n125_8),
    .I0(\ctrl.irq_tx_nfull ),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n125_s2.INIT=16'h0200;
  LUT4 n126_s2 (
    .F(n126_8),
    .I0(\ctrl.irq_tx_empty ),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n126_s2.INIT=16'h0200;
  LUT4 n127_s2 (
    .F(n127_8),
    .I0(\ctrl.irq_rx_full ),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n127_s2.INIT=16'h0200;
  LUT4 n128_s2 (
    .F(n128_8),
    .I0(\ctrl.irq_rx_nempty ),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n128_s2.INIT=16'h0200;
  LUT4 n133_s2 (
    .F(n133_8),
    .I0(\ctrl.baud [9]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n133_s2.INIT=16'h0200;
  LUT4 n134_s2 (
    .F(n134_8),
    .I0(\ctrl.baud [8]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n134_s2.INIT=16'h0200;
  LUT4 n135_s2 (
    .F(n135_8),
    .I0(\ctrl.baud [7]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n135_s2.INIT=16'h0200;
  LUT4 n136_s2 (
    .F(n136_8),
    .I0(\ctrl.baud [6]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n136_s2.INIT=16'h0200;
  LUT4 n137_s2 (
    .F(n137_8),
    .I0(\ctrl.baud [5]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n137_s2.INIT=16'h0200;
  LUT4 n138_s2 (
    .F(n138_8),
    .I0(\ctrl.baud [4]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n138_s2.INIT=16'h0200;
  LUT4 n139_s2 (
    .F(n139_8),
    .I0(\ctrl.baud [3]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n139_s2.INIT=16'h0200;
  LUT4 n140_s2 (
    .F(n140_8),
    .I0(\ctrl.baud [2]),
    .I1(\iodev_req[1].rw ),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[11].stb ) 
);
defparam n140_s2.INIT=16'h0200;
  LUT4 n441_s4 (
    .F(n441_10),
    .I0(\rx_engine.state_0_9 ),
    .I1(\rx_engine.state_0_12 ),
    .I2(\rx_engine.state [0]),
    .I3(\tx_engine.state [1]) 
);
defparam n441_s4.INIT=16'h3A00;
  DFFC \bus_rsp_o.data_31_s0  (
    .Q(\iodev_rsp[11].data_31 ),
    .D(n123_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_30_s0  (
    .Q(\iodev_rsp[11].data_30 ),
    .D(n124_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_23_s0  (
    .Q(\iodev_rsp[11].data_23 ),
    .D(n125_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_22_s0  (
    .Q(\iodev_rsp[11].data_22 ),
    .D(n126_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_21_s0  (
    .Q(\iodev_rsp[11].data_21 ),
    .D(n127_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_20_s0  (
    .Q(\iodev_rsp[11].data_20 ),
    .D(n128_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_19_s0  (
    .Q(\iodev_rsp[11].data_19 ),
    .D(n129_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_17_s0  (
    .Q(\iodev_rsp[11].data_17 ),
    .D(n131_9),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_15_s0  (
    .Q(\iodev_rsp[11].data_15 ),
    .D(n133_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_14_s0  (
    .Q(\iodev_rsp[11].data_14 ),
    .D(n134_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_13_s0  (
    .Q(\iodev_rsp[11].data_13 ),
    .D(n135_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_12_s0  (
    .Q(\iodev_rsp[11].data_12 ),
    .D(n136_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_11_s0  (
    .Q(\iodev_rsp[11].data_11 ),
    .D(n137_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_10_s0  (
    .Q(\iodev_rsp[11].data_10 ),
    .D(n138_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_9_s0  (
    .Q(\iodev_rsp[11].data_9 ),
    .D(n139_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_8_s0  (
    .Q(\iodev_rsp[11].data_8 ),
    .D(n140_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_7_s0  (
    .Q(\iodev_rsp[11].data_7 ),
    .D(n141_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_6_s0  (
    .Q(\iodev_rsp[11].data_6 ),
    .D(n142_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_5_s0  (
    .Q(\iodev_rsp[11].data_5 ),
    .D(n143_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_4_s0  (
    .Q(\iodev_rsp[11].data_4 ),
    .D(n144_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_3_s0  (
    .Q(\iodev_rsp[11].data_3 ),
    .D(n145_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_2_s0  (
    .Q(\iodev_rsp[11].data_2 ),
    .D(n146_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_1_s0  (
    .Q(\iodev_rsp[11].data_1 ),
    .D(n147_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_0_s0  (
    .Q(\iodev_rsp[11].data_0 ),
    .D(n148_7),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.enable_s0  (
    .Q(\ctrl.enable ),
    .D(\iodev_req[1].data_0 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.hwfc_en_s0  (
    .Q(\ctrl.hwfc_en ),
    .D(\iodev_req[1].data_2 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.prsc_2_s0  (
    .Q(\ctrl.prsc [2]),
    .D(\iodev_req[1].data_5 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.prsc_1_s0  (
    .Q(\ctrl.prsc [1]),
    .D(\iodev_req[1].data_4 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.prsc_0_s0  (
    .Q(\ctrl.prsc [0]),
    .D(\iodev_req[1].data_3 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_9_s0  (
    .Q(\ctrl.baud [9]),
    .D(\iodev_req[1].data_15 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_8_s0  (
    .Q(\ctrl.baud [8]),
    .D(\iodev_req[1].data_14 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_7_s0  (
    .Q(\ctrl.baud [7]),
    .D(\iodev_req[1].data_13 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_6_s0  (
    .Q(\ctrl.baud [6]),
    .D(\iodev_req[1].data_12 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_5_s0  (
    .Q(\ctrl.baud [5]),
    .D(\iodev_req[1].data_11 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_4_s0  (
    .Q(\ctrl.baud [4]),
    .D(\iodev_req[1].data_10 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_3_s0  (
    .Q(\ctrl.baud [3]),
    .D(\iodev_req[1].data_9 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_2_s0  (
    .Q(\ctrl.baud [2]),
    .D(\iodev_req[1].data_8 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_1_s0  (
    .Q(\ctrl.baud [1]),
    .D(\iodev_req[1].data_7 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.baud_0_s0  (
    .Q(\ctrl.baud [0]),
    .D(\iodev_req[1].data_6 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.irq_rx_nempty_s0  (
    .Q(\ctrl.irq_rx_nempty ),
    .D(\iodev_req[1].data_20 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.irq_rx_full_s0  (
    .Q(\ctrl.irq_rx_full ),
    .D(\iodev_req[1].data_21 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.irq_tx_empty_s0  (
    .Q(\ctrl.irq_tx_empty ),
    .D(\iodev_req[1].data_22 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFCE \ctrl.irq_tx_nfull_s0  (
    .Q(\ctrl.irq_tx_nfull ),
    .D(\iodev_req[1].data_23 ),
    .CLK(clk_i_d),
    .CE(n754_5),
    .CLEAR(n4_6) 
);
  DFFC irq_o_s0 (
    .Q(firq[1]),
    .D(n292_3),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \tx_engine.state_1_s0  (
    .Q(\tx_engine.state [1]),
    .D(\ctrl.enable ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_8_s0  (
    .Q(\tx_engine.sreg [8]),
    .D(n351_6),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_7_s0  (
    .Q(\tx_engine.sreg [7]),
    .D(n352_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_6_s0  (
    .Q(\tx_engine.sreg [6]),
    .D(n353_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_5_s0  (
    .Q(\tx_engine.sreg [5]),
    .D(n354_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_4_s0  (
    .Q(\tx_engine.sreg [4]),
    .D(n355_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_3_s0  (
    .Q(\tx_engine.sreg [3]),
    .D(n356_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_2_s0  (
    .Q(\tx_engine.sreg [2]),
    .D(n357_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_1_s0  (
    .Q(\tx_engine.sreg [1]),
    .D(n358_3),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.sreg_0_s0  (
    .Q(\tx_engine.sreg [0]),
    .D(n359_6),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.bitcnt_3_s0  (
    .Q(\tx_engine.bitcnt [3]),
    .D(n360_7),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.bitcnt_2_s0  (
    .Q(\tx_engine.bitcnt [2]),
    .D(n361_6),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.bitcnt_1_s0  (
    .Q(\tx_engine.bitcnt [1]),
    .D(n362_7),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.bitcnt_0_s0  (
    .Q(\tx_engine.bitcnt [0]),
    .D(n363_7),
    .CLK(clk_i_d),
    .CE(\tx_engine.sreg_8_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_9_s0  (
    .Q(\tx_engine.baudcnt [9]),
    .D(n364_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_8_s0  (
    .Q(\tx_engine.baudcnt [8]),
    .D(n365_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_7_s0  (
    .Q(\tx_engine.baudcnt [7]),
    .D(n366_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_6_s0  (
    .Q(\tx_engine.baudcnt [6]),
    .D(n367_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_5_s0  (
    .Q(\tx_engine.baudcnt [5]),
    .D(n368_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_4_s0  (
    .Q(\tx_engine.baudcnt [4]),
    .D(n369_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_3_s0  (
    .Q(\tx_engine.baudcnt [3]),
    .D(n370_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_2_s0  (
    .Q(\tx_engine.baudcnt [2]),
    .D(n371_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_1_s0  (
    .Q(\tx_engine.baudcnt [1]),
    .D(n372_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \tx_engine.baudcnt_0_s0  (
    .Q(\tx_engine.baudcnt [0]),
    .D(n373_4),
    .CLK(clk_i_d),
    .CE(\tx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFC \tx_engine.done_s0  (
    .Q(\tx_engine.done ),
    .D(n401_13),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_8_s0  (
    .Q(\rx_engine.sreg [8]),
    .D(\rx_engine.sync [2]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_7_s0  (
    .Q(\rx_engine.sreg [7]),
    .D(\rx_engine.sreg [8]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_6_s0  (
    .Q(\rx_engine.sreg [6]),
    .D(\rx_engine.sreg [7]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_5_s0  (
    .Q(\rx_engine.sreg [5]),
    .D(\rx_engine.sreg [6]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_4_s0  (
    .Q(\rx_engine.sreg [4]),
    .D(\rx_engine.sreg [5]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_3_s0  (
    .Q(\rx_engine.sreg [3]),
    .D(\rx_engine.sreg [4]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_2_s0  (
    .Q(\rx_engine.sreg [2]),
    .D(\rx_engine.sreg [3]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_1_s0  (
    .Q(\rx_engine.sreg [1]),
    .D(\rx_engine.sreg [2]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sreg_0_s0  (
    .Q(\rx_engine.sreg [0]),
    .D(\rx_engine.sreg [1]),
    .CLK(clk_i_d),
    .CE(n513_9),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.bitcnt_3_s0  (
    .Q(\rx_engine.bitcnt [3]),
    .D(n495_7),
    .CLK(clk_i_d),
    .CE(\rx_engine.bitcnt_3_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.bitcnt_2_s0  (
    .Q(\rx_engine.bitcnt [2]),
    .D(n496_6),
    .CLK(clk_i_d),
    .CE(\rx_engine.bitcnt_3_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.bitcnt_1_s0  (
    .Q(\rx_engine.bitcnt [1]),
    .D(n497_7),
    .CLK(clk_i_d),
    .CE(\rx_engine.bitcnt_3_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.bitcnt_0_s0  (
    .Q(\rx_engine.bitcnt [0]),
    .D(n498_6),
    .CLK(clk_i_d),
    .CE(\rx_engine.bitcnt_3_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_9_s0  (
    .Q(\rx_engine.baudcnt [9]),
    .D(n499_6),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_8_s0  (
    .Q(\rx_engine.baudcnt [8]),
    .D(n500_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_7_s0  (
    .Q(\rx_engine.baudcnt [7]),
    .D(n501_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_6_s0  (
    .Q(\rx_engine.baudcnt [6]),
    .D(n502_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_5_s0  (
    .Q(\rx_engine.baudcnt [5]),
    .D(n503_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_4_s0  (
    .Q(\rx_engine.baudcnt [4]),
    .D(n504_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_3_s0  (
    .Q(\rx_engine.baudcnt [3]),
    .D(n505_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_2_s0  (
    .Q(\rx_engine.baudcnt [2]),
    .D(n506_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_1_s0  (
    .Q(\rx_engine.baudcnt [1]),
    .D(n507_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.baudcnt_0_s0  (
    .Q(\rx_engine.baudcnt [0]),
    .D(n508_3),
    .CLK(clk_i_d),
    .CE(\rx_engine.baudcnt_9_8 ),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sync_2_s0  (
    .Q(\rx_engine.sync [2]),
    .D(\rx_engine.sync [1]),
    .CLK(clk_i_d),
    .CE(uart_clk),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sync_1_s0  (
    .Q(\rx_engine.sync [1]),
    .D(\rx_engine.sync [0]),
    .CLK(clk_i_d),
    .CE(uart_clk),
    .CLEAR(n4_6) 
);
  DFFCE \rx_engine.sync_0_s0  (
    .Q(\rx_engine.sync [0]),
    .D(uart_rxd_i_d),
    .CLK(clk_i_d),
    .CE(uart_clk),
    .CLEAR(n4_6) 
);
  DFFC \rx_engine.done_s0  (
    .Q(\rx_engine.done ),
    .D(n536_13),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.ack_s0  (
    .Q(\iodev_rsp[11].ack ),
    .D(\iodev_req[11].stb ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFP uart_txd_o_s0 (
    .Q(uart_txd_o_d),
    .D(n402_14),
    .CLK(clk_i_d),
    .PRESET(n4_6) 
);
  DFFCE \tx_engine.state_0_s1  (
    .Q(\tx_engine.state [0]),
    .D(n306_7),
    .CLK(clk_i_d),
    .CE(\tx_engine.state_0_8 ),
    .CLEAR(n4_6) 
);
defparam \tx_engine.state_0_s1 .INIT=1'b0;
  DFFCE rx_overrun_s1 (
    .Q(rx_overrun),
    .D(\ctrl.enable ),
    .CLK(clk_i_d),
    .CE(rx_overrun_10),
    .CLEAR(n4_6) 
);
defparam rx_overrun_s1.INIT=1'b0;
  DFFC \rx_engine.state_0_s7  (
    .Q(\rx_engine.state [0]),
    .D(n441_10),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
defparam \rx_engine.state_0_s7 .INIT=1'b0;
  neorv32_prim_fifo tx_engine_fifo_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\iodev_req[11].stb (\iodev_req[11].stb ),
    .\tx_engine.done (\tx_engine.done ),
    .\ctrl.enable (\ctrl.enable ),
    .\iodev_req[1].data ({\iodev_req[1].data_7 ,\iodev_req[1].data_6 ,\iodev_req[1].data_5 ,\iodev_req[1].data_4 ,\iodev_req[1].data_3 ,\iodev_req[1].data_2 ,\iodev_req[1].data_1 ,\iodev_req[1].data_0 }),
    .\iodev_req[1].addr (\iodev_req[1].addr [2]),
    .\tx_fifo.rdata (\tx_fifo.rdata [7:0]),
    .r_pnt(r_pnt[0]),
    .w_pnt(w_pnt[0])
);
  neorv32_prim_fifo_0 rx_engine_fifo_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\iodev_req[11].stb (\iodev_req[11].stb ),
    .\rx_engine.done (\rx_engine.done ),
    .\ctrl.enable (\ctrl.enable ),
    .\rx_engine.sreg (\rx_engine.sreg [7:0]),
    .\iodev_req[1].addr (\iodev_req[1].addr [2]),
    .r_pnt_0_9(r_pnt_0_9),
    .\rx_fifo.rdata (\rx_fifo.rdata [7:0]),
    .r_pnt(r_pnt_0[0]),
    .w_pnt(w_pnt_0[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_uart */
module neorv32_sysinfo (
  clk_i_d,
  n4_6,
  \iodev_req[2].stb ,
  \iodev_req[1].rw ,
  \iodev_req[1].data ,
  \iodev_req[1].addr ,
  \iodev_rsp[2].ack ,
  \iodev_rsp[2].err ,
  n8_4,
  \iodev_rsp[2].data 
)
;
input clk_i_d;
input n4_6;
input \iodev_req[2].stb ;
input \iodev_req[1].rw ;
input [31:0] \iodev_req[1].data ;
input [3:2] \iodev_req[1].addr ;
output \iodev_rsp[2].ack ;
output \iodev_rsp[2].err ;
output n8_4;
output [31:0] \iodev_rsp[2].data ;
wire n239_6;
wire n238_6;
wire n236_6;
wire n235_6;
wire n231_6;
wire n229_6;
wire n228_6;
wire n224_6;
wire n223_6;
wire n222_6;
wire n215_6;
wire n207_8;
wire n8_6;
wire n237_11;
wire n234_8;
wire n233_8;
wire n232_8;
wire n230_8;
wire n227_8;
wire n226_8;
wire n225_8;
wire n221_8;
wire n220_8;
wire n219_8;
wire n218_8;
wire n217_8;
wire n216_8;
wire n214_8;
wire n213_8;
wire n212_8;
wire n211_8;
wire n210_8;
wire n209_8;
wire n208_8;
wire [31:0] \sysinfo[0] ;
wire VCC;
wire GND;
  LUT4 n239_s1 (
    .F(n239_6),
    .I0(\sysinfo[0] [0]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n239_s1.INIT=16'h0E00;
  LUT4 n238_s1 (
    .F(n238_6),
    .I0(\sysinfo[0] [1]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n238_s1.INIT=16'h0E00;
  LUT4 n236_s1 (
    .F(n236_6),
    .I0(\sysinfo[0] [3]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n236_s1.INIT=16'h0E00;
  LUT4 n235_s1 (
    .F(n235_6),
    .I0(\sysinfo[0] [4]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n235_s1.INIT=16'h0E00;
  LUT4 n231_s1 (
    .F(n231_6),
    .I0(\sysinfo[0] [8]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[2].stb ) 
);
defparam n231_s1.INIT=16'h0E00;
  LUT4 n229_s1 (
    .F(n229_6),
    .I0(\sysinfo[0] [10]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[2].stb ) 
);
defparam n229_s1.INIT=16'h0E00;
  LUT4 n228_s1 (
    .F(n228_6),
    .I0(\sysinfo[0] [11]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[2].stb ) 
);
defparam n228_s1.INIT=16'h0E00;
  LUT4 n224_s1 (
    .F(n224_6),
    .I0(\sysinfo[0] [15]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n224_s1.INIT=16'h0E00;
  LUT4 n223_s1 (
    .F(n223_6),
    .I0(\sysinfo[0] [16]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n223_s1.INIT=16'h3E00;
  LUT4 n222_s1 (
    .F(n222_6),
    .I0(\sysinfo[0] [17]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n222_s1.INIT=16'h0E00;
  LUT4 n215_s1 (
    .F(n215_6),
    .I0(\sysinfo[0] [24]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[2].stb ) 
);
defparam n215_s1.INIT=16'h0E00;
  LUT2 n8_s1 (
    .F(n8_4),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]) 
);
defparam n8_s1.INIT=4'h1;
  LUT4 n207_s2 (
    .F(n207_8),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].rw ),
    .I3(\iodev_req[2].stb ) 
);
defparam n207_s2.INIT=16'hE000;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n8_s2.INIT=16'h0200;
  LUT4 n237_s4 (
    .F(n237_11),
    .I0(\sysinfo[0] [2]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n237_s4.INIT=16'h0200;
  LUT4 n234_s2 (
    .F(n234_8),
    .I0(\sysinfo[0] [5]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n234_s2.INIT=16'h0200;
  LUT4 n233_s2 (
    .F(n233_8),
    .I0(\sysinfo[0] [6]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n233_s2.INIT=16'h0200;
  LUT4 n232_s2 (
    .F(n232_8),
    .I0(\sysinfo[0] [7]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n232_s2.INIT=16'h0200;
  LUT4 n230_s2 (
    .F(n230_8),
    .I0(\sysinfo[0] [9]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n230_s2.INIT=16'h0200;
  LUT4 n227_s2 (
    .F(n227_8),
    .I0(\sysinfo[0] [12]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n227_s2.INIT=16'h0200;
  LUT4 n226_s2 (
    .F(n226_8),
    .I0(\sysinfo[0] [13]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n226_s2.INIT=16'h0200;
  LUT4 n225_s2 (
    .F(n225_8),
    .I0(\sysinfo[0] [14]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n225_s2.INIT=16'h0200;
  LUT4 n221_s2 (
    .F(n221_8),
    .I0(\sysinfo[0] [18]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n221_s2.INIT=16'h0200;
  LUT4 n220_s2 (
    .F(n220_8),
    .I0(\sysinfo[0] [19]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n220_s2.INIT=16'h0200;
  LUT4 n219_s2 (
    .F(n219_8),
    .I0(\sysinfo[0] [20]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n219_s2.INIT=16'h0200;
  LUT4 n218_s2 (
    .F(n218_8),
    .I0(\sysinfo[0] [21]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n218_s2.INIT=16'h0200;
  LUT4 n217_s2 (
    .F(n217_8),
    .I0(\sysinfo[0] [22]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n217_s2.INIT=16'h0200;
  LUT4 n216_s2 (
    .F(n216_8),
    .I0(\sysinfo[0] [23]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n216_s2.INIT=16'h0200;
  LUT4 n214_s2 (
    .F(n214_8),
    .I0(\sysinfo[0] [25]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n214_s2.INIT=16'h0200;
  LUT4 n213_s2 (
    .F(n213_8),
    .I0(\sysinfo[0] [26]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n213_s2.INIT=16'h0200;
  LUT4 n212_s2 (
    .F(n212_8),
    .I0(\sysinfo[0] [27]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n212_s2.INIT=16'h0200;
  LUT4 n211_s2 (
    .F(n211_8),
    .I0(\sysinfo[0] [28]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n211_s2.INIT=16'h0200;
  LUT4 n210_s2 (
    .F(n210_8),
    .I0(\sysinfo[0] [29]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n210_s2.INIT=16'h0200;
  LUT4 n209_s2 (
    .F(n209_8),
    .I0(\sysinfo[0] [30]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n209_s2.INIT=16'h0200;
  LUT4 n208_s2 (
    .F(n208_8),
    .I0(\sysinfo[0] [31]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[2].stb ) 
);
defparam n208_s2.INIT=16'h0200;
  DFFCE \sysinfo[0]_30_s0  (
    .Q(\sysinfo[0] [30]),
    .D(\iodev_req[1].data [30]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_29_s0  (
    .Q(\sysinfo[0] [29]),
    .D(\iodev_req[1].data [29]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_28_s0  (
    .Q(\sysinfo[0] [28]),
    .D(\iodev_req[1].data [28]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_27_s0  (
    .Q(\sysinfo[0] [27]),
    .D(\iodev_req[1].data [27]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_26_s0  (
    .Q(\sysinfo[0] [26]),
    .D(\iodev_req[1].data [26]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_25_s0  (
    .Q(\sysinfo[0] [25]),
    .D(\iodev_req[1].data [25]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFPE \sysinfo[0]_23_s0  (
    .Q(\sysinfo[0] [23]),
    .D(\iodev_req[1].data [23]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFCE \sysinfo[0]_22_s0  (
    .Q(\sysinfo[0] [22]),
    .D(\iodev_req[1].data [22]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_21_s0  (
    .Q(\sysinfo[0] [21]),
    .D(\iodev_req[1].data [21]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFPE \sysinfo[0]_20_s0  (
    .Q(\sysinfo[0] [20]),
    .D(\iodev_req[1].data [20]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_19_s0  (
    .Q(\sysinfo[0] [19]),
    .D(\iodev_req[1].data [19]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFCE \sysinfo[0]_18_s0  (
    .Q(\sysinfo[0] [18]),
    .D(\iodev_req[1].data [18]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFPE \sysinfo[0]_17_s0  (
    .Q(\sysinfo[0] [17]),
    .D(\iodev_req[1].data [17]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_16_s0  (
    .Q(\sysinfo[0] [16]),
    .D(\iodev_req[1].data [16]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_15_s0  (
    .Q(\sysinfo[0] [15]),
    .D(\iodev_req[1].data [15]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_14_s0  (
    .Q(\sysinfo[0] [14]),
    .D(\iodev_req[1].data [14]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_13_s0  (
    .Q(\sysinfo[0] [13]),
    .D(\iodev_req[1].data [13]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_12_s0  (
    .Q(\sysinfo[0] [12]),
    .D(\iodev_req[1].data [12]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_11_s0  (
    .Q(\sysinfo[0] [11]),
    .D(\iodev_req[1].data [11]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_10_s0  (
    .Q(\sysinfo[0] [10]),
    .D(\iodev_req[1].data [10]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFCE \sysinfo[0]_9_s0  (
    .Q(\sysinfo[0] [9]),
    .D(\iodev_req[1].data [9]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_8_s0  (
    .Q(\sysinfo[0] [8]),
    .D(\iodev_req[1].data [8]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFPE \sysinfo[0]_7_s0  (
    .Q(\sysinfo[0] [7]),
    .D(\iodev_req[1].data [7]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFPE \sysinfo[0]_6_s0  (
    .Q(\sysinfo[0] [6]),
    .D(\iodev_req[1].data [6]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  DFFCE \sysinfo[0]_5_s0  (
    .Q(\sysinfo[0] [5]),
    .D(\iodev_req[1].data [5]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_4_s0  (
    .Q(\sysinfo[0] [4]),
    .D(\iodev_req[1].data [4]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_3_s0  (
    .Q(\sysinfo[0] [3]),
    .D(\iodev_req[1].data [3]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_2_s0  (
    .Q(\sysinfo[0] [2]),
    .D(\iodev_req[1].data [2]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_1_s0  (
    .Q(\sysinfo[0] [1]),
    .D(\iodev_req[1].data [1]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_0_s0  (
    .Q(\sysinfo[0] [0]),
    .D(\iodev_req[1].data [0]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.ack_s0  (
    .Q(\iodev_rsp[2].ack ),
    .D(\iodev_req[2].stb ),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.err_s0  (
    .Q(\iodev_rsp[2].err ),
    .D(n207_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_31_s0  (
    .Q(\iodev_rsp[2].data [31]),
    .D(n208_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_30_s0  (
    .Q(\iodev_rsp[2].data [30]),
    .D(n209_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_29_s0  (
    .Q(\iodev_rsp[2].data [29]),
    .D(n210_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_28_s0  (
    .Q(\iodev_rsp[2].data [28]),
    .D(n211_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_27_s0  (
    .Q(\iodev_rsp[2].data [27]),
    .D(n212_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_26_s0  (
    .Q(\iodev_rsp[2].data [26]),
    .D(n213_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_25_s0  (
    .Q(\iodev_rsp[2].data [25]),
    .D(n214_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_24_s0  (
    .Q(\iodev_rsp[2].data [24]),
    .D(n215_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_23_s0  (
    .Q(\iodev_rsp[2].data [23]),
    .D(n216_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_22_s0  (
    .Q(\iodev_rsp[2].data [22]),
    .D(n217_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_21_s0  (
    .Q(\iodev_rsp[2].data [21]),
    .D(n218_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_20_s0  (
    .Q(\iodev_rsp[2].data [20]),
    .D(n219_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_19_s0  (
    .Q(\iodev_rsp[2].data [19]),
    .D(n220_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_18_s0  (
    .Q(\iodev_rsp[2].data [18]),
    .D(n221_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_17_s0  (
    .Q(\iodev_rsp[2].data [17]),
    .D(n222_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_16_s0  (
    .Q(\iodev_rsp[2].data [16]),
    .D(n223_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_15_s0  (
    .Q(\iodev_rsp[2].data [15]),
    .D(n224_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_14_s0  (
    .Q(\iodev_rsp[2].data [14]),
    .D(n225_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_13_s0  (
    .Q(\iodev_rsp[2].data [13]),
    .D(n226_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_12_s0  (
    .Q(\iodev_rsp[2].data [12]),
    .D(n227_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_11_s0  (
    .Q(\iodev_rsp[2].data [11]),
    .D(n228_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_10_s0  (
    .Q(\iodev_rsp[2].data [10]),
    .D(n229_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_9_s0  (
    .Q(\iodev_rsp[2].data [9]),
    .D(n230_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_8_s0  (
    .Q(\iodev_rsp[2].data [8]),
    .D(n231_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_7_s0  (
    .Q(\iodev_rsp[2].data [7]),
    .D(n232_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_6_s0  (
    .Q(\iodev_rsp[2].data [6]),
    .D(n233_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_5_s0  (
    .Q(\iodev_rsp[2].data [5]),
    .D(n234_8),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_4_s0  (
    .Q(\iodev_rsp[2].data [4]),
    .D(n235_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_3_s0  (
    .Q(\iodev_rsp[2].data [3]),
    .D(n236_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_2_s0  (
    .Q(\iodev_rsp[2].data [2]),
    .D(n237_11),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_1_s0  (
    .Q(\iodev_rsp[2].data [1]),
    .D(n238_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFC \bus_rsp_o.data_0_s0  (
    .Q(\iodev_rsp[2].data [0]),
    .D(n239_6),
    .CLK(clk_i_d),
    .CLEAR(n4_6) 
);
  DFFCE \sysinfo[0]_31_s0  (
    .Q(\sysinfo[0] [31]),
    .D(\iodev_req[1].data [31]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .CLEAR(n4_6) 
);
  DFFPE \sysinfo[0]_24_s0  (
    .Q(\sysinfo[0] [24]),
    .D(\iodev_req[1].data [24]),
    .CLK(clk_i_d),
    .CE(n8_6),
    .PRESET(n4_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_sysinfo */
module neorv32_debug_dtm (
  clk_i_d,
  jtag_tck_i_d,
  jtag_tdi_i_d,
  jtag_tms_i_d,
  \dmi_rsp.ack ,
  rstn_ext,
  \dmi_rsp.data ,
  jtag_tdo_o_d,
  n171_6,
  \dmi_req.op ,
  \dmi_req.addr ,
  \dmi_req.data 
)
;
input clk_i_d;
input jtag_tck_i_d;
input jtag_tdi_i_d;
input jtag_tms_i_d;
input \dmi_rsp.ack ;
input rstn_ext;
input [31:0] \dmi_rsp.data ;
output jtag_tdo_o_d;
output n171_6;
output [1:0] \dmi_req.op ;
output [6:0] \dmi_req.addr ;
output [31:0] \dmi_req.data ;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n285_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n300_3;
wire n301_3;
wire n302_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n306_3;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n375_3;
wire n494_3;
wire n535_3;
wire n536_3;
wire n537_3;
wire n538_3;
wire n539_3;
wire n540_3;
wire n541_3;
wire n542_3;
wire n543_3;
wire n544_3;
wire n545_3;
wire n546_3;
wire n547_3;
wire n548_3;
wire n549_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_3;
wire n560_3;
wire n561_3;
wire n562_3;
wire n563_3;
wire n564_3;
wire n565_3;
wire n566_3;
wire state_15_7;
wire jtag_tdo_o_5;
wire err_8;
wire n96_9;
wire n102_9;
wire n104_12;
wire n112_9;
wire n118_9;
wire n568_7;
wire n527_6;
wire n526_6;
wire n116_6;
wire n108_7;
wire n106_6;
wire n100_6;
wire n92_7;
wire n443_7;
wire state_12_7;
wire state_4_7;
wire n281_4;
wire n306_4;
wire n307_4;
wire n308_4;
wire n312_4;
wire n375_4;
wire n783_5;
wire n494_4;
wire n90_11;
wire n443_8;
wire n281_5;
wire n375_5;
wire n375_6;
wire n90_13;
wire n783_7;
wire n182_8;
wire n178_9;
wire n179_9;
wire n180_9;
wire n181_9;
wire ireg_4_11;
wire state_2_9;
wire state_10_9;
wire state_15_11;
wire dreg_40_10;
wire busy;
wire err;
wire n98_18;
wire [2:0] tck_ff;
wire [1:0] tdi_ff;
wire [1:0] tms_ff;
wire [8:8] state2;
wire [15:0] state;
wire [4:0] ireg;
wire [40:0] dreg;
wire VCC;
wire GND;
  LUT4 n281_s0 (
    .F(n281_3),
    .I0(\dmi_req.addr [6]),
    .I1(n281_4),
    .I2(tdi_ff[1]),
    .I3(state[13]) 
);
defparam n281_s0.INIT=16'h88F0;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(\dmi_req.addr [5]),
    .I1(n281_4),
    .I2(dreg[40]),
    .I3(state[13]) 
);
defparam n282_s0.INIT=16'h88F0;
  LUT4 n283_s0 (
    .F(n283_3),
    .I0(\dmi_req.addr [4]),
    .I1(n281_4),
    .I2(dreg[39]),
    .I3(state[13]) 
);
defparam n283_s0.INIT=16'h88F0;
  LUT4 n284_s0 (
    .F(n284_3),
    .I0(\dmi_req.addr [3]),
    .I1(n281_4),
    .I2(dreg[38]),
    .I3(state[13]) 
);
defparam n284_s0.INIT=16'h88F0;
  LUT4 n285_s0 (
    .F(n285_3),
    .I0(\dmi_req.addr [2]),
    .I1(n281_4),
    .I2(dreg[37]),
    .I3(state[13]) 
);
defparam n285_s0.INIT=16'h88F0;
  LUT4 n286_s0 (
    .F(n286_3),
    .I0(\dmi_req.addr [1]),
    .I1(n281_4),
    .I2(dreg[36]),
    .I3(state[13]) 
);
defparam n286_s0.INIT=16'h88F0;
  LUT4 n287_s0 (
    .F(n287_3),
    .I0(\dmi_req.addr [0]),
    .I1(n281_4),
    .I2(dreg[35]),
    .I3(state[13]) 
);
defparam n287_s0.INIT=16'h88F0;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(\dmi_req.data [31]),
    .I1(n281_4),
    .I2(dreg[34]),
    .I3(state[13]) 
);
defparam n288_s0.INIT=16'h88F0;
  LUT4 n289_s0 (
    .F(n289_3),
    .I0(\dmi_req.data [30]),
    .I1(n281_4),
    .I2(dreg[33]),
    .I3(state[13]) 
);
defparam n289_s0.INIT=16'h88F0;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(\dmi_req.data [29]),
    .I1(n281_4),
    .I2(dreg[32]),
    .I3(state[13]) 
);
defparam n290_s0.INIT=16'h88F0;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(\dmi_req.data [28]),
    .I1(n281_4),
    .I2(dreg[31]),
    .I3(state[13]) 
);
defparam n291_s0.INIT=16'h88F0;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(\dmi_req.data [27]),
    .I1(n281_4),
    .I2(dreg[30]),
    .I3(state[13]) 
);
defparam n292_s0.INIT=16'h88F0;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(\dmi_req.data [26]),
    .I1(n281_4),
    .I2(dreg[29]),
    .I3(state[13]) 
);
defparam n293_s0.INIT=16'h88F0;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(\dmi_req.data [25]),
    .I1(n281_4),
    .I2(dreg[28]),
    .I3(state[13]) 
);
defparam n294_s0.INIT=16'h88F0;
  LUT4 n295_s0 (
    .F(n295_3),
    .I0(\dmi_req.data [24]),
    .I1(n281_4),
    .I2(dreg[27]),
    .I3(state[13]) 
);
defparam n295_s0.INIT=16'h88F0;
  LUT4 n296_s0 (
    .F(n296_3),
    .I0(\dmi_req.data [23]),
    .I1(n281_4),
    .I2(dreg[26]),
    .I3(state[13]) 
);
defparam n296_s0.INIT=16'h88F0;
  LUT4 n297_s0 (
    .F(n297_3),
    .I0(\dmi_req.data [22]),
    .I1(n281_4),
    .I2(dreg[25]),
    .I3(state[13]) 
);
defparam n297_s0.INIT=16'h88F0;
  LUT4 n298_s0 (
    .F(n298_3),
    .I0(\dmi_req.data [21]),
    .I1(n281_4),
    .I2(dreg[24]),
    .I3(state[13]) 
);
defparam n298_s0.INIT=16'h88F0;
  LUT4 n299_s0 (
    .F(n299_3),
    .I0(\dmi_req.data [20]),
    .I1(n281_4),
    .I2(dreg[23]),
    .I3(state[13]) 
);
defparam n299_s0.INIT=16'h88F0;
  LUT4 n300_s0 (
    .F(n300_3),
    .I0(\dmi_req.data [19]),
    .I1(n281_4),
    .I2(dreg[22]),
    .I3(state[13]) 
);
defparam n300_s0.INIT=16'h88F0;
  LUT4 n301_s0 (
    .F(n301_3),
    .I0(\dmi_req.data [18]),
    .I1(n281_4),
    .I2(dreg[21]),
    .I3(state[13]) 
);
defparam n301_s0.INIT=16'h88F0;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(\dmi_req.data [17]),
    .I1(n281_4),
    .I2(dreg[20]),
    .I3(state[13]) 
);
defparam n302_s0.INIT=16'h88F0;
  LUT4 n303_s0 (
    .F(n303_3),
    .I0(\dmi_req.data [16]),
    .I1(n281_4),
    .I2(dreg[19]),
    .I3(state[13]) 
);
defparam n303_s0.INIT=16'h88F0;
  LUT4 n304_s0 (
    .F(n304_3),
    .I0(\dmi_req.data [15]),
    .I1(n281_4),
    .I2(dreg[18]),
    .I3(state[13]) 
);
defparam n304_s0.INIT=16'h88F0;
  LUT4 n305_s0 (
    .F(n305_3),
    .I0(\dmi_req.data [14]),
    .I1(n281_4),
    .I2(dreg[17]),
    .I3(state[13]) 
);
defparam n305_s0.INIT=16'h88F0;
  LUT3 n306_s0 (
    .F(n306_3),
    .I0(dreg[16]),
    .I1(n306_4),
    .I2(state[13]) 
);
defparam n306_s0.INIT=8'h3A;
  LUT3 n307_s0 (
    .F(n307_3),
    .I0(dreg[15]),
    .I1(n307_4),
    .I2(state[13]) 
);
defparam n307_s0.INIT=8'h3A;
  LUT3 n308_s0 (
    .F(n308_3),
    .I0(dreg[14]),
    .I1(n308_4),
    .I2(state[13]) 
);
defparam n308_s0.INIT=8'h3A;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(\dmi_req.data [10]),
    .I1(n281_4),
    .I2(dreg[13]),
    .I3(state[13]) 
);
defparam n309_s0.INIT=16'h88F0;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(\dmi_req.data [9]),
    .I1(n281_4),
    .I2(dreg[12]),
    .I3(state[13]) 
);
defparam n310_s0.INIT=16'h88F0;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(\dmi_req.data [8]),
    .I1(n281_4),
    .I2(dreg[11]),
    .I3(state[13]) 
);
defparam n311_s0.INIT=16'h88F0;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(dreg[10]),
    .I1(n312_4),
    .I2(state[13]) 
);
defparam n312_s0.INIT=8'hCA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(\dmi_req.data [6]),
    .I1(n281_4),
    .I2(dreg[9]),
    .I3(state[13]) 
);
defparam n313_s0.INIT=16'h88F0;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(\dmi_req.data [5]),
    .I1(n281_4),
    .I2(dreg[8]),
    .I3(state[13]) 
);
defparam n314_s0.INIT=16'h88F0;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(\dmi_req.data [4]),
    .I1(n281_4),
    .I2(dreg[7]),
    .I3(state[13]) 
);
defparam n315_s0.INIT=16'h88F0;
  LUT4 n316_s0 (
    .F(n316_3),
    .I0(\dmi_req.data [3]),
    .I1(n281_4),
    .I2(dreg[6]),
    .I3(state[13]) 
);
defparam n316_s0.INIT=16'h88F0;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(\dmi_req.data [2]),
    .I1(n281_4),
    .I2(dreg[5]),
    .I3(state[13]) 
);
defparam n317_s0.INIT=16'h88F0;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(\dmi_req.data [1]),
    .I1(n281_4),
    .I2(dreg[4]),
    .I3(state[13]) 
);
defparam n318_s0.INIT=16'h88F0;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(\dmi_req.data [0]),
    .I1(n281_4),
    .I2(dreg[3]),
    .I3(state[13]) 
);
defparam n319_s0.INIT=16'h88F0;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(err),
    .I1(n281_4),
    .I2(dreg[2]),
    .I3(state[13]) 
);
defparam n320_s0.INIT=16'h88F0;
  LUT4 n321_s0 (
    .F(n321_3),
    .I0(err),
    .I1(n281_4),
    .I2(dreg[1]),
    .I3(state[13]) 
);
defparam n321_s0.INIT=16'h88F0;
  LUT3 n375_s0 (
    .F(n375_3),
    .I0(n375_4),
    .I1(ireg[0]),
    .I2(state[4]) 
);
defparam n375_s0.INIT=8'hC5;
  LUT3 n494_s0 (
    .F(n494_3),
    .I0(n494_4),
    .I1(busy),
    .I2(n783_7) 
);
defparam n494_s0.INIT=8'hF4;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(\dmi_rsp.data [31]),
    .I1(dreg[33]),
    .I2(busy) 
);
defparam n535_s0.INIT=8'hAC;
  LUT3 n536_s0 (
    .F(n536_3),
    .I0(\dmi_rsp.data [30]),
    .I1(dreg[32]),
    .I2(busy) 
);
defparam n536_s0.INIT=8'hAC;
  LUT3 n537_s0 (
    .F(n537_3),
    .I0(\dmi_rsp.data [29]),
    .I1(dreg[31]),
    .I2(busy) 
);
defparam n537_s0.INIT=8'hAC;
  LUT3 n538_s0 (
    .F(n538_3),
    .I0(\dmi_rsp.data [28]),
    .I1(dreg[30]),
    .I2(busy) 
);
defparam n538_s0.INIT=8'hAC;
  LUT3 n539_s0 (
    .F(n539_3),
    .I0(\dmi_rsp.data [27]),
    .I1(dreg[29]),
    .I2(busy) 
);
defparam n539_s0.INIT=8'hAC;
  LUT3 n540_s0 (
    .F(n540_3),
    .I0(\dmi_rsp.data [26]),
    .I1(dreg[28]),
    .I2(busy) 
);
defparam n540_s0.INIT=8'hAC;
  LUT3 n541_s0 (
    .F(n541_3),
    .I0(\dmi_rsp.data [25]),
    .I1(dreg[27]),
    .I2(busy) 
);
defparam n541_s0.INIT=8'hAC;
  LUT3 n542_s0 (
    .F(n542_3),
    .I0(\dmi_rsp.data [24]),
    .I1(dreg[26]),
    .I2(busy) 
);
defparam n542_s0.INIT=8'hAC;
  LUT3 n543_s0 (
    .F(n543_3),
    .I0(\dmi_rsp.data [23]),
    .I1(dreg[25]),
    .I2(busy) 
);
defparam n543_s0.INIT=8'hAC;
  LUT3 n544_s0 (
    .F(n544_3),
    .I0(\dmi_rsp.data [22]),
    .I1(dreg[24]),
    .I2(busy) 
);
defparam n544_s0.INIT=8'hAC;
  LUT3 n545_s0 (
    .F(n545_3),
    .I0(\dmi_rsp.data [21]),
    .I1(dreg[23]),
    .I2(busy) 
);
defparam n545_s0.INIT=8'hAC;
  LUT3 n546_s0 (
    .F(n546_3),
    .I0(\dmi_rsp.data [20]),
    .I1(dreg[22]),
    .I2(busy) 
);
defparam n546_s0.INIT=8'hAC;
  LUT3 n547_s0 (
    .F(n547_3),
    .I0(\dmi_rsp.data [19]),
    .I1(dreg[21]),
    .I2(busy) 
);
defparam n547_s0.INIT=8'hAC;
  LUT3 n548_s0 (
    .F(n548_3),
    .I0(\dmi_rsp.data [18]),
    .I1(dreg[20]),
    .I2(busy) 
);
defparam n548_s0.INIT=8'hAC;
  LUT3 n549_s0 (
    .F(n549_3),
    .I0(\dmi_rsp.data [17]),
    .I1(dreg[19]),
    .I2(busy) 
);
defparam n549_s0.INIT=8'hAC;
  LUT3 n550_s0 (
    .F(n550_3),
    .I0(\dmi_rsp.data [16]),
    .I1(dreg[18]),
    .I2(busy) 
);
defparam n550_s0.INIT=8'hAC;
  LUT3 n551_s0 (
    .F(n551_3),
    .I0(\dmi_rsp.data [15]),
    .I1(dreg[17]),
    .I2(busy) 
);
defparam n551_s0.INIT=8'hAC;
  LUT3 n552_s0 (
    .F(n552_3),
    .I0(\dmi_rsp.data [14]),
    .I1(dreg[16]),
    .I2(busy) 
);
defparam n552_s0.INIT=8'hAC;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(\dmi_rsp.data [13]),
    .I1(dreg[15]),
    .I2(busy) 
);
defparam n553_s0.INIT=8'hAC;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(\dmi_rsp.data [12]),
    .I1(dreg[14]),
    .I2(busy) 
);
defparam n554_s0.INIT=8'hAC;
  LUT3 n555_s0 (
    .F(n555_3),
    .I0(\dmi_rsp.data [11]),
    .I1(dreg[13]),
    .I2(busy) 
);
defparam n555_s0.INIT=8'hAC;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(\dmi_rsp.data [10]),
    .I1(dreg[12]),
    .I2(busy) 
);
defparam n556_s0.INIT=8'hAC;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(\dmi_rsp.data [9]),
    .I1(dreg[11]),
    .I2(busy) 
);
defparam n557_s0.INIT=8'hAC;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(\dmi_rsp.data [8]),
    .I1(dreg[10]),
    .I2(busy) 
);
defparam n558_s0.INIT=8'hAC;
  LUT3 n559_s0 (
    .F(n559_3),
    .I0(\dmi_rsp.data [7]),
    .I1(dreg[9]),
    .I2(busy) 
);
defparam n559_s0.INIT=8'hAC;
  LUT3 n560_s0 (
    .F(n560_3),
    .I0(\dmi_rsp.data [6]),
    .I1(dreg[8]),
    .I2(busy) 
);
defparam n560_s0.INIT=8'hAC;
  LUT3 n561_s0 (
    .F(n561_3),
    .I0(\dmi_rsp.data [5]),
    .I1(dreg[7]),
    .I2(busy) 
);
defparam n561_s0.INIT=8'hAC;
  LUT3 n562_s0 (
    .F(n562_3),
    .I0(\dmi_rsp.data [4]),
    .I1(dreg[6]),
    .I2(busy) 
);
defparam n562_s0.INIT=8'hAC;
  LUT3 n563_s0 (
    .F(n563_3),
    .I0(\dmi_rsp.data [3]),
    .I1(dreg[5]),
    .I2(busy) 
);
defparam n563_s0.INIT=8'hAC;
  LUT3 n564_s0 (
    .F(n564_3),
    .I0(\dmi_rsp.data [2]),
    .I1(dreg[4]),
    .I2(busy) 
);
defparam n564_s0.INIT=8'hAC;
  LUT3 n565_s0 (
    .F(n565_3),
    .I0(\dmi_rsp.data [1]),
    .I1(dreg[3]),
    .I2(busy) 
);
defparam n565_s0.INIT=8'hAC;
  LUT3 n566_s0 (
    .F(n566_3),
    .I0(\dmi_rsp.data [0]),
    .I1(dreg[2]),
    .I2(busy) 
);
defparam n566_s0.INIT=8'hAC;
  LUT2 state_15_s3 (
    .F(state_15_7),
    .I0(tck_ff[2]),
    .I1(tck_ff[1]) 
);
defparam state_15_s3.INIT=4'h4;
  LUT4 jtag_tdo_o_s3 (
    .F(jtag_tdo_o_5),
    .I0(state[12]),
    .I1(state[4]),
    .I2(tck_ff[1]),
    .I3(tck_ff[2]) 
);
defparam jtag_tdo_o_s3.INIT=16'h0E00;
  LUT4 err_s3 (
    .F(err_8),
    .I0(n281_4),
    .I1(n783_5),
    .I2(busy),
    .I3(n443_7) 
);
defparam err_s3.INIT=16'h80FF;
  LUT3 n96_s5 (
    .F(n96_9),
    .I0(state[13]),
    .I1(state[12]),
    .I2(tms_ff[1]) 
);
defparam n96_s5.INIT=8'hE0;
  LUT3 n102_s5 (
    .F(n102_9),
    .I0(state[11]),
    .I1(state[9]),
    .I2(tms_ff[1]) 
);
defparam n102_s5.INIT=8'hE0;
  LUT4 n104_s8 (
    .F(n104_12),
    .I0(state[15]),
    .I1(state[8]),
    .I2(n90_11),
    .I3(tms_ff[1]) 
);
defparam n104_s8.INIT=16'h00EF;
  LUT3 n112_s5 (
    .F(n112_9),
    .I0(state[4]),
    .I1(state[5]),
    .I2(tms_ff[1]) 
);
defparam n112_s5.INIT=8'hE0;
  LUT3 n118_s5 (
    .F(n118_9),
    .I0(state[3]),
    .I1(state[1]),
    .I2(tms_ff[1]) 
);
defparam n118_s5.INIT=8'hE0;
  LUT3 n568_s2 (
    .F(n568_7),
    .I0(dreg[0]),
    .I1(dreg[1]),
    .I2(busy) 
);
defparam n568_s2.INIT=8'h0E;
  LUT2 n527_s1 (
    .F(n527_6),
    .I0(dreg[0]),
    .I1(n783_7) 
);
defparam n527_s1.INIT=4'h8;
  LUT2 n526_s1 (
    .F(n526_6),
    .I0(dreg[1]),
    .I1(n783_7) 
);
defparam n526_s1.INIT=4'h8;
  LUT2 n116_s1 (
    .F(n116_6),
    .I0(tms_ff[1]),
    .I1(state[2]) 
);
defparam n116_s1.INIT=4'h8;
  LUT2 n108_s2 (
    .F(n108_7),
    .I0(tms_ff[1]),
    .I1(state[6]) 
);
defparam n108_s2.INIT=4'h4;
  LUT2 n106_s1 (
    .F(n106_6),
    .I0(tms_ff[1]),
    .I1(state[14]) 
);
defparam n106_s1.INIT=4'h8;
  LUT2 n100_s1 (
    .F(n100_6),
    .I0(tms_ff[1]),
    .I1(state[10]) 
);
defparam n100_s1.INIT=4'h8;
  LUT2 n92_s2 (
    .F(n92_7),
    .I0(tms_ff[1]),
    .I1(state[14]) 
);
defparam n92_s2.INIT=4'h4;
  LUT4 n443_s2 (
    .F(n443_7),
    .I0(dreg[16]),
    .I1(dreg[17]),
    .I2(n443_8),
    .I3(n783_5) 
);
defparam n443_s2.INIT=16'h1FFF;
  LUT4 state_12_s3 (
    .F(state_12_7),
    .I0(state[9]),
    .I1(tms_ff[1]),
    .I2(state[13]),
    .I3(state_15_7) 
);
defparam state_12_s3.INIT=16'hFE00;
  LUT4 state_4_s3 (
    .F(state_4_7),
    .I0(state[1]),
    .I1(tms_ff[1]),
    .I2(state[5]),
    .I3(state_15_7) 
);
defparam state_4_s3.INIT=16'hFE00;
  LUT3 n281_s1 (
    .F(n281_4),
    .I0(ireg[0]),
    .I1(ireg[4]),
    .I2(n281_5) 
);
defparam n281_s1.INIT=8'h80;
  LUT3 n306_s1 (
    .F(n306_4),
    .I0(n281_4),
    .I1(\dmi_req.data [13]),
    .I2(n443_8) 
);
defparam n306_s1.INIT=8'h07;
  LUT3 n307_s1 (
    .F(n307_4),
    .I0(n281_4),
    .I1(\dmi_req.data [12]),
    .I2(n443_8) 
);
defparam n307_s1.INIT=8'h07;
  LUT3 n308_s1 (
    .F(n308_4),
    .I0(n281_4),
    .I1(\dmi_req.data [11]),
    .I2(n443_8) 
);
defparam n308_s1.INIT=8'h07;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\dmi_req.data [7]),
    .I1(ireg[0]),
    .I2(ireg[4]),
    .I3(n281_5) 
);
defparam n312_s1.INIT=16'hBC00;
  LUT4 n375_s1 (
    .F(n375_4),
    .I0(n375_5),
    .I1(dreg[40]),
    .I2(n281_5),
    .I3(n375_6) 
);
defparam n375_s1.INIT=16'h7303;
  LUT2 n783_s2 (
    .F(n783_5),
    .I0(state2[8]),
    .I1(state[8]) 
);
defparam n783_s2.INIT=4'h4;
  LUT4 n494_s1 (
    .F(n494_4),
    .I0(dreg[17]),
    .I1(n443_8),
    .I2(n783_5),
    .I3(\dmi_rsp.ack ) 
);
defparam n494_s1.INIT=16'h007F;
  LUT2 n90_s7 (
    .F(n90_11),
    .I0(state[0]),
    .I1(state[7]) 
);
defparam n90_s7.INIT=4'h1;
  LUT3 n443_s3 (
    .F(n443_8),
    .I0(ireg[0]),
    .I1(ireg[4]),
    .I2(n281_5) 
);
defparam n443_s3.INIT=8'h40;
  LUT3 n281_s2 (
    .F(n281_5),
    .I0(ireg[1]),
    .I1(ireg[2]),
    .I2(ireg[3]) 
);
defparam n281_s2.INIT=8'h01;
  LUT2 n375_s2 (
    .F(n375_5),
    .I0(ireg[0]),
    .I1(ireg[4]) 
);
defparam n375_s2.INIT=4'h1;
  LUT4 n375_s3 (
    .F(n375_6),
    .I0(dreg[0]),
    .I1(dreg[9]),
    .I2(ireg[0]),
    .I3(ireg[4]) 
);
defparam n375_s3.INIT=16'h533F;
  LUT4 n90_s8 (
    .F(n90_13),
    .I0(state[0]),
    .I1(state[7]),
    .I2(state[8]),
    .I3(tms_ff[1]) 
);
defparam n90_s8.INIT=16'hFE00;
  LUT4 n783_s3 (
    .F(n783_7),
    .I0(busy),
    .I1(n281_4),
    .I2(state2[8]),
    .I3(state[8]) 
);
defparam n783_s3.INIT=16'h0400;
  LUT3 n182_s2 (
    .F(n182_8),
    .I0(ireg[1]),
    .I1(state[15]),
    .I2(state[5]) 
);
defparam n182_s2.INIT=8'hFE;
  LUT3 n178_s3 (
    .F(n178_9),
    .I0(tdi_ff[1]),
    .I1(state[15]),
    .I2(state[5]) 
);
defparam n178_s3.INIT=8'h02;
  LUT3 n179_s3 (
    .F(n179_9),
    .I0(ireg[4]),
    .I1(state[15]),
    .I2(state[5]) 
);
defparam n179_s3.INIT=8'h02;
  LUT3 n180_s3 (
    .F(n180_9),
    .I0(ireg[3]),
    .I1(state[15]),
    .I2(state[5]) 
);
defparam n180_s3.INIT=8'h02;
  LUT3 n181_s3 (
    .F(n181_9),
    .I0(ireg[2]),
    .I1(state[15]),
    .I2(state[5]) 
);
defparam n181_s3.INIT=8'h02;
  LUT4 ireg_4_s5 (
    .F(ireg_4_11),
    .I0(state_15_7),
    .I1(state[4]),
    .I2(state[15]),
    .I3(state[5]) 
);
defparam ireg_4_s5.INIT=16'hFFF8;
  LUT4 state_2_s4 (
    .F(state_2_9),
    .I0(tms_ff[1]),
    .I1(state[3]),
    .I2(tck_ff[2]),
    .I3(tck_ff[1]) 
);
defparam state_2_s4.INIT=16'h0E00;
  LUT4 state_10_s4 (
    .F(state_10_9),
    .I0(tms_ff[1]),
    .I1(state[11]),
    .I2(tck_ff[2]),
    .I3(tck_ff[1]) 
);
defparam state_10_s4.INIT=16'h0E00;
  LUT4 state_15_s5 (
    .F(state_15_11),
    .I0(state[6]),
    .I1(tms_ff[1]),
    .I2(tck_ff[2]),
    .I3(tck_ff[1]) 
);
defparam state_15_s5.INIT=16'h0B00;
  LUT4 dreg_40_s4 (
    .F(dreg_40_10),
    .I0(state[12]),
    .I1(tck_ff[2]),
    .I2(tck_ff[1]),
    .I3(state[13]) 
);
defparam dreg_40_s4.INIT=16'hFF20;
  DFFC tck_ff_1_s0 (
    .Q(tck_ff[1]),
    .D(tck_ff[0]),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC tck_ff_0_s0 (
    .Q(tck_ff[0]),
    .D(jtag_tck_i_d),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC tdi_ff_1_s0 (
    .Q(tdi_ff[1]),
    .D(tdi_ff[0]),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC tdi_ff_0_s0 (
    .Q(tdi_ff[0]),
    .D(jtag_tdi_i_d),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC tms_ff_1_s0 (
    .Q(tms_ff[1]),
    .D(tms_ff[0]),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC tms_ff_0_s0 (
    .Q(tms_ff[0]),
    .D(jtag_tms_i_d),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC state2_8_s0 (
    .Q(state2[8]),
    .D(state[8]),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFPE state_15_s0 (
    .Q(state[15]),
    .D(tms_ff[1]),
    .CLK(clk_i_d),
    .CE(state_15_11),
    .PRESET(n171_6) 
);
  DFFCE state_14_s0 (
    .Q(state[14]),
    .D(n90_13),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_13_s0 (
    .Q(state[13]),
    .D(n92_7),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_12_s0 (
    .Q(state[12]),
    .D(n98_18),
    .CLK(clk_i_d),
    .CE(state_12_7),
    .CLEAR(n171_6) 
);
  DFFCE state_11_s0 (
    .Q(state[11]),
    .D(n96_9),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_10_s0 (
    .Q(state[10]),
    .D(n98_18),
    .CLK(clk_i_d),
    .CE(state_10_9),
    .CLEAR(n171_6) 
);
  DFFCE state_9_s0 (
    .Q(state[9]),
    .D(n100_6),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_8_s0 (
    .Q(state[8]),
    .D(n102_9),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_7_s0 (
    .Q(state[7]),
    .D(n104_12),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_6_s0 (
    .Q(state[6]),
    .D(n106_6),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_5_s0 (
    .Q(state[5]),
    .D(n108_7),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_4_s0 (
    .Q(state[4]),
    .D(n98_18),
    .CLK(clk_i_d),
    .CE(state_4_7),
    .CLEAR(n171_6) 
);
  DFFCE state_3_s0 (
    .Q(state[3]),
    .D(n112_9),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_2_s0 (
    .Q(state[2]),
    .D(n98_18),
    .CLK(clk_i_d),
    .CE(state_2_9),
    .CLEAR(n171_6) 
);
  DFFCE state_1_s0 (
    .Q(state[1]),
    .D(n116_6),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE state_0_s0 (
    .Q(state[0]),
    .D(n118_9),
    .CLK(clk_i_d),
    .CE(state_15_7),
    .CLEAR(n171_6) 
);
  DFFCE jtag_tdo_o_s0 (
    .Q(jtag_tdo_o_d),
    .D(n375_3),
    .CLK(clk_i_d),
    .CE(jtag_tdo_o_5),
    .CLEAR(n171_6) 
);
  DFFC \dmi.op_1_s0  (
    .Q(\dmi_req.op [1]),
    .D(n526_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi.op_0_s0  (
    .Q(\dmi_req.op [0]),
    .D(n527_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_6_s0  (
    .Q(\dmi_req.addr [6]),
    .D(dreg[40]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_5_s0  (
    .Q(\dmi_req.addr [5]),
    .D(dreg[39]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_4_s0  (
    .Q(\dmi_req.addr [4]),
    .D(dreg[38]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_3_s0  (
    .Q(\dmi_req.addr [3]),
    .D(dreg[37]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_2_s0  (
    .Q(\dmi_req.addr [2]),
    .D(dreg[36]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_1_s0  (
    .Q(\dmi_req.addr [1]),
    .D(dreg[35]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFCE \dmi.addr_0_s0  (
    .Q(\dmi_req.addr [0]),
    .D(dreg[34]),
    .CLK(clk_i_d),
    .CE(n783_7),
    .CLEAR(n171_6) 
);
  DFFC tck_ff_2_s0 (
    .Q(tck_ff[2]),
    .D(tck_ff[1]),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFCE ireg_4_s1 (
    .Q(ireg[4]),
    .D(n178_9),
    .CLK(clk_i_d),
    .CE(ireg_4_11),
    .CLEAR(n171_6) 
);
defparam ireg_4_s1.INIT=1'b0;
  DFFCE ireg_3_s1 (
    .Q(ireg[3]),
    .D(n179_9),
    .CLK(clk_i_d),
    .CE(ireg_4_11),
    .CLEAR(n171_6) 
);
defparam ireg_3_s1.INIT=1'b0;
  DFFCE ireg_2_s1 (
    .Q(ireg[2]),
    .D(n180_9),
    .CLK(clk_i_d),
    .CE(ireg_4_11),
    .CLEAR(n171_6) 
);
defparam ireg_2_s1.INIT=1'b0;
  DFFCE ireg_1_s1 (
    .Q(ireg[1]),
    .D(n181_9),
    .CLK(clk_i_d),
    .CE(ireg_4_11),
    .CLEAR(n171_6) 
);
defparam ireg_1_s1.INIT=1'b0;
  DFFCE ireg_0_s1 (
    .Q(ireg[0]),
    .D(n182_8),
    .CLK(clk_i_d),
    .CE(ireg_4_11),
    .CLEAR(n171_6) 
);
defparam ireg_0_s1.INIT=1'b0;
  DFFCE dreg_40_s1 (
    .Q(dreg[40]),
    .D(n281_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_40_s1.INIT=1'b0;
  DFFCE dreg_39_s1 (
    .Q(dreg[39]),
    .D(n282_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_39_s1.INIT=1'b0;
  DFFCE dreg_38_s1 (
    .Q(dreg[38]),
    .D(n283_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_38_s1.INIT=1'b0;
  DFFCE dreg_37_s1 (
    .Q(dreg[37]),
    .D(n284_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_37_s1.INIT=1'b0;
  DFFCE dreg_36_s1 (
    .Q(dreg[36]),
    .D(n285_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_36_s1.INIT=1'b0;
  DFFCE dreg_35_s1 (
    .Q(dreg[35]),
    .D(n286_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_35_s1.INIT=1'b0;
  DFFCE dreg_34_s1 (
    .Q(dreg[34]),
    .D(n287_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_34_s1.INIT=1'b0;
  DFFCE dreg_33_s1 (
    .Q(dreg[33]),
    .D(n288_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_33_s1.INIT=1'b0;
  DFFCE dreg_32_s1 (
    .Q(dreg[32]),
    .D(n289_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_32_s1.INIT=1'b0;
  DFFCE dreg_31_s1 (
    .Q(dreg[31]),
    .D(n290_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_31_s1.INIT=1'b0;
  DFFCE dreg_30_s1 (
    .Q(dreg[30]),
    .D(n291_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_30_s1.INIT=1'b0;
  DFFCE dreg_29_s1 (
    .Q(dreg[29]),
    .D(n292_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_29_s1.INIT=1'b0;
  DFFCE dreg_28_s1 (
    .Q(dreg[28]),
    .D(n293_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_28_s1.INIT=1'b0;
  DFFCE dreg_27_s1 (
    .Q(dreg[27]),
    .D(n294_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_27_s1.INIT=1'b0;
  DFFCE dreg_26_s1 (
    .Q(dreg[26]),
    .D(n295_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_26_s1.INIT=1'b0;
  DFFCE dreg_25_s1 (
    .Q(dreg[25]),
    .D(n296_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_25_s1.INIT=1'b0;
  DFFCE dreg_24_s1 (
    .Q(dreg[24]),
    .D(n297_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_24_s1.INIT=1'b0;
  DFFCE dreg_23_s1 (
    .Q(dreg[23]),
    .D(n298_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_23_s1.INIT=1'b0;
  DFFCE dreg_22_s1 (
    .Q(dreg[22]),
    .D(n299_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_22_s1.INIT=1'b0;
  DFFCE dreg_21_s1 (
    .Q(dreg[21]),
    .D(n300_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_21_s1.INIT=1'b0;
  DFFCE dreg_20_s1 (
    .Q(dreg[20]),
    .D(n301_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_20_s1.INIT=1'b0;
  DFFCE dreg_19_s1 (
    .Q(dreg[19]),
    .D(n302_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_19_s1.INIT=1'b0;
  DFFCE dreg_18_s1 (
    .Q(dreg[18]),
    .D(n303_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_18_s1.INIT=1'b0;
  DFFCE dreg_17_s1 (
    .Q(dreg[17]),
    .D(n304_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_17_s1.INIT=1'b0;
  DFFCE dreg_16_s1 (
    .Q(dreg[16]),
    .D(n305_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_16_s1.INIT=1'b0;
  DFFCE dreg_15_s1 (
    .Q(dreg[15]),
    .D(n306_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_15_s1.INIT=1'b0;
  DFFCE dreg_14_s1 (
    .Q(dreg[14]),
    .D(n307_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_14_s1.INIT=1'b0;
  DFFCE dreg_13_s1 (
    .Q(dreg[13]),
    .D(n308_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_13_s1.INIT=1'b0;
  DFFCE dreg_12_s1 (
    .Q(dreg[12]),
    .D(n309_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_12_s1.INIT=1'b0;
  DFFCE dreg_11_s1 (
    .Q(dreg[11]),
    .D(n310_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_11_s1.INIT=1'b0;
  DFFCE dreg_10_s1 (
    .Q(dreg[10]),
    .D(n311_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_10_s1.INIT=1'b0;
  DFFCE dreg_9_s1 (
    .Q(dreg[9]),
    .D(n312_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_9_s1.INIT=1'b0;
  DFFCE dreg_8_s1 (
    .Q(dreg[8]),
    .D(n313_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_8_s1.INIT=1'b0;
  DFFCE dreg_7_s1 (
    .Q(dreg[7]),
    .D(n314_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_7_s1.INIT=1'b0;
  DFFCE dreg_6_s1 (
    .Q(dreg[6]),
    .D(n315_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_6_s1.INIT=1'b0;
  DFFCE dreg_5_s1 (
    .Q(dreg[5]),
    .D(n316_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_5_s1.INIT=1'b0;
  DFFCE dreg_4_s1 (
    .Q(dreg[4]),
    .D(n317_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_4_s1.INIT=1'b0;
  DFFCE dreg_3_s1 (
    .Q(dreg[3]),
    .D(n318_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_3_s1.INIT=1'b0;
  DFFCE dreg_2_s1 (
    .Q(dreg[2]),
    .D(n319_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_2_s1.INIT=1'b0;
  DFFCE dreg_1_s1 (
    .Q(dreg[1]),
    .D(n320_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_1_s1.INIT=1'b0;
  DFFCE dreg_0_s1 (
    .Q(dreg[0]),
    .D(n321_3),
    .CLK(clk_i_d),
    .CE(dreg_40_10),
    .CLEAR(n171_6) 
);
defparam dreg_0_s1.INIT=1'b0;
  DFFCE busy_s1 (
    .Q(busy),
    .D(n568_7),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam busy_s1.INIT=1'b0;
  DFFCE err_s1 (
    .Q(err),
    .D(n443_7),
    .CLK(clk_i_d),
    .CE(err_8),
    .CLEAR(n171_6) 
);
defparam err_s1.INIT=1'b0;
  DFFCE \dmi.data_31_s1  (
    .Q(\dmi_req.data [31]),
    .D(n535_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_31_s1 .INIT=1'b0;
  DFFCE \dmi.data_30_s1  (
    .Q(\dmi_req.data [30]),
    .D(n536_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_30_s1 .INIT=1'b0;
  DFFCE \dmi.data_29_s1  (
    .Q(\dmi_req.data [29]),
    .D(n537_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_29_s1 .INIT=1'b0;
  DFFCE \dmi.data_28_s1  (
    .Q(\dmi_req.data [28]),
    .D(n538_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_28_s1 .INIT=1'b0;
  DFFCE \dmi.data_27_s1  (
    .Q(\dmi_req.data [27]),
    .D(n539_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_27_s1 .INIT=1'b0;
  DFFCE \dmi.data_26_s1  (
    .Q(\dmi_req.data [26]),
    .D(n540_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_26_s1 .INIT=1'b0;
  DFFCE \dmi.data_25_s1  (
    .Q(\dmi_req.data [25]),
    .D(n541_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_25_s1 .INIT=1'b0;
  DFFCE \dmi.data_24_s1  (
    .Q(\dmi_req.data [24]),
    .D(n542_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_24_s1 .INIT=1'b0;
  DFFCE \dmi.data_23_s1  (
    .Q(\dmi_req.data [23]),
    .D(n543_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_23_s1 .INIT=1'b0;
  DFFCE \dmi.data_22_s1  (
    .Q(\dmi_req.data [22]),
    .D(n544_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_22_s1 .INIT=1'b0;
  DFFCE \dmi.data_21_s1  (
    .Q(\dmi_req.data [21]),
    .D(n545_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_21_s1 .INIT=1'b0;
  DFFCE \dmi.data_20_s1  (
    .Q(\dmi_req.data [20]),
    .D(n546_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_20_s1 .INIT=1'b0;
  DFFCE \dmi.data_19_s1  (
    .Q(\dmi_req.data [19]),
    .D(n547_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_19_s1 .INIT=1'b0;
  DFFCE \dmi.data_18_s1  (
    .Q(\dmi_req.data [18]),
    .D(n548_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_18_s1 .INIT=1'b0;
  DFFCE \dmi.data_17_s1  (
    .Q(\dmi_req.data [17]),
    .D(n549_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_17_s1 .INIT=1'b0;
  DFFCE \dmi.data_16_s1  (
    .Q(\dmi_req.data [16]),
    .D(n550_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_16_s1 .INIT=1'b0;
  DFFCE \dmi.data_15_s1  (
    .Q(\dmi_req.data [15]),
    .D(n551_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_15_s1 .INIT=1'b0;
  DFFCE \dmi.data_14_s1  (
    .Q(\dmi_req.data [14]),
    .D(n552_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_14_s1 .INIT=1'b0;
  DFFCE \dmi.data_13_s1  (
    .Q(\dmi_req.data [13]),
    .D(n553_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_13_s1 .INIT=1'b0;
  DFFCE \dmi.data_12_s1  (
    .Q(\dmi_req.data [12]),
    .D(n554_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_12_s1 .INIT=1'b0;
  DFFCE \dmi.data_11_s1  (
    .Q(\dmi_req.data [11]),
    .D(n555_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_11_s1 .INIT=1'b0;
  DFFCE \dmi.data_10_s1  (
    .Q(\dmi_req.data [10]),
    .D(n556_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_10_s1 .INIT=1'b0;
  DFFCE \dmi.data_9_s1  (
    .Q(\dmi_req.data [9]),
    .D(n557_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_9_s1 .INIT=1'b0;
  DFFCE \dmi.data_8_s1  (
    .Q(\dmi_req.data [8]),
    .D(n558_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_8_s1 .INIT=1'b0;
  DFFCE \dmi.data_7_s1  (
    .Q(\dmi_req.data [7]),
    .D(n559_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_7_s1 .INIT=1'b0;
  DFFCE \dmi.data_6_s1  (
    .Q(\dmi_req.data [6]),
    .D(n560_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_6_s1 .INIT=1'b0;
  DFFCE \dmi.data_5_s1  (
    .Q(\dmi_req.data [5]),
    .D(n561_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_5_s1 .INIT=1'b0;
  DFFCE \dmi.data_4_s1  (
    .Q(\dmi_req.data [4]),
    .D(n562_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_4_s1 .INIT=1'b0;
  DFFCE \dmi.data_3_s1  (
    .Q(\dmi_req.data [3]),
    .D(n563_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_3_s1 .INIT=1'b0;
  DFFCE \dmi.data_2_s1  (
    .Q(\dmi_req.data [2]),
    .D(n564_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_2_s1 .INIT=1'b0;
  DFFCE \dmi.data_1_s1  (
    .Q(\dmi_req.data [1]),
    .D(n565_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_1_s1 .INIT=1'b0;
  DFFCE \dmi.data_0_s1  (
    .Q(\dmi_req.data [0]),
    .D(n566_3),
    .CLK(clk_i_d),
    .CE(n494_3),
    .CLEAR(n171_6) 
);
defparam \dmi.data_0_s1 .INIT=1'b0;
  INV n171_s2 (
    .O(n171_6),
    .I(rstn_ext) 
);
  INV n98_s12 (
    .O(n98_18),
    .I(tms_ff[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_debug_dtm */
module neorv32_debug_dm (
  clk_i_d,
  n171_6,
  \iodev_req[1].rw ,
  \debug_ctrl.trig_halt_5 ,
  n8_4,
  \main_req.stb ,
  \dmi_req.data ,
  \iodev_req[1].addr ,
  \iodev_req[12].addr ,
  \dmi_req.addr ,
  \dmi_req.op ,
  \iodev_req[1].data ,
  \iodev_req[1].ben ,
  \main_req.addr ,
  \iodev_req[1].meta ,
  \dm_reg.dmactive ,
  \dm_reg.halt_req ,
  \dmi_rsp.ack ,
  \iodev_rsp[1].ack ,
  \dm_reg.ndmreset ,
  \iodev_rsp[1].data_8_5 ,
  \iodev_rsp[1].data_8_6 ,
  \iodev_rsp[1].data_8_7 ,
  \iodev_rsp[1].data_8_8 ,
  \iodev_rsp[1].data_8_12 ,
  rdata_0_9,
  rdata_1_9,
  rdata_2_9,
  rdata_3_9,
  rdata_4_9,
  rdata_5_9,
  rdata_6_9,
  rdata_7_9,
  rdata_8_9,
  rdata_9_9,
  rdata_10_9,
  rdata_11_9,
  rdata_12_9,
  rdata_13_9,
  rdata_14_9,
  rdata_15_9,
  rdata_16_9,
  rdata_17_9,
  rdata_18_9,
  rdata_19_9,
  rdata_20_9,
  rdata_21_9,
  rdata_22_9,
  rdata_23_9,
  rdata_24_9,
  rdata_25_9,
  rdata_26_9,
  rdata_27_9,
  rdata_28_9,
  rdata_29_9,
  rdata_30_9,
  rdata_31_9,
  \iodev_rsp[1].data_8_16 ,
  accen_4,
  n1446_7,
  n1443_9,
  n1442_10,
  \dm_reg.hartsel ,
  \dmi_rsp.data ,
  \iodev_rsp[1].data_0 ,
  \iodev_rsp[1].data_1 ,
  \iodev_rsp[1].data_2 ,
  \iodev_rsp[1].data_3 ,
  \iodev_rsp[1].data_4 ,
  \iodev_rsp[1].data_5 ,
  \iodev_rsp[1].data_6 ,
  \iodev_rsp[1].data_7 ,
  \iodev_rsp[1].data_9 ,
  \iodev_rsp[1].data_10 ,
  \iodev_rsp[1].data_11 ,
  \iodev_rsp[1].data_12 ,
  \iodev_rsp[1].data_13 ,
  \iodev_rsp[1].data_14 ,
  \iodev_rsp[1].data_15 ,
  \iodev_rsp[1].data_16 ,
  \iodev_rsp[1].data_17 ,
  \iodev_rsp[1].data_18 ,
  \iodev_rsp[1].data_19 ,
  \iodev_rsp[1].data_20 ,
  \iodev_rsp[1].data_21 ,
  \iodev_rsp[1].data_22 ,
  \iodev_rsp[1].data_23 ,
  \iodev_rsp[1].data_24 ,
  \iodev_rsp[1].data_25 ,
  \iodev_rsp[1].data_26 ,
  \iodev_rsp[1].data_27 ,
  \iodev_rsp[1].data_28 ,
  \iodev_rsp[1].data_29 ,
  \iodev_rsp[1].data_30 ,
  \iodev_rsp[1].data_31 
)
;
input clk_i_d;
input n171_6;
input \iodev_req[1].rw ;
input \debug_ctrl.trig_halt_5 ;
input n8_4;
input \main_req.stb ;
input [31:0] \dmi_req.data ;
input [7:2] \iodev_req[1].addr ;
input [11:8] \iodev_req[12].addr ;
input [6:0] \dmi_req.addr ;
input [1:0] \dmi_req.op ;
input [31:0] \iodev_req[1].data ;
input [3:0] \iodev_req[1].ben ;
input [20:16] \main_req.addr ;
input [2:2] \iodev_req[1].meta ;
output \dm_reg.dmactive ;
output \dm_reg.halt_req ;
output \dmi_rsp.ack ;
output \iodev_rsp[1].ack ;
output \dm_reg.ndmreset ;
output \iodev_rsp[1].data_8_5 ;
output \iodev_rsp[1].data_8_6 ;
output \iodev_rsp[1].data_8_7 ;
output \iodev_rsp[1].data_8_8 ;
output \iodev_rsp[1].data_8_12 ;
output rdata_0_9;
output rdata_1_9;
output rdata_2_9;
output rdata_3_9;
output rdata_4_9;
output rdata_5_9;
output rdata_6_9;
output rdata_7_9;
output rdata_8_9;
output rdata_9_9;
output rdata_10_9;
output rdata_11_9;
output rdata_12_9;
output rdata_13_9;
output rdata_14_9;
output rdata_15_9;
output rdata_16_9;
output rdata_17_9;
output rdata_18_9;
output rdata_19_9;
output rdata_20_9;
output rdata_21_9;
output rdata_22_9;
output rdata_23_9;
output rdata_24_9;
output rdata_25_9;
output rdata_26_9;
output rdata_27_9;
output rdata_28_9;
output rdata_29_9;
output rdata_30_9;
output rdata_31_9;
output \iodev_rsp[1].data_8_16 ;
output accen_4;
output n1446_7;
output n1443_9;
output n1442_10;
output [2:0] \dm_reg.hartsel ;
output [31:0] \dmi_rsp.data ;
output \iodev_rsp[1].data_0 ;
output \iodev_rsp[1].data_1 ;
output \iodev_rsp[1].data_2 ;
output \iodev_rsp[1].data_3 ;
output \iodev_rsp[1].data_4 ;
output \iodev_rsp[1].data_5 ;
output \iodev_rsp[1].data_6 ;
output \iodev_rsp[1].data_7 ;
output \iodev_rsp[1].data_9 ;
output \iodev_rsp[1].data_10 ;
output \iodev_rsp[1].data_11 ;
output \iodev_rsp[1].data_12 ;
output \iodev_rsp[1].data_13 ;
output \iodev_rsp[1].data_14 ;
output \iodev_rsp[1].data_15 ;
output \iodev_rsp[1].data_16 ;
output \iodev_rsp[1].data_17 ;
output \iodev_rsp[1].data_18 ;
output \iodev_rsp[1].data_19 ;
output \iodev_rsp[1].data_20 ;
output \iodev_rsp[1].data_21 ;
output \iodev_rsp[1].data_22 ;
output \iodev_rsp[1].data_23 ;
output \iodev_rsp[1].data_24 ;
output \iodev_rsp[1].data_25 ;
output \iodev_rsp[1].data_26 ;
output \iodev_rsp[1].data_27 ;
output \iodev_rsp[1].data_28 ;
output \iodev_rsp[1].data_29 ;
output \iodev_rsp[1].data_30 ;
output \iodev_rsp[1].data_31 ;
wire n2010_4;
wire n639_5;
wire n827_4;
wire n1289_3;
wire n1290_3;
wire n1291_3;
wire n1292_3;
wire n1293_3;
wire n1294_3;
wire n1295_3;
wire n1296_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1284_3;
wire n1285_3;
wire n1286_3;
wire n1287_3;
wire n1288_3;
wire n1273_3;
wire n1274_3;
wire n1275_3;
wire n1276_3;
wire n1277_3;
wire n1278_3;
wire n1279_3;
wire n1280_3;
wire n1265_3;
wire n1266_3;
wire n1267_3;
wire n1268_3;
wire n1269_3;
wire n1270_3;
wire n1271_3;
wire n1272_3;
wire n2109_3;
wire n2110_3;
wire n2111_3;
wire n2112_3;
wire n1424_8;
wire \dm_reg.wr_acc_err_8 ;
wire \dm_reg.rd_acc_err_8 ;
wire \hart.resume_req_0_8 ;
wire \hart.reset_0_8 ;
wire \cmd.ldsw_31_8 ;
wire \dci.data_reg_31_8 ;
wire \dci.data_reg_23_8 ;
wire \dci.data_reg_15_8 ;
wire \dci.data_reg_7_8 ;
wire n738_9;
wire n740_9;
wire n742_9;
wire n744_9;
wire n746_9;
wire n748_9;
wire n754_9;
wire n758_9;
wire n764_11;
wire n766_12;
wire n768_13;
wire n776_13;
wire n778_13;
wire n780_12;
wire n782_12;
wire n784_12;
wire n788_10;
wire n790_9;
wire n792_9;
wire n794_9;
wire n796_9;
wire n798_11;
wire n800_14;
wire n752_12;
wire n756_12;
wire n762_12;
wire n770_12;
wire n772_12;
wire n774_12;
wire n786_13;
wire n1390_11;
wire \cmd.err_1_9 ;
wire \cmd.state_0_8 ;
wire n1052_12;
wire n1051_11;
wire n1017_12;
wire n1008_12;
wire n981_12;
wire n874_9;
wire n871_9;
wire n1464_6;
wire n1463_6;
wire n1462_6;
wire n1461_6;
wire n1459_6;
wire n1458_6;
wire n1457_6;
wire n1455_6;
wire n1454_6;
wire n1453_6;
wire n1452_6;
wire n1451_6;
wire n1450_6;
wire n1448_6;
wire n1447_6;
wire n1446_6;
wire n1444_6;
wire n1443_6;
wire n1442_6;
wire n1441_6;
wire n1439_6;
wire n1436_6;
wire n1435_6;
wire n1434_6;
wire n464_6;
wire n1007_12;
wire n1942_6;
wire n1943_5;
wire n2010_5;
wire n2010_6;
wire n482_5;
wire accen_5;
wire \dm_reg.wr_acc_err_9 ;
wire \dm_reg.wr_acc_err_10 ;
wire \hart.resume_req_0_9 ;
wire n738_10;
wire n764_12;
wire n764_13;
wire n766_13;
wire n766_14;
wire n768_14;
wire n768_15;
wire n768_16;
wire n776_14;
wire n776_15;
wire n778_14;
wire n780_13;
wire n782_13;
wire n782_14;
wire n784_13;
wire n798_13;
wire n800_15;
wire n800_16;
wire n1390_12;
wire \cmd.err_0_9 ;
wire \cmd.err_0_10 ;
wire \cmd.state_2_10 ;
wire \cmd.state_2_11 ;
wire n1053_11;
wire n1052_13;
wire n1051_12;
wire n1017_13;
wire n1017_14;
wire n1464_7;
wire n1463_7;
wire n1462_7;
wire n1462_9;
wire n1462_10;
wire n1461_7;
wire n1461_8;
wire n1460_7;
wire n1459_7;
wire n1459_8;
wire n1459_9;
wire n1458_7;
wire n1458_8;
wire n1458_9;
wire n1457_7;
wire n1457_9;
wire n1455_9;
wire n1454_7;
wire n1454_8;
wire n1454_9;
wire n1453_8;
wire n1452_7;
wire n1452_8;
wire n1451_8;
wire n1451_9;
wire n1450_7;
wire n1450_8;
wire n1449_7;
wire n1448_7;
wire n1448_8;
wire n1446_8;
wire n1445_7;
wire n1444_7;
wire n1444_8;
wire n1443_7;
wire n1443_8;
wire n1442_9;
wire n1441_8;
wire n1440_7;
wire n1440_8;
wire n1439_7;
wire n1439_8;
wire n1438_7;
wire n1438_8;
wire n1437_7;
wire n1437_8;
wire n1436_7;
wire n1436_8;
wire n1435_7;
wire n1434_7;
wire n1433_8;
wire n1942_8;
wire n1943_7;
wire n1978_6;
wire n482_6;
wire n738_11;
wire n800_17;
wire n1390_14;
wire \cmd.state_2_12 ;
wire \cmd.state_2_13 ;
wire n1052_15;
wire n1052_16;
wire n1052_17;
wire n1464_8;
wire n1463_8;
wire n1462_11;
wire n1460_8;
wire n1460_10;
wire n1459_11;
wire n1459_12;
wire n1458_10;
wire n1457_10;
wire n1457_11;
wire n1455_10;
wire n1455_11;
wire n1454_10;
wire n1454_11;
wire n1453_9;
wire n1452_9;
wire n1451_10;
wire n1451_11;
wire n1450_9;
wire n1449_8;
wire n1448_9;
wire n1447_8;
wire n1446_9;
wire n1445_8;
wire n1444_9;
wire n1444_10;
wire n1443_10;
wire n1443_11;
wire n1442_11;
wire n1441_9;
wire n1440_9;
wire n1440_10;
wire n1437_9;
wire n1437_10;
wire n1437_11;
wire n1436_9;
wire n1436_10;
wire n1435_8;
wire n1434_8;
wire n1433_9;
wire n1052_18;
wire n1052_19;
wire n1052_20;
wire n1052_21;
wire n1460_11;
wire n1458_11;
wire n1443_13;
wire n1443_14;
wire n1440_11;
wire n1438_10;
wire n1436_11;
wire n1436_12;
wire n1435_9;
wire n1434_9;
wire n1436_13;
wire \hart.resume_ack_0_10 ;
wire n999_14;
wire n1451_13;
wire n1978_8;
wire n1946_8;
wire n482_8;
wire n1390_16;
wire n2109_6;
wire n1443_16;
wire n1942_10;
wire n509_9;
wire n1053_13;
wire n1439_11;
wire n1455_14;
wire n782_17;
wire n760_14;
wire n750_14;
wire accen;
wire n1052_23;
wire n1016_14;
wire n1018_12;
wire n798_15;
wire n1942_12;
wire \cmd.state_2_16 ;
wire n464_9;
wire n1943_9;
wire n1942_14;
wire n1442_13;
wire n1460_13;
wire n1457_13;
wire n1462_13;
wire n1461_11;
wire n988_13;
wire n989_13;
wire n990_13;
wire n991_13;
wire n992_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n778_17;
wire n1455_18;
wire n1459_15;
wire n1433_11;
wire n1447_10;
wire n1459_17;
wire \dci.data_reg_31_11 ;
wire n1433_13;
wire n1437_13;
wire n1438_12;
wire n1440_13;
wire n1445_10;
wire n1449_10;
wire n1460_15;
wire n866_12;
wire n1943_11;
wire n1946_10;
wire n1978_10;
wire n1289_6;
wire n460_8;
wire n459_8;
wire n1455_20;
wire n1453_11;
wire n1442_15;
wire n1441_11;
wire n1438_14;
wire \dm_reg.autoexecdata ;
wire \dm_reg.req_res ;
wire \dm_reg.reset_ack ;
wire \dm_reg.clr_acc_err ;
wire \dm_reg.autoexec_wr ;
wire \dm_reg.autoexec_rd ;
wire \dm_reg.wr_acc_err ;
wire \dm_reg.rd_acc_err ;
wire [1:0] \dm_reg.autoexecprogbuf ;
wire [31:0] \dm_reg.progbuf[0] ;
wire [31:0] \dm_reg.progbuf[1] ;
wire [31:0] \dm_reg.command ;
wire [0:0] \dci.ack_hlt ;
wire [0:0] \dci.ack_res ;
wire [0:0] \dci.ack_exe ;
wire [0:0] \dci.ack_exc ;
wire [0:0] \hart.resume_req ;
wire [0:0] \hart.resume_ack ;
wire [0:0] \hart.reset ;
wire [31:4] \cmd.ldsw ;
wire [31:0] \dci.data_reg ;
wire [2:0] \cmd.state ;
wire [2:0] \cmd.err ;
wire [0:0] \hart.halted ;
wire [35:18] DO;
wire [35:15] DO_0;
wire VCC;
wire GND;
  LUT4 n2010_s1 (
    .F(n2010_4),
    .I0(\dmi_req.addr [0]),
    .I1(n1943_9),
    .I2(n2010_5),
    .I3(n2010_6) 
);
defparam n2010_s1.INIT=16'h8000;
  LUT2 n639_s2 (
    .F(n639_5),
    .I0(\dmi_req.op [0]),
    .I1(\dmi_req.op [1]) 
);
defparam n639_s2.INIT=4'h6;
  LUT3 n827_s1 (
    .F(n827_4),
    .I0(\dmi_req.op [1]),
    .I1(n482_5),
    .I2(\dmi_req.op [0]) 
);
defparam n827_s1.INIT=8'h10;
  LUT3 n1289_s0 (
    .F(n1289_3),
    .I0(\dmi_req.data [7]),
    .I1(\iodev_req[1].data [7]),
    .I2(n1289_6) 
);
defparam n1289_s0.INIT=8'hAC;
  LUT3 n1290_s0 (
    .F(n1290_3),
    .I0(\dmi_req.data [6]),
    .I1(\iodev_req[1].data [6]),
    .I2(n1289_6) 
);
defparam n1290_s0.INIT=8'hAC;
  LUT3 n1291_s0 (
    .F(n1291_3),
    .I0(\dmi_req.data [5]),
    .I1(\iodev_req[1].data [5]),
    .I2(n1289_6) 
);
defparam n1291_s0.INIT=8'hAC;
  LUT3 n1292_s0 (
    .F(n1292_3),
    .I0(\dmi_req.data [4]),
    .I1(\iodev_req[1].data [4]),
    .I2(n1289_6) 
);
defparam n1292_s0.INIT=8'hAC;
  LUT3 n1293_s0 (
    .F(n1293_3),
    .I0(\dmi_req.data [3]),
    .I1(\iodev_req[1].data [3]),
    .I2(n1289_6) 
);
defparam n1293_s0.INIT=8'hAC;
  LUT3 n1294_s0 (
    .F(n1294_3),
    .I0(\dmi_req.data [2]),
    .I1(\iodev_req[1].data [2]),
    .I2(n1289_6) 
);
defparam n1294_s0.INIT=8'hAC;
  LUT3 n1295_s0 (
    .F(n1295_3),
    .I0(\dmi_req.data [1]),
    .I1(\iodev_req[1].data [1]),
    .I2(n1289_6) 
);
defparam n1295_s0.INIT=8'hAC;
  LUT3 n1296_s0 (
    .F(n1296_3),
    .I0(\dmi_req.data [0]),
    .I1(\iodev_req[1].data [0]),
    .I2(n1289_6) 
);
defparam n1296_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(\dmi_req.data [15]),
    .I1(\iodev_req[1].data [15]),
    .I2(n1289_6) 
);
defparam n1281_s0.INIT=8'hAC;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(\dmi_req.data [14]),
    .I1(\iodev_req[1].data [14]),
    .I2(n1289_6) 
);
defparam n1282_s0.INIT=8'hAC;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(\dmi_req.data [13]),
    .I1(\iodev_req[1].data [13]),
    .I2(n1289_6) 
);
defparam n1283_s0.INIT=8'hAC;
  LUT3 n1284_s0 (
    .F(n1284_3),
    .I0(\dmi_req.data [12]),
    .I1(\iodev_req[1].data [12]),
    .I2(n1289_6) 
);
defparam n1284_s0.INIT=8'hAC;
  LUT3 n1285_s0 (
    .F(n1285_3),
    .I0(\dmi_req.data [11]),
    .I1(\iodev_req[1].data [11]),
    .I2(n1289_6) 
);
defparam n1285_s0.INIT=8'hAC;
  LUT3 n1286_s0 (
    .F(n1286_3),
    .I0(\dmi_req.data [10]),
    .I1(\iodev_req[1].data [10]),
    .I2(n1289_6) 
);
defparam n1286_s0.INIT=8'hAC;
  LUT3 n1287_s0 (
    .F(n1287_3),
    .I0(\dmi_req.data [9]),
    .I1(\iodev_req[1].data [9]),
    .I2(n1289_6) 
);
defparam n1287_s0.INIT=8'hAC;
  LUT3 n1288_s0 (
    .F(n1288_3),
    .I0(\dmi_req.data [8]),
    .I1(\iodev_req[1].data [8]),
    .I2(n1289_6) 
);
defparam n1288_s0.INIT=8'hAC;
  LUT3 n1273_s0 (
    .F(n1273_3),
    .I0(\dmi_req.data [23]),
    .I1(\iodev_req[1].data [23]),
    .I2(n1289_6) 
);
defparam n1273_s0.INIT=8'hAC;
  LUT3 n1274_s0 (
    .F(n1274_3),
    .I0(\dmi_req.data [22]),
    .I1(\iodev_req[1].data [22]),
    .I2(n1289_6) 
);
defparam n1274_s0.INIT=8'hAC;
  LUT3 n1275_s0 (
    .F(n1275_3),
    .I0(\dmi_req.data [21]),
    .I1(\iodev_req[1].data [21]),
    .I2(n1289_6) 
);
defparam n1275_s0.INIT=8'hAC;
  LUT3 n1276_s0 (
    .F(n1276_3),
    .I0(\dmi_req.data [20]),
    .I1(\iodev_req[1].data [20]),
    .I2(n1289_6) 
);
defparam n1276_s0.INIT=8'hAC;
  LUT3 n1277_s0 (
    .F(n1277_3),
    .I0(\dmi_req.data [19]),
    .I1(\iodev_req[1].data [19]),
    .I2(n1289_6) 
);
defparam n1277_s0.INIT=8'hAC;
  LUT3 n1278_s0 (
    .F(n1278_3),
    .I0(\dmi_req.data [18]),
    .I1(\iodev_req[1].data [18]),
    .I2(n1289_6) 
);
defparam n1278_s0.INIT=8'hAC;
  LUT3 n1279_s0 (
    .F(n1279_3),
    .I0(\dmi_req.data [17]),
    .I1(\iodev_req[1].data [17]),
    .I2(n1289_6) 
);
defparam n1279_s0.INIT=8'hAC;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(\dmi_req.data [16]),
    .I1(\iodev_req[1].data [16]),
    .I2(n1289_6) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1265_s0 (
    .F(n1265_3),
    .I0(\dmi_req.data [31]),
    .I1(\iodev_req[1].data [31]),
    .I2(n1289_6) 
);
defparam n1265_s0.INIT=8'hAC;
  LUT3 n1266_s0 (
    .F(n1266_3),
    .I0(\dmi_req.data [30]),
    .I1(\iodev_req[1].data [30]),
    .I2(n1289_6) 
);
defparam n1266_s0.INIT=8'hAC;
  LUT3 n1267_s0 (
    .F(n1267_3),
    .I0(\dmi_req.data [29]),
    .I1(\iodev_req[1].data [29]),
    .I2(n1289_6) 
);
defparam n1267_s0.INIT=8'hAC;
  LUT3 n1268_s0 (
    .F(n1268_3),
    .I0(\dmi_req.data [28]),
    .I1(\iodev_req[1].data [28]),
    .I2(n1289_6) 
);
defparam n1268_s0.INIT=8'hAC;
  LUT3 n1269_s0 (
    .F(n1269_3),
    .I0(\dmi_req.data [27]),
    .I1(\iodev_req[1].data [27]),
    .I2(n1289_6) 
);
defparam n1269_s0.INIT=8'hAC;
  LUT3 n1270_s0 (
    .F(n1270_3),
    .I0(\dmi_req.data [26]),
    .I1(\iodev_req[1].data [26]),
    .I2(n1289_6) 
);
defparam n1270_s0.INIT=8'hAC;
  LUT3 n1271_s0 (
    .F(n1271_3),
    .I0(\dmi_req.data [25]),
    .I1(\iodev_req[1].data [25]),
    .I2(n1289_6) 
);
defparam n1271_s0.INIT=8'hAC;
  LUT3 n1272_s0 (
    .F(n1272_3),
    .I0(\dmi_req.data [24]),
    .I1(\iodev_req[1].data [24]),
    .I2(n1289_6) 
);
defparam n1272_s0.INIT=8'hAC;
  LUT2 n2109_s0 (
    .F(n2109_3),
    .I0(\iodev_req[1].ben [0]),
    .I1(n2109_6) 
);
defparam n2109_s0.INIT=4'h8;
  LUT2 n2110_s0 (
    .F(n2110_3),
    .I0(\iodev_req[1].ben [1]),
    .I1(n2109_6) 
);
defparam n2110_s0.INIT=4'h8;
  LUT2 n2111_s0 (
    .F(n2111_3),
    .I0(\iodev_req[1].ben [2]),
    .I1(n2109_6) 
);
defparam n2111_s0.INIT=4'h8;
  LUT2 n2112_s0 (
    .F(n2112_3),
    .I0(\iodev_req[1].ben [3]),
    .I1(n2109_6) 
);
defparam n2112_s0.INIT=4'h8;
  LUT3 n1424_s4 (
    .F(n1424_8),
    .I0(\dci.data_reg [8]),
    .I1(\hart.resume_req [0]),
    .I2(\iodev_req[1].addr [6]) 
);
defparam n1424_s4.INIT=8'hCA;
  LUT4 \dm_reg.wr_acc_err_s3  (
    .F(\dm_reg.wr_acc_err_8 ),
    .I0(\dm_reg.wr_acc_err_9 ),
    .I1(\dm_reg.wr_acc_err_10 ),
    .I2(n1942_6),
    .I3(n509_9) 
);
defparam \dm_reg.wr_acc_err_s3 .INIT=16'h70FF;
  LUT4 \dm_reg.rd_acc_err_s3  (
    .F(\dm_reg.rd_acc_err_8 ),
    .I0(\dmi_req.op [1]),
    .I1(\dm_reg.wr_acc_err_9 ),
    .I2(\dmi_req.op [0]),
    .I3(n509_9) 
);
defparam \dm_reg.rd_acc_err_s3 .INIT=16'h10FF;
  LUT4 \hart.resume_req_0_s3  (
    .F(\hart.resume_req_0_8 ),
    .I0(\dm_reg.halt_req ),
    .I1(\debug_ctrl.trig_halt_5 ),
    .I2(\dm_reg.req_res ),
    .I3(\hart.resume_req_0_9 ) 
);
defparam \hart.resume_req_0_s3 .INIT=16'h40FF;
  LUT3 \hart.reset_0_s3  (
    .F(\hart.reset_0_8 ),
    .I0(\dm_reg.reset_ack ),
    .I1(\debug_ctrl.trig_halt_5 ),
    .I2(\dm_reg.ndmreset ) 
);
defparam \hart.reset_0_s3 .INIT=8'hF8;
  LUT3 \cmd.ldsw_31_s3  (
    .F(\cmd.ldsw_31_8 ),
    .I0(\cmd.state [0]),
    .I1(\cmd.state [1]),
    .I2(\dm_reg.dmactive ) 
);
defparam \cmd.ldsw_31_s3 .INIT=8'h4F;
  LUT3 \dci.data_reg_31_s3  (
    .F(\dci.data_reg_31_8 ),
    .I0(\iodev_req[1].ben [3]),
    .I1(\dci.data_reg_31_11 ),
    .I2(n1289_6) 
);
defparam \dci.data_reg_31_s3 .INIT=8'hF8;
  LUT3 \dci.data_reg_23_s3  (
    .F(\dci.data_reg_23_8 ),
    .I0(\iodev_req[1].ben [2]),
    .I1(\dci.data_reg_31_11 ),
    .I2(n1289_6) 
);
defparam \dci.data_reg_23_s3 .INIT=8'hF8;
  LUT3 \dci.data_reg_15_s3  (
    .F(\dci.data_reg_15_8 ),
    .I0(\iodev_req[1].ben [1]),
    .I1(\dci.data_reg_31_11 ),
    .I2(n1289_6) 
);
defparam \dci.data_reg_15_s3 .INIT=8'hF8;
  LUT3 \dci.data_reg_7_s3  (
    .F(\dci.data_reg_7_8 ),
    .I0(\iodev_req[1].ben [0]),
    .I1(\dci.data_reg_31_11 ),
    .I2(n1289_6) 
);
defparam \dci.data_reg_7_s3 .INIT=8'hF8;
  LUT2 n738_s5 (
    .F(n738_9),
    .I0(\dci.data_reg [31]),
    .I1(n738_10) 
);
defparam n738_s5.INIT=4'h8;
  LUT2 n740_s5 (
    .F(n740_9),
    .I0(\dci.data_reg [30]),
    .I1(n738_10) 
);
defparam n740_s5.INIT=4'h8;
  LUT2 n742_s5 (
    .F(n742_9),
    .I0(\dci.data_reg [29]),
    .I1(n738_10) 
);
defparam n742_s5.INIT=4'h8;
  LUT2 n744_s5 (
    .F(n744_9),
    .I0(\dci.data_reg [28]),
    .I1(n738_10) 
);
defparam n744_s5.INIT=4'h8;
  LUT2 n746_s5 (
    .F(n746_9),
    .I0(\dci.data_reg [27]),
    .I1(n738_10) 
);
defparam n746_s5.INIT=4'h8;
  LUT2 n748_s5 (
    .F(n748_9),
    .I0(\dci.data_reg [26]),
    .I1(n738_10) 
);
defparam n748_s5.INIT=4'h8;
  LUT2 n754_s5 (
    .F(n754_9),
    .I0(\dci.data_reg [23]),
    .I1(n738_10) 
);
defparam n754_s5.INIT=4'h8;
  LUT2 n758_s5 (
    .F(n758_9),
    .I0(\dci.data_reg [21]),
    .I1(n738_10) 
);
defparam n758_s5.INIT=4'h8;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(n1942_12),
    .I1(\dm_reg.hartsel [2]),
    .I2(n764_12),
    .I3(n764_13) 
);
defparam n764_s7.INIT=16'hFFF8;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(n1942_12),
    .I1(\dm_reg.hartsel [1]),
    .I2(n766_13),
    .I3(n766_14) 
);
defparam n766_s8.INIT=16'hF8FF;
  LUT4 n768_s9 (
    .F(n768_13),
    .I0(n766_13),
    .I1(n768_14),
    .I2(n768_15),
    .I3(n768_16) 
);
defparam n768_s9.INIT=16'hFEFF;
  LUT4 n776_s9 (
    .F(n776_13),
    .I0(n509_9),
    .I1(\dmi_req.addr [2]),
    .I2(n776_14),
    .I3(n776_15) 
);
defparam n776_s9.INIT=16'hB0FF;
  LUT4 n778_s9 (
    .F(n778_13),
    .I0(n738_10),
    .I1(\dci.data_reg [11]),
    .I2(n776_14),
    .I3(n778_14) 
);
defparam n778_s9.INIT=16'hFFF8;
  LUT4 n780_s8 (
    .F(n780_12),
    .I0(n738_10),
    .I1(\dci.data_reg [10]),
    .I2(n778_14),
    .I3(n780_13) 
);
defparam n780_s8.INIT=16'hFFF8;
  LUT4 n782_s8 (
    .F(n782_12),
    .I0(n782_13),
    .I1(\cmd.err [1]),
    .I2(n782_14),
    .I3(n782_17) 
);
defparam n782_s8.INIT=16'hF8FF;
  LUT4 n784_s8 (
    .F(n784_12),
    .I0(n782_13),
    .I1(\cmd.err [0]),
    .I2(n784_13),
    .I3(n782_17) 
);
defparam n784_s8.INIT=16'hF8FF;
  LUT2 n788_s6 (
    .F(n788_10),
    .I0(\dci.data_reg [6]),
    .I1(n738_10) 
);
defparam n788_s6.INIT=4'h8;
  LUT2 n790_s5 (
    .F(n790_9),
    .I0(\dci.data_reg [5]),
    .I1(n738_10) 
);
defparam n790_s5.INIT=4'h8;
  LUT2 n792_s5 (
    .F(n792_9),
    .I0(\dci.data_reg [4]),
    .I1(n738_10) 
);
defparam n792_s5.INIT=4'h8;
  LUT2 n794_s5 (
    .F(n794_9),
    .I0(\dci.data_reg [3]),
    .I1(n738_10) 
);
defparam n794_s5.INIT=4'h8;
  LUT2 n796_s5 (
    .F(n796_9),
    .I0(\dci.data_reg [2]),
    .I1(n738_10) 
);
defparam n796_s5.INIT=4'h8;
  LUT4 n798_s7 (
    .F(n798_11),
    .I0(n1942_12),
    .I1(\dm_reg.ndmreset ),
    .I2(n798_15),
    .I3(n798_13) 
);
defparam n798_s7.INIT=16'hFFF8;
  LUT4 n800_s10 (
    .F(n800_14),
    .I0(n1943_5),
    .I1(\dm_reg.autoexecdata ),
    .I2(n800_15),
    .I3(n800_16) 
);
defparam n800_s10.INIT=16'h8FFF;
  LUT4 n752_s7 (
    .F(n752_12),
    .I0(n738_10),
    .I1(\dci.data_reg [24]),
    .I2(\dm_reg.ndmreset ),
    .I3(n798_15) 
);
defparam n752_s7.INIT=16'hF888;
  LUT3 n756_s7 (
    .F(n756_12),
    .I0(n738_10),
    .I1(\dci.data_reg [22]),
    .I2(n798_15) 
);
defparam n756_s7.INIT=8'hF8;
  LUT3 n762_s7 (
    .F(n762_12),
    .I0(n738_10),
    .I1(\dci.data_reg [19]),
    .I2(n764_12) 
);
defparam n762_s7.INIT=8'hF8;
  LUT4 n770_s7 (
    .F(n770_12),
    .I0(\debug_ctrl.trig_halt_5 ),
    .I1(n798_15),
    .I2(\dci.data_reg [15]),
    .I3(n738_10) 
);
defparam n770_s7.INIT=16'hF444;
  LUT4 n772_s7 (
    .F(n772_12),
    .I0(\debug_ctrl.trig_halt_5 ),
    .I1(n798_15),
    .I2(\dci.data_reg [14]),
    .I3(n738_10) 
);
defparam n772_s7.INIT=16'hF444;
  LUT4 n774_s7 (
    .F(n774_12),
    .I0(n738_10),
    .I1(\dci.data_reg [13]),
    .I2(\dm_reg.ndmreset ),
    .I3(n798_15) 
);
defparam n774_s7.INIT=16'hF888;
  LUT4 n786_s8 (
    .F(n786_13),
    .I0(n738_10),
    .I1(\dci.data_reg [7]),
    .I2(n798_15),
    .I3(n768_14) 
);
defparam n786_s8.INIT=16'hFFF8;
  LUT4 n1390_s5 (
    .F(n1390_11),
    .I0(n1390_12),
    .I1(n1390_16),
    .I2(\cmd.ldsw [8]),
    .I3(n8_4) 
);
defparam n1390_s5.INIT=16'hF888;
  LUT4 \cmd.err_0_s3  (
    .F(\cmd.err_1_9 ),
    .I0(\cmd.err_0_9 ),
    .I1(\cmd.err_0_10 ),
    .I2(\cmd.state [2]),
    .I3(\dm_reg.dmactive ) 
);
defparam \cmd.err_0_s3 .INIT=16'h3AFF;
  LUT3 \cmd.state_2_s4  (
    .F(\cmd.state_0_8 ),
    .I0(\cmd.state_2_10 ),
    .I1(\cmd.state_2_11 ),
    .I2(\dm_reg.dmactive ) 
);
defparam \cmd.state_2_s4 .INIT=8'hEF;
  LUT4 n1052_s7 (
    .F(n1052_12),
    .I0(n1052_13),
    .I1(n1052_23),
    .I2(\dci.ack_exc [0]),
    .I3(n1053_13) 
);
defparam n1052_s7.INIT=16'hF444;
  LUT4 n1051_s6 (
    .F(n1051_11),
    .I0(\dm_reg.clr_acc_err ),
    .I1(n1052_13),
    .I2(\cmd.state [0]),
    .I3(n1051_12) 
);
defparam n1051_s6.INIT=16'hC500;
  LUT4 n1017_s7 (
    .F(n1017_12),
    .I0(\cmd.state [1]),
    .I1(n1017_13),
    .I2(n1017_14),
    .I3(n1051_12) 
);
defparam n1017_s7.INIT=16'hF400;
  LUT2 n1008_s6 (
    .F(n1008_12),
    .I0(\dm_reg.command [17]),
    .I1(\dm_reg.dmactive ) 
);
defparam n1008_s6.INIT=4'h4;
  LUT2 n981_s6 (
    .F(n981_12),
    .I0(\dm_reg.dmactive ),
    .I1(\dm_reg.command [17]) 
);
defparam n981_s6.INIT=4'h8;
  LUT2 n874_s4 (
    .F(n874_9),
    .I0(\dm_reg.ndmreset ),
    .I1(\dci.ack_res [0]) 
);
defparam n874_s4.INIT=4'h4;
  LUT4 n871_s4 (
    .F(n871_9),
    .I0(\dm_reg.ndmreset ),
    .I1(\dm_reg.halt_req ),
    .I2(\dm_reg.req_res ),
    .I3(\debug_ctrl.trig_halt_5 ) 
);
defparam n871_s4.INIT=16'h1000;
  LUT4 n1464_s1 (
    .F(n1464_6),
    .I0(\iodev_req[1].addr [6]),
    .I1(\dci.data_reg [0]),
    .I2(\iodev_req[1].addr [7]),
    .I3(n1464_7) 
);
defparam n1464_s1.INIT=16'h4F00;
  LUT4 n1463_s1 (
    .F(n1463_6),
    .I0(\iodev_req[1].addr [6]),
    .I1(\dci.data_reg [1]),
    .I2(\iodev_req[1].addr [7]),
    .I3(n1463_7) 
);
defparam n1463_s1.INIT=16'h4F00;
  LUT4 n1462_s1 (
    .F(n1462_6),
    .I0(n1462_7),
    .I1(n1462_13),
    .I2(n1462_9),
    .I3(n1462_10) 
);
defparam n1462_s1.INIT=16'h4F00;
  LUT4 n1461_s1 (
    .F(n1461_6),
    .I0(n1461_7),
    .I1(n1462_13),
    .I2(n1461_8),
    .I3(n1462_10) 
);
defparam n1461_s1.INIT=16'h4F00;
  LUT4 n1459_s1 (
    .F(n1459_6),
    .I0(n1459_7),
    .I1(n1459_8),
    .I2(n1459_9),
    .I3(n1459_17) 
);
defparam n1459_s1.INIT=16'h0D00;
  LUT4 n1458_s1 (
    .F(n1458_6),
    .I0(n1458_7),
    .I1(n1458_8),
    .I2(n1458_9),
    .I3(n1462_10) 
);
defparam n1458_s1.INIT=16'h8F00;
  LUT4 n1457_s1 (
    .F(n1457_6),
    .I0(n1457_7),
    .I1(n1457_13),
    .I2(n1457_9),
    .I3(n1462_10) 
);
defparam n1457_s1.INIT=16'h4F00;
  LUT4 n1455_s1 (
    .F(n1455_6),
    .I0(n1455_14),
    .I1(n1455_20),
    .I2(n1455_9),
    .I3(n1462_10) 
);
defparam n1455_s1.INIT=16'hEF00;
  LUT4 n1454_s1 (
    .F(n1454_6),
    .I0(n1454_7),
    .I1(n1454_8),
    .I2(n1454_9),
    .I3(n1462_10) 
);
defparam n1454_s1.INIT=16'hF400;
  LUT4 n1453_s1 (
    .F(n1453_6),
    .I0(n1455_14),
    .I1(n1453_11),
    .I2(n1453_8),
    .I3(n1462_10) 
);
defparam n1453_s1.INIT=16'hEF00;
  LUT4 n1452_s1 (
    .F(n1452_6),
    .I0(n1452_7),
    .I1(n1462_13),
    .I2(n1452_8),
    .I3(n1462_10) 
);
defparam n1452_s1.INIT=16'hF400;
  LUT4 n1451_s1 (
    .F(n1451_6),
    .I0(n1451_13),
    .I1(n1458_8),
    .I2(n1451_8),
    .I3(n1451_9) 
);
defparam n1451_s1.INIT=16'h0B00;
  LUT4 n1450_s1 (
    .F(n1450_6),
    .I0(n1450_7),
    .I1(n1462_13),
    .I2(n1450_8),
    .I3(n1462_10) 
);
defparam n1450_s1.INIT=16'hF400;
  LUT4 n1448_s1 (
    .F(n1448_6),
    .I0(n1448_7),
    .I1(n1462_13),
    .I2(n1448_8),
    .I3(n1462_10) 
);
defparam n1448_s1.INIT=16'hF400;
  LUT4 n1447_s1 (
    .F(n1447_6),
    .I0(\dci.data_reg [17]),
    .I1(\iodev_req[1].addr [7]),
    .I2(n1447_10),
    .I3(n1462_10) 
);
defparam n1447_s1.INIT=16'h0B00;
  LUT4 n1446_s1 (
    .F(n1446_6),
    .I0(n1458_7),
    .I1(n1446_7),
    .I2(n1446_8),
    .I3(n1462_10) 
);
defparam n1446_s1.INIT=16'h8F00;
  LUT4 n1444_s1 (
    .F(n1444_6),
    .I0(n1444_7),
    .I1(n1444_8),
    .I2(\iodev_req[1].addr [6]),
    .I3(n1462_10) 
);
defparam n1444_s1.INIT=16'h8300;
  LUT4 n1443_s1 (
    .F(n1443_6),
    .I0(n1443_7),
    .I1(n1443_8),
    .I2(n1443_9),
    .I3(n1462_10) 
);
defparam n1443_s1.INIT=16'h0E00;
  LUT4 n1442_s1 (
    .F(n1442_6),
    .I0(n1442_13),
    .I1(n1442_15),
    .I2(n1442_9),
    .I3(n1462_10) 
);
defparam n1442_s1.INIT=16'hEF00;
  LUT4 n1441_s1 (
    .F(n1441_6),
    .I0(n1442_13),
    .I1(n1441_11),
    .I2(n1441_8),
    .I3(n1462_10) 
);
defparam n1441_s1.INIT=16'hEF00;
  LUT4 n1439_s1 (
    .F(n1439_6),
    .I0(n1439_7),
    .I1(n1462_13),
    .I2(n1439_8),
    .I3(n1462_10) 
);
defparam n1439_s1.INIT=16'hF400;
  LUT4 n1436_s1 (
    .F(n1436_6),
    .I0(n1436_7),
    .I1(\dci.data_reg [28]),
    .I2(n1436_8),
    .I3(n1462_10) 
);
defparam n1436_s1.INIT=16'hF800;
  LUT4 n1435_s1 (
    .F(n1435_6),
    .I0(n1436_7),
    .I1(\dci.data_reg [29]),
    .I2(n1435_7),
    .I3(n1462_10) 
);
defparam n1435_s1.INIT=16'hF800;
  LUT4 n1434_s1 (
    .F(n1434_6),
    .I0(n1436_7),
    .I1(\dci.data_reg [30]),
    .I2(n1434_7),
    .I3(n1462_10) 
);
defparam n1434_s1.INIT=16'hF800;
  LUT4 n464_s1 (
    .F(n464_6),
    .I0(\dmi_req.data [8]),
    .I1(\dmi_req.data [9]),
    .I2(n2010_5),
    .I3(n464_9) 
);
defparam n464_s1.INIT=16'h8000;
  LUT3 n1007_s6 (
    .F(n1007_12),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [17]),
    .I2(\dm_reg.dmactive ) 
);
defparam n1007_s6.INIT=8'h4F;
  LUT2 n1942_s3 (
    .F(n1942_6),
    .I0(\dmi_req.op [0]),
    .I1(\dmi_req.op [1]) 
);
defparam n1942_s3.INIT=4'h4;
  LUT4 n1943_s2 (
    .F(n1943_5),
    .I0(\dmi_req.addr [2]),
    .I1(\dmi_req.addr [3]),
    .I2(n1943_7),
    .I3(n1942_8) 
);
defparam n1943_s2.INIT=16'h4000;
  LUT4 n2010_s2 (
    .F(n2010_5),
    .I0(\dmi_req.addr [3]),
    .I1(\dmi_req.addr [2]),
    .I2(\dmi_req.addr [1]),
    .I3(n1942_8) 
);
defparam n2010_s2.INIT=16'h4000;
  LUT3 n2010_s3 (
    .F(n2010_6),
    .I0(\cmd.err [0]),
    .I1(\cmd.err [1]),
    .I2(\cmd.err [2]) 
);
defparam n2010_s3.INIT=8'h01;
  LUT3 n482_s2 (
    .F(n482_5),
    .I0(n1978_8),
    .I1(\dm_reg.autoexecprogbuf [1]),
    .I2(n482_6) 
);
defparam n482_s2.INIT=8'h70;
  LUT3 accen_s1 (
    .F(accen_4),
    .I0(\main_req.addr [18]),
    .I1(\main_req.addr [20]),
    .I2(\main_req.stb ) 
);
defparam accen_s1.INIT=8'h80;
  LUT4 accen_s2 (
    .F(accen_5),
    .I0(\main_req.addr [16]),
    .I1(\main_req.addr [17]),
    .I2(\main_req.addr [19]),
    .I3(\iodev_req[1].meta [2]) 
);
defparam accen_s2.INIT=16'h8000;
  LUT3 \dm_reg.wr_acc_err_s4  (
    .F(\dm_reg.wr_acc_err_9 ),
    .I0(n1946_8),
    .I1(n1978_8),
    .I2(n738_10) 
);
defparam \dm_reg.wr_acc_err_s4 .INIT=8'h01;
  LUT2 \dm_reg.wr_acc_err_s5  (
    .F(\dm_reg.wr_acc_err_10 ),
    .I0(n1943_5),
    .I1(n2010_5) 
);
defparam \dm_reg.wr_acc_err_s5 .INIT=4'h1;
  LUT2 \hart.resume_req_0_s4  (
    .F(\hart.resume_req_0_9 ),
    .I0(\dm_reg.ndmreset ),
    .I1(\dci.ack_res [0]) 
);
defparam \hart.resume_req_0_s4 .INIT=4'h1;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(\dmi_req.addr [5]),
    .I1(\dmi_req.addr [6]),
    .I2(n1943_7),
    .I3(n738_11) 
);
defparam n738_s6.INIT=16'h1000;
  LUT3 n764_s8 (
    .F(n764_12),
    .I0(\hart.reset [0]),
    .I1(\debug_ctrl.trig_halt_5 ),
    .I2(n798_15) 
);
defparam n764_s8.INIT=8'h80;
  LUT2 n764_s9 (
    .F(n764_13),
    .I0(\dci.data_reg [18]),
    .I1(n738_10) 
);
defparam n764_s9.INIT=4'h8;
  LUT3 n766_s9 (
    .F(n766_13),
    .I0(\hart.resume_ack [0]),
    .I1(\debug_ctrl.trig_halt_5 ),
    .I2(n798_15) 
);
defparam n766_s9.INIT=8'h80;
  LUT4 n766_s10 (
    .F(n766_14),
    .I0(\dci.data_reg [17]),
    .I1(n738_10),
    .I2(\dm_reg.autoexecprogbuf [1]),
    .I3(n1943_5) 
);
defparam n766_s10.INIT=16'h0777;
  LUT2 n768_s10 (
    .F(n768_14),
    .I0(\dmi_req.addr [2]),
    .I1(n776_14) 
);
defparam n768_s10.INIT=4'h4;
  LUT2 n768_s11 (
    .F(n768_15),
    .I0(\dci.data_reg [16]),
    .I1(n738_10) 
);
defparam n768_s11.INIT=4'h8;
  LUT4 n768_s12 (
    .F(n768_16),
    .I0(n1942_12),
    .I1(\dm_reg.hartsel [0]),
    .I2(\dm_reg.autoexecprogbuf [0]),
    .I3(n1943_5) 
);
defparam n768_s12.INIT=16'h0777;
  LUT4 n776_s10 (
    .F(n776_14),
    .I0(\dmi_req.addr [0]),
    .I1(\dmi_req.addr [3]),
    .I2(\dmi_req.addr [1]),
    .I3(n1942_8) 
);
defparam n776_s10.INIT=16'h1000;
  LUT4 n776_s11 (
    .F(n776_15),
    .I0(n738_10),
    .I1(\dci.data_reg [12]),
    .I2(\dm_reg.ndmreset ),
    .I3(n798_15) 
);
defparam n776_s11.INIT=16'h0777;
  LUT2 n778_s10 (
    .F(n778_14),
    .I0(n778_17),
    .I1(n798_15) 
);
defparam n778_s10.INIT=4'h4;
  LUT3 n780_s9 (
    .F(n780_13),
    .I0(\dmi_req.addr [2]),
    .I1(\cmd.err [2]),
    .I2(n776_14) 
);
defparam n780_s9.INIT=8'hD0;
  LUT2 n782_s9 (
    .F(n782_13),
    .I0(\dmi_req.addr [0]),
    .I1(n2010_5) 
);
defparam n782_s9.INIT=4'h4;
  LUT2 n782_s10 (
    .F(n782_14),
    .I0(\dci.data_reg [9]),
    .I1(n738_10) 
);
defparam n782_s10.INIT=4'h8;
  LUT2 n784_s9 (
    .F(n784_13),
    .I0(\dci.data_reg [8]),
    .I1(n738_10) 
);
defparam n784_s9.INIT=4'h8;
  LUT2 n798_s9 (
    .F(n798_13),
    .I0(\dci.data_reg [1]),
    .I1(n738_10) 
);
defparam n798_s9.INIT=4'h8;
  LUT4 n800_s11 (
    .F(n800_15),
    .I0(\dci.data_reg [0]),
    .I1(n738_10),
    .I2(\dm_reg.dmactive ),
    .I3(n1942_12) 
);
defparam n800_s11.INIT=16'h0777;
  LUT4 n800_s12 (
    .F(n800_16),
    .I0(n800_17),
    .I1(n1942_10),
    .I2(n782_13),
    .I3(n798_15) 
);
defparam n800_s12.INIT=16'h0007;
  LUT3 n1390_s6 (
    .F(n1390_12),
    .I0(\dm_reg.progbuf[0] [8]),
    .I1(\dm_reg.progbuf[1] [8]),
    .I2(\iodev_req[1].addr [3]) 
);
defparam n1390_s6.INIT=8'hCA;
  LUT4 \cmd.err_0_s4  (
    .F(\cmd.err_0_9 ),
    .I0(\dm_reg.clr_acc_err ),
    .I1(\cmd.state [0]),
    .I2(\cmd.state [1]),
    .I3(n1017_13) 
);
defparam \cmd.err_0_s4 .INIT=16'h000E;
  LUT4 \cmd.err_0_s5  (
    .F(\cmd.err_0_10 ),
    .I0(\dm_reg.rd_acc_err ),
    .I1(\dm_reg.wr_acc_err ),
    .I2(\dci.ack_exc [0]),
    .I3(n1053_11) 
);
defparam \cmd.err_0_s5 .INIT=16'h0100;
  LUT4 \cmd.state_2_s5  (
    .F(\cmd.state_2_10 ),
    .I0(\cmd.state_2_12 ),
    .I1(n1053_11),
    .I2(\cmd.state [2]),
    .I3(\cmd.state_2_13 ) 
);
defparam \cmd.state_2_s5 .INIT=16'h000B;
  LUT4 \cmd.state_2_s6  (
    .F(\cmd.state_2_11 ),
    .I0(\debug_ctrl.trig_halt_5 ),
    .I1(\dci.ack_hlt [0]),
    .I2(\cmd.err_0_10 ),
    .I3(\cmd.state [2]) 
);
defparam \cmd.state_2_s6 .INIT=16'h8F00;
  LUT2 n1053_s6 (
    .F(n1053_11),
    .I0(\cmd.state [0]),
    .I1(\cmd.state [1]) 
);
defparam n1053_s6.INIT=4'h1;
  LUT4 n1052_s8 (
    .F(n1052_13),
    .I0(n1052_15),
    .I1(n1052_16),
    .I2(\dm_reg.command [17]),
    .I3(n1052_17) 
);
defparam n1052_s8.INIT=16'h8F00;
  LUT2 n1051_s7 (
    .F(n1051_12),
    .I0(\cmd.state [2]),
    .I1(\dm_reg.dmactive ) 
);
defparam n1051_s7.INIT=4'h4;
  LUT3 n1017_s8 (
    .F(n1017_13),
    .I0(\cmd.state [0]),
    .I1(n778_17),
    .I2(n1052_13) 
);
defparam n1017_s8.INIT=8'h80;
  LUT4 n1017_s9 (
    .F(n1017_14),
    .I0(\cmd.state_2_12 ),
    .I1(n778_17),
    .I2(\cmd.state [1]),
    .I3(\cmd.state [0]) 
);
defparam n1017_s9.INIT=16'h00F4;
  LUT4 n1464_s2 (
    .F(n1464_7),
    .I0(n1464_8),
    .I1(\iodev_req[1].addr [6]),
    .I2(\dm_reg.command [18]),
    .I3(n1462_10) 
);
defparam n1464_s2.INIT=16'hBF00;
  LUT4 n1463_s2 (
    .F(n1463_7),
    .I0(n1463_8),
    .I1(\iodev_req[1].addr [6]),
    .I2(\dm_reg.command [18]),
    .I3(n1462_10) 
);
defparam n1463_s2.INIT=16'hBF00;
  LUT4 n1462_s2 (
    .F(n1462_7),
    .I0(\dm_reg.progbuf[0] [2]),
    .I1(\dm_reg.progbuf[1] [2]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1462_s2.INIT=16'hF53F;
  LUT4 n1462_s4 (
    .F(n1462_9),
    .I0(n1436_7),
    .I1(\dci.data_reg [2]),
    .I2(n1442_13),
    .I3(n1462_11) 
);
defparam n1462_s4.INIT=16'h0007;
  LUT2 n1462_s5 (
    .F(n1462_10),
    .I0(\iodev_req[1].rw ),
    .I1(accen) 
);
defparam n1462_s5.INIT=4'h4;
  LUT4 n1461_s2 (
    .F(n1461_7),
    .I0(\dm_reg.progbuf[0] [3]),
    .I1(\dm_reg.progbuf[1] [3]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1461_s2.INIT=16'hF53F;
  LUT4 n1461_s3 (
    .F(n1461_8),
    .I0(n1390_14),
    .I1(n1461_11),
    .I2(\dci.data_reg [3]),
    .I3(n1436_7) 
);
defparam n1461_s3.INIT=16'h0777;
  LUT4 n1460_s2 (
    .F(n1460_7),
    .I0(n1460_8),
    .I1(\dm_reg.command [18]),
    .I2(n1460_13),
    .I3(n1460_10) 
);
defparam n1460_s2.INIT=16'h004F;
  LUT4 n1459_s2 (
    .F(n1459_7),
    .I0(n1459_11),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [5]),
    .I3(n1458_8) 
);
defparam n1459_s2.INIT=16'h7D00;
  LUT4 n1459_s3 (
    .F(n1459_8),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [5]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1459_s3.INIT=16'hA8BF;
  LUT4 n1459_s4 (
    .F(n1459_9),
    .I0(n1390_14),
    .I1(n1459_12),
    .I2(n1459_15),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1459_s4.INIT=16'h2F00;
  LUT4 n1458_s2 (
    .F(n1458_7),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\iodev_req[1].addr [5]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1458_s2.INIT=16'hE19C;
  LUT2 n1458_s3 (
    .F(n1458_8),
    .I0(\iodev_req[1].addr [6]),
    .I1(\iodev_req[1].addr [7]) 
);
defparam n1458_s3.INIT=4'h1;
  LUT4 n1458_s4 (
    .F(n1458_9),
    .I0(\dci.data_reg [6]),
    .I1(n1458_10),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1458_s4.INIT=16'hF5CF;
  LUT4 n1457_s2 (
    .F(n1457_7),
    .I0(n1457_10),
    .I1(n1390_16),
    .I2(\cmd.ldsw [7]),
    .I3(n8_4) 
);
defparam n1457_s2.INIT=16'h0BBB;
  LUT4 n1457_s4 (
    .F(n1457_9),
    .I0(n1457_11),
    .I1(n1446_7),
    .I2(\dci.data_reg [7]),
    .I3(n1436_7) 
);
defparam n1457_s4.INIT=16'h0BBB;
  LUT4 n1455_s4 (
    .F(n1455_9),
    .I0(\cmd.ldsw [9]),
    .I1(n1455_18),
    .I2(\dci.data_reg [9]),
    .I3(n1436_7) 
);
defparam n1455_s4.INIT=16'h0777;
  LUT4 n1454_s2 (
    .F(n1454_7),
    .I0(n1454_10),
    .I1(\dm_reg.command [18]),
    .I2(\cmd.ldsw [10]),
    .I3(n8_4) 
);
defparam n1454_s2.INIT=16'h0BBB;
  LUT2 n1454_s3 (
    .F(n1454_8),
    .I0(\iodev_req[1].addr [7]),
    .I1(\iodev_req[1].addr [6]) 
);
defparam n1454_s3.INIT=4'h4;
  LUT4 n1454_s4 (
    .F(n1454_9),
    .I0(n1454_11),
    .I1(\dci.data_reg [10]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1454_s4.INIT=16'h0C05;
  LUT4 n1453_s3 (
    .F(n1453_8),
    .I0(\cmd.ldsw [11]),
    .I1(n1455_18),
    .I2(\dci.data_reg [11]),
    .I3(n1436_7) 
);
defparam n1453_s3.INIT=16'h0777;
  LUT4 n1452_s2 (
    .F(n1452_7),
    .I0(\dm_reg.progbuf[0] [12]),
    .I1(\dm_reg.progbuf[1] [12]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1452_s2.INIT=16'hF53F;
  LUT4 n1452_s3 (
    .F(n1452_8),
    .I0(n1452_9),
    .I1(\dci.data_reg [12]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1452_s3.INIT=16'h0C05;
  LUT4 n1451_s3 (
    .F(n1451_8),
    .I0(n8_4),
    .I1(\cmd.ldsw [13]),
    .I2(n1451_11),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1451_s3.INIT=16'h0700;
  LUT4 n1451_s4 (
    .F(n1451_9),
    .I0(\iodev_req[1].addr [6]),
    .I1(\dci.data_reg [13]),
    .I2(\iodev_req[1].addr [7]),
    .I3(n1462_10) 
);
defparam n1451_s4.INIT=16'h4F00;
  LUT4 n1450_s2 (
    .F(n1450_7),
    .I0(\dm_reg.progbuf[0] [14]),
    .I1(\dm_reg.progbuf[1] [14]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1450_s2.INIT=16'hF53F;
  LUT4 n1450_s3 (
    .F(n1450_8),
    .I0(n1450_9),
    .I1(\dci.data_reg [14]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1450_s3.INIT=16'h0C0A;
  LUT4 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(n1462_13),
    .I2(\dci.data_reg [15]),
    .I3(n1436_7) 
);
defparam n1449_s2.INIT=16'h0BBB;
  LUT4 n1448_s2 (
    .F(n1448_7),
    .I0(\dm_reg.progbuf[0] [16]),
    .I1(\dm_reg.progbuf[1] [16]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1448_s2.INIT=16'hF53F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(\dci.data_reg [16]),
    .I1(n1448_9),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1448_s3.INIT=16'hCA00;
  LUT3 n1446_s2 (
    .F(n1446_7),
    .I0(\iodev_req[1].addr [5]),
    .I1(\iodev_req[1].addr [6]),
    .I2(\iodev_req[1].addr [7]) 
);
defparam n1446_s2.INIT=8'h01;
  LUT4 n1446_s3 (
    .F(n1446_8),
    .I0(n1446_9),
    .I1(n1462_13),
    .I2(\dci.data_reg [18]),
    .I3(n1436_7) 
);
defparam n1446_s3.INIT=16'h0BBB;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(n1445_8),
    .I1(n1462_13),
    .I2(\dci.data_reg [19]),
    .I3(n1436_7) 
);
defparam n1445_s2.INIT=16'h0BBB;
  LUT4 n1444_s2 (
    .F(n1444_7),
    .I0(\cmd.ldsw [20]),
    .I1(n1444_9),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1444_s2.INIT=16'hFCCA;
  LUT4 n1444_s3 (
    .F(n1444_8),
    .I0(\iodev_req[1].addr [6]),
    .I1(\dci.data_reg [20]),
    .I2(\iodev_req[1].addr [7]),
    .I3(n1444_10) 
);
defparam n1444_s3.INIT=16'h001F;
  LUT3 n1443_s2 (
    .F(n1443_7),
    .I0(\dci.data_reg [21]),
    .I1(\iodev_req[1].addr [7]),
    .I2(n1443_10) 
);
defparam n1443_s2.INIT=8'hB8;
  LUT3 n1443_s3 (
    .F(n1443_8),
    .I0(n1443_11),
    .I1(n1443_16),
    .I2(\iodev_req[1].addr [6]) 
);
defparam n1443_s3.INIT=8'h20;
  LUT2 n1443_s4 (
    .F(n1443_9),
    .I0(\iodev_req[1].addr [6]),
    .I1(\iodev_req[1].addr [7]) 
);
defparam n1443_s4.INIT=4'h8;
  LUT4 n1442_s4 (
    .F(n1442_9),
    .I0(\cmd.ldsw [22]),
    .I1(n1455_18),
    .I2(\dci.data_reg [22]),
    .I3(n1436_7) 
);
defparam n1442_s4.INIT=16'h0777;
  LUT4 n1441_s3 (
    .F(n1441_8),
    .I0(\cmd.ldsw [23]),
    .I1(n1455_18),
    .I2(\dci.data_reg [23]),
    .I3(n1436_7) 
);
defparam n1441_s3.INIT=16'h0777;
  LUT4 n1440_s2 (
    .F(n1440_7),
    .I0(n1440_9),
    .I1(\dci.data_reg [24]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1440_s2.INIT=16'h0C05;
  LUT4 n1440_s3 (
    .F(n1440_8),
    .I0(n1440_10),
    .I1(\cmd.ldsw [24]),
    .I2(n8_4),
    .I3(n1454_8) 
);
defparam n1440_s3.INIT=16'hC500;
  LUT4 n1439_s2 (
    .F(n1439_7),
    .I0(\dm_reg.progbuf[0] [25]),
    .I1(\dm_reg.progbuf[1] [25]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1439_s2.INIT=16'hF53F;
  LUT4 n1439_s3 (
    .F(n1439_8),
    .I0(n1439_11),
    .I1(\dci.data_reg [25]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1439_s3.INIT=16'h0C05;
  LUT4 n1438_s2 (
    .F(n1438_7),
    .I0(n1436_7),
    .I1(\dci.data_reg [26]),
    .I2(n1442_13),
    .I3(n1438_14) 
);
defparam n1438_s2.INIT=16'h0007;
  LUT4 n1438_s3 (
    .F(n1438_8),
    .I0(n1455_10),
    .I1(\iodev_req[1].addr [5]),
    .I2(n1458_8),
    .I3(n1452_9) 
);
defparam n1438_s3.INIT=16'hB080;
  LUT4 n1437_s2 (
    .F(n1437_7),
    .I0(n1437_9),
    .I1(n1437_10),
    .I2(\dci.data_reg [27]),
    .I3(n1436_7) 
);
defparam n1437_s2.INIT=16'h0777;
  LUT4 n1437_s3 (
    .F(n1437_8),
    .I0(n8_4),
    .I1(\cmd.ldsw [31]),
    .I2(n1437_11),
    .I3(n1454_8) 
);
defparam n1437_s3.INIT=16'hF800;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(\iodev_req[1].addr [6]),
    .I1(\iodev_req[1].addr [7]) 
);
defparam n1436_s2.INIT=4'h4;
  LUT4 n1436_s3 (
    .F(n1436_8),
    .I0(\iodev_req[1].addr [6]),
    .I1(n1436_9),
    .I2(n1436_10),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1436_s3.INIT=16'h00F8;
  LUT4 n1435_s2 (
    .F(n1435_7),
    .I0(\iodev_req[1].addr [6]),
    .I1(n1435_8),
    .I2(n1436_10),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1435_s2.INIT=16'h00F8;
  LUT4 n1434_s2 (
    .F(n1434_7),
    .I0(\iodev_req[1].addr [6]),
    .I1(n1434_8),
    .I2(n1436_10),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1434_s2.INIT=16'h00F8;
  LUT4 n1433_s3 (
    .F(n1433_8),
    .I0(n1433_9),
    .I1(\cmd.ldsw [31]),
    .I2(n8_4),
    .I3(n1454_8) 
);
defparam n1433_s3.INIT=16'hC500;
  LUT3 n1942_s5 (
    .F(n1942_8),
    .I0(\dmi_req.addr [5]),
    .I1(\dmi_req.addr [6]),
    .I2(\dmi_req.addr [4]) 
);
defparam n1942_s5.INIT=8'h10;
  LUT2 n1943_s4 (
    .F(n1943_7),
    .I0(\dmi_req.addr [0]),
    .I1(\dmi_req.addr [1]) 
);
defparam n1943_s4.INIT=4'h1;
  LUT4 n1978_s3 (
    .F(n1978_6),
    .I0(\dmi_req.addr [1]),
    .I1(\dmi_req.addr [2]),
    .I2(\dmi_req.addr [3]),
    .I3(\dmi_req.addr [0]) 
);
defparam n1978_s3.INIT=16'h0100;
  LUT4 n482_s3 (
    .F(n482_6),
    .I0(n1946_8),
    .I1(\dm_reg.autoexecprogbuf [0]),
    .I2(\dm_reg.autoexecdata ),
    .I3(n738_10) 
);
defparam n482_s3.INIT=16'h0777;
  LUT3 n738_s7 (
    .F(n738_11),
    .I0(\dmi_req.addr [3]),
    .I1(\dmi_req.addr [4]),
    .I2(\dmi_req.addr [2]) 
);
defparam n738_s7.INIT=8'h10;
  LUT4 n800_s13 (
    .F(n800_17),
    .I0(\dmi_req.addr [4]),
    .I1(\dmi_req.addr [5]),
    .I2(\dmi_req.addr [6]),
    .I3(\hart.halted [0]) 
);
defparam n800_s13.INIT=16'h1000;
  LUT2 n1390_s8 (
    .F(n1390_14),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]) 
);
defparam n1390_s8.INIT=4'h6;
  LUT4 \cmd.state_2_s7  (
    .F(\cmd.state_2_12 ),
    .I0(\dm_reg.autoexec_wr ),
    .I1(\dm_reg.autoexec_rd ),
    .I2(\cmd.state_2_16 ),
    .I3(n2010_6) 
);
defparam \cmd.state_2_s7 .INIT=16'hFE00;
  LUT4 \cmd.state_2_s8  (
    .F(\cmd.state_2_13 ),
    .I0(\debug_ctrl.trig_halt_5 ),
    .I1(\dci.ack_exe [0]),
    .I2(\cmd.state [1]),
    .I3(\cmd.state [0]) 
);
defparam \cmd.state_2_s8 .INIT=16'h7000;
  LUT4 n1052_s10 (
    .F(n1052_15),
    .I0(\dm_reg.command [5]),
    .I1(\dm_reg.command [6]),
    .I2(n1052_18),
    .I3(n1052_19) 
);
defparam n1052_s10.INIT=16'h1000;
  LUT4 n1052_s11 (
    .F(n1052_16),
    .I0(\dm_reg.command [15]),
    .I1(\dm_reg.command [20]),
    .I2(\dm_reg.command [22]),
    .I3(\dm_reg.command [21]) 
);
defparam n1052_s11.INIT=16'h0100;
  LUT4 n1052_s12 (
    .F(n1052_17),
    .I0(\dm_reg.command [24]),
    .I1(\dm_reg.command [25]),
    .I2(n1052_20),
    .I3(n1052_21) 
);
defparam n1052_s12.INIT=16'h1000;
  LUT4 n1464_s3 (
    .F(n1464_8),
    .I0(\dm_reg.progbuf[0] [0]),
    .I1(\dm_reg.progbuf[1] [0]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1464_s3.INIT=16'hFACF;
  LUT4 n1463_s3 (
    .F(n1463_8),
    .I0(\dm_reg.progbuf[0] [1]),
    .I1(\dm_reg.progbuf[1] [1]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1463_s3.INIT=16'hFACF;
  LUT4 n1462_s6 (
    .F(n1462_11),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].addr [5]),
    .I2(\iodev_req[1].addr [3]),
    .I3(n1458_8) 
);
defparam n1462_s6.INIT=16'h4000;
  LUT4 n1460_s3 (
    .F(n1460_8),
    .I0(\dm_reg.progbuf[0] [4]),
    .I1(\dm_reg.progbuf[1] [4]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1460_s3.INIT=16'hFACF;
  LUT4 n1460_s5 (
    .F(n1460_10),
    .I0(n1460_11),
    .I1(\dci.data_reg [4]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1460_s5.INIT=16'h0C05;
  LUT2 n1459_s6 (
    .F(n1459_11),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [2]) 
);
defparam n1459_s6.INIT=4'h4;
  LUT4 n1459_s7 (
    .F(n1459_12),
    .I0(\dm_reg.progbuf[1] [5]),
    .I1(\dm_reg.progbuf[0] [5]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\dm_reg.command [18]) 
);
defparam n1459_s7.INIT=16'hCA00;
  LUT4 n1458_s5 (
    .F(n1458_10),
    .I0(\dm_reg.command [18]),
    .I1(\dm_reg.progbuf[0] [6]),
    .I2(\iodev_req[1].addr [2]),
    .I3(n1458_11) 
);
defparam n1458_s5.INIT=16'h007F;
  LUT2 n1457_s5 (
    .F(n1457_10),
    .I0(\dm_reg.progbuf[0] [7]),
    .I1(\iodev_req[1].addr [2]) 
);
defparam n1457_s5.INIT=4'h4;
  LUT3 n1457_s6 (
    .F(n1457_11),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\iodev_req[1].addr [3]) 
);
defparam n1457_s6.INIT=8'h3E;
  LUT2 n1455_s5 (
    .F(n1455_10),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].addr [4]) 
);
defparam n1455_s5.INIT=4'h4;
  LUT4 n1455_s6 (
    .F(n1455_11),
    .I0(\dm_reg.progbuf[0] [9]),
    .I1(\dm_reg.progbuf[1] [9]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1455_s6.INIT=16'hF53F;
  LUT4 n1454_s5 (
    .F(n1454_10),
    .I0(\dm_reg.progbuf[0] [10]),
    .I1(\dm_reg.progbuf[1] [10]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1454_s5.INIT=16'hF53F;
  LUT4 n1454_s6 (
    .F(n1454_11),
    .I0(\iodev_req[1].addr [5]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1454_s6.INIT=16'hE3FD;
  LUT4 n1453_s4 (
    .F(n1453_9),
    .I0(\dm_reg.progbuf[0] [11]),
    .I1(\dm_reg.progbuf[1] [11]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1453_s4.INIT=16'hF53F;
  LUT4 n1452_s4 (
    .F(n1452_9),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [5]),
    .I2(\iodev_req[1].addr [4]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1452_s4.INIT=16'hFEE7;
  LUT2 n1451_s5 (
    .F(n1451_10),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [5]) 
);
defparam n1451_s5.INIT=4'h4;
  LUT4 n1451_s6 (
    .F(n1451_11),
    .I0(\dm_reg.progbuf[0] [13]),
    .I1(\dm_reg.progbuf[1] [13]),
    .I2(\iodev_req[1].addr [3]),
    .I3(n1390_16) 
);
defparam n1451_s6.INIT=16'hCA00;
  LUT4 n1450_s4 (
    .F(n1450_9),
    .I0(\iodev_req[1].addr [5]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [4]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1450_s4.INIT=16'h1400;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(\dm_reg.progbuf[0] [15]),
    .I1(\dm_reg.progbuf[1] [15]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1449_s3.INIT=16'hF53F;
  LUT4 n1448_s4 (
    .F(n1448_9),
    .I0(\cmd.state [2]),
    .I1(\cmd.state [1]),
    .I2(\cmd.state [0]),
    .I3(\debug_ctrl.trig_halt_5 ) 
);
defparam n1448_s4.INIT=16'h4000;
  LUT4 n1447_s3 (
    .F(n1447_8),
    .I0(\dm_reg.progbuf[0] [17]),
    .I1(\dm_reg.progbuf[1] [17]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1447_s3.INIT=16'hF53F;
  LUT4 n1446_s4 (
    .F(n1446_9),
    .I0(\dm_reg.progbuf[0] [18]),
    .I1(\dm_reg.progbuf[1] [18]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1446_s4.INIT=16'hF53F;
  LUT4 n1445_s3 (
    .F(n1445_8),
    .I0(\dm_reg.progbuf[0] [19]),
    .I1(\dm_reg.progbuf[1] [19]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1445_s3.INIT=16'hF53F;
  LUT4 n1444_s4 (
    .F(n1444_9),
    .I0(\dm_reg.progbuf[1] [20]),
    .I1(\dm_reg.progbuf[0] [20]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\dm_reg.command [18]) 
);
defparam n1444_s4.INIT=16'hCA00;
  LUT4 n1444_s5 (
    .F(n1444_10),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [5]),
    .I2(n1458_8),
    .I3(n1442_10) 
);
defparam n1444_s5.INIT=16'h6000;
  LUT4 n1443_s5 (
    .F(n1443_10),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [2]),
    .I2(n1451_10),
    .I3(n1458_8) 
);
defparam n1443_s5.INIT=16'hD400;
  LUT4 n1443_s6 (
    .F(n1443_11),
    .I0(\iodev_req[1].addr [2]),
    .I1(\cmd.ldsw [21]),
    .I2(n1443_13),
    .I3(\iodev_req[1].addr [3]) 
);
defparam n1443_s6.INIT=16'hF0EE;
  LUT2 n1442_s5 (
    .F(n1442_10),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]) 
);
defparam n1442_s5.INIT=4'h4;
  LUT4 n1442_s6 (
    .F(n1442_11),
    .I0(\dm_reg.progbuf[0] [22]),
    .I1(\dm_reg.progbuf[1] [22]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1442_s6.INIT=16'hF53F;
  LUT4 n1441_s4 (
    .F(n1441_9),
    .I0(\dm_reg.progbuf[0] [23]),
    .I1(\dm_reg.progbuf[1] [23]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1441_s4.INIT=16'hF53F;
  LUT4 n1440_s4 (
    .F(n1440_9),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\iodev_req[1].addr [5]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1440_s4.INIT=16'h8EEF;
  LUT4 n1440_s5 (
    .F(n1440_10),
    .I0(n1443_14),
    .I1(\dm_reg.progbuf[0] [24]),
    .I2(\dm_reg.progbuf[1] [24]),
    .I3(n1440_11) 
);
defparam n1440_s5.INIT=16'h0777;
  LUT4 n1437_s4 (
    .F(n1437_9),
    .I0(\iodev_req[1].addr [5]),
    .I1(\iodev_req[1].addr [3]),
    .I2(n1455_10),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1437_s4.INIT=16'h00EF;
  LUT4 n1437_s5 (
    .F(n1437_10),
    .I0(n1459_11),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [5]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1437_s5.INIT=16'h00BF;
  LUT4 n1437_s6 (
    .F(n1437_11),
    .I0(\dm_reg.progbuf[0] [27]),
    .I1(\dm_reg.progbuf[1] [27]),
    .I2(\iodev_req[1].addr [3]),
    .I3(n1390_16) 
);
defparam n1437_s6.INIT=16'hCA00;
  LUT4 n1436_s4 (
    .F(n1436_9),
    .I0(\dm_reg.progbuf[1] [28]),
    .I1(n1440_11),
    .I2(\iodev_req[1].addr [3]),
    .I3(n1436_11) 
);
defparam n1436_s4.INIT=16'h008F;
  LUT2 n1436_s5 (
    .F(n1436_10),
    .I0(n1436_12),
    .I1(n1437_9) 
);
defparam n1436_s5.INIT=4'h4;
  LUT4 n1435_s3 (
    .F(n1435_8),
    .I0(\dm_reg.progbuf[1] [29]),
    .I1(n1440_11),
    .I2(\iodev_req[1].addr [3]),
    .I3(n1435_9) 
);
defparam n1435_s3.INIT=16'h008F;
  LUT4 n1434_s3 (
    .F(n1434_8),
    .I0(\dm_reg.progbuf[1] [30]),
    .I1(n1440_11),
    .I2(\iodev_req[1].addr [3]),
    .I3(n1434_9) 
);
defparam n1434_s3.INIT=16'h008F;
  LUT4 n1433_s4 (
    .F(n1433_9),
    .I0(n1443_14),
    .I1(\dm_reg.progbuf[0] [31]),
    .I2(\dm_reg.progbuf[1] [31]),
    .I3(n1440_11) 
);
defparam n1433_s4.INIT=16'h0777;
  LUT4 n1052_s13 (
    .F(n1052_18),
    .I0(\dm_reg.command [7]),
    .I1(\dm_reg.command [8]),
    .I2(\dm_reg.command [9]),
    .I3(\dm_reg.command [10]) 
);
defparam n1052_s13.INIT=16'h0001;
  LUT4 n1052_s14 (
    .F(n1052_19),
    .I0(\dm_reg.command [11]),
    .I1(\dm_reg.command [13]),
    .I2(\dm_reg.command [14]),
    .I3(\dm_reg.command [12]) 
);
defparam n1052_s14.INIT=16'h0100;
  LUT4 n1052_s15 (
    .F(n1052_20),
    .I0(\dm_reg.command [30]),
    .I1(\dm_reg.command [31]),
    .I2(\dm_reg.command [23]),
    .I3(\dm_reg.command [19]) 
);
defparam n1052_s15.INIT=16'h0001;
  LUT4 n1052_s16 (
    .F(n1052_21),
    .I0(\dm_reg.command [26]),
    .I1(\dm_reg.command [27]),
    .I2(\dm_reg.command [28]),
    .I3(\dm_reg.command [29]) 
);
defparam n1052_s16.INIT=16'h0001;
  LUT4 n1460_s6 (
    .F(n1460_11),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\iodev_req[1].addr [5]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1460_s6.INIT=16'h1EEF;
  LUT4 n1458_s6 (
    .F(n1458_11),
    .I0(\dm_reg.command [18]),
    .I1(\dm_reg.progbuf[1] [6]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[1].addr [3]) 
);
defparam n1458_s6.INIT=16'hF800;
  LUT2 n1443_s8 (
    .F(n1443_13),
    .I0(\dm_reg.command [18]),
    .I1(\dm_reg.progbuf[1] [21]) 
);
defparam n1443_s8.INIT=4'h8;
  LUT2 n1443_s9 (
    .F(n1443_14),
    .I0(\iodev_req[1].addr [3]),
    .I1(\dm_reg.command [18]) 
);
defparam n1443_s9.INIT=4'h4;
  LUT2 n1440_s6 (
    .F(n1440_11),
    .I0(\iodev_req[1].addr [2]),
    .I1(\dm_reg.command [18]) 
);
defparam n1440_s6.INIT=4'h4;
  LUT4 n1438_s5 (
    .F(n1438_10),
    .I0(\dm_reg.progbuf[0] [26]),
    .I1(\dm_reg.progbuf[1] [26]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1438_s5.INIT=16'hF53F;
  LUT4 n1436_s6 (
    .F(n1436_11),
    .I0(\dm_reg.command [18]),
    .I1(\dm_reg.progbuf[0] [28]),
    .I2(\iodev_req[1].addr [2]),
    .I3(n1436_13) 
);
defparam n1436_s6.INIT=16'h7F00;
  LUT4 n1436_s7 (
    .F(n1436_12),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[1].addr [5]) 
);
defparam n1436_s7.INIT=16'h9400;
  LUT4 n1435_s4 (
    .F(n1435_9),
    .I0(\dm_reg.command [18]),
    .I1(\dm_reg.progbuf[0] [29]),
    .I2(\iodev_req[1].addr [2]),
    .I3(n1436_13) 
);
defparam n1435_s4.INIT=16'h7F00;
  LUT4 n1434_s4 (
    .F(n1434_9),
    .I0(\dm_reg.command [18]),
    .I1(\dm_reg.progbuf[0] [30]),
    .I2(\iodev_req[1].addr [2]),
    .I3(n1436_13) 
);
defparam n1434_s4.INIT=16'h7F00;
  LUT3 n1436_s8 (
    .F(n1436_13),
    .I0(\cmd.ldsw [31]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [3]) 
);
defparam n1436_s8.INIT=8'h0D;
  LUT4 \hart.resume_ack_0_s4  (
    .F(\hart.resume_ack_0_10 ),
    .I0(\debug_ctrl.trig_halt_5 ),
    .I1(\dm_reg.req_res ),
    .I2(\dm_reg.ndmreset ),
    .I3(\dci.ack_res [0]) 
);
defparam \hart.resume_ack_0_s4 .INIT=16'hFFF8;
  LUT2 n999_s7 (
    .F(n999_14),
    .I0(\dm_reg.command [17]),
    .I1(\dm_reg.dmactive ) 
);
defparam n999_s7.INIT=4'hB;
  LUT4 n1451_s7 (
    .F(n1451_13),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [3]),
    .I3(\iodev_req[1].addr [5]) 
);
defparam n1451_s7.INIT=16'h0900;
  LUT4 n1978_s4 (
    .F(n1978_8),
    .I0(\dmi_req.addr [4]),
    .I1(\dmi_req.addr [6]),
    .I2(\dmi_req.addr [5]),
    .I3(n1978_6) 
);
defparam n1978_s4.INIT=16'h1000;
  LUT4 n1946_s4 (
    .F(n1946_8),
    .I0(n1942_10),
    .I1(\dmi_req.addr [4]),
    .I2(\dmi_req.addr [6]),
    .I3(\dmi_req.addr [5]) 
);
defparam n1946_s4.INIT=16'h0200;
  LUT4 n482_s4 (
    .F(n482_8),
    .I0(n1978_8),
    .I1(\dm_reg.autoexecprogbuf [1]),
    .I2(n482_6),
    .I3(n1942_6) 
);
defparam n482_s4.INIT=16'h8F00;
  LUT3 n1390_s9 (
    .F(n1390_16),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\dm_reg.command [18]) 
);
defparam n1390_s9.INIT=8'h60;
  LUT4 n2109_s2 (
    .F(n2109_6),
    .I0(\iodev_req[1].rw ),
    .I1(\iodev_req[1].addr [6]),
    .I2(\iodev_req[1].addr [7]),
    .I3(accen) 
);
defparam n2109_s2.INIT=16'h8000;
  LUT4 n1443_s10 (
    .F(n1443_16),
    .I0(\iodev_req[1].addr [3]),
    .I1(\dm_reg.command [18]),
    .I2(\dm_reg.progbuf[0] [21]),
    .I3(\iodev_req[1].addr [2]) 
);
defparam n1443_s10.INIT=16'hBF00;
  LUT4 n1942_s6 (
    .F(n1942_10),
    .I0(\dmi_req.addr [2]),
    .I1(\dmi_req.addr [3]),
    .I2(\dmi_req.addr [0]),
    .I3(\dmi_req.addr [1]) 
);
defparam n1942_s6.INIT=16'h0001;
  LUT3 n509_s3 (
    .F(n509_9),
    .I0(\cmd.state [2]),
    .I1(\cmd.state [0]),
    .I2(\cmd.state [1]) 
);
defparam n509_s3.INIT=8'hFE;
  LUT4 n1053_s7 (
    .F(n1053_13),
    .I0(\dm_reg.dmactive ),
    .I1(\cmd.state [2]),
    .I2(\cmd.state [0]),
    .I3(\cmd.state [1]) 
);
defparam n1053_s7.INIT=16'h0008;
  LUT4 n1439_s5 (
    .F(n1439_11),
    .I0(\iodev_req[1].addr [2]),
    .I1(\iodev_req[1].addr [4]),
    .I2(\iodev_req[1].addr [5]),
    .I3(n1440_9) 
);
defparam n1439_s5.INIT=16'hFB00;
  LUT4 n1455_s8 (
    .F(n1455_14),
    .I0(\iodev_req[1].addr [3]),
    .I1(n1446_7),
    .I2(\iodev_req[1].addr [2]),
    .I3(\iodev_req[1].addr [4]) 
);
defparam n1455_s8.INIT=16'h0800;
  LUT4 n782_s12 (
    .F(n782_17),
    .I0(n778_17),
    .I1(n798_15),
    .I2(\dmi_req.addr [2]),
    .I3(n776_14) 
);
defparam n782_s12.INIT=16'h7077;
  LUT4 n760_s8 (
    .F(n760_14),
    .I0(n738_10),
    .I1(\dci.data_reg [20]),
    .I2(\dmi_req.addr [2]),
    .I3(n776_14) 
);
defparam n760_s8.INIT=16'h8F88;
  LUT4 n750_s8 (
    .F(n750_14),
    .I0(n738_10),
    .I1(\dci.data_reg [25]),
    .I2(\dmi_req.addr [0]),
    .I3(n2010_5) 
);
defparam n750_s8.INIT=16'h8F88;
  LUT4 accen_s3 (
    .F(accen),
    .I0(\main_req.addr [18]),
    .I1(\main_req.addr [20]),
    .I2(\main_req.stb ),
    .I3(accen_5) 
);
defparam accen_s3.INIT=16'h8000;
  LUT3 n1052_s17 (
    .F(n1052_23),
    .I0(\cmd.state [0]),
    .I1(\cmd.state [2]),
    .I2(\dm_reg.dmactive ) 
);
defparam n1052_s17.INIT=8'h20;
  LUT4 n1016_s8 (
    .F(n1016_14),
    .I0(\cmd.state [0]),
    .I1(\cmd.state [1]),
    .I2(\cmd.state [2]),
    .I3(\dm_reg.dmactive ) 
);
defparam n1016_s8.INIT=16'h0800;
  LUT3 n1018_s6 (
    .F(n1018_12),
    .I0(\cmd.state [0]),
    .I1(\cmd.state [2]),
    .I2(\dm_reg.dmactive ) 
);
defparam n1018_s6.INIT=8'h10;
  LUT4 n798_s10 (
    .F(n798_15),
    .I0(\dmi_req.addr [5]),
    .I1(\dmi_req.addr [6]),
    .I2(\dmi_req.addr [4]),
    .I3(n1978_6) 
);
defparam n798_s10.INIT=16'h1000;
  LUT4 n1942_s7 (
    .F(n1942_12),
    .I0(n1942_10),
    .I1(\dmi_req.addr [5]),
    .I2(\dmi_req.addr [6]),
    .I3(\dmi_req.addr [4]) 
);
defparam n1942_s7.INIT=16'h0200;
  LUT4 \cmd.state_2_s10  (
    .F(\cmd.state_2_16 ),
    .I0(\dmi_req.addr [0]),
    .I1(\dmi_req.op [0]),
    .I2(\dmi_req.op [1]),
    .I3(n2010_5) 
);
defparam \cmd.state_2_s10 .INIT=16'h2000;
  LUT4 n464_s3 (
    .F(n464_9),
    .I0(\dmi_req.addr [0]),
    .I1(\dmi_req.data [10]),
    .I2(\dmi_req.op [0]),
    .I3(\dmi_req.op [1]) 
);
defparam n464_s3.INIT=16'h0400;
  LUT3 n1943_s5 (
    .F(n1943_9),
    .I0(n509_9),
    .I1(\dmi_req.op [0]),
    .I2(\dmi_req.op [1]) 
);
defparam n1943_s5.INIT=8'h10;
  LUT3 n1942_s8 (
    .F(n1942_14),
    .I0(n1942_12),
    .I1(\dmi_req.op [0]),
    .I2(\dmi_req.op [1]) 
);
defparam n1942_s8.INIT=8'h20;
  LUT3 n1442_s7 (
    .F(n1442_13),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]),
    .I2(n1461_11) 
);
defparam n1442_s7.INIT=8'h40;
  LUT4 n1460_s7 (
    .F(n1460_13),
    .I0(n8_4),
    .I1(\cmd.ldsw [4]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1460_s7.INIT=16'h0D00;
  LUT4 n1457_s7 (
    .F(n1457_13),
    .I0(\dm_reg.progbuf[1] [7]),
    .I1(\iodev_req[1].addr [3]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1457_s7.INIT=16'h0B00;
  LUT3 n1462_s7 (
    .F(n1462_13),
    .I0(\dm_reg.command [18]),
    .I1(\iodev_req[1].addr [7]),
    .I2(\iodev_req[1].addr [6]) 
);
defparam n1462_s7.INIT=8'h20;
  LUT4 n1461_s5 (
    .F(n1461_11),
    .I0(\iodev_req[1].addr [4]),
    .I1(\iodev_req[1].addr [5]),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1461_s5.INIT=16'h0004;
  LUT4 n988_s6 (
    .F(n988_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [4]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n988_s6.INIT=16'h4000;
  LUT4 n989_s6 (
    .F(n989_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [3]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n989_s6.INIT=16'h4000;
  LUT4 n990_s6 (
    .F(n990_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [2]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n990_s6.INIT=16'h4000;
  LUT4 n991_s6 (
    .F(n991_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [1]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n991_s6.INIT=16'h4000;
  LUT4 n992_s6 (
    .F(n992_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [0]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n992_s6.INIT=16'h4000;
  LUT4 n1001_s6 (
    .F(n1001_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [4]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n1001_s6.INIT=16'h8000;
  LUT4 n1002_s6 (
    .F(n1002_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [3]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n1002_s6.INIT=16'h8000;
  LUT4 n1003_s6 (
    .F(n1003_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [2]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n1003_s6.INIT=16'h8000;
  LUT4 n1004_s6 (
    .F(n1004_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [1]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n1004_s6.INIT=16'h8000;
  LUT4 n1005_s6 (
    .F(n1005_13),
    .I0(\dm_reg.command [16]),
    .I1(\dm_reg.command [0]),
    .I2(\dm_reg.dmactive ),
    .I3(\dm_reg.command [17]) 
);
defparam n1005_s6.INIT=16'h8000;
  LUT4 n778_s12 (
    .F(n778_17),
    .I0(\hart.halted [0]),
    .I1(\dm_reg.hartsel [2]),
    .I2(\dm_reg.hartsel [0]),
    .I3(\dm_reg.hartsel [1]) 
);
defparam n778_s12.INIT=16'h0002;
  LUT4 n1455_s10 (
    .F(n1455_18),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1455_s10.INIT=16'h0100;
  LUT4 n1459_s9 (
    .F(n1459_15),
    .I0(\iodev_req[1].addr [3]),
    .I1(\iodev_req[1].addr [2]),
    .I2(\cmd.ldsw [5]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1459_s9.INIT=16'h00FE;
  LUT4 n1433_s5 (
    .F(n1433_11),
    .I0(\iodev_req[1].addr [6]),
    .I1(\iodev_req[1].addr [7]),
    .I2(\dci.data_reg [31]),
    .I3(n1438_8) 
);
defparam n1433_s5.INIT=16'h00BF;
  LUT4 n1447_s4 (
    .F(n1447_10),
    .I0(n1447_8),
    .I1(n1462_13),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam n1447_s4.INIT=16'hB0BB;
  LUT4 n1459_s10 (
    .F(n1459_17),
    .I0(\iodev_req[1].addr [6]),
    .I1(\iodev_req[1].addr [7]),
    .I2(\dci.data_reg [5]),
    .I3(n1462_10) 
);
defparam n1459_s10.INIT=16'hFB00;
  LUT4 \dci.data_reg_31_s5  (
    .F(\dci.data_reg_31_11 ),
    .I0(\iodev_req[1].rw ),
    .I1(accen),
    .I2(\iodev_req[1].addr [6]),
    .I3(\iodev_req[1].addr [7]) 
);
defparam \dci.data_reg_31_s5 .INIT=16'h0800;
  LUT4 n1433_s6 (
    .F(n1433_13),
    .I0(n1433_11),
    .I1(n1433_8),
    .I2(\iodev_req[1].rw ),
    .I3(accen) 
);
defparam n1433_s6.INIT=16'h0D00;
  LUT4 n1437_s7 (
    .F(n1437_13),
    .I0(n1437_7),
    .I1(n1437_8),
    .I2(\iodev_req[1].rw ),
    .I3(accen) 
);
defparam n1437_s7.INIT=16'h0D00;
  LUT4 n1438_s6 (
    .F(n1438_12),
    .I0(n1438_7),
    .I1(n1438_8),
    .I2(\iodev_req[1].rw ),
    .I3(accen) 
);
defparam n1438_s6.INIT=16'h0D00;
  LUT4 n1440_s7 (
    .F(n1440_13),
    .I0(n1440_7),
    .I1(n1440_8),
    .I2(\iodev_req[1].rw ),
    .I3(accen) 
);
defparam n1440_s7.INIT=16'h0E00;
  LUT3 n1445_s4 (
    .F(n1445_10),
    .I0(n1445_7),
    .I1(\iodev_req[1].rw ),
    .I2(accen) 
);
defparam n1445_s4.INIT=8'h10;
  LUT3 n1449_s4 (
    .F(n1449_10),
    .I0(n1449_7),
    .I1(\iodev_req[1].rw ),
    .I2(accen) 
);
defparam n1449_s4.INIT=8'h10;
  LUT3 n1460_s8 (
    .F(n1460_15),
    .I0(n1460_7),
    .I1(\iodev_req[1].rw ),
    .I2(accen) 
);
defparam n1460_s8.INIT=8'h10;
  LUT4 n866_s6 (
    .F(n866_12),
    .I0(\dci.ack_res [0]),
    .I1(\hart.halted [0]),
    .I2(\dci.ack_hlt [0]),
    .I3(\dm_reg.ndmreset ) 
);
defparam n866_s6.INIT=16'h00F4;
  LUT4 n1943_s6 (
    .F(n1943_11),
    .I0(n1943_5),
    .I1(n509_9),
    .I2(\dmi_req.op [0]),
    .I3(\dmi_req.op [1]) 
);
defparam n1943_s6.INIT=16'h0200;
  LUT4 n1946_s5 (
    .F(n1946_10),
    .I0(n509_9),
    .I1(\dmi_req.op [0]),
    .I2(\dmi_req.op [1]),
    .I3(n1946_8) 
);
defparam n1946_s5.INIT=16'h1000;
  LUT4 n1978_s5 (
    .F(n1978_10),
    .I0(n509_9),
    .I1(\dmi_req.op [0]),
    .I2(\dmi_req.op [1]),
    .I3(n1978_8) 
);
defparam n1978_s5.INIT=16'h1000;
  LUT4 n1289_s2 (
    .F(n1289_6),
    .I0(n509_9),
    .I1(\dmi_req.op [0]),
    .I2(\dmi_req.op [1]),
    .I3(n738_10) 
);
defparam n1289_s2.INIT=16'h1000;
  LUT4 n460_s2 (
    .F(n460_8),
    .I0(\dmi_req.data [28]),
    .I1(n1942_12),
    .I2(\dmi_req.op [0]),
    .I3(\dmi_req.op [1]) 
);
defparam n460_s2.INIT=16'h0800;
  LUT4 n459_s2 (
    .F(n459_8),
    .I0(\dmi_req.data [30]),
    .I1(n1942_12),
    .I2(\dmi_req.op [0]),
    .I3(\dmi_req.op [1]) 
);
defparam n459_s2.INIT=16'h0800;
  LUT4 n1455_s11 (
    .F(n1455_20),
    .I0(n1455_11),
    .I1(\dm_reg.command [18]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1455_s11.INIT=16'h0400;
  LUT4 n1453_s5 (
    .F(n1453_11),
    .I0(n1453_9),
    .I1(\dm_reg.command [18]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1453_s5.INIT=16'h0400;
  LUT4 n1442_s8 (
    .F(n1442_15),
    .I0(n1442_11),
    .I1(\dm_reg.command [18]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1442_s8.INIT=16'h0400;
  LUT4 n1441_s5 (
    .F(n1441_11),
    .I0(n1441_9),
    .I1(\dm_reg.command [18]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1441_s5.INIT=16'h0400;
  LUT4 n1438_s7 (
    .F(n1438_14),
    .I0(n1438_10),
    .I1(\dm_reg.command [18]),
    .I2(\iodev_req[1].addr [7]),
    .I3(\iodev_req[1].addr [6]) 
);
defparam n1438_s7.INIT=16'h0400;
  DFFCE \dm_reg.dmactive_s0  (
    .Q(\dm_reg.dmactive ),
    .D(\dmi_req.data [0]),
    .CLK(clk_i_d),
    .CE(n1942_14),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.autoexecdata_s0  (
    .Q(\dm_reg.autoexecdata ),
    .D(\dmi_req.data [0]),
    .CLK(clk_i_d),
    .CE(n1943_11),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.autoexecprogbuf_1_s0  (
    .Q(\dm_reg.autoexecprogbuf [1]),
    .D(\dmi_req.data [17]),
    .CLK(clk_i_d),
    .CE(n1943_11),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.autoexecprogbuf_0_s0  (
    .Q(\dm_reg.autoexecprogbuf [0]),
    .D(\dmi_req.data [16]),
    .CLK(clk_i_d),
    .CE(n1943_11),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_31_s0  (
    .Q(\dm_reg.progbuf[0] [31]),
    .D(\dmi_req.data [31]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_30_s0  (
    .Q(\dm_reg.progbuf[0] [30]),
    .D(\dmi_req.data [30]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_29_s0  (
    .Q(\dm_reg.progbuf[0] [29]),
    .D(\dmi_req.data [29]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_28_s0  (
    .Q(\dm_reg.progbuf[0] [28]),
    .D(\dmi_req.data [28]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_27_s0  (
    .Q(\dm_reg.progbuf[0] [27]),
    .D(\dmi_req.data [27]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_26_s0  (
    .Q(\dm_reg.progbuf[0] [26]),
    .D(\dmi_req.data [26]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_25_s0  (
    .Q(\dm_reg.progbuf[0] [25]),
    .D(\dmi_req.data [25]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_24_s0  (
    .Q(\dm_reg.progbuf[0] [24]),
    .D(\dmi_req.data [24]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_23_s0  (
    .Q(\dm_reg.progbuf[0] [23]),
    .D(\dmi_req.data [23]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_22_s0  (
    .Q(\dm_reg.progbuf[0] [22]),
    .D(\dmi_req.data [22]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_21_s0  (
    .Q(\dm_reg.progbuf[0] [21]),
    .D(\dmi_req.data [21]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_20_s0  (
    .Q(\dm_reg.progbuf[0] [20]),
    .D(\dmi_req.data [20]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_19_s0  (
    .Q(\dm_reg.progbuf[0] [19]),
    .D(\dmi_req.data [19]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_18_s0  (
    .Q(\dm_reg.progbuf[0] [18]),
    .D(\dmi_req.data [18]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_17_s0  (
    .Q(\dm_reg.progbuf[0] [17]),
    .D(\dmi_req.data [17]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_16_s0  (
    .Q(\dm_reg.progbuf[0] [16]),
    .D(\dmi_req.data [16]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_15_s0  (
    .Q(\dm_reg.progbuf[0] [15]),
    .D(\dmi_req.data [15]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_14_s0  (
    .Q(\dm_reg.progbuf[0] [14]),
    .D(\dmi_req.data [14]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_13_s0  (
    .Q(\dm_reg.progbuf[0] [13]),
    .D(\dmi_req.data [13]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_12_s0  (
    .Q(\dm_reg.progbuf[0] [12]),
    .D(\dmi_req.data [12]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_11_s0  (
    .Q(\dm_reg.progbuf[0] [11]),
    .D(\dmi_req.data [11]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_10_s0  (
    .Q(\dm_reg.progbuf[0] [10]),
    .D(\dmi_req.data [10]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_9_s0  (
    .Q(\dm_reg.progbuf[0] [9]),
    .D(\dmi_req.data [9]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_8_s0  (
    .Q(\dm_reg.progbuf[0] [8]),
    .D(\dmi_req.data [8]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_7_s0  (
    .Q(\dm_reg.progbuf[0] [7]),
    .D(\dmi_req.data [7]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_6_s0  (
    .Q(\dm_reg.progbuf[0] [6]),
    .D(\dmi_req.data [6]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_5_s0  (
    .Q(\dm_reg.progbuf[0] [5]),
    .D(\dmi_req.data [5]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_3_s0  (
    .Q(\dm_reg.progbuf[0] [3]),
    .D(\dmi_req.data [3]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[0]_2_s0  (
    .Q(\dm_reg.progbuf[0] [2]),
    .D(\dmi_req.data [2]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .CLEAR(n171_6) 
);
  DFFPE \dm_reg.progbuf[0]_1_s0  (
    .Q(\dm_reg.progbuf[0] [1]),
    .D(\dmi_req.data [1]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .PRESET(n171_6) 
);
  DFFPE \dm_reg.progbuf[0]_0_s0  (
    .Q(\dm_reg.progbuf[0] [0]),
    .D(\dmi_req.data [0]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .PRESET(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_31_s0  (
    .Q(\dm_reg.progbuf[1] [31]),
    .D(\dmi_req.data [31]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_30_s0  (
    .Q(\dm_reg.progbuf[1] [30]),
    .D(\dmi_req.data [30]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_29_s0  (
    .Q(\dm_reg.progbuf[1] [29]),
    .D(\dmi_req.data [29]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_28_s0  (
    .Q(\dm_reg.progbuf[1] [28]),
    .D(\dmi_req.data [28]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_27_s0  (
    .Q(\dm_reg.progbuf[1] [27]),
    .D(\dmi_req.data [27]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_26_s0  (
    .Q(\dm_reg.progbuf[1] [26]),
    .D(\dmi_req.data [26]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_25_s0  (
    .Q(\dm_reg.progbuf[1] [25]),
    .D(\dmi_req.data [25]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_24_s0  (
    .Q(\dm_reg.progbuf[1] [24]),
    .D(\dmi_req.data [24]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_23_s0  (
    .Q(\dm_reg.progbuf[1] [23]),
    .D(\dmi_req.data [23]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_22_s0  (
    .Q(\dm_reg.progbuf[1] [22]),
    .D(\dmi_req.data [22]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_21_s0  (
    .Q(\dm_reg.progbuf[1] [21]),
    .D(\dmi_req.data [21]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_20_s0  (
    .Q(\dm_reg.progbuf[1] [20]),
    .D(\dmi_req.data [20]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_19_s0  (
    .Q(\dm_reg.progbuf[1] [19]),
    .D(\dmi_req.data [19]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_18_s0  (
    .Q(\dm_reg.progbuf[1] [18]),
    .D(\dmi_req.data [18]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_17_s0  (
    .Q(\dm_reg.progbuf[1] [17]),
    .D(\dmi_req.data [17]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_16_s0  (
    .Q(\dm_reg.progbuf[1] [16]),
    .D(\dmi_req.data [16]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_15_s0  (
    .Q(\dm_reg.progbuf[1] [15]),
    .D(\dmi_req.data [15]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_14_s0  (
    .Q(\dm_reg.progbuf[1] [14]),
    .D(\dmi_req.data [14]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_13_s0  (
    .Q(\dm_reg.progbuf[1] [13]),
    .D(\dmi_req.data [13]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_12_s0  (
    .Q(\dm_reg.progbuf[1] [12]),
    .D(\dmi_req.data [12]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_11_s0  (
    .Q(\dm_reg.progbuf[1] [11]),
    .D(\dmi_req.data [11]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_10_s0  (
    .Q(\dm_reg.progbuf[1] [10]),
    .D(\dmi_req.data [10]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_9_s0  (
    .Q(\dm_reg.progbuf[1] [9]),
    .D(\dmi_req.data [9]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_8_s0  (
    .Q(\dm_reg.progbuf[1] [8]),
    .D(\dmi_req.data [8]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_7_s0  (
    .Q(\dm_reg.progbuf[1] [7]),
    .D(\dmi_req.data [7]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_6_s0  (
    .Q(\dm_reg.progbuf[1] [6]),
    .D(\dmi_req.data [6]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_5_s0  (
    .Q(\dm_reg.progbuf[1] [5]),
    .D(\dmi_req.data [5]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFPE \dm_reg.progbuf[1]_4_s0  (
    .Q(\dm_reg.progbuf[1] [4]),
    .D(\dmi_req.data [4]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .PRESET(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_3_s0  (
    .Q(\dm_reg.progbuf[1] [3]),
    .D(\dmi_req.data [3]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.progbuf[1]_2_s0  (
    .Q(\dm_reg.progbuf[1] [2]),
    .D(\dmi_req.data [2]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .CLEAR(n171_6) 
);
  DFFPE \dm_reg.progbuf[1]_1_s0  (
    .Q(\dm_reg.progbuf[1] [1]),
    .D(\dmi_req.data [1]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .PRESET(n171_6) 
);
  DFFPE \dm_reg.progbuf[1]_0_s0  (
    .Q(\dm_reg.progbuf[1] [0]),
    .D(\dmi_req.data [0]),
    .CLK(clk_i_d),
    .CE(n1978_10),
    .PRESET(n171_6) 
);
  DFFCE \dm_reg.command_31_s0  (
    .Q(\dm_reg.command [31]),
    .D(\dmi_req.data [31]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_30_s0  (
    .Q(\dm_reg.command [30]),
    .D(\dmi_req.data [30]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_29_s0  (
    .Q(\dm_reg.command [29]),
    .D(\dmi_req.data [29]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_28_s0  (
    .Q(\dm_reg.command [28]),
    .D(\dmi_req.data [28]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_27_s0  (
    .Q(\dm_reg.command [27]),
    .D(\dmi_req.data [27]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_26_s0  (
    .Q(\dm_reg.command [26]),
    .D(\dmi_req.data [26]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_25_s0  (
    .Q(\dm_reg.command [25]),
    .D(\dmi_req.data [25]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_24_s0  (
    .Q(\dm_reg.command [24]),
    .D(\dmi_req.data [24]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_23_s0  (
    .Q(\dm_reg.command [23]),
    .D(\dmi_req.data [23]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_22_s0  (
    .Q(\dm_reg.command [22]),
    .D(\dmi_req.data [22]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_21_s0  (
    .Q(\dm_reg.command [21]),
    .D(\dmi_req.data [21]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_20_s0  (
    .Q(\dm_reg.command [20]),
    .D(\dmi_req.data [20]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_19_s0  (
    .Q(\dm_reg.command [19]),
    .D(\dmi_req.data [19]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_18_s0  (
    .Q(\dm_reg.command [18]),
    .D(\dmi_req.data [18]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_17_s0  (
    .Q(\dm_reg.command [17]),
    .D(\dmi_req.data [17]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_16_s0  (
    .Q(\dm_reg.command [16]),
    .D(\dmi_req.data [16]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_15_s0  (
    .Q(\dm_reg.command [15]),
    .D(\dmi_req.data [15]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_14_s0  (
    .Q(\dm_reg.command [14]),
    .D(\dmi_req.data [14]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_13_s0  (
    .Q(\dm_reg.command [13]),
    .D(\dmi_req.data [13]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_12_s0  (
    .Q(\dm_reg.command [12]),
    .D(\dmi_req.data [12]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_11_s0  (
    .Q(\dm_reg.command [11]),
    .D(\dmi_req.data [11]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_10_s0  (
    .Q(\dm_reg.command [10]),
    .D(\dmi_req.data [10]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_9_s0  (
    .Q(\dm_reg.command [9]),
    .D(\dmi_req.data [9]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_8_s0  (
    .Q(\dm_reg.command [8]),
    .D(\dmi_req.data [8]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_7_s0  (
    .Q(\dm_reg.command [7]),
    .D(\dmi_req.data [7]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_6_s0  (
    .Q(\dm_reg.command [6]),
    .D(\dmi_req.data [6]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_5_s0  (
    .Q(\dm_reg.command [5]),
    .D(\dmi_req.data [5]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_4_s0  (
    .Q(\dm_reg.command [4]),
    .D(\dmi_req.data [4]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_3_s0  (
    .Q(\dm_reg.command [3]),
    .D(\dmi_req.data [3]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_2_s0  (
    .Q(\dm_reg.command [2]),
    .D(\dmi_req.data [2]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_1_s0  (
    .Q(\dm_reg.command [1]),
    .D(\dmi_req.data [1]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.command_0_s0  (
    .Q(\dm_reg.command [0]),
    .D(\dmi_req.data [0]),
    .CLK(clk_i_d),
    .CE(n2010_4),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.halt_req_s0  (
    .Q(\dm_reg.halt_req ),
    .D(\dmi_req.data [31]),
    .CLK(clk_i_d),
    .CE(n1942_14),
    .CLEAR(n171_6) 
);
  DFFC \dm_reg.req_res_s0  (
    .Q(\dm_reg.req_res ),
    .D(n459_8),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dm_reg.reset_ack_s0  (
    .Q(\dm_reg.reset_ack ),
    .D(n460_8),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.hartsel_2_s0  (
    .Q(\dm_reg.hartsel [2]),
    .D(\dmi_req.data [18]),
    .CLK(clk_i_d),
    .CE(n1942_14),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.hartsel_1_s0  (
    .Q(\dm_reg.hartsel [1]),
    .D(\dmi_req.data [17]),
    .CLK(clk_i_d),
    .CE(n1942_14),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.hartsel_0_s0  (
    .Q(\dm_reg.hartsel [0]),
    .D(\dmi_req.data [16]),
    .CLK(clk_i_d),
    .CE(n1942_14),
    .CLEAR(n171_6) 
);
  DFFC \dm_reg.clr_acc_err_s0  (
    .Q(\dm_reg.clr_acc_err ),
    .D(n464_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dm_reg.autoexec_wr_s0  (
    .Q(\dm_reg.autoexec_wr ),
    .D(n482_8),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_31_s0  (
    .Q(\dmi_rsp.data [31]),
    .D(n738_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_30_s0  (
    .Q(\dmi_rsp.data [30]),
    .D(n740_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_29_s0  (
    .Q(\dmi_rsp.data [29]),
    .D(n742_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_28_s0  (
    .Q(\dmi_rsp.data [28]),
    .D(n744_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_27_s0  (
    .Q(\dmi_rsp.data [27]),
    .D(n746_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_26_s0  (
    .Q(\dmi_rsp.data [26]),
    .D(n748_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_25_s0  (
    .Q(\dmi_rsp.data [25]),
    .D(n750_14),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_24_s0  (
    .Q(\dmi_rsp.data [24]),
    .D(n752_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_23_s0  (
    .Q(\dmi_rsp.data [23]),
    .D(n754_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_22_s0  (
    .Q(\dmi_rsp.data [22]),
    .D(n756_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_21_s0  (
    .Q(\dmi_rsp.data [21]),
    .D(n758_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_20_s0  (
    .Q(\dmi_rsp.data [20]),
    .D(n760_14),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_19_s0  (
    .Q(\dmi_rsp.data [19]),
    .D(n762_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_18_s0  (
    .Q(\dmi_rsp.data [18]),
    .D(n764_11),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_17_s0  (
    .Q(\dmi_rsp.data [17]),
    .D(n766_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_16_s0  (
    .Q(\dmi_rsp.data [16]),
    .D(n768_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_15_s0  (
    .Q(\dmi_rsp.data [15]),
    .D(n770_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_14_s0  (
    .Q(\dmi_rsp.data [14]),
    .D(n772_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_13_s0  (
    .Q(\dmi_rsp.data [13]),
    .D(n774_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_12_s0  (
    .Q(\dmi_rsp.data [12]),
    .D(n776_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_11_s0  (
    .Q(\dmi_rsp.data [11]),
    .D(n778_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_10_s0  (
    .Q(\dmi_rsp.data [10]),
    .D(n780_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_9_s0  (
    .Q(\dmi_rsp.data [9]),
    .D(n782_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_8_s0  (
    .Q(\dmi_rsp.data [8]),
    .D(n784_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_7_s0  (
    .Q(\dmi_rsp.data [7]),
    .D(n786_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_6_s0  (
    .Q(\dmi_rsp.data [6]),
    .D(n788_10),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_5_s0  (
    .Q(\dmi_rsp.data [5]),
    .D(n790_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_4_s0  (
    .Q(\dmi_rsp.data [4]),
    .D(n792_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_3_s0  (
    .Q(\dmi_rsp.data [3]),
    .D(n794_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_2_s0  (
    .Q(\dmi_rsp.data [2]),
    .D(n796_9),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_1_s0  (
    .Q(\dmi_rsp.data [1]),
    .D(n798_11),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.data_0_s0  (
    .Q(\dmi_rsp.data [0]),
    .D(n800_14),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dmi_rsp_o.ack_s0  (
    .Q(\dmi_rsp.ack ),
    .D(n639_5),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dm_reg.autoexec_rd_s0  (
    .Q(\dm_reg.autoexec_rd ),
    .D(n827_4),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.ack_s0  (
    .Q(\iodev_rsp[1].ack ),
    .D(accen),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_31_s0  (
    .Q(\iodev_rsp[1].data_31 ),
    .D(n1433_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_30_s0  (
    .Q(\iodev_rsp[1].data_30 ),
    .D(n1434_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_29_s0  (
    .Q(\iodev_rsp[1].data_29 ),
    .D(n1435_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_28_s0  (
    .Q(\iodev_rsp[1].data_28 ),
    .D(n1436_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_27_s0  (
    .Q(\iodev_rsp[1].data_27 ),
    .D(n1437_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_26_s0  (
    .Q(\iodev_rsp[1].data_26 ),
    .D(n1438_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_25_s0  (
    .Q(\iodev_rsp[1].data_25 ),
    .D(n1439_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_24_s0  (
    .Q(\iodev_rsp[1].data_24 ),
    .D(n1440_13),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_23_s0  (
    .Q(\iodev_rsp[1].data_23 ),
    .D(n1441_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_22_s0  (
    .Q(\iodev_rsp[1].data_22 ),
    .D(n1442_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_21_s0  (
    .Q(\iodev_rsp[1].data_21 ),
    .D(n1443_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_20_s0  (
    .Q(\iodev_rsp[1].data_20 ),
    .D(n1444_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_19_s0  (
    .Q(\iodev_rsp[1].data_19 ),
    .D(n1445_10),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_18_s0  (
    .Q(\iodev_rsp[1].data_18 ),
    .D(n1446_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_17_s0  (
    .Q(\iodev_rsp[1].data_17 ),
    .D(n1447_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_16_s0  (
    .Q(\iodev_rsp[1].data_16 ),
    .D(n1448_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_15_s0  (
    .Q(\iodev_rsp[1].data_15 ),
    .D(n1449_10),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_14_s0  (
    .Q(\iodev_rsp[1].data_14 ),
    .D(n1450_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_13_s0  (
    .Q(\iodev_rsp[1].data_13 ),
    .D(n1451_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_12_s0  (
    .Q(\iodev_rsp[1].data_12 ),
    .D(n1452_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_11_s0  (
    .Q(\iodev_rsp[1].data_11 ),
    .D(n1453_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_10_s0  (
    .Q(\iodev_rsp[1].data_10 ),
    .D(n1454_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_9_s0  (
    .Q(\iodev_rsp[1].data_9 ),
    .D(n1455_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_7_s0  (
    .Q(\iodev_rsp[1].data_7 ),
    .D(n1457_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_6_s0  (
    .Q(\iodev_rsp[1].data_6 ),
    .D(n1458_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_5_s0  (
    .Q(\iodev_rsp[1].data_5 ),
    .D(n1459_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_4_s0  (
    .Q(\iodev_rsp[1].data_4 ),
    .D(n1460_15),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_3_s0  (
    .Q(\iodev_rsp[1].data_3 ),
    .D(n1461_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_2_s0  (
    .Q(\iodev_rsp[1].data_2 ),
    .D(n1462_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_1_s0  (
    .Q(\iodev_rsp[1].data_1 ),
    .D(n1463_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \bus_rsp_o.data_0_s0  (
    .Q(\iodev_rsp[1].data_0 ),
    .D(n1464_6),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dci.ack_hlt_0_s0  (
    .Q(\dci.ack_hlt [0]),
    .D(n2109_3),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dci.ack_res_0_s0  (
    .Q(\dci.ack_res [0]),
    .D(n2110_3),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dci.ack_exe_0_s0  (
    .Q(\dci.ack_exe [0]),
    .D(n2111_3),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFC \dci.ack_exc_0_s0  (
    .Q(\dci.ack_exc [0]),
    .D(n2112_3),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
  DFFCE \dm_reg.ndmreset_s0  (
    .Q(\dm_reg.ndmreset ),
    .D(\dmi_req.data [1]),
    .CLK(clk_i_d),
    .CE(n1942_14),
    .CLEAR(n171_6) 
);
  DFFPE \dm_reg.progbuf[0]_4_s0  (
    .Q(\dm_reg.progbuf[0] [4]),
    .D(\dmi_req.data [4]),
    .CLK(clk_i_d),
    .CE(n1946_10),
    .PRESET(n171_6) 
);
  DFFCE \dm_reg.wr_acc_err_s1  (
    .Q(\dm_reg.wr_acc_err ),
    .D(n509_9),
    .CLK(clk_i_d),
    .CE(\dm_reg.wr_acc_err_8 ),
    .CLEAR(n171_6) 
);
defparam \dm_reg.wr_acc_err_s1 .INIT=1'b0;
  DFFCE \dm_reg.rd_acc_err_s1  (
    .Q(\dm_reg.rd_acc_err ),
    .D(n509_9),
    .CLK(clk_i_d),
    .CE(\dm_reg.rd_acc_err_8 ),
    .CLEAR(n171_6) 
);
defparam \dm_reg.rd_acc_err_s1 .INIT=1'b0;
  DFFCE \hart.resume_req_0_s1  (
    .Q(\hart.resume_req [0]),
    .D(n871_9),
    .CLK(clk_i_d),
    .CE(\hart.resume_req_0_8 ),
    .CLEAR(n171_6) 
);
defparam \hart.resume_req_0_s1 .INIT=1'b0;
  DFFCE \hart.resume_ack_0_s1  (
    .Q(\hart.resume_ack [0]),
    .D(n874_9),
    .CLK(clk_i_d),
    .CE(\hart.resume_ack_0_10 ),
    .CLEAR(n171_6) 
);
defparam \hart.resume_ack_0_s1 .INIT=1'b0;
  DFFCE \hart.reset_0_s1  (
    .Q(\hart.reset [0]),
    .D(\dm_reg.ndmreset ),
    .CLK(clk_i_d),
    .CE(\hart.reset_0_8 ),
    .CLEAR(n171_6) 
);
defparam \hart.reset_0_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_31_s1  (
    .Q(\cmd.ldsw [31]),
    .D(n981_12),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_31_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_24_s1  (
    .Q(\cmd.ldsw [24]),
    .D(n988_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_24_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_23_s1  (
    .Q(\cmd.ldsw [23]),
    .D(n989_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_23_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_22_s1  (
    .Q(\cmd.ldsw [22]),
    .D(n990_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_22_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_21_s1  (
    .Q(\cmd.ldsw [21]),
    .D(n991_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_21_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_20_s1  (
    .Q(\cmd.ldsw [20]),
    .D(n992_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_20_s1 .INIT=1'b0;
  DFFPE \cmd.ldsw_13_s1  (
    .Q(\cmd.ldsw [13]),
    .D(n999_14),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .PRESET(n171_6) 
);
defparam \cmd.ldsw_13_s1 .INIT=1'b1;
  DFFCE \cmd.ldsw_11_s1  (
    .Q(\cmd.ldsw [11]),
    .D(n1001_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_11_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_10_s1  (
    .Q(\cmd.ldsw [10]),
    .D(n1002_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_10_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_9_s1  (
    .Q(\cmd.ldsw [9]),
    .D(n1003_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_9_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_8_s1  (
    .Q(\cmd.ldsw [8]),
    .D(n1004_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_8_s1 .INIT=1'b0;
  DFFCE \cmd.ldsw_7_s1  (
    .Q(\cmd.ldsw [7]),
    .D(n1005_13),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_7_s1 .INIT=1'b0;
  DFFPE \cmd.ldsw_5_s1  (
    .Q(\cmd.ldsw [5]),
    .D(n1007_12),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .PRESET(n171_6) 
);
defparam \cmd.ldsw_5_s1 .INIT=1'b1;
  DFFCE \cmd.ldsw_4_s1  (
    .Q(\cmd.ldsw [4]),
    .D(n1008_12),
    .CLK(clk_i_d),
    .CE(\cmd.ldsw_31_8 ),
    .CLEAR(n171_6) 
);
defparam \cmd.ldsw_4_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_31_s1  (
    .Q(\dci.data_reg [31]),
    .D(n1265_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_31_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_30_s1  (
    .Q(\dci.data_reg [30]),
    .D(n1266_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_30_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_29_s1  (
    .Q(\dci.data_reg [29]),
    .D(n1267_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_29_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_28_s1  (
    .Q(\dci.data_reg [28]),
    .D(n1268_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_28_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_27_s1  (
    .Q(\dci.data_reg [27]),
    .D(n1269_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_27_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_26_s1  (
    .Q(\dci.data_reg [26]),
    .D(n1270_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_26_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_25_s1  (
    .Q(\dci.data_reg [25]),
    .D(n1271_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_25_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_24_s1  (
    .Q(\dci.data_reg [24]),
    .D(n1272_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_31_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_24_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_23_s1  (
    .Q(\dci.data_reg [23]),
    .D(n1273_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_23_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_22_s1  (
    .Q(\dci.data_reg [22]),
    .D(n1274_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_22_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_21_s1  (
    .Q(\dci.data_reg [21]),
    .D(n1275_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_21_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_20_s1  (
    .Q(\dci.data_reg [20]),
    .D(n1276_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_20_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_19_s1  (
    .Q(\dci.data_reg [19]),
    .D(n1277_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_19_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_18_s1  (
    .Q(\dci.data_reg [18]),
    .D(n1278_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_18_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_17_s1  (
    .Q(\dci.data_reg [17]),
    .D(n1279_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_17_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_16_s1  (
    .Q(\dci.data_reg [16]),
    .D(n1280_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_23_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_16_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_15_s1  (
    .Q(\dci.data_reg [15]),
    .D(n1281_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_15_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_14_s1  (
    .Q(\dci.data_reg [14]),
    .D(n1282_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_14_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_13_s1  (
    .Q(\dci.data_reg [13]),
    .D(n1283_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_13_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_12_s1  (
    .Q(\dci.data_reg [12]),
    .D(n1284_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_12_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_11_s1  (
    .Q(\dci.data_reg [11]),
    .D(n1285_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_11_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_10_s1  (
    .Q(\dci.data_reg [10]),
    .D(n1286_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_10_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_9_s1  (
    .Q(\dci.data_reg [9]),
    .D(n1287_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_9_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_8_s1  (
    .Q(\dci.data_reg [8]),
    .D(n1288_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_15_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_8_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_7_s1  (
    .Q(\dci.data_reg [7]),
    .D(n1289_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_7_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_6_s1  (
    .Q(\dci.data_reg [6]),
    .D(n1290_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_6_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_5_s1  (
    .Q(\dci.data_reg [5]),
    .D(n1291_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_5_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_4_s1  (
    .Q(\dci.data_reg [4]),
    .D(n1292_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_4_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_3_s1  (
    .Q(\dci.data_reg [3]),
    .D(n1293_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_3_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_2_s1  (
    .Q(\dci.data_reg [2]),
    .D(n1294_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_2_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_1_s1  (
    .Q(\dci.data_reg [1]),
    .D(n1295_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_1_s1 .INIT=1'b0;
  DFFCE \dci.data_reg_0_s1  (
    .Q(\dci.data_reg [0]),
    .D(n1296_3),
    .CLK(clk_i_d),
    .CE(\dci.data_reg_7_8 ),
    .CLEAR(n171_6) 
);
defparam \dci.data_reg_0_s1 .INIT=1'b0;
  DFF \iodev_rsp[1].data_8_s2  (
    .Q(\iodev_rsp[1].data_8_5 ),
    .D(n1424_8),
    .CLK(clk_i_d) 
);
  DFF \iodev_rsp[1].data_8_s3  (
    .Q(\iodev_rsp[1].data_8_6 ),
    .D(\iodev_req[1].addr [7]),
    .CLK(clk_i_d) 
);
  DFF \iodev_rsp[1].data_8_s4  (
    .Q(\iodev_rsp[1].data_8_7 ),
    .D(n1390_11),
    .CLK(clk_i_d) 
);
  DFF \iodev_rsp[1].data_8_s5  (
    .Q(\iodev_rsp[1].data_8_8 ),
    .D(\iodev_req[1].addr [6]),
    .CLK(clk_i_d) 
);
  DFFCE \cmd.state_2_s1  (
    .Q(\cmd.state [2]),
    .D(n1016_14),
    .CLK(clk_i_d),
    .CE(\cmd.state_0_8 ),
    .CLEAR(n171_6) 
);
  DFFCE \cmd.state_1_s1  (
    .Q(\cmd.state [1]),
    .D(n1017_12),
    .CLK(clk_i_d),
    .CE(\cmd.state_0_8 ),
    .CLEAR(n171_6) 
);
  DFFCE \cmd.state_0_s1  (
    .Q(\cmd.state [0]),
    .D(n1018_12),
    .CLK(clk_i_d),
    .CE(\cmd.state_0_8 ),
    .CLEAR(n171_6) 
);
  DFFCE \cmd.err_2_s1  (
    .Q(\cmd.err [2]),
    .D(n1051_11),
    .CLK(clk_i_d),
    .CE(\cmd.err_1_9 ),
    .CLEAR(n171_6) 
);
  DFFCE \cmd.err_1_s1  (
    .Q(\cmd.err [1]),
    .D(n1052_12),
    .CLK(clk_i_d),
    .CE(\cmd.err_1_9 ),
    .CLEAR(n171_6) 
);
  DFFCE \cmd.err_0_s1  (
    .Q(\cmd.err [0]),
    .D(n1053_13),
    .CLK(clk_i_d),
    .CE(\cmd.err_1_9 ),
    .CLEAR(n171_6) 
);
  DFFR \iodev_rsp[1].data_8_s10  (
    .Q(\iodev_rsp[1].data_8_16 ),
    .D(accen),
    .CLK(clk_i_d),
    .RESET(\iodev_req[1].rw ) 
);
  DFFC \hart.halted_0_s4  (
    .Q(\hart.halted [0]),
    .D(n866_12),
    .CLK(clk_i_d),
    .CLEAR(n171_6) 
);
defparam \hart.halted_0_s4 .INIT=1'b0;
  pROMX9 \iodev_rsp[1].data_8_s8  (
    .DO({DO[35:18],rdata_16_9,rdata_15_9,rdata_14_9,rdata_13_9,rdata_12_9,rdata_11_9,rdata_10_9,rdata_9_9,rdata_8_9,rdata_7_9,rdata_6_9,rdata_5_9,rdata_4_9,rdata_3_9,rdata_2_9,rdata_1_9,rdata_0_9,\iodev_rsp[1].data_8_12 }),
    .AD({\iodev_req[12].addr [11:8],\iodev_req[1].addr [7:2],GND,GND,VCC,VCC}),
    .CLK(clk_i_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam \iodev_rsp[1].data_8_s8 .BIT_WIDTH=18;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_00=288'h020BB072609CB820E78839A0626018B920E641498456EC0C98032E388980426010B841E7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_01=288'h3039B20E6C3C980F2F413180F26038980D260309B0B2602CBA0A26028B90926024B80827;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_02=288'h1011B4F062E31B1CC70037A4446039BA4C06908188E6EC839B0F2603CBBE0DE00398C0E7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_03=288'h02C980A2648398201F0007B032600CB80C26030BBE0DE8289A4046AC31BE0DE0209B0727;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_04=288'h8B49B4E0683DBABCC7CB8980A26D3C180F6EF837800E6C839B0B2602CBA20E60839801CF;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_05=288'hD11180E266E71A2D27D381A0F6E8F3180F26AE31B2E26D3C180F6E4033AEA26D2819B9C7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_06=288'h4033A02269201A41078D3188A068209A44469011A02264033B44466E71A2D26D381A0F6F;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_07=288'hBB8982F6E6B9980827F87780A26F877A4446921180A268249A40468089BE0DEF87780827;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_08=288'h9311A44469211A02274033A02269241A4806904183DC603C9BE1DE0209B8A06C3D9B0F27;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_09=288'h8089A49060289940479201A410693C1829C603C980826C711B0F6603C9BE1DE0209A0927;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_0A=288'h9311A50469511A58479711A40469111A48468089900CECD71B4E06D281B4B0663DB900CF;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_0B=288'h021BA4446E3C9A4F07039BAB4C6CB89A4F060F3180E6EC3C980F6E1239A40469111A4847;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_0C=288'h9111A40460349A0E678B8988D6E13B9B0F669BD9B0A66EBC984F06F877ABCC6CB8984F07;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_0D=288'hCB89A4F060039A022793C1A4E069341A4C0692C1A4A0691C1A46069141A41069201A4047;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_0E=288'hF87780A26F87784AE7F87780A26F87784AE6F87780A26F87780A26F877A0A26029BAB0C7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_0F=288'h03DBBE0DE0039B4447038980F6EAC31B2E26D3C180F6ED83980F26F87780A26F87784AE7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_10=288'hC39B90C6E9011A0E6F6E31A2D26D381A4446034980E6E6C31A2D26D38180F6EC839B0F27;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_11=288'h839BBCF26F3D9B2F27BB89A2E26FBC9B0F26343180C260389AD0C6030980F268389B4D07;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_12=288'h03C9B20E603C9A44479011BAF26239BB4F069611A5846639B9B4C68B49B4E0603DBA4047;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_13=288'h13C1BE1DEF877A0A270A9BABCC6CB8984F06021BBE1DE828982A6EF877A0A26029BB40E7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_14=288'h8289B4F060A9B9BCC78B49B4E0683DBAACC6CB89B4F0603DB808665A19809660219B2827;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_15=288'h40338056E0B3180F27F87780A26F877A0826F877BE1DE828982A6EF877A0A260A9BBE1DF;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_16=288'hF837ADDC60C71BC5C7F877BE0DEEBC9BE0DE8389BAF264C319ED268349BE0DEC3C990D67;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_17=288'hF877A0A26F877A0A27F877A4C469211A44465011A0A26025BBE1DE828982A6E0A3180F27;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_18=288'h0A9B818C603C9BD8C79201A4E0603C9A50460039BE1DE828982A6E8531B0F26E3DBA4E07;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_19=288'hF87794046828982A6FF837B0F26D011A4C460219A4F069381BE1DE9011A0A26F837A0A27;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_1A=288'hD11180F6EAB31B2E27D3C180F6ED83980F26C231B4F0603DB820C603C9BE0DE08078001F;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_1B=288'h8839B20E60389B0F2713DBB9DC693C1A0E6EF877A0A260A9BBE1DE0289BE1DE828982A6F;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_1C=288'h0A9BBE1DE12B9BE1DF828982A6E0B7180F26F837A39C603C9BE1DEF877A0A260A9B800E7;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_1D=288'h0A9BBE1DE12B9BE1DF828982A6EF87784AE6F877A0A260A9BBE1DE12818086EF877A0A27;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_1E=288'h097180F26027180F27F837A0A260A9BBE1DE1281BE1DE828982A6EF87784A06F877A0A27;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_1F=288'hA2100D8D205390C2DF37B78646627A28141410272A8A0AC2289EA483853E0DE828982A6F;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_20=288'h00000E8E43090040F3903CA40E6B9280E66A3490000E8B1168EA82000001414181926241;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_21=288'hB1170CABEBB392DC4134BA2EE82101F09A8617382D040B31004E403CAA0141432BA2C483;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_22=288'h30BA2CAF037A70969F00002AAA6A2A42A49E2283800142AAA08E92A92788A0E000005C5D;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_23=288'h39A2240CA30B62EC83000505C5C00102E4CCB734ADE840514AF250BCB0ADCC237B785CCB;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_24=288'h903A2E8A63285082ABB4BB0C2DE2A90214E8BA398407437B3240DA39BC874D23632874D1;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_25=288'hA68504074A98507483AC0507482A685040742185040402BA400014BC228F0143130AC6CB;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_26=288'h00000000000000000100000000000000000000000000000002C8C69C9C06A68189807487;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_27=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_28=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_29=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_2A=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_2B=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_2C=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_2D=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_2E=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_2F=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_30=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_31=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_32=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_33=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_34=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_35=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_36=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_37=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_38=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_39=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_3A=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_3B=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_3C=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_3D=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_3E=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .INIT_RAM_3F=288'h000000000000000001000000000000000000000000000000000000000000000000000001;
defparam \iodev_rsp[1].data_8_s8 .READ_MODE=1'b0;
defparam \iodev_rsp[1].data_8_s8 .RESET_MODE="SYNC";
  pROMX9 \iodev_rsp[1].data_8_s9  (
    .DO({DO_0[35:15],rdata_31_9,rdata_30_9,rdata_29_9,rdata_28_9,rdata_27_9,rdata_26_9,rdata_25_9,rdata_24_9,rdata_23_9,rdata_22_9,rdata_21_9,rdata_20_9,rdata_19_9,rdata_18_9,rdata_17_9}),
    .AD({\iodev_req[12].addr [11:8],\iodev_req[1].addr [7:2],GND,GND,VCC,VCC}),
    .CLK(clk_i_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam \iodev_rsp[1].data_8_s9 .BIT_WIDTH=18;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_00=288'h100404B01000001820060A407A10000018011000400000FE0040101FE0407D91004078A0;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_01=288'h06088182B0038C0000008000000000000000000007D82100407DA2100407DE2100407E22;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_02=288'h001E800010012800410070000031FFE800630010C7FFA060AC0463000007FEF020A01802;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_03=288'h00000000006004000001FE038E0100401903000007FAF000880002001687F6F000880021;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_04=288'h001EC00031FFE80003001CC00000010C7FFF1FFBC0828060A80062000001A02060800003;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_05=288'h001CC00681FC0C00630000C7FFA001E800500040C00730010C7FFF0000007FA0008C7F03;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_06=288'h000000040000000020000080002000080008001007FC00000000531FC0C00630000C7FFA;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_07=288'h001EC7FF00010800E01ECBC03C01EDBC00400002001800000800481FE807F0F1F1BC000A;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_08=288'h000200048001007F80000000060000000020001007E7A1FF807A0F1FF880003001CC4C23;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_09=288'h00200002000000007A001000060000007F7A00080000A1FD4C00130008876CF000000002;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_0A=288'h001800058001400040000E00130004A001081FA8000001FDC87FE31FF0C7FE31FFE80000;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_0B=288'h1FFFC007B0002C00231FFF800030020C0043011E87FFF000EC4000068400078001C00068;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_0C=288'h001EC006B1FFE0006B0006C7FFA1E280005B001E800530004C00021EF3C0103001EC0042;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_0D=288'h001CC00430604001600000000200010000600020000A0003800100004800140003000053;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_0E=288'h1B2BC01001C33C1A501B4BC01001C53C1A081B6BC01001C73C00021C1BC3E621FFC00203;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_0F=288'h1FFC07FEF020A00073000207FFE0000C00830010C7FFF0600C00401B0BC00501C13C1A18;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_10=288'h000047FFE0000C7FFA0080C00730010C006B000207FFE0000C00830010C7FFF060AC14E3;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_11=288'h1FFE8000B001CC00330030C001B07FEC7FFB025EC1FF000000096B1800C000007FEC0003;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_12=288'h001001823010000003001EC00131FFE800031FC0C7F031FFE80103001EC00431FFFC007B;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_13=288'h000086C6F194BC40E21FFC00203001EC00421FFFC660F102087FF0199BC3F021FFC01803;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_14=288'h1080800231FFC00303001EC00031FFE80403001CC00431FFFC005A001080052001E80013;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_15=288'h000047FF0009E8039017CBC005017DBC0002178BC620F10C087FF0189BC42621FFC062CF;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_16=288'h1F13C7A4A1F1687B4219B3C7FAF0002C75EF0002C001B0000C7FEB1FFCC764F0002C0063;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_17=288'h186BC0060187BC0040188BC0000000000000000080020100005E4F10D087FF0019E803A8;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_18=288'h1FFC0017A1FFE00073001800040000000000000205C0F111087FF0001EC06F31600C0020;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_19=288'h163BC0072116087FF01F7BC0023001CC0040001C80000002005F0F001E000801FABC44E2;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_1A=288'h0000C7FFE0000C00830010C7FFF0600C004000C0C000310000097A00CA0764F0000007F8;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_1B=288'h0682C1803000004003000007F030000C7FFA157BC47421FFC057EF00000568F11B087FF0;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_1C=288'h1FFC054AF1E260534F12A887FF01C5E803481F0BC717A00F20508F151BC45A21FFC01810;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_1D=288'h1FFC052AF1F800514F12D887FF014D3C1808147BC4B221FFC053EF000087FFF14ABC4AE2;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_1E=288'h1EDE803401CDE803C01B43C47621FFC0516F00088500F12F887FF01483C0042142BC4BA2;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_1F=288'h0C6C81D320EAC432B20D8E821100ACA427050000027A408A842FA90A4886C2F11E087FF0;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_20=288'h0000005170DEC437BA0CAD437300E6C81017040DC00000DEDC37BA00000000006A641018;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_21=288'h0DCD032BC0646437B20CEDC34B0000001D220001436320E4DC13B40CAE0000005CC83937;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_22=288'h0D8C43AB10CA4000050000005260968421AF0A4A4000008AA420A70A6BC2929000001017;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_23=288'h0147426A10D8C434B00000005170000036B7040CC3A370000037170407C3BBC040E82110;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_24=288'h0F0C83930040742A29040C010320D8E01D3A0E4C032A90E41437340CAE82990014E02410;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_25=288'h0A69000100869C00100A69000100A6900010096980000074AC00000E8D0101D0CAD83A3A;
defparam \iodev_rsp[1].data_8_s9 .INIT_RAM_26=288'h0000000000000000000000000000000000000000000000000033320C4C01B9B066640010;
defparam \iodev_rsp[1].data_8_s9 .READ_MODE=1'b0;
defparam \iodev_rsp[1].data_8_s9 .RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_debug_dm */
module neorv32_top (
  clk_i_d,
  n91_6,
  uflash_err_i,
  uart_rxd_i_d,
  jtag_tck_i_d,
  jtag_tdi_i_d,
  jtag_tms_i_d,
  uflash_dat_i,
  state,
  xbus_we_o,
  n993_9,
  \io_req.stb_4 ,
  uart_txd_o_d,
  jtag_tdo_o_d,
  n251_7,
  \ipb.we_0_12 ,
  \cpu_d_req[0].rw ,
  xbus_adr_o,
  gpio_o_d,
  xbus_dat_o,
  \cpu_d_req[0].ben 
)
;
input clk_i_d;
input n91_6;
input uflash_err_i;
input uart_rxd_i_d;
input jtag_tck_i_d;
input jtag_tdi_i_d;
input jtag_tms_i_d;
input [31:0] uflash_dat_i;
input [0:0] state;
output xbus_we_o;
output n993_9;
output \io_req.stb_4 ;
output uart_txd_o_d;
output jtag_tdo_o_d;
output n251_7;
output \ipb.we_0_12 ;
output \cpu_d_req[0].rw ;
output [16:2] xbus_adr_o;
output [5:0] gpio_o_d;
output [31:0] xbus_dat_o;
output [3:0] \cpu_d_req[0].ben ;
wire rstn_ext;
wire rstn_sys;
wire n4_6;
wire \ipb.we_0_4 ;
wire \ipb.we_0_5 ;
wire \ipb.we_0_8 ;
wire \ipb.we_0_9 ;
wire n88_17;
wire n101_16;
wire n49_14;
wire \ctrl.lsu_req_Z ;
wire \debug_ctrl.trig_halt_5 ;
wire misaligned;
wire b_req;
wire \icache_rsp[0].err ;
wire state_0_11;
wire state_nxt_1_15;
wire \icache_rsp[0].err_5 ;
wire xbus_terminate;
wire \io_req.stb ;
wire \io_req.stb_3 ;
wire \icache_rsp[0].data_0_3 ;
wire \icache_rsp[0].data_0_4 ;
wire \icache_rsp[0].data_1_3 ;
wire \icache_rsp[0].data_2_3 ;
wire \icache_rsp[0].data_2_4 ;
wire \icache_rsp[0].data_3_3 ;
wire \icache_rsp[0].data_3_4 ;
wire \icache_rsp[0].data_4_3 ;
wire \icache_rsp[0].data_4_4 ;
wire \icache_rsp[0].data_5_3 ;
wire \icache_rsp[0].data_5_4 ;
wire \icache_rsp[0].data_6_3 ;
wire \icache_rsp[0].data_6_4 ;
wire \icache_rsp[0].data_7_4 ;
wire \icache_rsp[0].data_10_3 ;
wire \icache_rsp[0].data_11_3 ;
wire \icache_rsp[0].data_12_3 ;
wire \icache_rsp[0].data_12_4 ;
wire \icache_rsp[0].data_13_3 ;
wire \icache_rsp[0].data_15_3 ;
wire \icache_rsp[0].data_15_4 ;
wire \icache_rsp[0].data_16_3 ;
wire \icache_rsp[0].data_16_4 ;
wire \icache_rsp[0].data_17_3 ;
wire \icache_rsp[0].data_17_4 ;
wire \icache_rsp[0].data_18_3 ;
wire \icache_rsp[0].data_18_4 ;
wire \icache_rsp[0].data_19_3 ;
wire \icache_rsp[0].data_19_4 ;
wire \icache_rsp[0].data_21_3 ;
wire \icache_rsp[0].data_21_4 ;
wire \icache_rsp[0].data_23_3 ;
wire \icache_rsp[0].data_23_4 ;
wire \icache_rsp[0].data_25_3 ;
wire \icache_rsp[0].data_25_4 ;
wire \icache_rsp[0].data_28_3 ;
wire \icache_rsp[0].data_28_4 ;
wire \icache_rsp[0].data_30_3 ;
wire \icache_rsp[0].data_30_4 ;
wire \icache_rsp[0].data_31_3 ;
wire \icache_rsp[0].data_31_4 ;
wire n993_10;
wire n993_11;
wire \icache_rsp[0].data_4_7 ;
wire \icache_rsp[0].data_4_8 ;
wire \icache_rsp[0].data_15_5 ;
wire \io_req.stb_7 ;
wire \icache_rsp[0].data_15_7 ;
wire \icache_rsp[0].data_9_7 ;
wire \icache_rsp[0].data_9_9 ;
wire \icache_rsp[0].data_7_8 ;
wire wack;
wire pending;
wire pending_9;
wire n3984_3;
wire \iodev_req[2].stb ;
wire \iodev_req[11].stb ;
wire \iodev_req[4].stb ;
wire \main_req.stb ;
wire \iodev_req[1].rw ;
wire \io_rsp.ack ;
wire \io_rsp.err ;
wire \iodev_rsp[0].ack ;
wire rdata_0_14;
wire rdata_1_11;
wire rdata_2_11;
wire rdata_3_11;
wire rdata_4_11;
wire rdata_5_11;
wire rdata_6_11;
wire rdata_7_11;
wire rdata_8_11;
wire rdata_9_11;
wire rdata_10_11;
wire rdata_11_11;
wire rdata_12_11;
wire rdata_13_11;
wire rdata_14_11;
wire rdata_15_11;
wire rdata_16_11;
wire rdata_17_11;
wire rdata_18_11;
wire rdata_19_11;
wire rdata_20_11;
wire rdata_21_11;
wire rdata_22_11;
wire rdata_23_11;
wire rdata_24_11;
wire rdata_25_11;
wire rdata_26_11;
wire rdata_27_11;
wire rdata_28_11;
wire rdata_29_11;
wire rdata_30_11;
wire rdata_31_11;
wire \iodev_rsp[4].ack ;
wire n96_5;
wire \iodev_rsp[12].ack ;
wire \mtimecmp_we[0]_0_6 ;
wire \mtimecmp_we[0]_1_4 ;
wire \iodev_rsp[11].ack ;
wire \iodev_rsp[2].ack ;
wire \iodev_rsp[2].err ;
wire n8_4;
wire n171_6;
wire \dm_reg.dmactive ;
wire \dm_reg.halt_req ;
wire \dmi_rsp.ack ;
wire \iodev_rsp[1].ack ;
wire \dm_reg.ndmreset ;
wire \iodev_rsp[1].data_8_5 ;
wire \iodev_rsp[1].data_8_6 ;
wire \iodev_rsp[1].data_8_7 ;
wire \iodev_rsp[1].data_8_8 ;
wire \iodev_rsp[1].data_8_12 ;
wire rdata_0_9;
wire rdata_1_9;
wire rdata_2_9;
wire rdata_3_9;
wire rdata_4_9;
wire rdata_5_9;
wire rdata_6_9;
wire rdata_7_9;
wire rdata_8_9;
wire rdata_9_9;
wire rdata_10_9;
wire rdata_11_9;
wire rdata_12_9;
wire rdata_13_9;
wire rdata_14_9;
wire rdata_15_9;
wire rdata_16_9;
wire rdata_17_9;
wire rdata_18_9;
wire rdata_19_9;
wire rdata_20_9;
wire rdata_21_9;
wire rdata_22_9;
wire rdata_23_9;
wire rdata_24_9;
wire rdata_25_9;
wire rdata_26_9;
wire rdata_27_9;
wire rdata_28_9;
wire rdata_29_9;
wire rdata_30_9;
wire rdata_31_9;
wire \iodev_rsp[1].data_8_16 ;
wire accen_4;
wire n1446_7;
wire n1443_9;
wire n1442_10;
wire [11:0] cnt;
wire [11:0] cnt2;
wire [31:2] \cpu_i_req[0].addr ;
wire [2:2] \cpu_i_req[0].meta ;
wire [31:2] \cpu_d_req[0].addr ;
wire [2:2] \cpu_d_req[0].meta ;
wire [1:0] state_0;
wire [2:2] \io_req.meta ;
wire [20:17] xbus_adr_o_0;
wire [3:0] xbus_sel_o;
wire [31:0] \icache_rsp[0].data ;
wire [0:0] rden;
wire [7:0] rdata_Z;
wire [15:8] rdata;
wire [23:16] rdata_0;
wire [31:24] rdata_1;
wire [2:2] \iodev_req[1].meta ;
wire [20:16] \main_req.addr ;
wire [15:8] \iodev_req[12].addr ;
wire [7:2] \iodev_req[1].addr ;
wire [31:0] \iodev_req[1].data ;
wire [3:0] \iodev_req[1].ben ;
wire [31:0] \io_rsp.data ;
wire [5:0] \iodev_rsp[4].data ;
wire [8:8] firq;
wire [0:0] msw_irq;
wire [31:0] \iodev_rsp[12].data ;
wire [0:0] mtime_irq;
wire [31:0] \iodev_rsp[11].data ;
wire [1:1] firq_0;
wire [31:0] \iodev_rsp[2].data ;
wire [1:0] \dmi_req.op ;
wire [6:0] \dmi_req.addr ;
wire [31:0] \dmi_req.data ;
wire [2:0] \dm_reg.hartsel ;
wire [31:0] \dmi_rsp.data ;
wire [31:0] \iodev_rsp[1].data ;
wire VCC;
wire GND;
  neorv32_sys_reset \soc_generators.neorv32_sys_reset_inst  (
    .clk_i_d(clk_i_d),
    .n91_6(n91_6),
    .\dm_reg.ndmreset (\dm_reg.ndmreset ),
    .\dm_reg.dmactive (\dm_reg.dmactive ),
    .rstn_ext(rstn_ext),
    .rstn_sys(rstn_sys)
);
  neorv32_sys_clock \soc_generators.neorv32_sys_clock_inst  (
    .clk_i_d(clk_i_d),
    .rstn_sys(rstn_sys),
    .n4_6(n4_6),
    .cnt_0(cnt[0]),
    .cnt_1(cnt[1]),
    .cnt_2(cnt[2]),
    .cnt_5(cnt[5]),
    .cnt_6(cnt[6]),
    .cnt_9(cnt[9]),
    .cnt_10(cnt[10]),
    .cnt_11(cnt[11]),
    .cnt2_0(cnt2[0]),
    .cnt2_1(cnt2[1]),
    .cnt2_2(cnt2[2]),
    .cnt2_5(cnt2[5]),
    .cnt2_6(cnt2[6]),
    .cnt2_9(cnt2[9]),
    .cnt2_10(cnt2[10]),
    .cnt2_11(cnt2[11])
);
  neorv32_cpu \core_complex_gen[0].neorv32_cpu_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\icache_rsp[0].data_4_4 (\icache_rsp[0].data_4_4 ),
    .\icache_rsp[0].data_4_3 (\icache_rsp[0].data_4_3 ),
    .pending_9(pending_9),
    .pending(pending),
    .\io_rsp.ack (\io_rsp.ack ),
    .xbus_terminate(xbus_terminate),
    .wack(wack),
    .state_nxt_1_15(state_nxt_1_15),
    .\io_req.stb_7 (\io_req.stb_7 ),
    .b_req(b_req),
    .\icache_rsp[0].err (\icache_rsp[0].err ),
    .\dm_reg.dmactive (\dm_reg.dmactive ),
    .\dm_reg.halt_req (\dm_reg.halt_req ),
    .\icache_rsp[0].err_5 (\icache_rsp[0].err_5 ),
    .\io_rsp.err (\io_rsp.err ),
    .\icache_rsp[0].data_7_8 (\icache_rsp[0].data_7_8 ),
    .\icache_rsp[0].data_16_3 (\icache_rsp[0].data_16_3 ),
    .\icache_rsp[0].data_16_4 (\icache_rsp[0].data_16_4 ),
    .\icache_rsp[0].data_0_3 (\icache_rsp[0].data_0_3 ),
    .\icache_rsp[0].data_0_4 (\icache_rsp[0].data_0_4 ),
    .\icache_rsp[0].data_1_3 (\icache_rsp[0].data_1_3 ),
    .\icache_rsp[0].data_6_3 (\icache_rsp[0].data_6_3 ),
    .\icache_rsp[0].data_9_9 (\icache_rsp[0].data_9_9 ),
    .\icache_rsp[0].data_10_3 (\icache_rsp[0].data_10_3 ),
    .\icache_rsp[0].data_2_3 (\icache_rsp[0].data_2_3 ),
    .\icache_rsp[0].data_11_3 (\icache_rsp[0].data_11_3 ),
    .\icache_rsp[0].data_3_3 (\icache_rsp[0].data_3_3 ),
    .\icache_rsp[0].data_13_3 (\icache_rsp[0].data_13_3 ),
    .\icache_rsp[0].data_5_3 (\icache_rsp[0].data_5_3 ),
    .\icache_rsp[0].data_30_3 (\icache_rsp[0].data_30_3 ),
    .\icache_rsp[0].data_23_3 (\icache_rsp[0].data_23_3 ),
    .\icache_rsp[0].data_25_3 (\icache_rsp[0].data_25_3 ),
    .\icache_rsp[0].data_25_4 (\icache_rsp[0].data_25_4 ),
    .\icache_rsp[0].data_12_3 (\icache_rsp[0].data_12_3 ),
    .\icache_rsp[0].data_12_4 (\icache_rsp[0].data_12_4 ),
    .\icache_rsp[0].data_31_3 (\icache_rsp[0].data_31_3 ),
    .\icache_rsp[0].data_31_4 (\icache_rsp[0].data_31_4 ),
    .\icache_rsp[0].data_15_3 (\icache_rsp[0].data_15_3 ),
    .\icache_rsp[0].data_15_4 (\icache_rsp[0].data_15_4 ),
    .\icache_rsp[0].data_17_3 (\icache_rsp[0].data_17_3 ),
    .\icache_rsp[0].data_17_4 (\icache_rsp[0].data_17_4 ),
    .\icache_rsp[0].data_18_3 (\icache_rsp[0].data_18_3 ),
    .\icache_rsp[0].data_18_4 (\icache_rsp[0].data_18_4 ),
    .\icache_rsp[0].data_19_3 (\icache_rsp[0].data_19_3 ),
    .\icache_rsp[0].data_19_4 (\icache_rsp[0].data_19_4 ),
    .\icache_rsp[0].data_21_3 (\icache_rsp[0].data_21_3 ),
    .\icache_rsp[0].data_21_4 (\icache_rsp[0].data_21_4 ),
    .\icache_rsp[0].data_4_7 (\icache_rsp[0].data_4_7 ),
    .\icache_rsp[0].data_4_8 (\icache_rsp[0].data_4_8 ),
    .\icache_rsp[0].data_15_5 (\icache_rsp[0].data_15_5 ),
    .\icache_rsp[0].data_7_4 (\icache_rsp[0].data_7_4 ),
    .\icache_rsp[0].data_23_4 (\icache_rsp[0].data_23_4 ),
    .\icache_rsp[0].data_15_7 (\icache_rsp[0].data_15_7 ),
    .\icache_rsp[0].data_9_7 (\icache_rsp[0].data_9_7 ),
    .\icache_rsp[0].data_5_4 (\icache_rsp[0].data_5_4 ),
    .\icache_rsp[0].data_3_4 (\icache_rsp[0].data_3_4 ),
    .\icache_rsp[0].data_2_4 (\icache_rsp[0].data_2_4 ),
    .\icache_rsp[0].data_6_4 (\icache_rsp[0].data_6_4 ),
    .\icache_rsp[0].data_30_4 (\icache_rsp[0].data_30_4 ),
    .\icache_rsp[0].data_28_3 (\icache_rsp[0].data_28_3 ),
    .\icache_rsp[0].data_28_4 (\icache_rsp[0].data_28_4 ),
    .rden(rden[0]),
    .state(state_0[1:0]),
    .\icache_rsp[0].data (\icache_rsp[0].data [31:0]),
    .firq(firq[8]),
    .firq_9(firq_0[1]),
    .mtime_irq(mtime_irq[0]),
    .msw_irq(msw_irq[0]),
    .\dm_reg.hartsel (\dm_reg.hartsel [2:0]),
    .uflash_dat_i_0(uflash_dat_i[0]),
    .uflash_dat_i_2(uflash_dat_i[2]),
    .uflash_dat_i_3(uflash_dat_i[3]),
    .uflash_dat_i_5(uflash_dat_i[5]),
    .uflash_dat_i_6(uflash_dat_i[6]),
    .uflash_dat_i_7(uflash_dat_i[7]),
    .uflash_dat_i_12(uflash_dat_i[12]),
    .uflash_dat_i_16(uflash_dat_i[16]),
    .uflash_dat_i_23(uflash_dat_i[23]),
    .uflash_dat_i_28(uflash_dat_i[28]),
    .uflash_dat_i_31(uflash_dat_i[31]),
    .rdata_Z_1(rdata_Z[1]),
    .rdata_Z_2(rdata_Z[2]),
    .rdata_Z_3(rdata_Z[3]),
    .rdata_Z_5(rdata_Z[5]),
    .rdata_Z_7(rdata_Z[7]),
    .\io_rsp.data_1 (\io_rsp.data [1]),
    .\io_rsp.data_2 (\io_rsp.data [2]),
    .\io_rsp.data_3 (\io_rsp.data [3]),
    .\io_rsp.data_5 (\io_rsp.data [5]),
    .\io_rsp.data_7 (\io_rsp.data [7]),
    .\io_rsp.data_10 (\io_rsp.data [10]),
    .\io_rsp.data_11 (\io_rsp.data [11]),
    .\io_rsp.data_13 (\io_rsp.data [13]),
    .\io_rsp.data_17 (\io_rsp.data [17]),
    .\io_rsp.data_23 (\io_rsp.data [23]),
    .\io_rsp.data_28 (\io_rsp.data [28]),
    .\io_rsp.data_30 (\io_rsp.data [30]),
    .\io_rsp.data_31 (\io_rsp.data [31]),
    .rdata_10(rdata[10]),
    .rdata_11(rdata[11]),
    .rdata_13(rdata[13]),
    .rdata_28(rdata_1[28]),
    .rdata_30(rdata_1[30]),
    .rdata_31(rdata_1[31]),
    .rdata_17(rdata_0[17]),
    .rdata_23(rdata_0[23]),
    .\ipb.we_0_4 (\ipb.we_0_4 ),
    .\ipb.we_0_5 (\ipb.we_0_5 ),
    .\ipb.we_0_8 (\ipb.we_0_8 ),
    .\ipb.we_0_9 (\ipb.we_0_9 ),
    .n88_17(n88_17),
    .n101_16(n101_16),
    .n49_14(n49_14),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\ctrl.lsu_req_Z (\ctrl.lsu_req_Z ),
    .\debug_ctrl.trig_halt_5 (\debug_ctrl.trig_halt_5 ),
    .misaligned(misaligned),
    .\cpu_d_req[0].rw (\cpu_d_req[0].rw ),
    .\cpu_i_req[0].addr (\cpu_i_req[0].addr [31:2]),
    .\cpu_i_req[0].meta (\cpu_i_req[0].meta [2]),
    .\cpu_d_req[0].addr (\cpu_d_req[0].addr [31:2]),
    .\cpu_d_req[0].meta (\cpu_d_req[0].meta [2]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .\cpu_d_req[0].ben (\cpu_d_req[0].ben [3:0])
);
  neorv32_bus_switch \core_complex_gen[0].neorv32_core_bus_switch_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\ipb.we_0_4 (\ipb.we_0_4 ),
    .\ipb.we_0_5 (\ipb.we_0_5 ),
    .\io_req.stb_4 (\io_req.stb_4 ),
    .n49_14(n49_14),
    .\cpu_d_req[0].rw (\cpu_d_req[0].rw ),
    .xbus_terminate(xbus_terminate),
    .\io_rsp.err (\io_rsp.err ),
    .\ctrl.lsu_req_Z (\ctrl.lsu_req_Z ),
    .misaligned(misaligned),
    .\icache_rsp[0].data_4_4 (\icache_rsp[0].data_4_4 ),
    .\icache_rsp[0].data_4_3 (\icache_rsp[0].data_4_3 ),
    .uflash_err_i(uflash_err_i),
    .pending(pending),
    .\cpu_i_req[0].meta (\cpu_i_req[0].meta [2]),
    .\cpu_d_req[0].meta (\cpu_d_req[0].meta [2]),
    .\cpu_i_req[0].addr (\cpu_i_req[0].addr [20:2]),
    .\cpu_d_req[0].addr (\cpu_d_req[0].addr [20:2]),
    .\cpu_d_req[0].ben (\cpu_d_req[0].ben [3:0]),
    .b_req(b_req),
    .xbus_we_o(xbus_we_o),
    .\icache_rsp[0].err (\icache_rsp[0].err ),
    .state_0_11(state_0_11),
    .state_nxt_1_15(state_nxt_1_15),
    .\icache_rsp[0].err_5 (\icache_rsp[0].err_5 ),
    .state(state_0[1:0]),
    .\io_req.meta (\io_req.meta [2]),
    .xbus_adr_o({xbus_adr_o_0[20:17],xbus_adr_o[16:2]}),
    .xbus_sel_o(xbus_sel_o[3:0])
);
  neorv32_bus_gateway neorv32_bus_gateway_inst (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .pending(pending),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\ipb.we_0_4 (\ipb.we_0_4 ),
    .\ipb.we_0_8 (\ipb.we_0_8 ),
    .\ipb.we_0_9 (\ipb.we_0_9 ),
    .n49_14(n49_14),
    .b_req(b_req),
    .state_nxt_1_15(state_nxt_1_15),
    .state_0_11(state_0_11),
    .\io_rsp.ack (\io_rsp.ack ),
    .wack(wack),
    .n88_17(n88_17),
    .n101_16(n101_16),
    .uflash_dat_i(uflash_dat_i[31:0]),
    .rdata(rdata[15:8]),
    .rden(rden[0]),
    .\io_rsp.data (\io_rsp.data [31:0]),
    .rdata_Z(rdata_Z[7:0]),
    .rdata_17(rdata_0[23:16]),
    .rdata_18(rdata_1[31:24]),
    .\cpu_d_req[0].addr (\cpu_d_req[0].addr [31:12]),
    .\cpu_i_req[0].addr (\cpu_i_req[0].addr [31:13]),
    .xbus_terminate(xbus_terminate),
    .\io_req.stb (\io_req.stb ),
    .n993_9(n993_9),
    .\io_req.stb_3 (\io_req.stb_3 ),
    .\io_req.stb_4 (\io_req.stb_4 ),
    .\icache_rsp[0].data_0_3 (\icache_rsp[0].data_0_3 ),
    .\icache_rsp[0].data_0_4 (\icache_rsp[0].data_0_4 ),
    .\icache_rsp[0].data_1_3 (\icache_rsp[0].data_1_3 ),
    .\icache_rsp[0].data_2_3 (\icache_rsp[0].data_2_3 ),
    .\icache_rsp[0].data_2_4 (\icache_rsp[0].data_2_4 ),
    .\icache_rsp[0].data_3_3 (\icache_rsp[0].data_3_3 ),
    .\icache_rsp[0].data_3_4 (\icache_rsp[0].data_3_4 ),
    .\icache_rsp[0].data_4_3 (\icache_rsp[0].data_4_3 ),
    .\icache_rsp[0].data_4_4 (\icache_rsp[0].data_4_4 ),
    .\icache_rsp[0].data_5_3 (\icache_rsp[0].data_5_3 ),
    .\icache_rsp[0].data_5_4 (\icache_rsp[0].data_5_4 ),
    .\icache_rsp[0].data_6_3 (\icache_rsp[0].data_6_3 ),
    .\icache_rsp[0].data_6_4 (\icache_rsp[0].data_6_4 ),
    .\icache_rsp[0].data_7_4 (\icache_rsp[0].data_7_4 ),
    .\icache_rsp[0].data_10_3 (\icache_rsp[0].data_10_3 ),
    .\icache_rsp[0].data_11_3 (\icache_rsp[0].data_11_3 ),
    .\icache_rsp[0].data_12_3 (\icache_rsp[0].data_12_3 ),
    .\icache_rsp[0].data_12_4 (\icache_rsp[0].data_12_4 ),
    .\icache_rsp[0].data_13_3 (\icache_rsp[0].data_13_3 ),
    .\icache_rsp[0].data_15_3 (\icache_rsp[0].data_15_3 ),
    .\icache_rsp[0].data_15_4 (\icache_rsp[0].data_15_4 ),
    .\icache_rsp[0].data_16_3 (\icache_rsp[0].data_16_3 ),
    .\icache_rsp[0].data_16_4 (\icache_rsp[0].data_16_4 ),
    .\icache_rsp[0].data_17_3 (\icache_rsp[0].data_17_3 ),
    .\icache_rsp[0].data_17_4 (\icache_rsp[0].data_17_4 ),
    .\icache_rsp[0].data_18_3 (\icache_rsp[0].data_18_3 ),
    .\icache_rsp[0].data_18_4 (\icache_rsp[0].data_18_4 ),
    .\icache_rsp[0].data_19_3 (\icache_rsp[0].data_19_3 ),
    .\icache_rsp[0].data_19_4 (\icache_rsp[0].data_19_4 ),
    .\icache_rsp[0].data_21_3 (\icache_rsp[0].data_21_3 ),
    .\icache_rsp[0].data_21_4 (\icache_rsp[0].data_21_4 ),
    .\icache_rsp[0].data_23_3 (\icache_rsp[0].data_23_3 ),
    .\icache_rsp[0].data_23_4 (\icache_rsp[0].data_23_4 ),
    .\icache_rsp[0].data_25_3 (\icache_rsp[0].data_25_3 ),
    .\icache_rsp[0].data_25_4 (\icache_rsp[0].data_25_4 ),
    .\icache_rsp[0].data_28_3 (\icache_rsp[0].data_28_3 ),
    .\icache_rsp[0].data_28_4 (\icache_rsp[0].data_28_4 ),
    .\icache_rsp[0].data_30_3 (\icache_rsp[0].data_30_3 ),
    .\icache_rsp[0].data_30_4 (\icache_rsp[0].data_30_4 ),
    .\icache_rsp[0].data_31_3 (\icache_rsp[0].data_31_3 ),
    .\icache_rsp[0].data_31_4 (\icache_rsp[0].data_31_4 ),
    .n993_10(n993_10),
    .n993_11(n993_11),
    .\icache_rsp[0].data_4_7 (\icache_rsp[0].data_4_7 ),
    .\icache_rsp[0].data_4_8 (\icache_rsp[0].data_4_8 ),
    .\icache_rsp[0].data_15_5 (\icache_rsp[0].data_15_5 ),
    .\io_req.stb_7 (\io_req.stb_7 ),
    .\icache_rsp[0].data_15_7 (\icache_rsp[0].data_15_7 ),
    .\icache_rsp[0].data_9_7 (\icache_rsp[0].data_9_7 ),
    .\icache_rsp[0].data_9_9 (\icache_rsp[0].data_9_9 ),
    .\icache_rsp[0].data_7_8 (\icache_rsp[0].data_7_8 ),
    .\icache_rsp[0].data (\icache_rsp[0].data [31:0])
);
  neorv32_dmem \memory_system.neorv32_dmem_enabled.neorv32_dmem_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\io_req.stb_4 (\io_req.stb_4 ),
    .n993_11(n993_11),
    .n993_10(n993_10),
    .xbus_we_o(xbus_we_o),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\cpu_d_req[0].rw (\cpu_d_req[0].rw ),
    .\cpu_d_req[0].ben (\cpu_d_req[0].ben [3:0]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .xbus_adr_o(xbus_adr_o[12:2]),
    .wack(wack),
    .rden(rden[0]),
    .rdata_Z(rdata_Z[7:0]),
    .rdata(rdata[15:8]),
    .rdata_19(rdata_0[23:16]),
    .rdata_20(rdata_1[31:24])
);
  neorv32_xbus \memory_system.neorv32_xbus_enabled.neorv32_xbus_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .xbus_terminate(xbus_terminate),
    .\icache_rsp[0].data_6_3 (\icache_rsp[0].data_6_3 ),
    .uflash_err_i(uflash_err_i),
    .n993_10(n993_10),
    .n993_11(n993_11),
    .\io_req.stb_3 (\io_req.stb_3 ),
    .\io_req.stb_4 (\io_req.stb_4 ),
    .state(state[0]),
    .pending(pending),
    .pending_9(pending_9),
    .n251_7(n251_7)
);
  neorv32_bus_io_switch \io_system.neorv32_bus_io_switch_inst  (
    .rdata_0_14(rdata_0_14),
    .\iodev_rsp[0].ack (\iodev_rsp[0].ack ),
    .rdata_1_11(rdata_1_11),
    .rdata_2_11(rdata_2_11),
    .rdata_3_11(rdata_3_11),
    .rdata_4_11(rdata_4_11),
    .rdata_5_11(rdata_5_11),
    .rdata_6_11(rdata_6_11),
    .rdata_7_11(rdata_7_11),
    .\iodev_rsp[1].data_8_16 (\iodev_rsp[1].data_8_16 ),
    .rstn_ext(rstn_ext),
    .rdata_9_11(rdata_9_11),
    .rdata_10_11(rdata_10_11),
    .rdata_11_11(rdata_11_11),
    .rdata_12_11(rdata_12_11),
    .rdata_13_11(rdata_13_11),
    .rdata_14_11(rdata_14_11),
    .rdata_15_11(rdata_15_11),
    .rdata_16_11(rdata_16_11),
    .rdata_17_11(rdata_17_11),
    .rdata_18_11(rdata_18_11),
    .rdata_19_11(rdata_19_11),
    .rdata_20_11(rdata_20_11),
    .rdata_21_11(rdata_21_11),
    .rdata_22_11(rdata_22_11),
    .rdata_23_11(rdata_23_11),
    .rdata_24_11(rdata_24_11),
    .rdata_25_11(rdata_25_11),
    .rdata_26_11(rdata_26_11),
    .rdata_27_11(rdata_27_11),
    .rdata_28_11(rdata_28_11),
    .rdata_29_11(rdata_29_11),
    .rdata_30_11(rdata_30_11),
    .rdata_31_11(rdata_31_11),
    .\iodev_rsp[12].ack (\iodev_rsp[12].ack ),
    .accen_4(accen_4),
    .\iodev_rsp[1].data_8_5 (\iodev_rsp[1].data_8_5 ),
    .\iodev_rsp[1].data_8_6 (\iodev_rsp[1].data_8_6 ),
    .rdata_8_11(rdata_8_11),
    .\iodev_rsp[11].ack (\iodev_rsp[11].ack ),
    .\iodev_rsp[4].ack (\iodev_rsp[4].ack ),
    .\iodev_rsp[2].ack (\iodev_rsp[2].ack ),
    .\iodev_rsp[1].ack (\iodev_rsp[1].ack ),
    .\iodev_rsp[1].data_8_7 (\iodev_rsp[1].data_8_7 ),
    .\iodev_rsp[1].data_8_12 (\iodev_rsp[1].data_8_12 ),
    .\iodev_rsp[1].data_8_8 (\iodev_rsp[1].data_8_8 ),
    .clk_i_d(clk_i_d),
    .\io_req.stb (\io_req.stb ),
    .n4_6(n4_6),
    .xbus_we_o(xbus_we_o),
    .\iodev_rsp[2].err (\iodev_rsp[2].err ),
    .\iodev_rsp[12].data (\iodev_rsp[12].data [31:0]),
    .\iodev_rsp[11].data_0 (\iodev_rsp[11].data [0]),
    .\iodev_rsp[11].data_1 (\iodev_rsp[11].data [1]),
    .\iodev_rsp[11].data_2 (\iodev_rsp[11].data [2]),
    .\iodev_rsp[11].data_3 (\iodev_rsp[11].data [3]),
    .\iodev_rsp[11].data_4 (\iodev_rsp[11].data [4]),
    .\iodev_rsp[11].data_5 (\iodev_rsp[11].data [5]),
    .\iodev_rsp[11].data_6 (\iodev_rsp[11].data [6]),
    .\iodev_rsp[11].data_7 (\iodev_rsp[11].data [7]),
    .\iodev_rsp[11].data_8 (\iodev_rsp[11].data [8]),
    .\iodev_rsp[11].data_9 (\iodev_rsp[11].data [9]),
    .\iodev_rsp[11].data_10 (\iodev_rsp[11].data [10]),
    .\iodev_rsp[11].data_11 (\iodev_rsp[11].data [11]),
    .\iodev_rsp[11].data_12 (\iodev_rsp[11].data [12]),
    .\iodev_rsp[11].data_13 (\iodev_rsp[11].data [13]),
    .\iodev_rsp[11].data_14 (\iodev_rsp[11].data [14]),
    .\iodev_rsp[11].data_15 (\iodev_rsp[11].data [15]),
    .\iodev_rsp[11].data_17 (\iodev_rsp[11].data [17]),
    .\iodev_rsp[11].data_19 (\iodev_rsp[11].data [19]),
    .\iodev_rsp[11].data_20 (\iodev_rsp[11].data [20]),
    .\iodev_rsp[11].data_21 (\iodev_rsp[11].data [21]),
    .\iodev_rsp[11].data_22 (\iodev_rsp[11].data [22]),
    .\iodev_rsp[11].data_23 (\iodev_rsp[11].data [23]),
    .\iodev_rsp[11].data_30 (\iodev_rsp[11].data [30]),
    .\iodev_rsp[11].data_31 (\iodev_rsp[11].data [31]),
    .\iodev_rsp[4].data (\iodev_rsp[4].data [5:0]),
    .\iodev_rsp[2].data (\iodev_rsp[2].data [31:0]),
    .\iodev_rsp[1].data_0 (\iodev_rsp[1].data [0]),
    .\iodev_rsp[1].data_1 (\iodev_rsp[1].data [1]),
    .\iodev_rsp[1].data_2 (\iodev_rsp[1].data [2]),
    .\iodev_rsp[1].data_3 (\iodev_rsp[1].data [3]),
    .\iodev_rsp[1].data_4 (\iodev_rsp[1].data [4]),
    .\iodev_rsp[1].data_5 (\iodev_rsp[1].data [5]),
    .\iodev_rsp[1].data_6 (\iodev_rsp[1].data [6]),
    .\iodev_rsp[1].data_7 (\iodev_rsp[1].data [7]),
    .\iodev_rsp[1].data_9 (\iodev_rsp[1].data [9]),
    .\iodev_rsp[1].data_10 (\iodev_rsp[1].data [10]),
    .\iodev_rsp[1].data_11 (\iodev_rsp[1].data [11]),
    .\iodev_rsp[1].data_12 (\iodev_rsp[1].data [12]),
    .\iodev_rsp[1].data_13 (\iodev_rsp[1].data [13]),
    .\iodev_rsp[1].data_14 (\iodev_rsp[1].data [14]),
    .\iodev_rsp[1].data_15 (\iodev_rsp[1].data [15]),
    .\iodev_rsp[1].data_16 (\iodev_rsp[1].data [16]),
    .\iodev_rsp[1].data_17 (\iodev_rsp[1].data [17]),
    .\iodev_rsp[1].data_18 (\iodev_rsp[1].data [18]),
    .\iodev_rsp[1].data_19 (\iodev_rsp[1].data [19]),
    .\iodev_rsp[1].data_20 (\iodev_rsp[1].data [20]),
    .\iodev_rsp[1].data_21 (\iodev_rsp[1].data [21]),
    .\iodev_rsp[1].data_22 (\iodev_rsp[1].data [22]),
    .\iodev_rsp[1].data_23 (\iodev_rsp[1].data [23]),
    .\iodev_rsp[1].data_24 (\iodev_rsp[1].data [24]),
    .\iodev_rsp[1].data_25 (\iodev_rsp[1].data [25]),
    .\iodev_rsp[1].data_26 (\iodev_rsp[1].data [26]),
    .\iodev_rsp[1].data_27 (\iodev_rsp[1].data [27]),
    .\iodev_rsp[1].data_28 (\iodev_rsp[1].data [28]),
    .\iodev_rsp[1].data_29 (\iodev_rsp[1].data [29]),
    .\iodev_rsp[1].data_30 (\iodev_rsp[1].data [30]),
    .\iodev_rsp[1].data_31 (\iodev_rsp[1].data [31]),
    .\io_req.meta (\io_req.meta [2]),
    .xbus_adr_o({xbus_adr_o_0[20:17],xbus_adr_o[16:2]}),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .xbus_sel_o(xbus_sel_o[3:0]),
    .n3984_3(n3984_3),
    .\iodev_req[2].stb (\iodev_req[2].stb ),
    .\iodev_req[11].stb (\iodev_req[11].stb ),
    .\iodev_req[4].stb (\iodev_req[4].stb ),
    .\main_req.stb (\main_req.stb ),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\io_rsp.ack (\io_rsp.ack ),
    .\io_rsp.err (\io_rsp.err ),
    .\iodev_req[1].meta (\iodev_req[1].meta [2]),
    .\main_req.addr (\main_req.addr [20:16]),
    .\iodev_req[12].addr (\iodev_req[12].addr [15:8]),
    .\iodev_req[1].addr (\iodev_req[1].addr [7:2]),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\iodev_req[1].ben (\iodev_req[1].ben [3:0]),
    .\io_rsp.data (\io_rsp.data [31:0])
);
  neorv32_boot_rom \io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .n3984_3(n3984_3),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\main_req.stb (\main_req.stb ),
    .rdata_0_9(rdata_0_9),
    .rdata_1_9(rdata_1_9),
    .rdata_2_9(rdata_2_9),
    .rdata_3_9(rdata_3_9),
    .rdata_4_9(rdata_4_9),
    .rdata_5_9(rdata_5_9),
    .rdata_6_9(rdata_6_9),
    .rdata_7_9(rdata_7_9),
    .rdata_8_9(rdata_8_9),
    .rdata_9_9(rdata_9_9),
    .rdata_10_9(rdata_10_9),
    .rdata_11_9(rdata_11_9),
    .rdata_12_9(rdata_12_9),
    .rdata_13_9(rdata_13_9),
    .rdata_14_9(rdata_14_9),
    .rdata_15_9(rdata_15_9),
    .rdata_16_9(rdata_16_9),
    .rdata_17_9(rdata_17_9),
    .rdata_18_9(rdata_18_9),
    .rdata_19_9(rdata_19_9),
    .rdata_20_9(rdata_20_9),
    .rdata_21_9(rdata_21_9),
    .rdata_22_9(rdata_22_9),
    .rdata_23_9(rdata_23_9),
    .rdata_24_9(rdata_24_9),
    .rdata_25_9(rdata_25_9),
    .rdata_26_9(rdata_26_9),
    .rdata_27_9(rdata_27_9),
    .rdata_28_9(rdata_28_9),
    .rdata_29_9(rdata_29_9),
    .rdata_30_9(rdata_30_9),
    .rdata_31_9(rdata_31_9),
    .\iodev_rsp[0].ack (\iodev_rsp[0].ack ),
    .rdata_0_14(rdata_0_14),
    .rdata_1_11(rdata_1_11),
    .rdata_2_11(rdata_2_11),
    .rdata_3_11(rdata_3_11),
    .rdata_4_11(rdata_4_11),
    .rdata_5_11(rdata_5_11),
    .rdata_6_11(rdata_6_11),
    .rdata_7_11(rdata_7_11),
    .rdata_8_11(rdata_8_11),
    .rdata_9_11(rdata_9_11),
    .rdata_10_11(rdata_10_11),
    .rdata_11_11(rdata_11_11),
    .rdata_12_11(rdata_12_11),
    .rdata_13_11(rdata_13_11),
    .rdata_14_11(rdata_14_11),
    .rdata_15_11(rdata_15_11),
    .rdata_16_11(rdata_16_11),
    .rdata_17_11(rdata_17_11),
    .rdata_18_11(rdata_18_11),
    .rdata_19_11(rdata_19_11),
    .rdata_20_11(rdata_20_11),
    .rdata_21_11(rdata_21_11),
    .rdata_22_11(rdata_22_11),
    .rdata_23_11(rdata_23_11),
    .rdata_24_11(rdata_24_11),
    .rdata_25_11(rdata_25_11),
    .rdata_26_11(rdata_26_11),
    .rdata_27_11(rdata_27_11),
    .rdata_28_11(rdata_28_11),
    .rdata_29_11(rdata_29_11),
    .rdata_30_11(rdata_30_11),
    .rdata_31_11(rdata_31_11)
);
  neorv32_gpio \io_system.neorv32_gpio_enabled.neorv32_gpio_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[4].stb (\iodev_req[4].stb ),
    .\mtimecmp_we[0]_1_4 (\mtimecmp_we[0]_1_4 ),
    .\mtimecmp_we[0]_0_6 (\mtimecmp_we[0]_0_6 ),
    .n1442_10(n1442_10),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\iodev_req[1].data (\iodev_req[1].data [5:0]),
    .\iodev_req[1].addr (\iodev_req[1].addr [4:2]),
    .\iodev_rsp[4].ack (\iodev_rsp[4].ack ),
    .n96_5(n96_5),
    .\iodev_rsp[4].data (\iodev_rsp[4].data [5:0]),
    .gpio_o_d(gpio_o_d[5:0]),
    .firq(firq[8])
);
  neorv32_clint \io_system.neorv32_clint_enabled.neorv32_clint_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .n1446_7(n1446_7),
    .n96_5(n96_5),
    .n1443_9(n1443_9),
    .accen_4(accen_4),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\iodev_req[1].addr (\iodev_req[1].addr [5:2]),
    .\iodev_req[12].addr (\iodev_req[12].addr [15:8]),
    .\main_req.addr_16 (\main_req.addr [16]),
    .\main_req.addr_17 (\main_req.addr [17]),
    .\main_req.addr_19 (\main_req.addr [19]),
    .\iodev_rsp[12].ack (\iodev_rsp[12].ack ),
    .\mtimecmp_we[0]_0_6 (\mtimecmp_we[0]_0_6 ),
    .\mtimecmp_we[0]_1_4 (\mtimecmp_we[0]_1_4 ),
    .msw_irq(msw_irq[0]),
    .\iodev_rsp[12].data (\iodev_rsp[12].data [31:0]),
    .mtime_irq(mtime_irq[0])
);
  neorv32_uart \io_system.neorv32_uart0_enabled.neorv32_uart0_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .uart_rxd_i_d(uart_rxd_i_d),
    .\iodev_req[11].stb (\iodev_req[11].stb ),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\iodev_req[1].data_0 (\iodev_req[1].data [0]),
    .\iodev_req[1].data_1 (\iodev_req[1].data [1]),
    .\iodev_req[1].data_2 (\iodev_req[1].data [2]),
    .\iodev_req[1].data_3 (\iodev_req[1].data [3]),
    .\iodev_req[1].data_4 (\iodev_req[1].data [4]),
    .\iodev_req[1].data_5 (\iodev_req[1].data [5]),
    .\iodev_req[1].data_6 (\iodev_req[1].data [6]),
    .\iodev_req[1].data_7 (\iodev_req[1].data [7]),
    .\iodev_req[1].data_8 (\iodev_req[1].data [8]),
    .\iodev_req[1].data_9 (\iodev_req[1].data [9]),
    .\iodev_req[1].data_10 (\iodev_req[1].data [10]),
    .\iodev_req[1].data_11 (\iodev_req[1].data [11]),
    .\iodev_req[1].data_12 (\iodev_req[1].data [12]),
    .\iodev_req[1].data_13 (\iodev_req[1].data [13]),
    .\iodev_req[1].data_14 (\iodev_req[1].data [14]),
    .\iodev_req[1].data_15 (\iodev_req[1].data [15]),
    .\iodev_req[1].data_20 (\iodev_req[1].data [20]),
    .\iodev_req[1].data_21 (\iodev_req[1].data [21]),
    .\iodev_req[1].data_22 (\iodev_req[1].data [22]),
    .\iodev_req[1].data_23 (\iodev_req[1].data [23]),
    .\iodev_req[1].addr (\iodev_req[1].addr [2]),
    .cnt2_0(cnt2[0]),
    .cnt2_1(cnt2[1]),
    .cnt2_2(cnt2[2]),
    .cnt2_5(cnt2[5]),
    .cnt2_6(cnt2[6]),
    .cnt2_9(cnt2[9]),
    .cnt2_10(cnt2[10]),
    .cnt2_11(cnt2[11]),
    .cnt_0(cnt[0]),
    .cnt_1(cnt[1]),
    .cnt_2(cnt[2]),
    .cnt_5(cnt[5]),
    .cnt_6(cnt[6]),
    .cnt_9(cnt[9]),
    .cnt_10(cnt[10]),
    .cnt_11(cnt[11]),
    .\iodev_rsp[11].ack (\iodev_rsp[11].ack ),
    .uart_txd_o_d(uart_txd_o_d),
    .\iodev_rsp[11].data_0 (\iodev_rsp[11].data [0]),
    .\iodev_rsp[11].data_1 (\iodev_rsp[11].data [1]),
    .\iodev_rsp[11].data_2 (\iodev_rsp[11].data [2]),
    .\iodev_rsp[11].data_3 (\iodev_rsp[11].data [3]),
    .\iodev_rsp[11].data_4 (\iodev_rsp[11].data [4]),
    .\iodev_rsp[11].data_5 (\iodev_rsp[11].data [5]),
    .\iodev_rsp[11].data_6 (\iodev_rsp[11].data [6]),
    .\iodev_rsp[11].data_7 (\iodev_rsp[11].data [7]),
    .\iodev_rsp[11].data_8 (\iodev_rsp[11].data [8]),
    .\iodev_rsp[11].data_9 (\iodev_rsp[11].data [9]),
    .\iodev_rsp[11].data_10 (\iodev_rsp[11].data [10]),
    .\iodev_rsp[11].data_11 (\iodev_rsp[11].data [11]),
    .\iodev_rsp[11].data_12 (\iodev_rsp[11].data [12]),
    .\iodev_rsp[11].data_13 (\iodev_rsp[11].data [13]),
    .\iodev_rsp[11].data_14 (\iodev_rsp[11].data [14]),
    .\iodev_rsp[11].data_15 (\iodev_rsp[11].data [15]),
    .\iodev_rsp[11].data_17 (\iodev_rsp[11].data [17]),
    .\iodev_rsp[11].data_19 (\iodev_rsp[11].data [19]),
    .\iodev_rsp[11].data_20 (\iodev_rsp[11].data [20]),
    .\iodev_rsp[11].data_21 (\iodev_rsp[11].data [21]),
    .\iodev_rsp[11].data_22 (\iodev_rsp[11].data [22]),
    .\iodev_rsp[11].data_23 (\iodev_rsp[11].data [23]),
    .\iodev_rsp[11].data_30 (\iodev_rsp[11].data [30]),
    .\iodev_rsp[11].data_31 (\iodev_rsp[11].data [31]),
    .firq(firq_0[1])
);
  neorv32_sysinfo \io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst  (
    .clk_i_d(clk_i_d),
    .n4_6(n4_6),
    .\iodev_req[2].stb (\iodev_req[2].stb ),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\iodev_req[1].addr (\iodev_req[1].addr [3:2]),
    .\iodev_rsp[2].ack (\iodev_rsp[2].ack ),
    .\iodev_rsp[2].err (\iodev_rsp[2].err ),
    .n8_4(n8_4),
    .\iodev_rsp[2].data (\iodev_rsp[2].data [31:0])
);
  neorv32_debug_dtm \neorv32_ocd_enabled.neorv32_debug_dtm_inst  (
    .clk_i_d(clk_i_d),
    .jtag_tck_i_d(jtag_tck_i_d),
    .jtag_tdi_i_d(jtag_tdi_i_d),
    .jtag_tms_i_d(jtag_tms_i_d),
    .\dmi_rsp.ack (\dmi_rsp.ack ),
    .rstn_ext(rstn_ext),
    .\dmi_rsp.data (\dmi_rsp.data [31:0]),
    .jtag_tdo_o_d(jtag_tdo_o_d),
    .n171_6(n171_6),
    .\dmi_req.op (\dmi_req.op [1:0]),
    .\dmi_req.addr (\dmi_req.addr [6:0]),
    .\dmi_req.data (\dmi_req.data [31:0])
);
  neorv32_debug_dm \neorv32_ocd_enabled.neorv32_debug_dm_inst  (
    .clk_i_d(clk_i_d),
    .n171_6(n171_6),
    .\iodev_req[1].rw (\iodev_req[1].rw ),
    .\debug_ctrl.trig_halt_5 (\debug_ctrl.trig_halt_5 ),
    .n8_4(n8_4),
    .\main_req.stb (\main_req.stb ),
    .\dmi_req.data (\dmi_req.data [31:0]),
    .\iodev_req[1].addr (\iodev_req[1].addr [7:2]),
    .\iodev_req[12].addr (\iodev_req[12].addr [11:8]),
    .\dmi_req.addr (\dmi_req.addr [6:0]),
    .\dmi_req.op (\dmi_req.op [1:0]),
    .\iodev_req[1].data (\iodev_req[1].data [31:0]),
    .\iodev_req[1].ben (\iodev_req[1].ben [3:0]),
    .\main_req.addr (\main_req.addr [20:16]),
    .\iodev_req[1].meta (\iodev_req[1].meta [2]),
    .\dm_reg.dmactive (\dm_reg.dmactive ),
    .\dm_reg.halt_req (\dm_reg.halt_req ),
    .\dmi_rsp.ack (\dmi_rsp.ack ),
    .\iodev_rsp[1].ack (\iodev_rsp[1].ack ),
    .\dm_reg.ndmreset (\dm_reg.ndmreset ),
    .\iodev_rsp[1].data_8_5 (\iodev_rsp[1].data_8_5 ),
    .\iodev_rsp[1].data_8_6 (\iodev_rsp[1].data_8_6 ),
    .\iodev_rsp[1].data_8_7 (\iodev_rsp[1].data_8_7 ),
    .\iodev_rsp[1].data_8_8 (\iodev_rsp[1].data_8_8 ),
    .\iodev_rsp[1].data_8_12 (\iodev_rsp[1].data_8_12 ),
    .rdata_0_9(rdata_0_9),
    .rdata_1_9(rdata_1_9),
    .rdata_2_9(rdata_2_9),
    .rdata_3_9(rdata_3_9),
    .rdata_4_9(rdata_4_9),
    .rdata_5_9(rdata_5_9),
    .rdata_6_9(rdata_6_9),
    .rdata_7_9(rdata_7_9),
    .rdata_8_9(rdata_8_9),
    .rdata_9_9(rdata_9_9),
    .rdata_10_9(rdata_10_9),
    .rdata_11_9(rdata_11_9),
    .rdata_12_9(rdata_12_9),
    .rdata_13_9(rdata_13_9),
    .rdata_14_9(rdata_14_9),
    .rdata_15_9(rdata_15_9),
    .rdata_16_9(rdata_16_9),
    .rdata_17_9(rdata_17_9),
    .rdata_18_9(rdata_18_9),
    .rdata_19_9(rdata_19_9),
    .rdata_20_9(rdata_20_9),
    .rdata_21_9(rdata_21_9),
    .rdata_22_9(rdata_22_9),
    .rdata_23_9(rdata_23_9),
    .rdata_24_9(rdata_24_9),
    .rdata_25_9(rdata_25_9),
    .rdata_26_9(rdata_26_9),
    .rdata_27_9(rdata_27_9),
    .rdata_28_9(rdata_28_9),
    .rdata_29_9(rdata_29_9),
    .rdata_30_9(rdata_30_9),
    .rdata_31_9(rdata_31_9),
    .\iodev_rsp[1].data_8_16 (\iodev_rsp[1].data_8_16 ),
    .accen_4(accen_4),
    .n1446_7(n1446_7),
    .n1443_9(n1443_9),
    .n1442_10(n1442_10),
    .\dm_reg.hartsel (\dm_reg.hartsel [2:0]),
    .\dmi_rsp.data (\dmi_rsp.data [31:0]),
    .\iodev_rsp[1].data_0 (\iodev_rsp[1].data [0]),
    .\iodev_rsp[1].data_1 (\iodev_rsp[1].data [1]),
    .\iodev_rsp[1].data_2 (\iodev_rsp[1].data [2]),
    .\iodev_rsp[1].data_3 (\iodev_rsp[1].data [3]),
    .\iodev_rsp[1].data_4 (\iodev_rsp[1].data [4]),
    .\iodev_rsp[1].data_5 (\iodev_rsp[1].data [5]),
    .\iodev_rsp[1].data_6 (\iodev_rsp[1].data [6]),
    .\iodev_rsp[1].data_7 (\iodev_rsp[1].data [7]),
    .\iodev_rsp[1].data_9 (\iodev_rsp[1].data [9]),
    .\iodev_rsp[1].data_10 (\iodev_rsp[1].data [10]),
    .\iodev_rsp[1].data_11 (\iodev_rsp[1].data [11]),
    .\iodev_rsp[1].data_12 (\iodev_rsp[1].data [12]),
    .\iodev_rsp[1].data_13 (\iodev_rsp[1].data [13]),
    .\iodev_rsp[1].data_14 (\iodev_rsp[1].data [14]),
    .\iodev_rsp[1].data_15 (\iodev_rsp[1].data [15]),
    .\iodev_rsp[1].data_16 (\iodev_rsp[1].data [16]),
    .\iodev_rsp[1].data_17 (\iodev_rsp[1].data [17]),
    .\iodev_rsp[1].data_18 (\iodev_rsp[1].data [18]),
    .\iodev_rsp[1].data_19 (\iodev_rsp[1].data [19]),
    .\iodev_rsp[1].data_20 (\iodev_rsp[1].data [20]),
    .\iodev_rsp[1].data_21 (\iodev_rsp[1].data [21]),
    .\iodev_rsp[1].data_22 (\iodev_rsp[1].data [22]),
    .\iodev_rsp[1].data_23 (\iodev_rsp[1].data [23]),
    .\iodev_rsp[1].data_24 (\iodev_rsp[1].data [24]),
    .\iodev_rsp[1].data_25 (\iodev_rsp[1].data [25]),
    .\iodev_rsp[1].data_26 (\iodev_rsp[1].data [26]),
    .\iodev_rsp[1].data_27 (\iodev_rsp[1].data [27]),
    .\iodev_rsp[1].data_28 (\iodev_rsp[1].data [28]),
    .\iodev_rsp[1].data_29 (\iodev_rsp[1].data [29]),
    .\iodev_rsp[1].data_30 (\iodev_rsp[1].data [30]),
    .\iodev_rsp[1].data_31 (\iodev_rsp[1].data [31])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* neorv32_top */
module neorv32_ProcessorTop_MinimalBoot (
  clk_i,
  rstn_i,
  gpio_o,
  uart_txd_o,
  uart_rxd_i,
  jtag_tck_i,
  jtag_tdi_i,
  jtag_tdo_o,
  jtag_tms_i
)
;
input clk_i;
input rstn_i;
output [5:0] gpio_o;
output uart_txd_o;
input uart_rxd_i;
input jtag_tck_i;
input jtag_tdi_i;
output jtag_tdo_o;
input jtag_tms_i;
wire clk_i_d;
wire rstn_i_d;
wire uart_rxd_i_d;
wire jtag_tck_i_d;
wire jtag_tdi_i_d;
wire jtag_tms_i_d;
wire uflash_err_i;
wire n91_6;
wire xbus_we_o;
wire n993_9;
wire \io_req.stb_4 ;
wire uart_txd_o_d;
wire jtag_tdo_o_d;
wire n251_7;
wire \ipb.we_0_12 ;
wire \cpu_d_req[0].rw ;
wire [0:0] state;
wire [31:0] uflash_dat_i;
wire [16:2] xbus_adr_o;
wire [5:0] gpio_o_d;
wire [31:0] xbus_dat_o;
wire [3:0] \cpu_d_req[0].ben ;
wire VCC;
wire GND;
  IBUF clk_i_ibuf (
    .O(clk_i_d),
    .I(clk_i) 
);
  IBUF rstn_i_ibuf (
    .O(rstn_i_d),
    .I(rstn_i) 
);
  IBUF uart_rxd_i_ibuf (
    .O(uart_rxd_i_d),
    .I(uart_rxd_i) 
);
  IBUF jtag_tck_i_ibuf (
    .O(jtag_tck_i_d),
    .I(jtag_tck_i) 
);
  IBUF jtag_tdi_i_ibuf (
    .O(jtag_tdi_i_d),
    .I(jtag_tdi_i) 
);
  IBUF jtag_tms_i_ibuf (
    .O(jtag_tms_i_d),
    .I(jtag_tms_i) 
);
  OBUF gpio_o_0_obuf (
    .O(gpio_o[0]),
    .I(gpio_o_d[0]) 
);
  OBUF gpio_o_1_obuf (
    .O(gpio_o[1]),
    .I(gpio_o_d[1]) 
);
  OBUF gpio_o_2_obuf (
    .O(gpio_o[2]),
    .I(gpio_o_d[2]) 
);
  OBUF gpio_o_3_obuf (
    .O(gpio_o[3]),
    .I(gpio_o_d[3]) 
);
  OBUF gpio_o_4_obuf (
    .O(gpio_o[4]),
    .I(gpio_o_d[4]) 
);
  OBUF gpio_o_5_obuf (
    .O(gpio_o[5]),
    .I(gpio_o_d[5]) 
);
  OBUF uart_txd_o_obuf (
    .O(uart_txd_o),
    .I(uart_txd_o_d) 
);
  OBUF jtag_tdo_o_obuf (
    .O(jtag_tdo_o),
    .I(jtag_tdo_o_d) 
);
  uflash uflash_inst (
    .clk_i_d(clk_i_d),
    .n993_9(n993_9),
    .n251_7(n251_7),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\cpu_d_req[0].rw (\cpu_d_req[0].rw ),
    .\io_req.stb_4 (\io_req.stb_4 ),
    .xbus_we_o(xbus_we_o),
    .rstn_i_d(rstn_i_d),
    .\cpu_d_req[0].ben (\cpu_d_req[0].ben [3:0]),
    .xbus_adr_o(xbus_adr_o[16:2]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .uflash_err_i(uflash_err_i),
    .n91_6(n91_6),
    .state(state[0]),
    .uflash_dat_i(uflash_dat_i[31:0])
);
  neorv32_top neorv32_inst (
    .clk_i_d(clk_i_d),
    .n91_6(n91_6),
    .uflash_err_i(uflash_err_i),
    .uart_rxd_i_d(uart_rxd_i_d),
    .jtag_tck_i_d(jtag_tck_i_d),
    .jtag_tdi_i_d(jtag_tdi_i_d),
    .jtag_tms_i_d(jtag_tms_i_d),
    .uflash_dat_i(uflash_dat_i[31:0]),
    .state(state[0]),
    .xbus_we_o(xbus_we_o),
    .n993_9(n993_9),
    .\io_req.stb_4 (\io_req.stb_4 ),
    .uart_txd_o_d(uart_txd_o_d),
    .jtag_tdo_o_d(jtag_tdo_o_d),
    .n251_7(n251_7),
    .\ipb.we_0_12 (\ipb.we_0_12 ),
    .\cpu_d_req[0].rw (\cpu_d_req[0].rw ),
    .xbus_adr_o(xbus_adr_o[16:2]),
    .gpio_o_d(gpio_o_d[5:0]),
    .xbus_dat_o(xbus_dat_o[31:0]),
    .\cpu_d_req[0].ben (\cpu_d_req[0].ben [3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* neorv32_ProcessorTop_MinimalBoot */
