* Z:\mnt\design.r\spice\examples\ADP7102-3.3.asc
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 16
R1 OUT N001 100k
? Missing component
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
