Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  4 21:40:16 2022
| Host         : LAPTOP-KKO1E8G8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal               |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | stopwatch_seconds/clk_en0/q_reg[0]        | edge_detect/d_ff0/SR[0]                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | stopwatch_seconds/clk_en0/E[0]            | edge_detect/d_ff0/SR[0]                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | stopwatch_seconds/clk_en0/s_start_reg[0]  | edge_detect/d_ff0/SR[0]                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | stopwatch_seconds2/clk_en0/s_cnt0         | edge_detect/d_ff1/q_reg_1                            |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | stopwatch_seconds2/clk_en0/E[0]           | edge_detect/d_ff1/q_reg_1                            |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | stopwatch_seconds2/clk_en0/s_start_reg[0] | edge_detect/d_ff1/q_reg_1                            |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                           |                                                      |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | decoder/E[0]                              | BTNC_IBUF                                            |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | decoder2/E[0]                             | BTNC_IBUF                                            |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG |                                           | BTNC_IBUF                                            |                6 |             11 |         1.83 |
|  CLK100MHZ_IBUF_BUFG |                                           | stopwatch_seconds/clk_en0/s_cnt_local[0]_i_1_n_0     |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                           | stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
+----------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


