
Register description
==========================

+--------------------------+---------------------------------+
| Name                     | Description                     |
+--------------------------+---------------------------------+
| `audpdm_top`_            | Clock control register          |
+--------------------------+---------------------------------+
| `audpdm_itf`_            | Interface control register 1    |
+--------------------------+---------------------------------+
| `pdm_adc_0`_             | Filter control register 1       |
+--------------------------+---------------------------------+
| `pdm_adc_1`_             | Filter control register 2       |
+--------------------------+---------------------------------+
| `pdm_dac_0`_             | Interface control register 2    |
+--------------------------+---------------------------------+
| `pdm_pdm_0`_             | pdm control register            |
+--------------------------+---------------------------------+
| `pdm_adc_s0`_            | volume control register         |
+--------------------------+---------------------------------+
| `audadc_ana_cfg1`_       | ADC analog control register 1   |
+--------------------------+---------------------------------+
| `audadc_ana_cfg2`_       | ADC analog control register 2   |
+--------------------------+---------------------------------+
| `audadc_cmd`_            | ADC control register            |
+--------------------------+---------------------------------+
| `audadc_data`_           | measuring mode control register |
+--------------------------+---------------------------------+
| `audadc_rx_fifo_ctrl`_   | fifo control register           |
+--------------------------+---------------------------------+
| `audadc_rx_fifo_status`_ | fifo status register            |
+--------------------------+---------------------------------+
| `audadc_rx_fifo_data`_   | fifo data register              |
+--------------------------+---------------------------------+

audpdm_top
------------
 
**Address：**  0x2000ac00
 
.. figure:: ../../picture/ausolo_audpdm_top.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                  |
    +==========+==============================+========+=============+==============================+
    | 31:4     | RSVD                         |        |             |                              |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 3        | pdm_itf_inv_sel              | r/w    | 1'd0        | invert clk_pdm               |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 2        | adc_itf_inv_sel              | r/w    | 1'd0        | invert clk_adc               |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 1        | RSVD                         |        |             |                              |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 0        | audio_ckg_en                 | r/w    | 1'd0        | enable audio clock generator |
    +----------+------------------------------+--------+-------------+------------------------------+

audpdm_itf
------------
 
**Address：**  0x2000ac04
 
.. figure:: ../../picture/ausolo_audpdm_itf.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                       |
    +==========+==============================+========+=============+===================================+
    | 31       | RSVD                         |        |             |                                   |
    +----------+------------------------------+--------+-------------+-----------------------------------+
    | 30       | adc_itf_en                   | r/w    | 1'd0        | enable adc to audio dma interface |
    +----------+------------------------------+--------+-------------+-----------------------------------+
    | 29:1     | RSVD                         |        |             |                                   |
    +----------+------------------------------+--------+-------------+-----------------------------------+
    | 0        | adc_0_en                     | r/w    | 1'd0        | enable adc                        |
    +----------+------------------------------+--------+-------------+-----------------------------------+

pdm_adc_0
-----------
 
**Address：**  0x2000ac08
 
.. figure:: ../../picture/ausolo_pdm_adc_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------+
    | Bit      | Name                         |Type    | Reset       | Description  |
    +==========+==============================+========+=============+==============+
    | 31:1     | RSVD                         |        |             |              |
    +----------+------------------------------+--------+-------------+--------------+
    | 0        | adc_0_fir_mode               | r/w    | 1'd0        | adc fir mode |
    +----------+------------------------------+--------+-------------+--------------+

pdm_adc_1
-----------
 
**Address：**  0x2000ac0c
 
.. figure:: ../../picture/ausolo_pdm_adc_1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                     |
    +==========+==============================+========+=============+=================================+
    | 31:10    | RSVD                         |        |             |                                 |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 9        | adc_0_k2_en                  | r/w    | 1'd0        | adc ch0 hpf parameter k2 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 8:5      | adc_0_k2                     | r/w    | 4'd13       | adc ch0 hpf parameter k2        |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 4        | adc_0_k1_en                  | r/w    | 1'd1        | adc ch0 hpf parameter k1 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 3:0      | adc_0_k1                     | r/w    | 4'd8        | adc ch0 hpf parameter k1        |
    +----------+------------------------------+--------+-------------+---------------------------------+

pdm_dac_0
-----------
 
**Address：**  0x2000ac10
 
.. figure:: ../../picture/ausolo_pdm_dac_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------+
    | Bit      | Name                         |Type    | Reset       | Description            |
    +==========+==============================+========+=============+========================+
    | 31:13    | RSVD                         |        |             |                        |
    +----------+------------------------------+--------+-------------+------------------------+
    | 12       | adc_0_src                    | r/w    | 1'd0        | 0:adc mode, 1:pdm mode |
    +----------+------------------------------+--------+-------------+------------------------+
    | 11:10    | RSVD                         |        |             |                        |
    +----------+------------------------------+--------+-------------+------------------------+
    | 9:6      | adc_pdm_l                    | r/w    | 4'b1010     | pdm low value          |
    +----------+------------------------------+--------+-------------+------------------------+
    | 5:4      | RSVD                         |        |             |                        |
    +----------+------------------------------+--------+-------------+------------------------+
    | 3:0      | adc_pdm_h                    | r/w    | 4'b0110     | pdm high value         |
    +----------+------------------------------+--------+-------------+------------------------+

pdm_pdm_0
-----------
 
**Address：**  0x2000ac1c
 
.. figure:: ../../picture/ausolo_pdm_pdm_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                             |
    +==========+==============================+========+=============+=========================================+
    | 31:6     | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 5:3      | adc_0_pdm_sel                | r/w    | 3'd0        | adc ch0 source select: 0:pdm_l, 1:pdm_r |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 2:1      | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 0        | pdm_0_en                     | r/w    | 1'd0        | enable pdm                              |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

pdm_adc_s0
------------
 
**Address：**  0x2000ac38
 
.. figure:: ../../picture/ausolo_pdm_adc_s0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                |
    +==========+==============================+========+=============+============================================+
    | 31:9     | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 8:0      | adc_s0_volume                | r/w    | 9'd0        | volume s9.1, -95.5dB ~ +18dB in 0.5dB step |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

audadc_ana_cfg1
-----------------
 
**Address：**  0x2000ac60
 
.. figure:: ../../picture/ausolo_audadc_ana_cfg1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                               |
    +==========+==============================+========+=============+===========================================================================================================================================================================+
    | 31:30    | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 29       | audadc_sel_edge              | r/w    | 1'h0        | ADC output data clock edge                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 0 = falling edge sent, rising edge recieve                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 1 = rising edge sent, falling edge recieve                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 28       | audadc_ckb_en                | r/w    | 1'h0        | AUDADC clock phase control                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 0 = 0°        1 = 180°                                                                                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 27:25    | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 24       | audadc_pga_lp_en             | r/w    | 1'h0        | PGA lowpower funciton                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | reversed, not realized in circuit                                                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 23:22    | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 21:20    | audadc_ictrl_pga_mic         | r/w    | 2'h1        | PGA_OPMIC bias current control                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 00 = 4uA          01 = 5uA                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 10 = 6uA          11 = 7uA                                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19:18    | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 17:16    | audadc_ictrl_pga_aaf         | r/w    | 2'h1        | PGA_OPAAF bias current control                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 00 = 4uA          01 = 5uA                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 10 = 6uA          11 = 7uA                                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15:14    | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | audadc_pga_nois_ctrl         | r/w    | 2'h0        | PGA noise control when configured to single-ended                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | not used                                                                                                                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 11:10    | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 9:8      | audadc_pga_rhpas_sel         | r/w    | 2'h0        | PGA high pass filter R control when configured to AC-coupled mode                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 00 = 480kΩ                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 01 = 320kΩ                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 10 = 160kΩ                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 11 =  4kΩ, fast startup                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 7        | RSVD                         |        |             |                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 6:5      | audadc_pga_chop_cfg          | r/w    | 2'h3        | control chopper for opmic&opaaf                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 00 = opmic off & opaaf off                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 01 = opmic off & opaaf on                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 10 = opmic on & opaaf off                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 11 = opmic on & opaaf on                                                                                                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 4        | audadc_pga_chop_en           | r/w    | 1'h1        | PGA chopper control                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 3:1      | audadc_pga_chop_freq         | r/w    | 3'h4        | PGA chopper frequency control @Fs=2048k                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 000 = 8k            001 = 16k                                                                                                                                             |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 010 = 32k          011 = 64k                                                                                                                                              |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 100 = 128k       101 = 256k                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 110 = 512k       111 = 1024k                                                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | audadc_pga_chop_cksel        | r/w    | 1'h0        | PGA chopper clock source selection                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | 0 = adc clock        1 = synchronized clock from SDM                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                           +
    |          |                              |        |             | not used                                                                                                                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

audadc_ana_cfg2
-----------------
 
**Address：**  0x2000ac64
 
.. figure:: ../../picture/ausolo_audadc_ana_cfg2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                       |
    +==========+==============================+========+=============+===================================================================================================================================================================================================+
    | 31:30    | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 29:28    | audadc_reserved              | r/w    | 2'h0        | AUDADC reserved register                                                                                                                                                                          |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 27:25    | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 24       | audadc_sdm_lp_en             | r/w    | 1'h0        | SDM lowpower funciton                                                                                                                                                                             |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 0 = disable                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 1 = enable, 0.6 of disable                                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 23:22    | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 21:20    | audadc_ictrl_adc             | r/w    | 2'h1        | SDM bias current control                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 00 = 4uA          01 = 5uA                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 10 = 6uA          11 = 7uA                                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19       | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 18:16    | audadc_nctrl_adc1            | r/w    | 3'h3        | op number control for first integrator in SDM                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 000 = 1(12uA)          001 = 2(24uA)                                                                                                                                                              |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 010 = 3(36uA)          011 = 4(48uA)                                                                                                                                                              |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 100 = 5(60uA)          101 = 5(60uA)                                                                                                                                                              |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 110 = 5(60uA)          111 = 5(60uA)                                                                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15:14    | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | audadc_nctrl_adc2            | r/w    | 2'h1        | op number control for second integrator in SDM                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 00 = 1(12uA)          01 = 2(24uA)                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 10 = 3(36uA)          11 = 3(36uA)                                                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 11:9     | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 8        | audadc_dem_en                | r/w    | 1'h1        | dem function control                                                                                                                                                                              |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 7:6      | RSVD                         |        |             |                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 5:4      | audadc_quan_gain             | r/w    | 2'h1        | quantizer gain control for SDM                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 00 = Vref/14          01 = Vref/12                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 10 = Vref/10          11 = Vref/8                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 3        | audadc_dither_ena            | r/w    | 1'h1        | dither control                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 2:1      | audadc_dither_sel            | r/w    | 2'h2        | dither level control for SDM                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 00 = 0                      01 = LSB*1/15                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 10 =  LSB*2/15      11 =  LSB*3/15                                                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | audadc_dither_order          | r/w    | 1'h0        | dither order control for SDM                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                   +
    |          |                              |        |             | 0 = 0 order        1 = 1 order                                                                                                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

audadc_cmd
------------
 
**Address：**  0x2000ac68
 
.. figure:: ../../picture/ausolo_audadc_cmd.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                                                                                                                                                                                           |
    +==========+==============================+========+=============+=======================================================================================================================================================================================================================================================================================================================================================================+
    | 31       | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 30       | audadc_pga_pu                | r/w    | 1'h0        | PGA related circuit enable                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 29       | audadc_sdm_pu                | r/w    | 1'h0        | SDM related circuit enable                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 28       | audadc_conv                  | r/w    | 1'h0        | SDM conversion start singal                                                                                                                                                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = remain resetting status        1 = start conversion                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | both analog intetrator and measuring digitial decimation filter will be reset when                                                                                                                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | audadc_conv configured to low. Measuring digital decimation filter need to reset                                                                                                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | to same initial condition because it's feedback configuration for FIR. Audio filter                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | dont need this resetting.                                                                                                                                                                                                                                                                                                                                             |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 27:26    | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 25:24    | audadc_channel_en            | r/w    | 2'h0        | channel mux switch enable or disable                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | MSB controls Positive channel, LSB controls Negative channel                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = disable, look into each channel will see high impedance                                                                                                                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1 = enable, one of eight channel will be choose                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 23       | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 22:20    | audadc_channel_selp          | r/w    | 3'h0        | Positive channel selection, connected to PGA positive terminal                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 000 = AIN0          001 = AIN1                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 010 = AIN2          011 = AIN3                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 100 = AIN4          101 = AIN5                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 110 = AIN6          111 = AIN7                                                                                                                                                                                                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19       | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 18:16    | audadc_channel_seln          | r/w    | 3'h0        | Negative channel selection, connected to PGA negative terminal                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 000 = AIN0          001 = AIN1                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 010 = AIN2          011 = AIN3                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 100 = AIN4          101 = AIN5                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 110 = AIN6          111 = AIN7                                                                                                                                                                                                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15:14    | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | audadc_pga_mode              | r/w    | 2'h0        | PGA mode configuration                                                                                                                                                                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 00: AC-Coupled & differential-ended, Audio application                                                                                                                                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 01: AC-Coupled & single-ended, Audio application                                                                                                                                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 10: DC-Coupled & differential-ended, Measuring application                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 11: DC-Coupled & single-ended, Measuring application(may not used)                                                                                                                                                                                                                                                                                                    |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 11:8     | audadc_pga_gain              | r/w    | 4'h0        | PGA Gain control                                                                                                                                                                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0000 = 6dB         0001 = 6dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0010 = 6dB         0011 = 9dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0100 = 12dB       0101 = 15dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0110 = 18dB       0111 = 21dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1000 = 24dB       1001 = 27dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1010 = 30dB       1011 = 33dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1100 = 36dB       1101 = 39dB                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1110 = 42dB       1111 = 42dB                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 7        | audadc_audio_filter_en       | r/w    | 1'h0        | audio mode enable, audio filter is on when set to high                                                                                                                                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 6        | audadc_audio_osr_sel         | r/w    | 1'h0        | audio osr configuration                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = 128               1 = 64                                                                                                                                                                                                                                                                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 5        | audadc_meas_filter_en        | r/w    | 1'h0        | measuring mode enable, measuring filter is on when set to high                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = disable        1 = enable                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 4        | audadc_meas_filter_type      | r/w    | 1'h0        | digital dicimation filter selection when in measuring mode                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0 = SINC3        1 = Low-Latency                                                                                                                                                                                                                                                                                                                                      |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 3:0      | audadc_meas_odr_sel          | r/w    | 4'h3        | audadc ouput data rate selection when configured to measuring mode                                                                                                                                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0000 = 2.5SPS          0001 = 5SPS                                                                                                                                                                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0010 = 10SPS           0011 = 20SPS                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0100 = 25SPS           0101 = 50SPS                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0110 = 100SPS         0111 = 200SPS                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1000 = 400SPS         1001 = 800SPS                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1010 = 1000SPS       1011 = 2000SPS                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1100 = 4000SPS       1101 = 4000SPS                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1110 = 4000SPS       1111 = 4000SPS                                                                                                                                                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

audadc_data
-------------
 
**Address：**  0x2000ac6c
 
.. figure:: ../../picture/ausolo_audadc_data.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                        |
    +==========+==============================+========+=============+====================================================================================================================+
    | 31:30    | RSVD                         |        |             |                                                                                                                    |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------------------------------+
    | 29       | audadc_soft_rst              | r/w    | 1'h0        | don't care                                                                                                         |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------------------------------+
    | 28:25    | RSVD                         |        |             |                                                                                                                    |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------------------------------+
    | 24       | audadc_data_rdy              | r      | 1'h0        | audadc data ready indicator when measuring mode selected, auto reset to 0 after read                               |
    +          +                              +        +             +                                                                                                                    +
    |          |                              |        |             | 0 = not ready       1 = ready                                                                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------------------------------+
    | 23:0     | audadc_raw_data              | r      | 16'h0       | audadc output 16bit data, 2's                                                                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------------------------------+

audadc_rx_fifo_ctrl
---------------------
 
**Address：**  0x2000ac80
 
.. figure:: ../../picture/ausolo_audadc_rx_fifo_ctrl.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
    +==========+==============================+========+=============+=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
    | 31:26    | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 25:24    | rx_data_mode                 | r/w    | 2'b0        | RX_FIFO_DATOUT_MODE.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | RX FIFO DATA Output Mode (Mode 0, 1, 2, 3)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 0: Valid data's MSB is at [31] of RX_FIFO register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 1: Valid data's MSB is at [23] of RX_FIFO register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 2: Valid data's MSB is at [19] of RX_FIFO register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 3: Valid data's MSB is at [15] of RX_FIFO register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Note: Expanding ‘0’ at LSB of RX FIFO register (data invalid region)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             |            Expanding sign bit at MSB of RX FIFO register (data invalid region)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | For 24-bit received audio sample resolution:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 0: RXDATA[31:0] = {FIFO_O[23:0], 8’h0}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 1: RXDATA[31:0] = {8{FIFO_O[23]}, FIFO_O[23:0]}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 2: RXDATA[31:0] = {12{FIFO_O[23]}, FIFO_O[23:4]}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 3: RXDATA[31:0] = {16{FIFO_O[23]}, FIFO_O[23:8]}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | For 20-bit received audio sample resolution:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 0: RXDATA[31:0] = {FIFO_O[23:4], 12’h0}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 1: RXDATA[31:0] = {8{FIFO_O[23]}, FIFO_O[23:4], 4’h0}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 2: RXDATA[31:0] = {12{FIFO_O[23]}, FIFO_O[23:4]}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 3: RXDATA[31:0] = {16{FIFO_O[23]}, FIFO_O[23:8]}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | For 16-bit received audio sample resolution:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 0: RXDATA[31:0] = {FIFO_O[23:8], 16’h0}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 1: RXDATA[31:0] = {8{FIFO_O[23]}, FIFO_O[23:8], 8’h0}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 2: RXDATA[31:0] = {12{FIFO_O[23]}, FIFO_O[23:8], 4'h0}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Mode 3: RXDATA[31:0] = {16{FIFO_O[23]}, FIFO_O[23:8]}                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 23:20    | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19:16    | rx_trg_level                 | r/w    | 4'd3        | RX_FIFO_TRG_LEVEL.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | RX FIFO Trigger Level (RXTL[3:0])                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Interrupt and DMA request trigger level for RX FIFO Data Available condition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | IRQ/DRQ Generated when WLEVEL > RXTL[3:0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Notes:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | WLEVEL represents the number of valid samples in the RX FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15:14    | rx_drq_cnt                   | r/w    | 2'b0        | RX_DRQ_CLR_CNT.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | When RX FIFO available data less than or equal N, DRQ Request will be de-asserted. N is defined here:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 00: IRQ/DRQ de-asserted when WLEVEL <= RXTL[3:0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 01: IRQ/DRQ de-asserted when WLEVEL < 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 10: IRQ/DRQ de-asserted when WLEVEL < 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 11: IRQ/DRQ de-asserted when WLEVEL < 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | WLEVEL represents the number of valid samples in the RX FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:9     | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 8        | rx_ch_en                     | r/w    | 1'b0        | RX_FIFO_DATIN_SRC.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | RX FIFO Data Input Source Select.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0: Disable 1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Bit8: ADC1 data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 7        | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 6:5      | rx_data_res                  | r/w    | 2'd0        | RX_SAMPLE_BITS.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Receiving Audio Sample Resolution                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0: 16 bits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1: 20 bits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 2: 24 bits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 3: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 4        | rx_drq_en                    | r/w    | 1'b0        | ADC_DRQ_EN.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | ADC FIFO Data Available DRQ Enable.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0: Disable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 3        | rxa_int_en                   | r/w    | 1'b0        | ADC_IRQ_EN.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | ADC FIFO Data Available IRQ Enable.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0: Disable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 2        | rxu_int_en                   | r/w    | 1'b0        | ADC_UNDERRUN_IRQ_EN.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | ADC FIFO Under Run IRQ Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0: Disable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 1        | rxo_int_en                   | r/w    | 1'b0        | ADC_OVERRUN_IRQ_EN.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | ADC FIFO Over Run IRQ Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 0: Disable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | 1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | rx_fifo_flush                | w1c    | 1'b0        | ADC_FIFO_FLUSH.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | ADC FIFO Flush.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       +
    |          |                              |        |             | Write ‘1’ to flush TX FIFO, self clear to ‘0’.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

audadc_rx_fifo_status
-----------------------
 
**Address：**  0x2000ac84
 
.. figure:: ../../picture/ausolo_audadc_rx_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                     |
    +==========+==============================+========+=============+=================================================================================================================================================+
    | 31:25    | RSVD                         |        |             |                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 24       | rxa                          | r      | 1'b0        | RXA.                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | RX FIFO Available                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 0: No available data in RX FIFO                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 1: More than one sample in RX FIFO (>= 1 word)                                                                                                  |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 23:20    | RSVD                         |        |             |                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19:16    | rxa_cnt                      | r      | 4'h0        | RXA_CNT.                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | RX FIFO Available Sample Word Counter                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15:5     | RSVD                         |        |             |                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 4        | rxa_int                      | r      | 1'b0        | RXA_INT.                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | RX FIFO Data Available Pending Interrupt                                                                                                        |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 0: No Pending IRQ                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 1: Data Available Pending IRQ                                                                                                                   |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | Automatic clear if interrupt condition fails.                                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 3        | RSVD                         |        |             |                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 2        | rxu_int                      | r      | 1'b0        | RXU_INT.                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | RX FIFO Underrun Pending Interrupt                                                                                                              |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 0: No Pending IRQ                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 1: FIFO Underrun Pending IRQ                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | Write ‘1’ to clear this interrupt                                                                                                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 1        | rxo_int                      | r      | 1'b0        | RXO_INT.                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | RX FIFO Overrun Pending Interrupt                                                                                                               |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 0: No Pending IRQ                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | 1: FIFO Overrun Pending IRQ                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                 +
    |          |                              |        |             | Write ‘1’ to clear this interrupt                                                                                                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | RSVD                         |        |             |                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

audadc_rx_fifo_data
---------------------
 
**Address：**  0x2000ac88
 
.. figure:: ../../picture/ausolo_audadc_rx_fifo_data.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                   |
    +==========+==============================+========+=============+===============================================================================================================================================+
    | 31:0     | rx_data                      | r      | 32'h0       | RX_DATA.                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                               +
    |          |                              |        |             | RX Sample                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                               +
    |          |                              |        |             | Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample.                    |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

