// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_double_div5,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=41.410375,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=122,HLS_SYN_LUT=18895,HLS_VERSION=2018_2}" *)

module operator_double_div5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] p_Repl2_2_reg_806;
wire   [51:0] new_mant_V_fu_310_p1;
wire   [0:0] tmp_1_fu_342_p2;
reg   [0:0] tmp_1_reg_816;
wire   [10:0] p_Repl2_1_fu_374_p3;
reg   [10:0] p_Repl2_1_reg_820;
reg   [2:0] q_chunk_V_ret2_1_i_i_reg_825;
reg   [2:0] q_chunk_V_ret2_2_i_i_reg_830;
reg   [2:0] q_chunk_V_ret2_3_i_i_reg_835;
reg   [2:0] q_chunk_V_ret2_4_i_i_reg_840;
reg   [2:0] q_chunk_V_ret2_5_i_i_reg_845;
reg   [2:0] q_chunk_V_ret2_6_i_i_reg_850;
reg   [2:0] r_V_ret3_6_i_i_reg_855;
reg   [2:0] p_Result_22_7_i_i_reg_860;
reg   [2:0] p_Result_22_8_i_i_reg_865;
reg   [2:0] p_Result_22_9_i_i_reg_870;
reg   [2:0] p_Result_22_i_i_10_reg_875;
reg   [2:0] p_Result_22_10_i_i_reg_880;
reg   [2:0] p_Result_22_11_i_i_reg_885;
reg   [2:0] p_Result_22_12_i_i_reg_890;
reg   [2:0] p_Result_22_13_i_i_reg_895;
reg   [2:0] p_Result_22_14_i_i_reg_900;
reg   [2:0] p_Result_22_15_i_i_reg_905;
wire   [2:0] tmp_9_fu_726_p1;
reg   [2:0] tmp_9_reg_910;
wire   [0:0] tmp_10_fu_730_p1;
reg   [0:0] tmp_10_reg_915;
wire    grp_lut_div5_chunk_fu_153_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_153_d_V;
reg   [2:0] grp_lut_div5_chunk_fu_153_r_in_V;
wire   [2:0] grp_lut_div5_chunk_fu_153_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_153_ap_return_1;
wire    grp_lut_div5_chunk_fu_160_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_160_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_160_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_160_ap_return_1;
wire    grp_lut_div5_chunk_fu_166_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_166_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_166_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_166_ap_return_1;
wire    grp_lut_div5_chunk_fu_172_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_172_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_172_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_172_ap_return_1;
wire    grp_lut_div5_chunk_fu_178_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_178_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_178_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_178_ap_return_1;
wire    grp_lut_div5_chunk_fu_184_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_184_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_184_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_184_ap_return_1;
wire    grp_lut_div5_chunk_fu_190_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_190_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_190_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_190_ap_return_1;
wire    grp_lut_div5_chunk_fu_196_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_196_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_196_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_196_ap_return_1;
wire    call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_ready;
wire   [2:0] call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_return_0;
wire   [2:0] call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_return_1;
wire    call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_ready;
wire   [2:0] call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_return_0;
wire   [2:0] call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_return_1;
wire    call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_ready;
wire   [2:0] call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_return_0;
wire   [2:0] call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_return_1;
wire   [51:0] new_mant_V_1_fu_760_p19;
reg   [51:0] ap_phi_mux_p_Repl2_s_phi_fu_147_p4;
reg   [51:0] p_Repl2_s_reg_144;
wire    ap_CS_fsm_state2;
wire   [2:0] d_chunk_V_fu_544_p1;
wire   [63:0] p_Val2_s_fu_288_p1;
wire   [1:0] tmp_fu_318_p4;
wire   [0:0] icmp_fu_328_p2;
wire   [10:0] new_exp_V_fu_300_p4;
wire   [10:0] shift_V_cast_cast_fu_334_p3;
wire   [0:0] tmp_2_fu_348_p2;
wire   [0:0] tmp_7_fu_368_p2;
wire   [10:0] p_new_exp_V_1_fu_360_p3;
wire   [10:0] new_exp_V_1_fu_354_p2;
wire   [9:0] tmp_8_fu_394_p4;
wire   [0:0] tmp_4_fu_382_p2;
wire   [0:0] tmp_5_fu_388_p2;
wire   [0:0] sel_tmp3_demorgan_fu_422_p2;
wire   [0:0] icmp4_fu_404_p2;
wire   [0:0] sel_tmp3_fu_428_p2;
wire   [0:0] sel_tmp4_fu_434_p2;
wire   [10:0] shift_V_fu_410_p2;
wire   [10:0] shift_V_1_fu_416_p2;
wire   [10:0] shift_V_2_fu_440_p3;
wire   [0:0] sel_tmp7_fu_456_p2;
wire   [0:0] sel_tmp8_fu_462_p2;
wire   [10:0] shift_V_3_fu_448_p3;
wire   [52:0] xf_V_5_cast_fu_314_p1;
wire   [52:0] tmp_3_fu_476_p3;
wire   [52:0] xf_V_1_fu_484_p3;
wire   [10:0] shift_V_4_fu_468_p3;
wire   [52:0] tmp_cast_fu_500_p1;
wire   [52:0] r_V_3_fu_504_p2;
wire   [55:0] p_cast_fu_492_p1;
wire   [55:0] tmp_s_fu_496_p1;
wire   [55:0] r_V_1_cast_fu_510_p1;
wire   [55:0] r_V_4_fu_514_p2;
wire   [55:0] xf_V_3_fu_520_p3;
wire   [55:0] xf_V_fu_528_p2;
wire   [1:0] p_Result_i_i_fu_534_p4;
wire   [63:0] p_Result_s_fu_794_p4;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div5_chunk grp_lut_div5_chunk_fu_153(
    .ap_ready(grp_lut_div5_chunk_fu_153_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_153_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_153_r_in_V),
    .ap_return_0(grp_lut_div5_chunk_fu_153_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_153_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_160(
    .ap_ready(grp_lut_div5_chunk_fu_160_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_160_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_153_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_160_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_160_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_166(
    .ap_ready(grp_lut_div5_chunk_fu_166_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_166_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_160_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_166_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_166_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_172(
    .ap_ready(grp_lut_div5_chunk_fu_172_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_172_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_166_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_172_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_172_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_178(
    .ap_ready(grp_lut_div5_chunk_fu_178_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_178_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_172_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_178_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_178_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_184(
    .ap_ready(grp_lut_div5_chunk_fu_184_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_184_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_178_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_184_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_184_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_190(
    .ap_ready(grp_lut_div5_chunk_fu_190_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_190_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_184_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_190_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_190_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_196(
    .ap_ready(grp_lut_div5_chunk_fu_196_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_196_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_190_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_196_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_196_ap_return_1)
);

lut_div5_chunk call_ret4_14_i_i_lut_div5_chunk_fu_202(
    .ap_ready(call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_ready),
    .d_V(p_Result_22_14_i_i_reg_900),
    .r_in_V(grp_lut_div5_chunk_fu_196_ap_return_1),
    .ap_return_0(call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_return_0),
    .ap_return_1(call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_return_1)
);

lut_div5_chunk call_ret4_15_i_i_lut_div5_chunk_fu_208(
    .ap_ready(call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_ready),
    .d_V(p_Result_22_15_i_i_reg_905),
    .r_in_V(call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_return_1),
    .ap_return_0(call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_return_0),
    .ap_return_1(call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_return_1)
);

lut_div5_chunk call_ret4_16_i_i_lut_div5_chunk_fu_214(
    .ap_ready(call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_ready),
    .d_V(tmp_9_reg_910),
    .r_in_V(call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_return_1),
    .ap_return_0(call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_return_0),
    .ap_return_1(call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_342_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_s_reg_144 <= new_mant_V_fu_310_p1;
    end else if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Repl2_s_reg_144 <= new_mant_V_1_fu_760_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_1_reg_820 <= p_Repl2_1_fu_374_p3;
        p_Repl2_2_reg_806 <= p_Val2_s_fu_288_p1[32'd63];
        tmp_1_reg_816 <= tmp_1_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_22_10_i_i_reg_880 <= {{xf_V_fu_528_p2[20:18]}};
        p_Result_22_11_i_i_reg_885 <= {{xf_V_fu_528_p2[17:15]}};
        p_Result_22_12_i_i_reg_890 <= {{xf_V_fu_528_p2[14:12]}};
        p_Result_22_13_i_i_reg_895 <= {{xf_V_fu_528_p2[11:9]}};
        p_Result_22_14_i_i_reg_900 <= {{xf_V_fu_528_p2[8:6]}};
        p_Result_22_15_i_i_reg_905 <= {{xf_V_fu_528_p2[5:3]}};
        p_Result_22_7_i_i_reg_860 <= {{xf_V_fu_528_p2[32:30]}};
        p_Result_22_8_i_i_reg_865 <= {{xf_V_fu_528_p2[29:27]}};
        p_Result_22_9_i_i_reg_870 <= {{xf_V_fu_528_p2[26:24]}};
        p_Result_22_i_i_10_reg_875 <= {{xf_V_fu_528_p2[23:21]}};
        q_chunk_V_ret2_1_i_i_reg_825 <= grp_lut_div5_chunk_fu_166_ap_return_0;
        q_chunk_V_ret2_2_i_i_reg_830 <= grp_lut_div5_chunk_fu_172_ap_return_0;
        q_chunk_V_ret2_3_i_i_reg_835 <= grp_lut_div5_chunk_fu_178_ap_return_0;
        q_chunk_V_ret2_4_i_i_reg_840 <= grp_lut_div5_chunk_fu_184_ap_return_0;
        q_chunk_V_ret2_5_i_i_reg_845 <= grp_lut_div5_chunk_fu_190_ap_return_0;
        q_chunk_V_ret2_6_i_i_reg_850 <= grp_lut_div5_chunk_fu_196_ap_return_0;
        r_V_ret3_6_i_i_reg_855 <= grp_lut_div5_chunk_fu_196_ap_return_1;
        tmp_10_reg_915 <= tmp_10_fu_730_p1;
        tmp_9_reg_910 <= tmp_9_fu_726_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_147_p4 = new_mant_V_1_fu_760_p19;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_147_p4 = p_Repl2_s_reg_144;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_153_d_V = p_Result_22_7_i_i_reg_860;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_153_d_V = d_chunk_V_fu_544_p1;
    end else begin
        grp_lut_div5_chunk_fu_153_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_153_r_in_V = r_V_ret3_6_i_i_reg_855;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_153_r_in_V = 3'd0;
    end else begin
        grp_lut_div5_chunk_fu_153_r_in_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_160_d_V = p_Result_22_8_i_i_reg_865;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_160_d_V = {{xf_V_fu_528_p2[53:51]}};
    end else begin
        grp_lut_div5_chunk_fu_160_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_166_d_V = p_Result_22_9_i_i_reg_870;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_166_d_V = {{xf_V_fu_528_p2[50:48]}};
    end else begin
        grp_lut_div5_chunk_fu_166_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_172_d_V = p_Result_22_i_i_10_reg_875;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_172_d_V = {{xf_V_fu_528_p2[47:45]}};
    end else begin
        grp_lut_div5_chunk_fu_172_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_178_d_V = p_Result_22_10_i_i_reg_880;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_178_d_V = {{xf_V_fu_528_p2[44:42]}};
    end else begin
        grp_lut_div5_chunk_fu_178_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_184_d_V = p_Result_22_11_i_i_reg_885;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_184_d_V = {{xf_V_fu_528_p2[41:39]}};
    end else begin
        grp_lut_div5_chunk_fu_184_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_190_d_V = p_Result_22_12_i_i_reg_890;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_190_d_V = {{xf_V_fu_528_p2[38:36]}};
    end else begin
        grp_lut_div5_chunk_fu_190_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_816 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_196_d_V = p_Result_22_13_i_i_reg_895;
    end else if (((tmp_1_fu_342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_196_d_V = {{xf_V_fu_528_p2[35:33]}};
    end else begin
        grp_lut_div5_chunk_fu_196_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = p_Result_s_fu_794_p4;

assign d_chunk_V_fu_544_p1 = p_Result_i_i_fu_534_p4;

assign icmp4_fu_404_p2 = ((tmp_8_fu_394_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_328_p2 = ((tmp_fu_318_p4 == 2'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_354_p2 = (new_exp_V_fu_300_p4 - shift_V_cast_cast_fu_334_p3);

assign new_exp_V_fu_300_p4 = {{p_Val2_s_fu_288_p1[62:52]}};

assign new_mant_V_1_fu_760_p19 = {{{{{{{{{{{{{{{{{{tmp_10_reg_915}, {q_chunk_V_ret2_1_i_i_reg_825}}, {q_chunk_V_ret2_2_i_i_reg_830}}, {q_chunk_V_ret2_3_i_i_reg_835}}, {q_chunk_V_ret2_4_i_i_reg_840}}, {q_chunk_V_ret2_5_i_i_reg_845}}, {q_chunk_V_ret2_6_i_i_reg_850}}, {grp_lut_div5_chunk_fu_153_ap_return_0}}, {grp_lut_div5_chunk_fu_160_ap_return_0}}, {grp_lut_div5_chunk_fu_166_ap_return_0}}, {grp_lut_div5_chunk_fu_172_ap_return_0}}, {grp_lut_div5_chunk_fu_178_ap_return_0}}, {grp_lut_div5_chunk_fu_184_ap_return_0}}, {grp_lut_div5_chunk_fu_190_ap_return_0}}, {grp_lut_div5_chunk_fu_196_ap_return_0}}, {call_ret4_14_i_i_lut_div5_chunk_fu_202_ap_return_0}}, {call_ret4_15_i_i_lut_div5_chunk_fu_208_ap_return_0}}, {call_ret4_16_i_i_lut_div5_chunk_fu_214_ap_return_0}};

assign new_mant_V_fu_310_p1 = p_Val2_s_fu_288_p1[51:0];

assign p_Repl2_1_fu_374_p3 = ((tmp_7_fu_368_p2[0:0] === 1'b1) ? p_new_exp_V_1_fu_360_p3 : new_exp_V_1_fu_354_p2);

assign p_Result_i_i_fu_534_p4 = {{xf_V_fu_528_p2[55:54]}};

assign p_Result_s_fu_794_p4 = {{{p_Repl2_2_reg_806}, {p_Repl2_1_reg_820}}, {ap_phi_mux_p_Repl2_s_phi_fu_147_p4}};

assign p_Val2_s_fu_288_p1 = in_r;

assign p_cast_fu_492_p1 = xf_V_1_fu_484_p3;

assign p_new_exp_V_1_fu_360_p3 = ((tmp_1_fu_342_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign r_V_1_cast_fu_510_p1 = r_V_3_fu_504_p2;

assign r_V_3_fu_504_p2 = xf_V_1_fu_484_p3 >> tmp_cast_fu_500_p1;

assign r_V_4_fu_514_p2 = p_cast_fu_492_p1 << tmp_s_fu_496_p1;

assign sel_tmp3_demorgan_fu_422_p2 = (tmp_5_fu_388_p2 | tmp_4_fu_382_p2);

assign sel_tmp3_fu_428_p2 = (sel_tmp3_demorgan_fu_422_p2 ^ 1'd1);

assign sel_tmp4_fu_434_p2 = (sel_tmp3_fu_428_p2 & icmp4_fu_404_p2);

assign sel_tmp7_fu_456_p2 = (tmp_4_fu_382_p2 ^ 1'd1);

assign sel_tmp8_fu_462_p2 = (tmp_5_fu_388_p2 & sel_tmp7_fu_456_p2);

assign shift_V_1_fu_416_p2 = ($signed(11'd2047) + $signed(new_exp_V_fu_300_p4));

assign shift_V_2_fu_440_p3 = ((sel_tmp4_fu_434_p2[0:0] === 1'b1) ? shift_V_fu_410_p2 : shift_V_1_fu_416_p2);

assign shift_V_3_fu_448_p3 = ((tmp_4_fu_382_p2[0:0] === 1'b1) ? 11'd0 : shift_V_2_fu_440_p3);

assign shift_V_4_fu_468_p3 = ((sel_tmp8_fu_462_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_334_p3 : shift_V_3_fu_448_p3);

assign shift_V_cast_cast_fu_334_p3 = ((icmp_fu_328_p2[0:0] === 1'b1) ? 11'd3 : 11'd2);

assign shift_V_fu_410_p2 = (11'd1 - new_exp_V_fu_300_p4);

assign tmp_10_fu_730_p1 = grp_lut_div5_chunk_fu_160_ap_return_0[0:0];

assign tmp_1_fu_342_p2 = ((new_exp_V_fu_300_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_2_fu_348_p2 = ((shift_V_cast_cast_fu_334_p3 > new_exp_V_fu_300_p4) ? 1'b1 : 1'b0);

assign tmp_3_fu_476_p3 = {{1'd1}, {new_mant_V_fu_310_p1}};

assign tmp_4_fu_382_p2 = ((new_exp_V_fu_300_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_388_p2 = ((shift_V_cast_cast_fu_334_p3 < new_exp_V_fu_300_p4) ? 1'b1 : 1'b0);

assign tmp_7_fu_368_p2 = (tmp_2_fu_348_p2 | tmp_1_fu_342_p2);

assign tmp_8_fu_394_p4 = {{p_Val2_s_fu_288_p1[62:53]}};

assign tmp_9_fu_726_p1 = xf_V_fu_528_p2[2:0];

assign tmp_cast_fu_500_p1 = shift_V_4_fu_468_p3;

assign tmp_fu_318_p4 = {{p_Val2_s_fu_288_p1[51:50]}};

assign tmp_s_fu_496_p1 = shift_V_4_fu_468_p3;

assign xf_V_1_fu_484_p3 = ((tmp_4_fu_382_p2[0:0] === 1'b1) ? xf_V_5_cast_fu_314_p1 : tmp_3_fu_476_p3);

assign xf_V_3_fu_520_p3 = ((icmp4_fu_404_p2[0:0] === 1'b1) ? r_V_1_cast_fu_510_p1 : r_V_4_fu_514_p2);

assign xf_V_5_cast_fu_314_p1 = new_mant_V_fu_310_p1;

assign xf_V_fu_528_p2 = (56'd2 + xf_V_3_fu_520_p3);

endmodule //operator_double_div5
