<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: hypermap.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>hypermap.c</h1><a href="../../d7/d2/alpha_2hypermap_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1989  Microsoft Corporation</span>
00004 <span class="comment">Copyright (c) 1992  Digital Equipment Corporation</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">   hypermap.c</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    This module contains the routines which map physical pages into</span>
00013 <span class="comment">    reserved PTEs within hyper space.</span>
00014 <span class="comment"></span>
00015 <span class="comment">    This module is machine dependent.  This version is targetted</span>
00016 <span class="comment">    for ALPHA uses KSEG0 (32bit super-page) to map the pages at their physical</span>
00017 <span class="comment">    addresses.</span>
00018 <span class="comment"></span>
00019 <span class="comment">Author:</span>
00020 <span class="comment"></span>
00021 <span class="comment">    Lou Perazzoli (loup) 5-Apr-1989</span>
00022 <span class="comment">    Joe Notarangelo 23-Apr-1992   ALPHA version from MIPS version</span>
00023 <span class="comment"></span>
00024 <span class="comment">Revision History:</span>
00025 <span class="comment"></span>
00026 <span class="comment">    Chao Chen 21-Aug-1995 Fixed accessing pages above 1 gig problem through</span>
00027 <span class="comment">                          hyperspace.</span>
00028 <span class="comment"></span>
00029 <span class="comment">--*/</span>
00030 
00031 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00032 
00033 
00034 PVOID
<a name="l00035"></a><a class="code" href="../../d7/d2/alpha_2hypermap_8c.html#a0">00035</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a0">MiMapPageInHyperSpace</a> (
00036     IN ULONG PageFrameIndex,
00037     IN PKIRQL OldIrql
00038     )
00039 
00040 <span class="comment">/*++</span>
00041 <span class="comment"></span>
00042 <span class="comment">Routine Description:</span>
00043 <span class="comment"></span>
00044 <span class="comment">    This routine returns the physical address of the page.</span>
00045 <span class="comment"></span>
00046 <span class="comment">    ************************************</span>
00047 <span class="comment">    *                                  *</span>
00048 <span class="comment">    * Returns with a spin lock held!!! *</span>
00049 <span class="comment">    *                                  *</span>
00050 <span class="comment">    ************************************</span>
00051 <span class="comment"></span>
00052 <span class="comment">Arguments:</span>
00053 <span class="comment"></span>
00054 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00055 <span class="comment"></span>
00056 <span class="comment">Return Value:</span>
00057 <span class="comment"></span>
00058 <span class="comment">    Returns the address where the requested page was mapped.</span>
00059 <span class="comment"></span>
00060 <span class="comment">    RETURNS WITH THE HYPERSPACE SPIN LOCK HELD!!!!</span>
00061 <span class="comment"></span>
00062 <span class="comment">    The routine MiUnmapHyperSpaceMap MUST be called to release the lock!!!!</span>
00063 <span class="comment"></span>
00064 <span class="comment">Environment:</span>
00065 <span class="comment"></span>
00066 <span class="comment">    kernel mode.</span>
00067 <span class="comment"></span>
00068 <span class="comment">--*/</span>
00069 
00070 {
00071     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00072     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00073     ULONG offset;
00074 
00075 <span class="preprocessor">#if DBG</span>
00076 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00077         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00078         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00079     }
00080 <span class="preprocessor">#endif //DBG</span>
00081 <span class="preprocessor"></span>
00082     <span class="comment">//</span>
00083     <span class="comment">// If the page is below 1GB physical, then it can be mapped via</span>
00084     <span class="comment">// KSEG0.</span>
00085     <span class="comment">//</span>
00086 
00087     <a class="code" href="../../d4/d8/mi_8h.html#a148">LOCK_HYPERSPACE</a> (OldIrql);
00088 
00089     <span class="keywordflow">if</span> (PageFrameIndex &lt; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a8">MM_PAGES_IN_KSEG0</a>) {
00090         <span class="keywordflow">return</span> (PVOID)(<a class="code" href="../../d6/d7/halmips_8h.html#a443">KSEG0_BASE</a> + (PageFrameIndex &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00091     }
00092 
00093     PointerPte = <a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a>;
00094     <span class="keywordflow">if</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Valid == 1) {
00095 
00096         <span class="comment">//</span>
00097         <span class="comment">// All the reserved PTEs have been used, make</span>
00098         <span class="comment">// them all invalid.</span>
00099         <span class="comment">//</span>
00100 
00101         <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a173">MI_MAKING_MULTIPLE_PTES_INVALID</a> (<a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00102 
00103         RtlZeroMemory (<a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a>,
00104                        (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a65">NUMBER_OF_MAPPING_PTES</a> + 1) * <span class="keyword">sizeof</span>(<a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a>));
00105 
00106         <span class="comment">//</span>
00107         <span class="comment">// Use the page frame number field of the first PTE as an</span>
00108         <span class="comment">// offset into the available mapping PTEs.</span>
00109         <span class="comment">//</span>
00110 
00111         PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a65">NUMBER_OF_MAPPING_PTES</a>;
00112 
00113         <span class="comment">//</span>
00114         <span class="comment">// Flush entire TB only on this processor.</span>
00115         <span class="comment">//</span>
00116 
00117         <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a0">KeFlushEntireTb</a> (<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00118     }
00119 
00120     <span class="comment">//</span>
00121     <span class="comment">// Get offset to first free PTE.</span>
00122     <span class="comment">//</span>
00123 
00124     offset = PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber;
00125 
00126     <span class="comment">//</span>
00127     <span class="comment">// Change offset for next time through.</span>
00128     <span class="comment">//</span>
00129 
00130     PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = offset - 1;
00131 
00132     <span class="comment">//</span>
00133     <span class="comment">// Point to free entry and make it valid.</span>
00134     <span class="comment">//</span>
00135 
00136     PointerPte += offset;
00137     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Valid == 0);
00138 
00139 
00140     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00141     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00142     *PointerPte = TempPte;
00143 
00144     <span class="comment">//</span>
00145     <span class="comment">// Return the VA that map the page.</span>
00146     <span class="comment">//</span>
00147 
00148     <span class="keywordflow">return</span> <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00149 }
00150 
00151 
00152 PVOID
<a name="l00153"></a><a class="code" href="../../d7/d2/alpha_2hypermap_8c.html#a1">00153</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a1">MiMapImageHeaderInHyperSpace</a> (
00154     IN ULONG PageFrameIndex
00155     )
00156 
00157 <span class="comment">/*++</span>
00158 <span class="comment"></span>
00159 <span class="comment">Routine Description:</span>
00160 <span class="comment"></span>
00161 <span class="comment">    The physical address of the specified page is returned.</span>
00162 <span class="comment"></span>
00163 <span class="comment">Arguments:</span>
00164 <span class="comment"></span>
00165 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00166 <span class="comment"></span>
00167 <span class="comment">Return Value:</span>
00168 <span class="comment"></span>
00169 <span class="comment">    Returns the virtual address where the specified physical page was</span>
00170 <span class="comment">    mapped.</span>
00171 <span class="comment"></span>
00172 <span class="comment">Environment:</span>
00173 <span class="comment"></span>
00174 <span class="comment">    Kernel mode.</span>
00175 <span class="comment"></span>
00176 <span class="comment">--*/</span>
00177 
00178 {
00179     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00180     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00181     KIRQL OldIrql;
00182 
00183 <span class="preprocessor">#if DBG</span>
00184 <span class="preprocessor"></span>
00185     <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00186         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00187         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00188     }
00189 
00190 <span class="preprocessor">#endif //DBG</span>
00191 <span class="preprocessor"></span>
00192     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00193 
00194     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00195 
00196     <span class="keywordflow">while</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0) {
00197 
00198         <span class="comment">//</span>
00199         <span class="comment">// If there is no event specified, set one up.</span>
00200         <span class="comment">//</span>
00201 
00202         <span class="keywordflow">if</span> (<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> == (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00203 
00204             <span class="comment">//</span>
00205             <span class="comment">// Set the global event into the field and wait for it.</span>
00206             <span class="comment">//</span>
00207 
00208             <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = &amp;<a class="code" href="../../d4/d8/mi_8h.html#a681">MmImageMappingPteEvent</a>;
00209         }
00210 
00211         <span class="comment">//</span>
00212         <span class="comment">// Release the PFN lock and wait on the event in an</span>
00213         <span class="comment">// atomic operation.</span>
00214         <span class="comment">//</span>
00215 
00216         <a class="code" href="../../d4/d9/ke_8h.html#a28">KeEnterCriticalRegion</a>();
00217         <a class="code" href="../../d4/d8/mi_8h.html#a132">UNLOCK_PFN_AND_THEN_WAIT</a>(OldIrql);
00218 
00219         <a class="code" href="../../d1/d7/wait_8c.html#a4">KeWaitForSingleObject</a>(<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>,
00220                               <a class="code" href="../../d6/d7/halmips_8h.html#a455">Executive</a>,
00221                               <a class="code" href="../../d6/d7/halmips_8h.html#a456">KernelMode</a>,
00222                               <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00223                               (PLARGE_INTEGER)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>);
00224         <a class="code" href="../../d4/d9/ke_8h.html#a29">KeLeaveCriticalRegion</a>();
00225 
00226         <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00227     }
00228 
00229     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long == 0);
00230 
00231     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00232     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00233 
00234     *PointerPte = TempPte;
00235 
00236     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00237 
00238     <span class="keywordflow">return</span> (PVOID)<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00239 }
00240 
00241 
00242 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00243"></a><a class="code" href="../../d4/d8/mi_8h.html#a807">00243</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a2">MiUnmapImageHeaderInHyperSpace</a> (
00244     VOID
00245     )
00246 
00247 <span class="comment">/*++</span>
00248 <span class="comment"></span>
00249 <span class="comment">Routine Description:</span>
00250 <span class="comment"></span>
00251 <span class="comment">    This procedure unmaps the PTE reserved for mapping the image</span>
00252 <span class="comment">    header, flushes the TB, and, if the WaitingForImageMapping field</span>
00253 <span class="comment">    is not NULL, sets the specified event.</span>
00254 <span class="comment"></span>
00255 <span class="comment">    On ALPHA, no action is required as the super-page address of the page</span>
00256 <span class="comment">    was used.</span>
00257 <span class="comment"></span>
00258 <span class="comment">Arguments:</span>
00259 <span class="comment"></span>
00260 <span class="comment">    None.</span>
00261 <span class="comment"></span>
00262 <span class="comment">Return Value:</span>
00263 <span class="comment"></span>
00264 <span class="comment">    None.</span>
00265 <span class="comment"></span>
00266 <span class="comment">Environment:</span>
00267 <span class="comment"></span>
00268 <span class="comment">    Kernel mode.</span>
00269 <span class="comment"></span>
00270 <span class="comment">--*/</span>
00271 
00272 {
00273     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00274     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00275     KIRQL OldIrql;
00276     <a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a> <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>;
00277 
00278     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00279 
00280     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00281 
00282     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00283 
00284     <span class="comment">//</span>
00285     <span class="comment">// Capture the current state of the event field and clear it out.</span>
00286     <span class="comment">//</span>
00287 
00288     <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> = <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>;
00289 
00290     <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00291 
00292     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0);
00293 
00294     <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a2">KeFlushSingleTb</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00295                      (PHARDWARE_PTE)PointerPte, TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard);
00296 
00297     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00298 
00299     <span class="keywordflow">if</span> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> != (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00300 
00301         <span class="comment">//</span>
00302         <span class="comment">// If there was an event specified, set the event.</span>
00303         <span class="comment">//</span>
00304 
00305         <a class="code" href="../../d2/d8/eventobj_8c.html#a5">KePulseEvent</a> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>, 0, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00306     }
00307 
00308     <span class="keywordflow">return</span>;
00309 }
00310 
00311 
00312 PVOID
<a name="l00313"></a><a class="code" href="../../d7/d2/alpha_2hypermap_8c.html#a3">00313</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a3">MiMapPageToZeroInHyperSpace</a> (
00314     IN ULONG PageFrameIndex
00315     )
00316 
00317 <span class="comment">/*++</span>
00318 <span class="comment"></span>
00319 <span class="comment">Routine Description:</span>
00320 <span class="comment"></span>
00321 <span class="comment">    This procedure maps the specified physical page into hyper space</span>
00322 <span class="comment">    and returns the virtual address which maps the page.</span>
00323 <span class="comment"></span>
00324 <span class="comment">    NOTE: it maps it into the same location reserved for fork operations!!</span>
00325 <span class="comment">    This is only to be used by the zeroing page thread.</span>
00326 <span class="comment"></span>
00327 <span class="comment"></span>
00328 <span class="comment">Arguments:</span>
00329 <span class="comment"></span>
00330 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00331 <span class="comment"></span>
00332 <span class="comment">Return Value:</span>
00333 <span class="comment"></span>
00334 <span class="comment">    Returns the virtual address where the specified physical page was</span>
00335 <span class="comment">    mapped.</span>
00336 <span class="comment"></span>
00337 <span class="comment">Environment:</span>
00338 <span class="comment"></span>
00339 <span class="comment">    Must be holding the PFN lock.</span>
00340 <span class="comment"></span>
00341 <span class="comment">--*/</span>
00342 
00343 {
00344     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00345     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00346     PVOID MappedAddress;
00347 
00348 <span class="preprocessor">#if DBG</span>
00349 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00350         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00351         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00352     }
00353 <span class="preprocessor">#endif //DBG</span>
00354 <span class="preprocessor"></span>
00355     <span class="comment">//</span>
00356     <span class="comment">// If the page is below 1GB physical then it can be mapped via</span>
00357     <span class="comment">// KSEG0.</span>
00358     <span class="comment">//</span>
00359 
00360     <span class="keywordflow">if</span> (PageFrameIndex &lt; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a8">MM_PAGES_IN_KSEG0</a>) {
00361         <span class="keywordflow">return</span> (PVOID)(<a class="code" href="../../d6/d7/halmips_8h.html#a443">KSEG0_BASE</a> + (PageFrameIndex &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00362     }
00363 
00364     <a class="code" href="../../d4/d8/mi_8h.html#a136">MM_PFN_LOCK_ASSERT</a>();
00365 
00366     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a68">ZEROING_PAGE_PTE</a>);
00367     MappedAddress = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00368 
00369     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00370 
00371     <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a2">KeFlushSingleTb</a> (MappedAddress,
00372                      <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>,
00373                      <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00374                      (PHARDWARE_PTE)PointerPte, TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard);
00375 
00376     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00377     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00378 
00379     *PointerPte = TempPte;
00380 
00381     <span class="keywordflow">return</span> MappedAddress;
00382 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:18 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
