--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc7a100t,fgg484,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SW<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<1>       |    3.532(F)|      SLOW  |    2.538(F)|      SLOW  |SW_0_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SW<2> to Pad
---------------+-----------------+------------+-----------------+------------+-------------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
---------------+-----------------+------------+-----------------+------------+-------------------------+--------+
Output_Data<1> |         8.717(F)|      SLOW  |         4.006(F)|      FAST  |SW[2]_ALU_F[1]_AND_173_o |   0.000|
Output_Data<2> |         7.652(F)|      SLOW  |         3.379(F)|      FAST  |SW[2]_ALU_F[2]_AND_171_o |   0.000|
Output_Data<3> |         8.100(F)|      SLOW  |         3.688(F)|      FAST  |SW[2]_ALU_F[3]_AND_169_o |   0.000|
Output_Data<4> |        10.121(F)|      SLOW  |         4.882(F)|      FAST  |SW[2]_ALU_F[4]_AND_167_o |   0.000|
Output_Data<5> |         9.968(F)|      SLOW  |         4.765(F)|      FAST  |SW[2]_ALU_F[5]_AND_165_o |   0.000|
Output_Data<6> |         9.909(F)|      SLOW  |         4.726(F)|      FAST  |SW[2]_ALU_F[6]_AND_163_o |   0.000|
Output_Data<7> |         9.664(F)|      SLOW  |         4.571(F)|      FAST  |SW[2]_ALU_F[7]_AND_161_o |   0.000|
Output_Data<8> |        10.888(F)|      SLOW  |         5.222(F)|      FAST  |SW[2]_ALU_F[8]_AND_159_o |   0.000|
Output_Data<9> |        10.764(F)|      SLOW  |         5.240(F)|      FAST  |SW[2]_ALU_F[9]_AND_157_o |   0.000|
Output_Data<10>|        10.093(F)|      SLOW  |         4.864(F)|      FAST  |SW[2]_ALU_F[10]_AND_155_o|   0.000|
Output_Data<11>|        10.524(F)|      SLOW  |         5.055(F)|      FAST  |SW[2]_ALU_F[11]_AND_153_o|   0.000|
Output_Data<12>|        10.109(F)|      SLOW  |         4.854(F)|      FAST  |SW[2]_ALU_F[12]_AND_151_o|   0.000|
Output_Data<13>|        11.031(F)|      SLOW  |         5.340(F)|      FAST  |SW[2]_ALU_F[13]_AND_149_o|   0.000|
Output_Data<14>|        10.320(F)|      SLOW  |         4.973(F)|      FAST  |SW[2]_ALU_F[14]_AND_147_o|   0.000|
Output_Data<15>|        11.293(F)|      SLOW  |         5.559(F)|      FAST  |SW[2]_ALU_F[15]_AND_145_o|   0.000|
Output_Data<16>|        10.390(F)|      SLOW  |         5.018(F)|      FAST  |SW[2]_ALU_F[16]_AND_143_o|   0.000|
Output_Data<17>|         8.385(F)|      SLOW  |         3.743(F)|      FAST  |SW[2]_ALU_F[17]_AND_141_o|   0.000|
Output_Data<18>|         8.846(F)|      SLOW  |         4.144(F)|      FAST  |SW[2]_ALU_F[18]_AND_139_o|   0.000|
Output_Data<19>|         8.680(F)|      SLOW  |         3.964(F)|      FAST  |SW[2]_ALU_F[19]_AND_137_o|   0.000|
Output_Data<20>|         8.659(F)|      SLOW  |         3.946(F)|      FAST  |SW[2]_ALU_F[20]_AND_135_o|   0.000|
Output_Data<21>|        11.171(F)|      SLOW  |         5.419(F)|      FAST  |SW[2]_ALU_F[21]_AND_133_o|   0.000|
Output_Data<22>|        11.336(F)|      SLOW  |         5.521(F)|      FAST  |SW[2]_ALU_F[22]_AND_131_o|   0.000|
Output_Data<23>|        10.420(F)|      SLOW  |         5.022(F)|      FAST  |SW[2]_ALU_F[23]_AND_129_o|   0.000|
Output_Data<24>|         9.142(F)|      SLOW  |         4.297(F)|      FAST  |SW[2]_ALU_F[24]_AND_127_o|   0.000|
Output_Data<25>|         9.993(F)|      SLOW  |         4.809(F)|      FAST  |SW[2]_ALU_F[25]_AND_125_o|   0.000|
Output_Data<26>|        10.824(F)|      SLOW  |         5.198(F)|      FAST  |SW[2]_ALU_F[26]_AND_123_o|   0.000|
Output_Data<27>|         9.330(F)|      SLOW  |         4.395(F)|      FAST  |SW[2]_ALU_F[27]_AND_121_o|   0.000|
Output_Data<28>|         9.019(F)|      SLOW  |         4.175(F)|      FAST  |SW[2]_ALU_F[28]_AND_119_o|   0.000|
Output_Data<29>|         7.960(F)|      SLOW  |         3.605(F)|      FAST  |SW[2]_ALU_F[29]_AND_117_o|   0.000|
Output_Data<30>|         9.473(F)|      SLOW  |         4.479(F)|      FAST  |SW[2]_ALU_F[30]_AND_115_o|   0.000|
Output_Data<31>|         9.479(F)|      SLOW  |         4.546(F)|      FAST  |SW[2]_ALU_F[31]_AND_113_o|   0.000|
Output_Data<32>|         9.454(F)|      SLOW  |         4.459(F)|      FAST  |SW[2]_ALU_F[32]_AND_111_o|   0.000|
---------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock SW<3> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Output_Data<1> |        10.148(R)|      SLOW  |         4.641(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<2> |        10.132(R)|      SLOW  |         4.731(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<3> |        10.008(R)|      SLOW  |         4.577(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<4> |        10.295(R)|      SLOW  |         4.687(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<5> |        10.240(R)|      SLOW  |         4.787(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<6> |        10.370(R)|      SLOW  |         4.761(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<7> |        10.230(R)|      SLOW  |         4.689(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<8> |        10.210(R)|      SLOW  |         4.742(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<9> |        10.191(R)|      SLOW  |         4.692(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<10>|        10.220(R)|      SLOW  |         4.747(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<11>|         9.890(R)|      SLOW  |         4.576(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<12>|        10.007(R)|      SLOW  |         4.642(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<13>|        10.130(R)|      SLOW  |         4.714(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<14>|        10.060(R)|      SLOW  |         4.685(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<15>|        10.141(R)|      SLOW  |         4.728(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<16>|        10.117(R)|      SLOW  |         4.654(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<17>|        10.543(R)|      SLOW  |         4.921(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<18>|        10.414(R)|      SLOW  |         4.883(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<19>|        10.472(R)|      SLOW  |         4.870(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<20>|        10.310(R)|      SLOW  |         4.798(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<21>|         9.958(R)|      SLOW  |         4.588(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<22>|         9.954(R)|      SLOW  |         4.617(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<23>|        10.232(R)|      SLOW  |         4.752(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<24>|        10.214(R)|      SLOW  |         4.732(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<25>|        10.024(R)|      SLOW  |         4.633(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<26>|        10.329(R)|      SLOW  |         4.818(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<27>|         9.899(R)|      SLOW  |         4.593(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<28>|        10.179(R)|      SLOW  |         4.673(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<29>|         9.870(R)|      SLOW  |         4.592(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<30>|        10.451(R)|      SLOW  |         4.887(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<31>|        10.352(R)|      SLOW  |         4.822(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<32>|        10.215(R)|      SLOW  |         4.666(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SW<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |    1.629|    9.830|    8.386|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |   12.536|   11.160|
SW<2>          |         |         |    1.413|    1.413|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |   14.226|   12.739|         |         |
SW<2>          |    2.007|    8.577|         |         |
SW<3>          |    2.024|    2.024|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 30 10:01:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5085 MB



